##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for APPS_ADC_IntClock
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for TPS_ADC_IntClock
		4.4::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. TPS_ADC_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. APPS_ADC_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.5::Critical Path Report for (TPS_ADC_IntClock:R vs. CyBUS_CLK:R)
		5.6::Critical Path Report for (TPS_ADC_IntClock:R vs. TPS_ADC_IntClock:R)
		5.7::Critical Path Report for (APPS_ADC_IntClock:R vs. CyBUS_CLK:R)
		5.8::Critical Path Report for (APPS_ADC_IntClock:R vs. APPS_ADC_IntClock:R)
		5.9::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 19
Clock: APPS_ADC_IntClock                  | Frequency: 28.17 MHz  | Target: 1.60 MHz    | 
Clock: APPS_ADC_IntClock(routed)          | N/A                   | Target: 1.60 MHz    | 
Clock: BRAKE_ADC_Ext_CP_Clk               | N/A                   | Target: 24.00 MHz   | 
Clock: BRAKE_ADC_Ext_CP_Clk(routed)       | N/A                   | Target: 24.00 MHz   | 
Clock: BRAKE_ADC_theACLK                  | N/A                   | Target: 0.46 MHz    | 
Clock: BRAKE_ADC_theACLK(fixed-function)  | N/A                   | Target: 0.46 MHz    | 
Clock: CyBUS_CLK                          | Frequency: 59.10 MHz  | Target: 24.00 MHz   | 
Clock: CyILO                              | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                              | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                       | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                          | N/A                   | Target: 24.00 MHz   | 
Clock: TPS_ADC_IntClock                   | Frequency: 29.46 MHz  | Target: 1.60 MHz    | 
Clock: TPS_ADC_IntClock(routed)           | N/A                   | Target: 1.60 MHz    | 
Clock: UART_IntClock                      | Frequency: 50.47 MHz  | Target: 0.92 MHz    | 
Clock: \BRAKE_ADC:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 
Clock: pwm_clock                          | N/A                   | Target: 1.00 MHz    | 
Clock: pwm_clock(fixed-function)          | N/A                   | Target: 1.00 MHz    | 
Clock: timer_clock                        | N/A                   | Target: 0.03 MHz    | 
Clock: timer_clock(fixed-function)        | N/A                   | Target: 0.03 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
APPS_ADC_IntClock  APPS_ADC_IntClock  625000           589500      N/A              N/A         N/A              N/A         N/A              N/A         
APPS_ADC_IntClock  CyBUS_CLK          41666.7          34284       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          APPS_ADC_IntClock  41666.7          34122       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          CyBUS_CLK          41666.7          30923       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          TPS_ADC_IntClock   41666.7          34313       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          UART_IntClock      41666.7          24747       N/A              N/A         N/A              N/A         N/A              N/A         
TPS_ADC_IntClock   CyBUS_CLK          41666.7          31865       N/A              N/A         N/A              N/A         N/A              N/A         
TPS_ADC_IntClock   TPS_ADC_IntClock   625000           591059      N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock      UART_IntClock      1.08333e+006     1063520     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
SERVO_OUT(0)_PAD  24637         pwm_clock(fixed-function):R  
Tx_1(0)_PAD       36254         UART_IntClock:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for APPS_ADC_IntClock
***********************************************
Clock: APPS_ADC_IntClock
Frequency: 28.17 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 589500p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31990
-------------------------------------   ----- 
End-of-path arrival time (ps)           31990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_0        macrocell146  12296  31990  589500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell146        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 59.10 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24747p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13450
-------------------------------------   ----- 
End-of-path arrival time (ps)           13450
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell7         2009   2009  24747  RISE       1
\UART:BUART:rx_postpoll\/main_0         macrocell11     5802   7811  24747  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell11     3350  11161  24747  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289  13450  24747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for TPS_ADC_IntClock
**********************************************
Clock: TPS_ADC_IntClock
Frequency: 29.46 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 591059p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30431
-------------------------------------   ----- 
End-of-path arrival time (ps)           30431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell23  10478  30431  591059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell23         0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 50.47 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1063520p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13623
-------------------------------------   ----- 
End-of-path arrival time (ps)           13623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell167        0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell167    1250   1250  1063520  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell7      6091   7341  1063520  RISE       1
\UART:BUART:counter_load_not\/q                macrocell7      3350  10691  1063520  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2932  13623  1063520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:Sync:genblk1[0]:INST\/out
Path End       : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 30923p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7233
-------------------------------------   ---- 
End-of-path arrival time (ps)           7233
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:Sync:genblk1[0]:INST\/clock                        synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\TPS_ADC:Sync:genblk1[0]:INST\/out         synccell      1020   1020  30923  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell86   6213   7233  30923  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell86         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. TPS_ADC_IntClock:R)
******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_4/main_0
Capture Clock  : Net_4/clock_0
Path slack     : 34313p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#15 vs. TPS_ADC_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell86         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell86   1250   1250  34313  RISE       1
Net_4/main_0                          macrocell85   2593   3843  34313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell85         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. APPS_ADC_IntClock:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_102/main_0
Capture Clock  : Net_102/clock_0
Path slack     : 34122p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#15 vs. APPS_ADC_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell161        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell161   1250   1250  34122  RISE       1
Net_102/main_0                         macrocell160   2785   4035  34122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_102/clock_0                                            macrocell160        0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24747p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13450
-------------------------------------   ----- 
End-of-path arrival time (ps)           13450
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell7         2009   2009  24747  RISE       1
\UART:BUART:rx_postpoll\/main_0         macrocell11     5802   7811  24747  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell11     3350  11161  24747  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289  13450  24747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


5.5::Critical Path Report for (TPS_ADC_IntClock:R vs. CyBUS_CLK:R)
******************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4/q
Path End       : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 31865p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6292
-------------------------------------   ---- 
End-of-path arrival time (ps)           6292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell85         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_4/q                                    macrocell85   1250   1250  31865  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell86   5042   6292  31865  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell86         0      0  RISE       1


5.6::Critical Path Report for (TPS_ADC_IntClock:R vs. TPS_ADC_IntClock:R)
*************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 591059p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30431
-------------------------------------   ----- 
End-of-path arrival time (ps)           30431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell23  10478  30431  591059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell23         0      0  RISE       1


5.7::Critical Path Report for (APPS_ADC_IntClock:R vs. CyBUS_CLK:R)
*******************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_102/q
Path End       : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34284p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_102/clock_0                                            macrocell160        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_102/q                                   macrocell160   1250   1250  34284  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell161   2623   3873  34284  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell161        0      0  RISE       1


5.8::Critical Path Report for (APPS_ADC_IntClock:R vs. APPS_ADC_IntClock:R)
***************************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 589500p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31990
-------------------------------------   ----- 
End-of-path arrival time (ps)           31990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_0        macrocell146  12296  31990  589500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell146        0      0  RISE       1


5.9::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1063520p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13623
-------------------------------------   ----- 
End-of-path arrival time (ps)           13623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell167        0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell167    1250   1250  1063520  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell7      6091   7341  1063520  RISE       1
\UART:BUART:counter_load_not\/q                macrocell7      3350  10691  1063520  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2932  13623  1063520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24747p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13450
-------------------------------------   ----- 
End-of-path arrival time (ps)           13450
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell7         2009   2009  24747  RISE       1
\UART:BUART:rx_postpoll\/main_0         macrocell11     5802   7811  24747  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell11     3350  11161  24747  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289  13450  24747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 29491p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8665
-------------------------------------   ---- 
End-of-path arrival time (ps)           8665
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell7        2009   2009  24747  RISE       1
\UART:BUART:pollcount_1\/main_0  macrocell177   6656   8665  29491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell177        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 30346p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7811
-------------------------------------   ---- 
End-of-path arrival time (ps)           7811
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell7        2009   2009  24747  RISE       1
\UART:BUART:pollcount_0\/main_0  macrocell178   5802   7811  30346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell178        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:Sync:genblk1[0]:INST\/out
Path End       : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 30923p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7233
-------------------------------------   ---- 
End-of-path arrival time (ps)           7233
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:Sync:genblk1[0]:INST\/clock                        synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\TPS_ADC:Sync:genblk1[0]:INST\/out         synccell      1020   1020  30923  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell86   6213   7233  30923  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 31188p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6968
-------------------------------------   ---- 
End-of-path arrival time (ps)           6968
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell7        2009   2009  24747  RISE       1
\UART:BUART:rx_state_0\/main_0  macrocell171   4959   6968  31188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell171        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 31188p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6968
-------------------------------------   ---- 
End-of-path arrival time (ps)           6968
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell7        2009   2009  24747  RISE       1
\UART:BUART:rx_status_3\/main_0  macrocell180   4959   6968  31188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell180        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 31196p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6961
-------------------------------------   ---- 
End-of-path arrival time (ps)           6961
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell7        2009   2009  24747  RISE       1
\UART:BUART:rx_state_2\/main_0  macrocell174   4952   6961  31196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell174        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 31196p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6961
-------------------------------------   ---- 
End-of-path arrival time (ps)           6961
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell7        2009   2009  24747  RISE       1
\UART:BUART:rx_last\/main_0  macrocell181   4952   6961  31196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell181        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4/q
Path End       : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 31865p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6292
-------------------------------------   ---- 
End-of-path arrival time (ps)           6292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell85         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_4/q                                    macrocell85   1250   1250  31865  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell86   5042   6292  31865  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_102/main_0
Capture Clock  : Net_102/clock_0
Path slack     : 34122p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#15 vs. APPS_ADC_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell161        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell161   1250   1250  34122  RISE       1
Net_102/main_0                         macrocell160   2785   4035  34122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_102/clock_0                                            macrocell160        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \APPS_ADC:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \APPS_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34122p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#15 vs. APPS_ADC_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell161        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell161   1250   1250  34122  RISE       1
\APPS_ADC:bSAR_SEQ:nrq_reg\/main_0     macrocell162   2785   4035  34122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:nrq_reg\/clock_0                        macrocell162        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34133p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell161        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell161   1250   1250  34133  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell161   2773   4023  34133  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell161        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_102/q
Path End       : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34284p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_102/clock_0                                            macrocell160        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_102/q                                   macrocell160   1250   1250  34284  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell161   2623   3873  34284  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell161        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_4/main_0
Capture Clock  : Net_4/clock_0
Path slack     : 34313p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#15 vs. TPS_ADC_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell86         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell86   1250   1250  34313  RISE       1
Net_4/main_0                          macrocell85   2593   3843  34313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell85         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \TPS_ADC:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \TPS_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34313p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#15 vs. TPS_ADC_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell86         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell86   1250   1250  34313  RISE       1
\TPS_ADC:bSAR_SEQ:nrq_reg\/main_0     macrocell87   2593   3843  34313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:nrq_reg\/clock_0                         macrocell87         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34314p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell86         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell86   1250   1250  34314  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell86   2593   3843  34314  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:Sync:genblk1[0]:INST\/out
Path End       : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34807p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3349
-------------------------------------   ---- 
End-of-path arrival time (ps)           3349
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:Sync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\APPS_ADC:Sync:genblk1[0]:INST\/out         synccell       1020   1020  34807  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell161   2329   3349  34807  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell161        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 589500p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31990
-------------------------------------   ----- 
End-of-path arrival time (ps)           31990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_0        macrocell146  12296  31990  589500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell146        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 589500p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31990
-------------------------------------   ----- 
End-of-path arrival time (ps)           31990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_0        macrocell149  12296  31990  589500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0             macrocell149        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 589500p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31990
-------------------------------------   ----- 
End-of-path arrival time (ps)           31990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_0        macrocell150  12296  31990  589500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0             macrocell150        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 589501p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31989
-------------------------------------   ----- 
End-of-path arrival time (ps)           31989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_0         macrocell100  12295  31989  589501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0              macrocell100        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 589501p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31989
-------------------------------------   ----- 
End-of-path arrival time (ps)           31989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_0         macrocell104  12295  31989  589501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0              macrocell104        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 589501p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31989
-------------------------------------   ----- 
End-of-path arrival time (ps)           31989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_0        macrocell106  12295  31989  589501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0             macrocell106        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 589501p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31989
-------------------------------------   ----- 
End-of-path arrival time (ps)           31989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_0        macrocell112  12295  31989  589501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0             macrocell112        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 589660p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31830
-------------------------------------   ----- 
End-of-path arrival time (ps)           31830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_0        macrocell125  12135  31830  589660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0             macrocell125        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 589660p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31830
-------------------------------------   ----- 
End-of-path arrival time (ps)           31830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_0        macrocell141  12135  31830  589660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0             macrocell141        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 589660p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31830
-------------------------------------   ----- 
End-of-path arrival time (ps)           31830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_0        macrocell148  12135  31830  589660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0             macrocell148        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 589660p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31830
-------------------------------------   ----- 
End-of-path arrival time (ps)           31830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_0        macrocell156  12135  31830  589660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0             macrocell156        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 589788p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31702
-------------------------------------   ----- 
End-of-path arrival time (ps)           31702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_0        macrocell113  12007  31702  589788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell113        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 589788p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31702
-------------------------------------   ----- 
End-of-path arrival time (ps)           31702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_0        macrocell138  12007  31702  589788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0             macrocell138        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 589788p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31702
-------------------------------------   ----- 
End-of-path arrival time (ps)           31702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_0        macrocell143  12007  31702  589788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0             macrocell143        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 589788p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31702
-------------------------------------   ----- 
End-of-path arrival time (ps)           31702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_0        macrocell159  12007  31702  589788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0             macrocell159        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 589799p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31691
-------------------------------------   ----- 
End-of-path arrival time (ps)           31691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_0        macrocell115  11997  31691  589799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell115        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 589799p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31691
-------------------------------------   ----- 
End-of-path arrival time (ps)           31691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_0        macrocell124  11997  31691  589799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0             macrocell124        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 589799p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31691
-------------------------------------   ----- 
End-of-path arrival time (ps)           31691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_0        macrocell153  11997  31691  589799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0             macrocell153        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 589799p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31691
-------------------------------------   ----- 
End-of-path arrival time (ps)           31691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_0        macrocell158  11997  31691  589799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0             macrocell158        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 590223p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31267
-------------------------------------   ----- 
End-of-path arrival time (ps)           31267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_0         macrocell105  11572  31267  590223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0              macrocell105        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 590223p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31267
-------------------------------------   ----- 
End-of-path arrival time (ps)           31267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_0        macrocell132  11572  31267  590223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0             macrocell132        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 590223p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31267
-------------------------------------   ----- 
End-of-path arrival time (ps)           31267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_0        macrocell133  11572  31267  590223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0             macrocell133        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 590223p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31267
-------------------------------------   ----- 
End-of-path arrival time (ps)           31267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_0        macrocell155  11572  31267  590223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0             macrocell155        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 590359p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31131
-------------------------------------   ----- 
End-of-path arrival time (ps)           31131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_0         macrocell99   11437  31131  590359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0              macrocell99         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 590359p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31131
-------------------------------------   ----- 
End-of-path arrival time (ps)           31131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_0        macrocell110  11437  31131  590359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0             macrocell110        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 590359p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31131
-------------------------------------   ----- 
End-of-path arrival time (ps)           31131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_0        macrocell157  11437  31131  590359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0             macrocell157        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 591059p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30431
-------------------------------------   ----- 
End-of-path arrival time (ps)           30431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell23  10478  30431  591059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell23         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 591059p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30431
-------------------------------------   ----- 
End-of-path arrival time (ps)           30431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell44  10478  30431  591059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell44         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 591059p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30431
-------------------------------------   ----- 
End-of-path arrival time (ps)           30431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell57  10478  30431  591059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell57         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 591059p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30431
-------------------------------------   ----- 
End-of-path arrival time (ps)           30431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell76  10478  30431  591059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell76         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 591071p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30419
-------------------------------------   ----- 
End-of-path arrival time (ps)           30419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell33  10466  30419  591071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell33         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 591071p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30419
-------------------------------------   ----- 
End-of-path arrival time (ps)           30419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell37  10466  30419  591071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell37         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 591071p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30419
-------------------------------------   ----- 
End-of-path arrival time (ps)           30419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell71  10466  30419  591071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell71         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 591071p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30419
-------------------------------------   ----- 
End-of-path arrival time (ps)           30419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell73  10466  30419  591071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell73         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 591136p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30354
-------------------------------------   ----- 
End-of-path arrival time (ps)           30354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell51  10401  30354  591136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell51         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 591136p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30354
-------------------------------------   ----- 
End-of-path arrival time (ps)           30354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell53  10401  30354  591136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell53         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 591136p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30354
-------------------------------------   ----- 
End-of-path arrival time (ps)           30354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell64  10401  30354  591136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell64         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 591136p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30354
-------------------------------------   ----- 
End-of-path arrival time (ps)           30354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell66  10401  30354  591136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell66         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 591233p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30257
-------------------------------------   ----- 
End-of-path arrival time (ps)           30257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_0        macrocell129  10563  30257  591233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0             macrocell129        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 591233p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30257
-------------------------------------   ----- 
End-of-path arrival time (ps)           30257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_0        macrocell131  10563  30257  591233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0             macrocell131        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 591233p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30257
-------------------------------------   ----- 
End-of-path arrival time (ps)           30257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_0        macrocell140  10563  30257  591233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0             macrocell140        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 591712p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29778
-------------------------------------   ----- 
End-of-path arrival time (ps)           29778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell48   9826  29778  591712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell48         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 591712p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29778
-------------------------------------   ----- 
End-of-path arrival time (ps)           29778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell52   9826  29778  591712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell52         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 591712p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29778
-------------------------------------   ----- 
End-of-path arrival time (ps)           29778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell63   9826  29778  591712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell63         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 591712p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29778
-------------------------------------   ----- 
End-of-path arrival time (ps)           29778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell83   9826  29778  591712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell83         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 592975p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28515
-------------------------------------   ----- 
End-of-path arrival time (ps)           28515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0         macrocell96    8821  28515  592975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell96         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 592975p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28515
-------------------------------------   ----- 
End-of-path arrival time (ps)           28515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_0         macrocell97    8821  28515  592975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0              macrocell97         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 592975p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28515
-------------------------------------   ----- 
End-of-path arrival time (ps)           28515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_0         macrocell102   8821  28515  592975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0              macrocell102        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 592975p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28515
-------------------------------------   ----- 
End-of-path arrival time (ps)           28515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_0        macrocell130   8821  28515  592975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0             macrocell130        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 592978p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28512
-------------------------------------   ----- 
End-of-path arrival time (ps)           28512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_0         macrocell98    8818  28512  592978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0              macrocell98         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 592978p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28512
-------------------------------------   ----- 
End-of-path arrival time (ps)           28512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_0         macrocell101   8818  28512  592978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0              macrocell101        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 592978p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28512
-------------------------------------   ----- 
End-of-path arrival time (ps)           28512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_0        macrocell107   8818  28512  592978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0             macrocell107        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 592978p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28512
-------------------------------------   ----- 
End-of-path arrival time (ps)           28512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_0        macrocell144   8818  28512  592978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0             macrocell144        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 592991p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28499
-------------------------------------   ----- 
End-of-path arrival time (ps)           28499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_0        macrocell111   8805  28499  592991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0             macrocell111        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 592991p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28499
-------------------------------------   ----- 
End-of-path arrival time (ps)           28499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_0        macrocell120   8805  28499  592991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0             macrocell120        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 592991p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28499
-------------------------------------   ----- 
End-of-path arrival time (ps)           28499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_0        macrocell128   8805  28499  592991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0             macrocell128        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 592991p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28499
-------------------------------------   ----- 
End-of-path arrival time (ps)           28499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_0        macrocell154   8805  28499  592991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0             macrocell154        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 593281p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28209
-------------------------------------   ----- 
End-of-path arrival time (ps)           28209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_0        macrocell121   8515  28209  593281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0             macrocell121        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 593281p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28209
-------------------------------------   ----- 
End-of-path arrival time (ps)           28209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_0        macrocell137   8515  28209  593281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0             macrocell137        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 593281p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28209
-------------------------------------   ----- 
End-of-path arrival time (ps)           28209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_0        macrocell142   8515  28209  593281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0             macrocell142        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 593281p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28209
-------------------------------------   ----- 
End-of-path arrival time (ps)           28209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_0        macrocell147   8515  28209  593281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0             macrocell147        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 593556p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27934
-------------------------------------   ----- 
End-of-path arrival time (ps)           27934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell30   7981  27934  593556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell30         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 593556p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27934
-------------------------------------   ----- 
End-of-path arrival time (ps)           27934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell34   7981  27934  593556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell34         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 593556p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27934
-------------------------------------   ----- 
End-of-path arrival time (ps)           27934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell36   7981  27934  593556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell36         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 593556p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27934
-------------------------------------   ----- 
End-of-path arrival time (ps)           27934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell47   7981  27934  593556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell47         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 593574p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27916
-------------------------------------   ----- 
End-of-path arrival time (ps)           27916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell21   7963  27916  593574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell21         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 593574p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27916
-------------------------------------   ----- 
End-of-path arrival time (ps)           27916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell22   7963  27916  593574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell22         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 593574p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27916
-------------------------------------   ----- 
End-of-path arrival time (ps)           27916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell35   7963  27916  593574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell35         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 593574p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27916
-------------------------------------   ----- 
End-of-path arrival time (ps)           27916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell81   7963  27916  593574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell81         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 593682p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27808
-------------------------------------   ----- 
End-of-path arrival time (ps)           27808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell54   7855  27808  593682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell54         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 593690p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27800
-------------------------------------   ----- 
End-of-path arrival time (ps)           27800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell26   7847  27800  593690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell26         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 593690p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27800
-------------------------------------   ----- 
End-of-path arrival time (ps)           27800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell46   7847  27800  593690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell46         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 593690p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27800
-------------------------------------   ----- 
End-of-path arrival time (ps)           27800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell75   7847  27800  593690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell75         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 593690p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27800
-------------------------------------   ----- 
End-of-path arrival time (ps)           27800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell78   7847  27800  593690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell78         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 593740p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27750
-------------------------------------   ----- 
End-of-path arrival time (ps)           27750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell24   7797  27750  593740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell24         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 593740p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27750
-------------------------------------   ----- 
End-of-path arrival time (ps)           27750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell38   7797  27750  593740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell38         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 593740p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27750
-------------------------------------   ----- 
End-of-path arrival time (ps)           27750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell82   7797  27750  593740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell82         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 594877p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26613
-------------------------------------   ----- 
End-of-path arrival time (ps)           26613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell31   6660  26613  594877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell31         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 594877p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26613
-------------------------------------   ----- 
End-of-path arrival time (ps)           26613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell32   6660  26613  594877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell32         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 594877p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26613
-------------------------------------   ----- 
End-of-path arrival time (ps)           26613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell61   6660  26613  594877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell61         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 594877p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26613
-------------------------------------   ----- 
End-of-path arrival time (ps)           26613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell65   6660  26613  594877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell65         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 595249p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26241
-------------------------------------   ----- 
End-of-path arrival time (ps)           26241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_0        macrocell116   6546  26241  595249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0             macrocell116        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 595806p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25684
-------------------------------------   ----- 
End-of-path arrival time (ps)           25684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_0        macrocell126   5990  25684  595806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0             macrocell126        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 595806p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25684
-------------------------------------   ----- 
End-of-path arrival time (ps)           25684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_0        macrocell139   5990  25684  595806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0             macrocell139        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 595806p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25684
-------------------------------------   ----- 
End-of-path arrival time (ps)           25684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_0        macrocell152   5990  25684  595806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0             macrocell152        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 595821p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25669
-------------------------------------   ----- 
End-of-path arrival time (ps)           25669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_0        macrocell108   5975  25669  595821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0             macrocell108        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 595821p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25669
-------------------------------------   ----- 
End-of-path arrival time (ps)           25669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_0        macrocell123   5975  25669  595821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0             macrocell123        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 595821p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25669
-------------------------------------   ----- 
End-of-path arrival time (ps)           25669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_0        macrocell135   5975  25669  595821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0             macrocell135        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 595821p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25669
-------------------------------------   ----- 
End-of-path arrival time (ps)           25669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_0        macrocell145   5975  25669  595821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0             macrocell145        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 596193p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25297
-------------------------------------   ----- 
End-of-path arrival time (ps)           25297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell42   5344  25297  596193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell42         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 596193p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25297
-------------------------------------   ----- 
End-of-path arrival time (ps)           25297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell43   5344  25297  596193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell43         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 596193p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25297
-------------------------------------   ----- 
End-of-path arrival time (ps)           25297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell68   5344  25297  596193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell68         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 596193p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25297
-------------------------------------   ----- 
End-of-path arrival time (ps)           25297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell72   5344  25297  596193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell72         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 596542p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24948
-------------------------------------   ----- 
End-of-path arrival time (ps)           24948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell40   4995  24948  596542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell40         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 596542p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24948
-------------------------------------   ----- 
End-of-path arrival time (ps)           24948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell41   4995  24948  596542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell41         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 596542p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24948
-------------------------------------   ----- 
End-of-path arrival time (ps)           24948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell62   4995  24948  596542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell62         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 596542p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24948
-------------------------------------   ----- 
End-of-path arrival time (ps)           24948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell69   4995  24948  596542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell69         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 596555p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24935
-------------------------------------   ----- 
End-of-path arrival time (ps)           24935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell29   4982  24935  596555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell29         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 596555p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24935
-------------------------------------   ----- 
End-of-path arrival time (ps)           24935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell39   4982  24935  596555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell39         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 596555p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24935
-------------------------------------   ----- 
End-of-path arrival time (ps)           24935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell58   4982  24935  596555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell58         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 596580p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24910
-------------------------------------   ----- 
End-of-path arrival time (ps)           24910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_0         macrocell103   5215  24910  596580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0              macrocell103        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 596580p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24910
-------------------------------------   ----- 
End-of-path arrival time (ps)           24910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_0        macrocell109   5215  24910  596580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0             macrocell109        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 596580p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24910
-------------------------------------   ----- 
End-of-path arrival time (ps)           24910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_0        macrocell118   5215  24910  596580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0             macrocell118        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 596580p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24910
-------------------------------------   ----- 
End-of-path arrival time (ps)           24910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_0        macrocell127   5215  24910  596580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0             macrocell127        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 596719p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24771
-------------------------------------   ----- 
End-of-path arrival time (ps)           24771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell50   4818  24771  596719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell50         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 596719p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24771
-------------------------------------   ----- 
End-of-path arrival time (ps)           24771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell67   4818  24771  596719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell67         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 596719p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24771
-------------------------------------   ----- 
End-of-path arrival time (ps)           24771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell79   4818  24771  596719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell79         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 596719p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24771
-------------------------------------   ----- 
End-of-path arrival time (ps)           24771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell80   4818  24771  596719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell80         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 596726p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24764
-------------------------------------   ----- 
End-of-path arrival time (ps)           24764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell45   4811  24764  596726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell45         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 596738p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24752
-------------------------------------   ----- 
End-of-path arrival time (ps)           24752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell27   4799  24752  596738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell27         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 596738p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24752
-------------------------------------   ----- 
End-of-path arrival time (ps)           24752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell49   4799  24752  596738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell49         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 596738p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24752
-------------------------------------   ----- 
End-of-path arrival time (ps)           24752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell55   4799  24752  596738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell55         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 596738p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24752
-------------------------------------   ----- 
End-of-path arrival time (ps)           24752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell77   4799  24752  596738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell77         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 596923p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24567
-------------------------------------   ----- 
End-of-path arrival time (ps)           24567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_0        macrocell114   4873  24567  596923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0             macrocell114        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 596923p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24567
-------------------------------------   ----- 
End-of-path arrival time (ps)           24567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_0        macrocell134   4873  24567  596923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell134        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 596923p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24567
-------------------------------------   ----- 
End-of-path arrival time (ps)           24567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_0        macrocell136   4873  24567  596923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0             macrocell136        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 597630p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23860
-------------------------------------   ----- 
End-of-path arrival time (ps)           23860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell59   3908  23860  597630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell59         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 597630p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23860
-------------------------------------   ----- 
End-of-path arrival time (ps)           23860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell60   3908  23860  597630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell60         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 597630p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23860
-------------------------------------   ----- 
End-of-path arrival time (ps)           23860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell70   3908  23860  597630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell70         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 597630p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23860
-------------------------------------   ----- 
End-of-path arrival time (ps)           23860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell74   3908  23860  597630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell74         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 597639p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23851
-------------------------------------   ----- 
End-of-path arrival time (ps)           23851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell25   3898  23851  597639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell25         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 597639p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23851
-------------------------------------   ----- 
End-of-path arrival time (ps)           23851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell28   3898  23851  597639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell28         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 597639p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23851
-------------------------------------   ----- 
End-of-path arrival time (ps)           23851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell56   3898  23851  597639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell56         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 597639p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23851
-------------------------------------   ----- 
End-of-path arrival time (ps)           23851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9091  10341  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13691  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2912  16603  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  19953  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell84   3898  23851  597639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell84         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 597836p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23654
-------------------------------------   ----- 
End-of-path arrival time (ps)           23654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_0        macrocell117   3959  23654  597836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0             macrocell117        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 597836p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23654
-------------------------------------   ----- 
End-of-path arrival time (ps)           23654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_0        macrocell119   3959  23654  597836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0             macrocell119        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 597836p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23654
-------------------------------------   ----- 
End-of-path arrival time (ps)           23654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_0        macrocell122   3959  23654  597836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0             macrocell122        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 597836p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23654
-------------------------------------   ----- 
End-of-path arrival time (ps)           23654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell179   8832  10082  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell179   3350  13432  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell4     2912  16344  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell4     3350  19694  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_0        macrocell151   3959  23654  597836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0             macrocell151        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 605364p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16126
-------------------------------------   ----- 
End-of-path arrival time (ps)           16126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell146  14876  16126  605364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell146        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 605364p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16126
-------------------------------------   ----- 
End-of-path arrival time (ps)           16126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell149  14876  16126  605364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0             macrocell149        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 605364p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16126
-------------------------------------   ----- 
End-of-path arrival time (ps)           16126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell150  14876  16126  605364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0             macrocell150        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 605372p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16118
-------------------------------------   ----- 
End-of-path arrival time (ps)           16118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell105  14868  16118  605372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0              macrocell105        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 605372p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16118
-------------------------------------   ----- 
End-of-path arrival time (ps)           16118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell132  14868  16118  605372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0             macrocell132        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 605372p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16118
-------------------------------------   ----- 
End-of-path arrival time (ps)           16118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell133  14868  16118  605372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0             macrocell133        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 605372p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16118
-------------------------------------   ----- 
End-of-path arrival time (ps)           16118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell155  14868  16118  605372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0             macrocell155        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 605933p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15557
-------------------------------------   ----- 
End-of-path arrival time (ps)           15557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell125  14307  15557  605933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0             macrocell125        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 605933p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15557
-------------------------------------   ----- 
End-of-path arrival time (ps)           15557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell141  14307  15557  605933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0             macrocell141        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 605933p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15557
-------------------------------------   ----- 
End-of-path arrival time (ps)           15557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell148  14307  15557  605933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0             macrocell148        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 605933p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15557
-------------------------------------   ----- 
End-of-path arrival time (ps)           15557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell156  14307  15557  605933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0             macrocell156        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 606303p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15187
-------------------------------------   ----- 
End-of-path arrival time (ps)           15187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell30  13937  15187  606303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell30         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 606303p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15187
-------------------------------------   ----- 
End-of-path arrival time (ps)           15187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell34  13937  15187  606303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell34         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 606303p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15187
-------------------------------------   ----- 
End-of-path arrival time (ps)           15187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell36  13937  15187  606303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell36         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 606303p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15187
-------------------------------------   ----- 
End-of-path arrival time (ps)           15187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell47  13937  15187  606303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell47         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 606312p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15178
-------------------------------------   ----- 
End-of-path arrival time (ps)           15178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell24  13928  15178  606312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell24         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 606312p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15178
-------------------------------------   ----- 
End-of-path arrival time (ps)           15178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell38  13928  15178  606312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell38         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 606312p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15178
-------------------------------------   ----- 
End-of-path arrival time (ps)           15178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell82  13928  15178  606312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell82         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 606327p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15163
-------------------------------------   ----- 
End-of-path arrival time (ps)           15163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell21  13913  15163  606327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell21         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 606327p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15163
-------------------------------------   ----- 
End-of-path arrival time (ps)           15163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell22  13913  15163  606327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell22         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 606327p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15163
-------------------------------------   ----- 
End-of-path arrival time (ps)           15163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell35  13913  15163  606327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell35         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 606327p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15163
-------------------------------------   ----- 
End-of-path arrival time (ps)           15163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell81  13913  15163  606327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell81         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 606521p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14969
-------------------------------------   ----- 
End-of-path arrival time (ps)           14969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell23  13719  14969  606521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell23         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 606521p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14969
-------------------------------------   ----- 
End-of-path arrival time (ps)           14969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell44  13719  14969  606521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell44         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 606521p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14969
-------------------------------------   ----- 
End-of-path arrival time (ps)           14969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell57  13719  14969  606521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell57         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 606521p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14969
-------------------------------------   ----- 
End-of-path arrival time (ps)           14969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell76  13719  14969  606521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell76         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 606532p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14958
-------------------------------------   ----- 
End-of-path arrival time (ps)           14958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell33  13708  14958  606532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell33         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 606532p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14958
-------------------------------------   ----- 
End-of-path arrival time (ps)           14958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell37  13708  14958  606532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell37         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 606532p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14958
-------------------------------------   ----- 
End-of-path arrival time (ps)           14958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell71  13708  14958  606532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell71         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 606532p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14958
-------------------------------------   ----- 
End-of-path arrival time (ps)           14958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell73  13708  14958  606532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell73         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 606590p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14900
-------------------------------------   ----- 
End-of-path arrival time (ps)           14900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell33  13650  14900  606590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell33         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 606590p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14900
-------------------------------------   ----- 
End-of-path arrival time (ps)           14900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell37  13650  14900  606590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell37         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 606590p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14900
-------------------------------------   ----- 
End-of-path arrival time (ps)           14900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell71  13650  14900  606590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell71         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 606590p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14900
-------------------------------------   ----- 
End-of-path arrival time (ps)           14900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell73  13650  14900  606590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell73         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 606661p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14829
-------------------------------------   ----- 
End-of-path arrival time (ps)           14829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell92   1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell99  13579  14829  606661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0              macrocell99         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 606661p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14829
-------------------------------------   ----- 
End-of-path arrival time (ps)           14829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell110  13579  14829  606661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0             macrocell110        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 606661p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14829
-------------------------------------   ----- 
End-of-path arrival time (ps)           14829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell157  13579  14829  606661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0             macrocell157        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 606662p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14828
-------------------------------------   ----- 
End-of-path arrival time (ps)           14828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell115  13578  14828  606662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell115        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 606662p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14828
-------------------------------------   ----- 
End-of-path arrival time (ps)           14828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell124  13578  14828  606662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0             macrocell124        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 606662p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14828
-------------------------------------   ----- 
End-of-path arrival time (ps)           14828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell153  13578  14828  606662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0             macrocell153        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 606662p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14828
-------------------------------------   ----- 
End-of-path arrival time (ps)           14828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell158  13578  14828  606662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0             macrocell158        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 606739p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14751
-------------------------------------   ----- 
End-of-path arrival time (ps)           14751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell100  13501  14751  606739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0              macrocell100        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 606739p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14751
-------------------------------------   ----- 
End-of-path arrival time (ps)           14751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell104  13501  14751  606739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0              macrocell104        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 606739p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14751
-------------------------------------   ----- 
End-of-path arrival time (ps)           14751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell106  13501  14751  606739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0             macrocell106        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 606739p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14751
-------------------------------------   ----- 
End-of-path arrival time (ps)           14751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell112  13501  14751  606739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0             macrocell112        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 606812p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14678
-------------------------------------   ----- 
End-of-path arrival time (ps)           14678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell23  13428  14678  606812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell23         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 606812p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14678
-------------------------------------   ----- 
End-of-path arrival time (ps)           14678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell44  13428  14678  606812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell44         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 606812p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14678
-------------------------------------   ----- 
End-of-path arrival time (ps)           14678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell57  13428  14678  606812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell57         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 606812p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14678
-------------------------------------   ----- 
End-of-path arrival time (ps)           14678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell76  13428  14678  606812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell76         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 606823p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14667
-------------------------------------   ----- 
End-of-path arrival time (ps)           14667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell33  13417  14667  606823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell33         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 606823p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14667
-------------------------------------   ----- 
End-of-path arrival time (ps)           14667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell37  13417  14667  606823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell37         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 606823p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14667
-------------------------------------   ----- 
End-of-path arrival time (ps)           14667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell71  13417  14667  606823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell71         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 606823p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14667
-------------------------------------   ----- 
End-of-path arrival time (ps)           14667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell73  13417  14667  606823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell73         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 607119p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14371
-------------------------------------   ----- 
End-of-path arrival time (ps)           14371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell23  13121  14371  607119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell23         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 607119p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14371
-------------------------------------   ----- 
End-of-path arrival time (ps)           14371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell44  13121  14371  607119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell44         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 607119p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14371
-------------------------------------   ----- 
End-of-path arrival time (ps)           14371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell57  13121  14371  607119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell57         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 607119p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14371
-------------------------------------   ----- 
End-of-path arrival time (ps)           14371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell76  13121  14371  607119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell76         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 607362p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14128
-------------------------------------   ----- 
End-of-path arrival time (ps)           14128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell129  12878  14128  607362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0             macrocell129        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 607362p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14128
-------------------------------------   ----- 
End-of-path arrival time (ps)           14128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell131  12878  14128  607362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0             macrocell131        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 607362p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14128
-------------------------------------   ----- 
End-of-path arrival time (ps)           14128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell140  12878  14128  607362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0             macrocell140        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 607492p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13998
-------------------------------------   ----- 
End-of-path arrival time (ps)           13998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell146  12748  13998  607492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell146        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 607492p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13998
-------------------------------------   ----- 
End-of-path arrival time (ps)           13998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell149  12748  13998  607492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0             macrocell149        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 607492p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13998
-------------------------------------   ----- 
End-of-path arrival time (ps)           13998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell150  12748  13998  607492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0             macrocell150        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 607499p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13991
-------------------------------------   ----- 
End-of-path arrival time (ps)           13991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell100  12741  13991  607499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0              macrocell100        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 607499p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13991
-------------------------------------   ----- 
End-of-path arrival time (ps)           13991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell104  12741  13991  607499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0              macrocell104        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 607499p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13991
-------------------------------------   ----- 
End-of-path arrival time (ps)           13991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell106  12741  13991  607499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0             macrocell106        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 607499p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13991
-------------------------------------   ----- 
End-of-path arrival time (ps)           13991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell112  12741  13991  607499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0             macrocell112        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 607503p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13987
-------------------------------------   ----- 
End-of-path arrival time (ps)           13987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell105  12737  13987  607503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0              macrocell105        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 607503p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13987
-------------------------------------   ----- 
End-of-path arrival time (ps)           13987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell132  12737  13987  607503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0             macrocell132        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 607503p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13987
-------------------------------------   ----- 
End-of-path arrival time (ps)           13987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell133  12737  13987  607503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0             macrocell133        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 607503p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13987
-------------------------------------   ----- 
End-of-path arrival time (ps)           13987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell155  12737  13987  607503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0             macrocell155        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 607516p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13974
-------------------------------------   ----- 
End-of-path arrival time (ps)           13974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell125  12724  13974  607516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0             macrocell125        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 607516p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13974
-------------------------------------   ----- 
End-of-path arrival time (ps)           13974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell141  12724  13974  607516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0             macrocell141        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 607516p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13974
-------------------------------------   ----- 
End-of-path arrival time (ps)           13974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell148  12724  13974  607516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0             macrocell148        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 607516p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13974
-------------------------------------   ----- 
End-of-path arrival time (ps)           13974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell156  12724  13974  607516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0             macrocell156        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 607549p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13941
-------------------------------------   ----- 
End-of-path arrival time (ps)           13941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell51  12691  13941  607549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell51         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 607549p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13941
-------------------------------------   ----- 
End-of-path arrival time (ps)           13941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell53  12691  13941  607549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell53         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 607549p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13941
-------------------------------------   ----- 
End-of-path arrival time (ps)           13941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell64  12691  13941  607549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell64         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 607549p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13941
-------------------------------------   ----- 
End-of-path arrival time (ps)           13941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell66  12691  13941  607549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell66         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 607569p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13921
-------------------------------------   ----- 
End-of-path arrival time (ps)           13921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell48  12671  13921  607569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell48         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 607569p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13921
-------------------------------------   ----- 
End-of-path arrival time (ps)           13921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell52  12671  13921  607569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell52         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 607569p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13921
-------------------------------------   ----- 
End-of-path arrival time (ps)           13921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell63  12671  13921  607569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell63         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 607569p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13921
-------------------------------------   ----- 
End-of-path arrival time (ps)           13921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell83  12671  13921  607569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell83         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 607758p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13732
-------------------------------------   ----- 
End-of-path arrival time (ps)           13732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell146  12482  13732  607758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell146        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 607758p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13732
-------------------------------------   ----- 
End-of-path arrival time (ps)           13732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell149  12482  13732  607758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0             macrocell149        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 607758p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13732
-------------------------------------   ----- 
End-of-path arrival time (ps)           13732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell150  12482  13732  607758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0             macrocell150        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 607762p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13728
-------------------------------------   ----- 
End-of-path arrival time (ps)           13728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell105  12478  13728  607762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0              macrocell105        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 607762p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13728
-------------------------------------   ----- 
End-of-path arrival time (ps)           13728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell132  12478  13728  607762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0             macrocell132        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 607762p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13728
-------------------------------------   ----- 
End-of-path arrival time (ps)           13728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell133  12478  13728  607762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0             macrocell133        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 607762p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13728
-------------------------------------   ----- 
End-of-path arrival time (ps)           13728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell155  12478  13728  607762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0             macrocell155        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 607851p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13639
-------------------------------------   ----- 
End-of-path arrival time (ps)           13639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell146  12389  13639  607851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell146        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 607851p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13639
-------------------------------------   ----- 
End-of-path arrival time (ps)           13639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell149  12389  13639  607851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0             macrocell149        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 607851p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13639
-------------------------------------   ----- 
End-of-path arrival time (ps)           13639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell150  12389  13639  607851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0             macrocell150        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 607875p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13615
-------------------------------------   ----- 
End-of-path arrival time (ps)           13615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell48  12365  13615  607875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell48         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 607875p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13615
-------------------------------------   ----- 
End-of-path arrival time (ps)           13615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell52  12365  13615  607875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell52         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 607875p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13615
-------------------------------------   ----- 
End-of-path arrival time (ps)           13615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell63  12365  13615  607875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell63         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 607875p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13615
-------------------------------------   ----- 
End-of-path arrival time (ps)           13615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell83  12365  13615  607875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell83         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 607880p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13610
-------------------------------------   ----- 
End-of-path arrival time (ps)           13610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell33  12360  13610  607880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell33         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 607880p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13610
-------------------------------------   ----- 
End-of-path arrival time (ps)           13610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell37  12360  13610  607880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell37         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 607880p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13610
-------------------------------------   ----- 
End-of-path arrival time (ps)           13610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell71  12360  13610  607880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell71         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 607880p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13610
-------------------------------------   ----- 
End-of-path arrival time (ps)           13610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell73  12360  13610  607880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell73         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 607903p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13587
-------------------------------------   ----- 
End-of-path arrival time (ps)           13587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell51  12337  13587  607903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell51         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 607903p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13587
-------------------------------------   ----- 
End-of-path arrival time (ps)           13587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell53  12337  13587  607903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell53         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 607903p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13587
-------------------------------------   ----- 
End-of-path arrival time (ps)           13587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell64  12337  13587  607903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell64         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 607903p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13587
-------------------------------------   ----- 
End-of-path arrival time (ps)           13587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell66  12337  13587  607903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell66         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 607907p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13583
-------------------------------------   ----- 
End-of-path arrival time (ps)           13583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell113  12333  13583  607907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell113        0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 607907p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13583
-------------------------------------   ----- 
End-of-path arrival time (ps)           13583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell138  12333  13583  607907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0             macrocell138        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 607907p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13583
-------------------------------------   ----- 
End-of-path arrival time (ps)           13583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell143  12333  13583  607907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0             macrocell143        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 607907p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13583
-------------------------------------   ----- 
End-of-path arrival time (ps)           13583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell159  12333  13583  607907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0             macrocell159        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 607910p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13580
-------------------------------------   ----- 
End-of-path arrival time (ps)           13580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell51  12330  13580  607910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell51         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 607910p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13580
-------------------------------------   ----- 
End-of-path arrival time (ps)           13580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell53  12330  13580  607910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell53         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 607910p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13580
-------------------------------------   ----- 
End-of-path arrival time (ps)           13580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell64  12330  13580  607910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell64         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 607910p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13580
-------------------------------------   ----- 
End-of-path arrival time (ps)           13580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell66  12330  13580  607910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell66         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 608250p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13240
-------------------------------------   ----- 
End-of-path arrival time (ps)           13240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell103  11990  13240  608250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0              macrocell103        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 608250p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13240
-------------------------------------   ----- 
End-of-path arrival time (ps)           13240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell109  11990  13240  608250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0             macrocell109        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 608250p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13240
-------------------------------------   ----- 
End-of-path arrival time (ps)           13240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell118  11990  13240  608250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0             macrocell118        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 608250p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13240
-------------------------------------   ----- 
End-of-path arrival time (ps)           13240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell127  11990  13240  608250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0             macrocell127        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 608254p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13236
-------------------------------------   ----- 
End-of-path arrival time (ps)           13236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell117  11986  13236  608254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0             macrocell117        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 608254p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13236
-------------------------------------   ----- 
End-of-path arrival time (ps)           13236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell119  11986  13236  608254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0             macrocell119        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 608254p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13236
-------------------------------------   ----- 
End-of-path arrival time (ps)           13236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell122  11986  13236  608254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0             macrocell122        0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 608254p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13236
-------------------------------------   ----- 
End-of-path arrival time (ps)           13236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell151  11986  13236  608254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0             macrocell151        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 608393p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13097
-------------------------------------   ----- 
End-of-path arrival time (ps)           13097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell100  11847  13097  608393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0              macrocell100        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 608393p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13097
-------------------------------------   ----- 
End-of-path arrival time (ps)           13097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell104  11847  13097  608393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0              macrocell104        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 608393p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13097
-------------------------------------   ----- 
End-of-path arrival time (ps)           13097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell106  11847  13097  608393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0             macrocell106        0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 608393p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13097
-------------------------------------   ----- 
End-of-path arrival time (ps)           13097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell112  11847  13097  608393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0             macrocell112        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 608425p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13065
-------------------------------------   ----- 
End-of-path arrival time (ps)           13065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell23  11815  13065  608425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell23         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 608425p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13065
-------------------------------------   ----- 
End-of-path arrival time (ps)           13065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell44  11815  13065  608425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell44         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 608425p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13065
-------------------------------------   ----- 
End-of-path arrival time (ps)           13065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell57  11815  13065  608425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell57         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 608425p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13065
-------------------------------------   ----- 
End-of-path arrival time (ps)           13065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell76  11815  13065  608425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell76         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 608457p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13033
-------------------------------------   ----- 
End-of-path arrival time (ps)           13033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell125  11783  13033  608457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0             macrocell125        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 608457p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13033
-------------------------------------   ----- 
End-of-path arrival time (ps)           13033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell141  11783  13033  608457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0             macrocell141        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 608457p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13033
-------------------------------------   ----- 
End-of-path arrival time (ps)           13033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell148  11783  13033  608457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0             macrocell148        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 608457p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13033
-------------------------------------   ----- 
End-of-path arrival time (ps)           13033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell156  11783  13033  608457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0             macrocell156        0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 608474p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13016
-------------------------------------   ----- 
End-of-path arrival time (ps)           13016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell31  11766  13016  608474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell31         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 608474p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13016
-------------------------------------   ----- 
End-of-path arrival time (ps)           13016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell32  11766  13016  608474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell32         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 608474p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13016
-------------------------------------   ----- 
End-of-path arrival time (ps)           13016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell61  11766  13016  608474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell61         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 608474p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13016
-------------------------------------   ----- 
End-of-path arrival time (ps)           13016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell65  11766  13016  608474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell65         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 608483p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13007
-------------------------------------   ----- 
End-of-path arrival time (ps)           13007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell48  11757  13007  608483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell48         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 608483p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13007
-------------------------------------   ----- 
End-of-path arrival time (ps)           13007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell52  11757  13007  608483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell52         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 608483p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13007
-------------------------------------   ----- 
End-of-path arrival time (ps)           13007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell63  11757  13007  608483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell63         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 608483p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13007
-------------------------------------   ----- 
End-of-path arrival time (ps)           13007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell83  11757  13007  608483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell83         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 608496p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12994
-------------------------------------   ----- 
End-of-path arrival time (ps)           12994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell27  11744  12994  608496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell27         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 608496p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12994
-------------------------------------   ----- 
End-of-path arrival time (ps)           12994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell49  11744  12994  608496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell49         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 608496p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12994
-------------------------------------   ----- 
End-of-path arrival time (ps)           12994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell55  11744  12994  608496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell55         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 608496p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12994
-------------------------------------   ----- 
End-of-path arrival time (ps)           12994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell77  11744  12994  608496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell77         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \TPS_ADC:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \TPS_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 608689p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -4060
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   620940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12251
-------------------------------------   ----- 
End-of-path arrival time (ps)           12251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  608689  RISE       1
\TPS_ADC:bSAR_SEQ:cnt_enable\/main_1      macrocell3     4051   5261  608689  RISE       1
\TPS_ADC:bSAR_SEQ:cnt_enable\/q           macrocell3     3350   8611  608689  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/enable  count7cell     3640  12251  608689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 608731p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12759
-------------------------------------   ----- 
End-of-path arrival time (ps)           12759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell114  11509  12759  608731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0             macrocell114        0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 608731p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12759
-------------------------------------   ----- 
End-of-path arrival time (ps)           12759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell134  11509  12759  608731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell134        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 608731p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12759
-------------------------------------   ----- 
End-of-path arrival time (ps)           12759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell136  11509  12759  608731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0             macrocell136        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 608802p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12688
-------------------------------------   ----- 
End-of-path arrival time (ps)           12688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell21  11438  12688  608802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell21         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 608802p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12688
-------------------------------------   ----- 
End-of-path arrival time (ps)           12688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell22  11438  12688  608802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell22         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 608802p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12688
-------------------------------------   ----- 
End-of-path arrival time (ps)           12688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell35  11438  12688  608802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell35         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 608802p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12688
-------------------------------------   ----- 
End-of-path arrival time (ps)           12688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell81  11438  12688  608802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell81         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 608821p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12669
-------------------------------------   ----- 
End-of-path arrival time (ps)           12669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell30  11419  12669  608821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell30         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 608821p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12669
-------------------------------------   ----- 
End-of-path arrival time (ps)           12669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell34  11419  12669  608821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell34         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 608821p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12669
-------------------------------------   ----- 
End-of-path arrival time (ps)           12669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell36  11419  12669  608821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell36         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 608821p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12669
-------------------------------------   ----- 
End-of-path arrival time (ps)           12669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell47  11419  12669  608821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell47         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 608836p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12654
-------------------------------------   ----- 
End-of-path arrival time (ps)           12654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell24  11404  12654  608836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell24         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 608836p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12654
-------------------------------------   ----- 
End-of-path arrival time (ps)           12654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell38  11404  12654  608836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell38         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 608836p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12654
-------------------------------------   ----- 
End-of-path arrival time (ps)           12654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell82  11404  12654  608836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell82         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 608840p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12650
-------------------------------------   ----- 
End-of-path arrival time (ps)           12650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell125  11400  12650  608840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0             macrocell125        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 608840p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12650
-------------------------------------   ----- 
End-of-path arrival time (ps)           12650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell141  11400  12650  608840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0             macrocell141        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 608840p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12650
-------------------------------------   ----- 
End-of-path arrival time (ps)           12650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell148  11400  12650  608840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0             macrocell148        0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 608840p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12650
-------------------------------------   ----- 
End-of-path arrival time (ps)           12650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell156  11400  12650  608840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0             macrocell156        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 608843p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12647
-------------------------------------   ----- 
End-of-path arrival time (ps)           12647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell105  11397  12647  608843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0              macrocell105        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 608843p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12647
-------------------------------------   ----- 
End-of-path arrival time (ps)           12647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell132  11397  12647  608843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0             macrocell132        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 608843p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12647
-------------------------------------   ----- 
End-of-path arrival time (ps)           12647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell133  11397  12647  608843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0             macrocell133        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 608843p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12647
-------------------------------------   ----- 
End-of-path arrival time (ps)           12647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell155  11397  12647  608843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0             macrocell155        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 608877p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12613
-------------------------------------   ----- 
End-of-path arrival time (ps)           12613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell94   1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell98  11363  12613  608877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0              macrocell98         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 608877p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12613
-------------------------------------   ----- 
End-of-path arrival time (ps)           12613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell101  11363  12613  608877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0              macrocell101        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 608877p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12613
-------------------------------------   ----- 
End-of-path arrival time (ps)           12613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell107  11363  12613  608877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0             macrocell107        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 608877p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12613
-------------------------------------   ----- 
End-of-path arrival time (ps)           12613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell144  11363  12613  608877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0             macrocell144        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 608880p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12610
-------------------------------------   ----- 
End-of-path arrival time (ps)           12610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell111  11360  12610  608880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0             macrocell111        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 608880p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12610
-------------------------------------   ----- 
End-of-path arrival time (ps)           12610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell120  11360  12610  608880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0             macrocell120        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 608880p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12610
-------------------------------------   ----- 
End-of-path arrival time (ps)           12610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell128  11360  12610  608880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0             macrocell128        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 608880p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12610
-------------------------------------   ----- 
End-of-path arrival time (ps)           12610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell154  11360  12610  608880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0             macrocell154        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 608883p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12607
-------------------------------------   ----- 
End-of-path arrival time (ps)           12607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell45  11357  12607  608883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell45         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 608898p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12592
-------------------------------------   ----- 
End-of-path arrival time (ps)           12592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell94   1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell96  11342  12592  608898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell96         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 608898p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12592
-------------------------------------   ----- 
End-of-path arrival time (ps)           12592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell94   1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell97  11342  12592  608898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0              macrocell97         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 608898p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12592
-------------------------------------   ----- 
End-of-path arrival time (ps)           12592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell102  11342  12592  608898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0              macrocell102        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 608898p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12592
-------------------------------------   ----- 
End-of-path arrival time (ps)           12592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell130  11342  12592  608898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0             macrocell130        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 608944p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12546
-------------------------------------   ----- 
End-of-path arrival time (ps)           12546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell92   1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell98  11296  12546  608944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0              macrocell98         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 608944p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12546
-------------------------------------   ----- 
End-of-path arrival time (ps)           12546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell101  11296  12546  608944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0              macrocell101        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 608944p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12546
-------------------------------------   ----- 
End-of-path arrival time (ps)           12546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell107  11296  12546  608944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0             macrocell107        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 608944p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12546
-------------------------------------   ----- 
End-of-path arrival time (ps)           12546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell144  11296  12546  608944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0             macrocell144        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 608951p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12539
-------------------------------------   ----- 
End-of-path arrival time (ps)           12539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell111  11289  12539  608951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0             macrocell111        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 608951p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12539
-------------------------------------   ----- 
End-of-path arrival time (ps)           12539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell120  11289  12539  608951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0             macrocell120        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 608951p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12539
-------------------------------------   ----- 
End-of-path arrival time (ps)           12539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell128  11289  12539  608951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0             macrocell128        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 608951p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12539
-------------------------------------   ----- 
End-of-path arrival time (ps)           12539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell154  11289  12539  608951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0             macrocell154        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 608956p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12534
-------------------------------------   ----- 
End-of-path arrival time (ps)           12534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell121  11284  12534  608956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0             macrocell121        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 608956p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12534
-------------------------------------   ----- 
End-of-path arrival time (ps)           12534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell137  11284  12534  608956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0             macrocell137        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 608956p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12534
-------------------------------------   ----- 
End-of-path arrival time (ps)           12534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell142  11284  12534  608956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0             macrocell142        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 608956p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12534
-------------------------------------   ----- 
End-of-path arrival time (ps)           12534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell147  11284  12534  608956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0             macrocell147        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 608968p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12522
-------------------------------------   ----- 
End-of-path arrival time (ps)           12522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell92   1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell96  11272  12522  608968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell96         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 608968p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12522
-------------------------------------   ----- 
End-of-path arrival time (ps)           12522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell92   1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell97  11272  12522  608968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0              macrocell97         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 608968p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12522
-------------------------------------   ----- 
End-of-path arrival time (ps)           12522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell102  11272  12522  608968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0              macrocell102        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 608968p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12522
-------------------------------------   ----- 
End-of-path arrival time (ps)           12522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell130  11272  12522  608968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0             macrocell130        0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 608978p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12512
-------------------------------------   ----- 
End-of-path arrival time (ps)           12512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell117  11262  12512  608978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0             macrocell117        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 608978p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12512
-------------------------------------   ----- 
End-of-path arrival time (ps)           12512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell119  11262  12512  608978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0             macrocell119        0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 608978p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12512
-------------------------------------   ----- 
End-of-path arrival time (ps)           12512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell122  11262  12512  608978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0             macrocell122        0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 608978p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12512
-------------------------------------   ----- 
End-of-path arrival time (ps)           12512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell151  11262  12512  608978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0             macrocell151        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 608990p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12500
-------------------------------------   ----- 
End-of-path arrival time (ps)           12500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell100  11250  12500  608990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0              macrocell100        0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 608990p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12500
-------------------------------------   ----- 
End-of-path arrival time (ps)           12500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell104  11250  12500  608990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0              macrocell104        0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 608990p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12500
-------------------------------------   ----- 
End-of-path arrival time (ps)           12500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell106  11250  12500  608990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0             macrocell106        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 608990p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12500
-------------------------------------   ----- 
End-of-path arrival time (ps)           12500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell112  11250  12500  608990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0             macrocell112        0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 609053p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12437
-------------------------------------   ----- 
End-of-path arrival time (ps)           12437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell42  11187  12437  609053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell42         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 609053p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12437
-------------------------------------   ----- 
End-of-path arrival time (ps)           12437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell43  11187  12437  609053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell43         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 609053p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12437
-------------------------------------   ----- 
End-of-path arrival time (ps)           12437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell68  11187  12437  609053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell68         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 609053p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12437
-------------------------------------   ----- 
End-of-path arrival time (ps)           12437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell72  11187  12437  609053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell72         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 609200p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12290
-------------------------------------   ----- 
End-of-path arrival time (ps)           12290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell24  11040  12290  609200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell24         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 609200p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12290
-------------------------------------   ----- 
End-of-path arrival time (ps)           12290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell38  11040  12290  609200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell38         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 609200p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12290
-------------------------------------   ----- 
End-of-path arrival time (ps)           12290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell82  11040  12290  609200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell82         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 609200p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12290
-------------------------------------   ----- 
End-of-path arrival time (ps)           12290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell30  11040  12290  609200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell30         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 609200p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12290
-------------------------------------   ----- 
End-of-path arrival time (ps)           12290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell34  11040  12290  609200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell34         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 609200p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12290
-------------------------------------   ----- 
End-of-path arrival time (ps)           12290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell36  11040  12290  609200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell36         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 609200p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12290
-------------------------------------   ----- 
End-of-path arrival time (ps)           12290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell47  11040  12290  609200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell47         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 609329p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12161
-------------------------------------   ----- 
End-of-path arrival time (ps)           12161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell50  10911  12161  609329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell50         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 609329p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12161
-------------------------------------   ----- 
End-of-path arrival time (ps)           12161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell67  10911  12161  609329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell67         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 609329p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12161
-------------------------------------   ----- 
End-of-path arrival time (ps)           12161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell79  10911  12161  609329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell79         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 609329p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12161
-------------------------------------   ----- 
End-of-path arrival time (ps)           12161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell80  10911  12161  609329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell80         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 609348p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12142
-------------------------------------   ----- 
End-of-path arrival time (ps)           12142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell40  10892  12142  609348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell40         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 609348p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12142
-------------------------------------   ----- 
End-of-path arrival time (ps)           12142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell41  10892  12142  609348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell41         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 609348p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12142
-------------------------------------   ----- 
End-of-path arrival time (ps)           12142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell62  10892  12142  609348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell62         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 609348p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12142
-------------------------------------   ----- 
End-of-path arrival time (ps)           12142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell69  10892  12142  609348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell69         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 609374p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12116
-------------------------------------   ----- 
End-of-path arrival time (ps)           12116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell21  10866  12116  609374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell21         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 609374p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12116
-------------------------------------   ----- 
End-of-path arrival time (ps)           12116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell22  10866  12116  609374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell22         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 609374p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12116
-------------------------------------   ----- 
End-of-path arrival time (ps)           12116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell35  10866  12116  609374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell35         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 609374p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12116
-------------------------------------   ----- 
End-of-path arrival time (ps)           12116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell81  10866  12116  609374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell81         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 609439p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12051
-------------------------------------   ----- 
End-of-path arrival time (ps)           12051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell23  10801  12051  609439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell23         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 609439p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12051
-------------------------------------   ----- 
End-of-path arrival time (ps)           12051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell44  10801  12051  609439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell44         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 609439p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12051
-------------------------------------   ----- 
End-of-path arrival time (ps)           12051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell57  10801  12051  609439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell57         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 609439p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12051
-------------------------------------   ----- 
End-of-path arrival time (ps)           12051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell76  10801  12051  609439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell76         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 609447p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12043
-------------------------------------   ----- 
End-of-path arrival time (ps)           12043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell33  10793  12043  609447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell33         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 609447p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12043
-------------------------------------   ----- 
End-of-path arrival time (ps)           12043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell37  10793  12043  609447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell37         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 609447p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12043
-------------------------------------   ----- 
End-of-path arrival time (ps)           12043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell71  10793  12043  609447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell71         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 609447p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12043
-------------------------------------   ----- 
End-of-path arrival time (ps)           12043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell73  10793  12043  609447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell73         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 609456p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12034
-------------------------------------   ----- 
End-of-path arrival time (ps)           12034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell42  10784  12034  609456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell42         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 609456p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12034
-------------------------------------   ----- 
End-of-path arrival time (ps)           12034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell43  10784  12034  609456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell43         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 609456p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12034
-------------------------------------   ----- 
End-of-path arrival time (ps)           12034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell68  10784  12034  609456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell68         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 609456p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12034
-------------------------------------   ----- 
End-of-path arrival time (ps)           12034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell72  10784  12034  609456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell72         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 609493p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11997
-------------------------------------   ----- 
End-of-path arrival time (ps)           11997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell30  10747  11997  609493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell30         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 609493p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11997
-------------------------------------   ----- 
End-of-path arrival time (ps)           11997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell34  10747  11997  609493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell34         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 609493p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11997
-------------------------------------   ----- 
End-of-path arrival time (ps)           11997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell36  10747  11997  609493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell36         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 609493p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11997
-------------------------------------   ----- 
End-of-path arrival time (ps)           11997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell47  10747  11997  609493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell47         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 609505p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11985
-------------------------------------   ----- 
End-of-path arrival time (ps)           11985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell21  10735  11985  609505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell21         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 609505p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11985
-------------------------------------   ----- 
End-of-path arrival time (ps)           11985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell22  10735  11985  609505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell22         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 609505p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11985
-------------------------------------   ----- 
End-of-path arrival time (ps)           11985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell35  10735  11985  609505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell35         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 609505p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11985
-------------------------------------   ----- 
End-of-path arrival time (ps)           11985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell81  10735  11985  609505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell81         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 609516p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11974
-------------------------------------   ----- 
End-of-path arrival time (ps)           11974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell90   1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell99  10724  11974  609516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0              macrocell99         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 609516p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11974
-------------------------------------   ----- 
End-of-path arrival time (ps)           11974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell110  10724  11974  609516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0             macrocell110        0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 609516p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11974
-------------------------------------   ----- 
End-of-path arrival time (ps)           11974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell157  10724  11974  609516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0             macrocell157        0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 609527p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11963
-------------------------------------   ----- 
End-of-path arrival time (ps)           11963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell113  10713  11963  609527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell113        0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 609527p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11963
-------------------------------------   ----- 
End-of-path arrival time (ps)           11963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell138  10713  11963  609527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0             macrocell138        0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 609527p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11963
-------------------------------------   ----- 
End-of-path arrival time (ps)           11963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell143  10713  11963  609527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0             macrocell143        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 609527p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11963
-------------------------------------   ----- 
End-of-path arrival time (ps)           11963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell159  10713  11963  609527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0             macrocell159        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 609528p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11962
-------------------------------------   ----- 
End-of-path arrival time (ps)           11962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell45  10712  11962  609528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell45         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 609533p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11957
-------------------------------------   ----- 
End-of-path arrival time (ps)           11957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell103  10707  11957  609533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0              macrocell103        0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 609533p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11957
-------------------------------------   ----- 
End-of-path arrival time (ps)           11957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell109  10707  11957  609533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0             macrocell109        0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 609533p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11957
-------------------------------------   ----- 
End-of-path arrival time (ps)           11957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell118  10707  11957  609533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0             macrocell118        0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 609533p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11957
-------------------------------------   ----- 
End-of-path arrival time (ps)           11957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell127  10707  11957  609533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0             macrocell127        0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 609786p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11704
-------------------------------------   ----- 
End-of-path arrival time (ps)           11704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell115  10454  11704  609786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell115        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 609786p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11704
-------------------------------------   ----- 
End-of-path arrival time (ps)           11704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell124  10454  11704  609786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0             macrocell124        0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 609786p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11704
-------------------------------------   ----- 
End-of-path arrival time (ps)           11704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell153  10454  11704  609786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0             macrocell153        0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 609786p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11704
-------------------------------------   ----- 
End-of-path arrival time (ps)           11704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell158  10454  11704  609786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0             macrocell158        0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 609791p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11699
-------------------------------------   ----- 
End-of-path arrival time (ps)           11699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell93   1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell99  10449  11699  609791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0              macrocell99         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 609791p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11699
-------------------------------------   ----- 
End-of-path arrival time (ps)           11699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell110  10449  11699  609791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0             macrocell110        0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 609791p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11699
-------------------------------------   ----- 
End-of-path arrival time (ps)           11699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell157  10449  11699  609791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0             macrocell157        0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 609797p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11693
-------------------------------------   ----- 
End-of-path arrival time (ps)           11693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell115  10443  11693  609797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell115        0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 609797p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11693
-------------------------------------   ----- 
End-of-path arrival time (ps)           11693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell124  10443  11693  609797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0             macrocell124        0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 609797p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11693
-------------------------------------   ----- 
End-of-path arrival time (ps)           11693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell153  10443  11693  609797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0             macrocell153        0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 609797p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11693
-------------------------------------   ----- 
End-of-path arrival time (ps)           11693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell158  10443  11693  609797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0             macrocell158        0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 609804p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11686
-------------------------------------   ----- 
End-of-path arrival time (ps)           11686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell129  10436  11686  609804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0             macrocell129        0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 609804p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11686
-------------------------------------   ----- 
End-of-path arrival time (ps)           11686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell131  10436  11686  609804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0             macrocell131        0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 609804p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11686
-------------------------------------   ----- 
End-of-path arrival time (ps)           11686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell140  10436  11686  609804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0             macrocell140        0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 609811p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11679
-------------------------------------   ----- 
End-of-path arrival time (ps)           11679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell113  10429  11679  609811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell113        0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 609811p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11679
-------------------------------------   ----- 
End-of-path arrival time (ps)           11679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell138  10429  11679  609811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0             macrocell138        0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 609811p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11679
-------------------------------------   ----- 
End-of-path arrival time (ps)           11679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell143  10429  11679  609811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0             macrocell143        0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 609811p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11679
-------------------------------------   ----- 
End-of-path arrival time (ps)           11679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell159  10429  11679  609811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0             macrocell159        0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 609820p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11670
-------------------------------------   ----- 
End-of-path arrival time (ps)           11670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell129  10420  11670  609820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0             macrocell129        0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 609820p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11670
-------------------------------------   ----- 
End-of-path arrival time (ps)           11670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell131  10420  11670  609820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0             macrocell131        0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 609820p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11670
-------------------------------------   ----- 
End-of-path arrival time (ps)           11670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell140  10420  11670  609820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0             macrocell140        0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 609878p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11612
-------------------------------------   ----- 
End-of-path arrival time (ps)           11612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell114  10362  11612  609878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0             macrocell114        0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 609878p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11612
-------------------------------------   ----- 
End-of-path arrival time (ps)           11612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell134  10362  11612  609878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell134        0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 609878p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11612
-------------------------------------   ----- 
End-of-path arrival time (ps)           11612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell136  10362  11612  609878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0             macrocell136        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 609909p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11581
-------------------------------------   ----- 
End-of-path arrival time (ps)           11581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell27  10331  11581  609909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell27         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 609909p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11581
-------------------------------------   ----- 
End-of-path arrival time (ps)           11581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell49  10331  11581  609909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell49         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 609909p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11581
-------------------------------------   ----- 
End-of-path arrival time (ps)           11581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell55  10331  11581  609909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell55         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 609909p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11581
-------------------------------------   ----- 
End-of-path arrival time (ps)           11581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell77  10331  11581  609909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell77         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 609917p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11573
-------------------------------------   ----- 
End-of-path arrival time (ps)           11573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell42  10323  11573  609917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell42         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 609917p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11573
-------------------------------------   ----- 
End-of-path arrival time (ps)           11573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell43  10323  11573  609917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell43         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 609917p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11573
-------------------------------------   ----- 
End-of-path arrival time (ps)           11573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell68  10323  11573  609917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell68         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 609917p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11573
-------------------------------------   ----- 
End-of-path arrival time (ps)           11573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell72  10323  11573  609917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell72         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 609917p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11573
-------------------------------------   ----- 
End-of-path arrival time (ps)           11573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell24  10323  11573  609917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell24         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 609917p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11573
-------------------------------------   ----- 
End-of-path arrival time (ps)           11573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell38  10323  11573  609917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell38         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 609917p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11573
-------------------------------------   ----- 
End-of-path arrival time (ps)           11573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell82  10323  11573  609917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell82         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 609930p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11560
-------------------------------------   ----- 
End-of-path arrival time (ps)           11560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell45  10310  11560  609930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell45         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 610045p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11445
-------------------------------------   ----- 
End-of-path arrival time (ps)           11445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell121  10195  11445  610045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0             macrocell121        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 610045p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11445
-------------------------------------   ----- 
End-of-path arrival time (ps)           11445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell137  10195  11445  610045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0             macrocell137        0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 610045p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11445
-------------------------------------   ----- 
End-of-path arrival time (ps)           11445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell142  10195  11445  610045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0             macrocell142        0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 610045p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11445
-------------------------------------   ----- 
End-of-path arrival time (ps)           11445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell147  10195  11445  610045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0             macrocell147        0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 610080p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11410
-------------------------------------   ----- 
End-of-path arrival time (ps)           11410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell54  10160  11410  610080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell54         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 610082p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11408
-------------------------------------   ----- 
End-of-path arrival time (ps)           11408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell26  10158  11408  610082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell26         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 610082p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11408
-------------------------------------   ----- 
End-of-path arrival time (ps)           11408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell46  10158  11408  610082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell46         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 610082p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11408
-------------------------------------   ----- 
End-of-path arrival time (ps)           11408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell75  10158  11408  610082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell75         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 610082p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11408
-------------------------------------   ----- 
End-of-path arrival time (ps)           11408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell78  10158  11408  610082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell78         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 610100p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11390
-------------------------------------   ----- 
End-of-path arrival time (ps)           11390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell25  10140  11390  610100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell25         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 610100p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11390
-------------------------------------   ----- 
End-of-path arrival time (ps)           11390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell28  10140  11390  610100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell28         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 610100p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11390
-------------------------------------   ----- 
End-of-path arrival time (ps)           11390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell56  10140  11390  610100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell56         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 610100p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11390
-------------------------------------   ----- 
End-of-path arrival time (ps)           11390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell84  10140  11390  610100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell84         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610211p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11279
-------------------------------------   ----- 
End-of-path arrival time (ps)           11279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell21  10029  11279  610211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell21         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 610211p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11279
-------------------------------------   ----- 
End-of-path arrival time (ps)           11279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell22  10029  11279  610211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell22         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 610211p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11279
-------------------------------------   ----- 
End-of-path arrival time (ps)           11279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell35  10029  11279  610211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell35         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 610211p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11279
-------------------------------------   ----- 
End-of-path arrival time (ps)           11279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell81  10029  11279  610211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell81         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 610212p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11278
-------------------------------------   ----- 
End-of-path arrival time (ps)           11278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell48  10028  11278  610212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell48         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610212p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11278
-------------------------------------   ----- 
End-of-path arrival time (ps)           11278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell52  10028  11278  610212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell52         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 610212p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11278
-------------------------------------   ----- 
End-of-path arrival time (ps)           11278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell63  10028  11278  610212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell63         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610212p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11278
-------------------------------------   ----- 
End-of-path arrival time (ps)           11278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell83  10028  11278  610212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell83         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 610220p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11270
-------------------------------------   ----- 
End-of-path arrival time (ps)           11270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell30  10020  11270  610220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell30         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 610220p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11270
-------------------------------------   ----- 
End-of-path arrival time (ps)           11270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell34  10020  11270  610220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell34         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 610220p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11270
-------------------------------------   ----- 
End-of-path arrival time (ps)           11270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell36  10020  11270  610220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell36         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 610220p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11270
-------------------------------------   ----- 
End-of-path arrival time (ps)           11270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell47  10020  11270  610220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell47         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 610229p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11261
-------------------------------------   ----- 
End-of-path arrival time (ps)           11261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell24  10011  11261  610229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell24         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 610229p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11261
-------------------------------------   ----- 
End-of-path arrival time (ps)           11261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell38  10011  11261  610229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell38         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 610229p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11261
-------------------------------------   ----- 
End-of-path arrival time (ps)           11261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell82  10011  11261  610229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell82         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 610234p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11256
-------------------------------------   ----- 
End-of-path arrival time (ps)           11256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell30  10006  11256  610234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell30         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 610234p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11256
-------------------------------------   ----- 
End-of-path arrival time (ps)           11256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell34  10006  11256  610234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell34         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 610234p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11256
-------------------------------------   ----- 
End-of-path arrival time (ps)           11256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell36  10006  11256  610234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell36         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 610234p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11256
-------------------------------------   ----- 
End-of-path arrival time (ps)           11256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell47  10006  11256  610234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell47         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 610237p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11253
-------------------------------------   ----- 
End-of-path arrival time (ps)           11253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell51  10003  11253  610237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell51         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 610237p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11253
-------------------------------------   ----- 
End-of-path arrival time (ps)           11253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell53  10003  11253  610237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell53         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 610237p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11253
-------------------------------------   ----- 
End-of-path arrival time (ps)           11253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell64  10003  11253  610237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell64         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 610237p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11253
-------------------------------------   ----- 
End-of-path arrival time (ps)           11253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell66  10003  11253  610237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell66         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610259p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11231
-------------------------------------   ----- 
End-of-path arrival time (ps)           11231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell21   9981  11231  610259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell21         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 610259p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11231
-------------------------------------   ----- 
End-of-path arrival time (ps)           11231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell22   9981  11231  610259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell22         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 610259p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11231
-------------------------------------   ----- 
End-of-path arrival time (ps)           11231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell35   9981  11231  610259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell35         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 610259p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11231
-------------------------------------   ----- 
End-of-path arrival time (ps)           11231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell81   9981  11231  610259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell81         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 610365p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11125
-------------------------------------   ----- 
End-of-path arrival time (ps)           11125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell24   9875  11125  610365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell24         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 610365p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11125
-------------------------------------   ----- 
End-of-path arrival time (ps)           11125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell38   9875  11125  610365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell38         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 610365p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11125
-------------------------------------   ----- 
End-of-path arrival time (ps)           11125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell82   9875  11125  610365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell82         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 610377p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11113
-------------------------------------   ----- 
End-of-path arrival time (ps)           11113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell26   9863  11113  610377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell26         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 610377p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11113
-------------------------------------   ----- 
End-of-path arrival time (ps)           11113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell46   9863  11113  610377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell46         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 610377p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11113
-------------------------------------   ----- 
End-of-path arrival time (ps)           11113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell75   9863  11113  610377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell75         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 610377p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11113
-------------------------------------   ----- 
End-of-path arrival time (ps)           11113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell78   9863  11113  610377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell78         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610428p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11062
-------------------------------------   ----- 
End-of-path arrival time (ps)           11062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell95   1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell96   9812  11062  610428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell96         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 610428p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11062
-------------------------------------   ----- 
End-of-path arrival time (ps)           11062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell95   1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell97   9812  11062  610428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0              macrocell97         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 610428p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11062
-------------------------------------   ----- 
End-of-path arrival time (ps)           11062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell102   9812  11062  610428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0              macrocell102        0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 610428p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11062
-------------------------------------   ----- 
End-of-path arrival time (ps)           11062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell130   9812  11062  610428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0             macrocell130        0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 610435p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11055
-------------------------------------   ----- 
End-of-path arrival time (ps)           11055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell23   9805  11055  610435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell23         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 610435p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11055
-------------------------------------   ----- 
End-of-path arrival time (ps)           11055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell44   9805  11055  610435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell44         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 610435p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11055
-------------------------------------   ----- 
End-of-path arrival time (ps)           11055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell57   9805  11055  610435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell57         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 610435p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11055
-------------------------------------   ----- 
End-of-path arrival time (ps)           11055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell76   9805  11055  610435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell76         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 610437p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11053
-------------------------------------   ----- 
End-of-path arrival time (ps)           11053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell95   1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell98   9803  11053  610437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0              macrocell98         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 610437p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11053
-------------------------------------   ----- 
End-of-path arrival time (ps)           11053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell101   9803  11053  610437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0              macrocell101        0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 610437p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11053
-------------------------------------   ----- 
End-of-path arrival time (ps)           11053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell107   9803  11053  610437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0             macrocell107        0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 610437p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11053
-------------------------------------   ----- 
End-of-path arrival time (ps)           11053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell144   9803  11053  610437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0             macrocell144        0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 610441p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11049
-------------------------------------   ----- 
End-of-path arrival time (ps)           11049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell111   9799  11049  610441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0             macrocell111        0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610441p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11049
-------------------------------------   ----- 
End-of-path arrival time (ps)           11049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell120   9799  11049  610441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0             macrocell120        0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 610441p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11049
-------------------------------------   ----- 
End-of-path arrival time (ps)           11049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell128   9799  11049  610441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0             macrocell128        0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 610441p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11049
-------------------------------------   ----- 
End-of-path arrival time (ps)           11049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell154   9799  11049  610441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0             macrocell154        0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 610444p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11046
-------------------------------------   ----- 
End-of-path arrival time (ps)           11046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell33   9796  11046  610444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell33         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 610444p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11046
-------------------------------------   ----- 
End-of-path arrival time (ps)           11046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell37   9796  11046  610444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell37         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610444p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11046
-------------------------------------   ----- 
End-of-path arrival time (ps)           11046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell71   9796  11046  610444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell71         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 610444p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11046
-------------------------------------   ----- 
End-of-path arrival time (ps)           11046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell73   9796  11046  610444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell73         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 610502p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10988
-------------------------------------   ----- 
End-of-path arrival time (ps)           10988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell48   9738  10988  610502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell48         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610502p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10988
-------------------------------------   ----- 
End-of-path arrival time (ps)           10988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell52   9738  10988  610502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell52         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 610502p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10988
-------------------------------------   ----- 
End-of-path arrival time (ps)           10988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell63   9738  10988  610502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell63         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610502p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10988
-------------------------------------   ----- 
End-of-path arrival time (ps)           10988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell83   9738  10988  610502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell83         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 610511p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10979
-------------------------------------   ----- 
End-of-path arrival time (ps)           10979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell51   9729  10979  610511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell51         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 610511p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10979
-------------------------------------   ----- 
End-of-path arrival time (ps)           10979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell53   9729  10979  610511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell53         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 610511p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10979
-------------------------------------   ----- 
End-of-path arrival time (ps)           10979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell64   9729  10979  610511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell64         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 610511p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10979
-------------------------------------   ----- 
End-of-path arrival time (ps)           10979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell66   9729  10979  610511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell66         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 610571p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10919
-------------------------------------   ----- 
End-of-path arrival time (ps)           10919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell129   9669  10919  610571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0             macrocell129        0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 610571p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10919
-------------------------------------   ----- 
End-of-path arrival time (ps)           10919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell131   9669  10919  610571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0             macrocell131        0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 610571p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10919
-------------------------------------   ----- 
End-of-path arrival time (ps)           10919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell140   9669  10919  610571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0             macrocell140        0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610592p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10898
-------------------------------------   ----- 
End-of-path arrival time (ps)           10898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell90   1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell96   9648  10898  610592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell96         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 610592p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10898
-------------------------------------   ----- 
End-of-path arrival time (ps)           10898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell90   1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell97   9648  10898  610592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0              macrocell97         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 610592p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10898
-------------------------------------   ----- 
End-of-path arrival time (ps)           10898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell102   9648  10898  610592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0              macrocell102        0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 610592p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10898
-------------------------------------   ----- 
End-of-path arrival time (ps)           10898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell130   9648  10898  610592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0             macrocell130        0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 610594p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10896
-------------------------------------   ----- 
End-of-path arrival time (ps)           10896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell121   9646  10896  610594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0             macrocell121        0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 610594p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10896
-------------------------------------   ----- 
End-of-path arrival time (ps)           10896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell137   9646  10896  610594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0             macrocell137        0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 610594p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10896
-------------------------------------   ----- 
End-of-path arrival time (ps)           10896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell142   9646  10896  610594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0             macrocell142        0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 610594p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10896
-------------------------------------   ----- 
End-of-path arrival time (ps)           10896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell147   9646  10896  610594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0             macrocell147        0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 610610p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10880
-------------------------------------   ----- 
End-of-path arrival time (ps)           10880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell111   9630  10880  610610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0             macrocell111        0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610610p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10880
-------------------------------------   ----- 
End-of-path arrival time (ps)           10880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell120   9630  10880  610610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0             macrocell120        0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 610610p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10880
-------------------------------------   ----- 
End-of-path arrival time (ps)           10880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell128   9630  10880  610610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0             macrocell128        0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 610610p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10880
-------------------------------------   ----- 
End-of-path arrival time (ps)           10880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell154   9630  10880  610610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0             macrocell154        0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 610656p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10834
-------------------------------------   ----- 
End-of-path arrival time (ps)           10834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell59   9584  10834  610656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell59         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 610656p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10834
-------------------------------------   ----- 
End-of-path arrival time (ps)           10834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell60   9584  10834  610656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell60         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 610656p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10834
-------------------------------------   ----- 
End-of-path arrival time (ps)           10834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell70   9584  10834  610656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell70         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 610656p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10834
-------------------------------------   ----- 
End-of-path arrival time (ps)           10834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell74   9584  10834  610656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell74         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \APPS_ADC:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \APPS_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 610693p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -4060
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     620940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10247
-------------------------------------   ----- 
End-of-path arrival time (ps)           10247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_1      controlcell2   1210   1210  610693  RISE       1
\APPS_ADC:bSAR_SEQ:cnt_enable\/main_1      macrocell5     3378   4588  610693  RISE       1
\APPS_ADC:bSAR_SEQ:cnt_enable\/q           macrocell5     3350   7938  610693  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/enable  count7cell     2310  10247  610693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 610795p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10695
-------------------------------------   ----- 
End-of-path arrival time (ps)           10695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell111   9445  10695  610795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0             macrocell111        0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610795p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10695
-------------------------------------   ----- 
End-of-path arrival time (ps)           10695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell120   9445  10695  610795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0             macrocell120        0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 610795p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10695
-------------------------------------   ----- 
End-of-path arrival time (ps)           10695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell128   9445  10695  610795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0             macrocell128        0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 610795p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10695
-------------------------------------   ----- 
End-of-path arrival time (ps)           10695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell154   9445  10695  610795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0             macrocell154        0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 610804p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10686
-------------------------------------   ----- 
End-of-path arrival time (ps)           10686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell121   9436  10686  610804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0             macrocell121        0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 610804p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10686
-------------------------------------   ----- 
End-of-path arrival time (ps)           10686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell137   9436  10686  610804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0             macrocell137        0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 610804p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10686
-------------------------------------   ----- 
End-of-path arrival time (ps)           10686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell142   9436  10686  610804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0             macrocell142        0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 610804p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10686
-------------------------------------   ----- 
End-of-path arrival time (ps)           10686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell147   9436  10686  610804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0             macrocell147        0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 610811p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10679
-------------------------------------   ----- 
End-of-path arrival time (ps)           10679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell93   1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell98   9429  10679  610811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0              macrocell98         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 610811p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10679
-------------------------------------   ----- 
End-of-path arrival time (ps)           10679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell101   9429  10679  610811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0              macrocell101        0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 610811p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10679
-------------------------------------   ----- 
End-of-path arrival time (ps)           10679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell107   9429  10679  610811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0             macrocell107        0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 610811p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10679
-------------------------------------   ----- 
End-of-path arrival time (ps)           10679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell144   9429  10679  610811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0             macrocell144        0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610826p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10664
-------------------------------------   ----- 
End-of-path arrival time (ps)           10664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell93   1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell96   9414  10664  610826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell96         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 610826p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10664
-------------------------------------   ----- 
End-of-path arrival time (ps)           10664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell93   1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell97   9414  10664  610826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0              macrocell97         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 610826p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10664
-------------------------------------   ----- 
End-of-path arrival time (ps)           10664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell102   9414  10664  610826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0              macrocell102        0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 610826p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10664
-------------------------------------   ----- 
End-of-path arrival time (ps)           10664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell130   9414  10664  610826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0             macrocell130        0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 610873p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10617
-------------------------------------   ----- 
End-of-path arrival time (ps)           10617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell90   1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell98   9367  10617  610873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0              macrocell98         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 610873p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10617
-------------------------------------   ----- 
End-of-path arrival time (ps)           10617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell101   9367  10617  610873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0              macrocell101        0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 610873p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10617
-------------------------------------   ----- 
End-of-path arrival time (ps)           10617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell107   9367  10617  610873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0             macrocell107        0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 610873p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10617
-------------------------------------   ----- 
End-of-path arrival time (ps)           10617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell144   9367  10617  610873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0             macrocell144        0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 610918p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10572
-------------------------------------   ----- 
End-of-path arrival time (ps)           10572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell31   9322  10572  610918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell31         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 610918p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10572
-------------------------------------   ----- 
End-of-path arrival time (ps)           10572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell32   9322  10572  610918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell32         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 610918p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10572
-------------------------------------   ----- 
End-of-path arrival time (ps)           10572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell61   9322  10572  610918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell61         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 610918p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10572
-------------------------------------   ----- 
End-of-path arrival time (ps)           10572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell65   9322  10572  610918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell65         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 610924p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10566
-------------------------------------   ----- 
End-of-path arrival time (ps)           10566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell94   1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell99   9316  10566  610924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0              macrocell99         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 610924p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10566
-------------------------------------   ----- 
End-of-path arrival time (ps)           10566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell110   9316  10566  610924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0             macrocell110        0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 610924p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10566
-------------------------------------   ----- 
End-of-path arrival time (ps)           10566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell157   9316  10566  610924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0             macrocell157        0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 610926p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10564
-------------------------------------   ----- 
End-of-path arrival time (ps)           10564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell115   9314  10564  610926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell115        0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 610926p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10564
-------------------------------------   ----- 
End-of-path arrival time (ps)           10564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell124   9314  10564  610926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0             macrocell124        0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 610926p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10564
-------------------------------------   ----- 
End-of-path arrival time (ps)           10564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell153   9314  10564  610926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0             macrocell153        0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610926p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10564
-------------------------------------   ----- 
End-of-path arrival time (ps)           10564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell158   9314  10564  610926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0             macrocell158        0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 610992p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10498
-------------------------------------   ----- 
End-of-path arrival time (ps)           10498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell59   9248  10498  610992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell59         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 610992p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10498
-------------------------------------   ----- 
End-of-path arrival time (ps)           10498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell60   9248  10498  610992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell60         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 610992p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10498
-------------------------------------   ----- 
End-of-path arrival time (ps)           10498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell70   9248  10498  610992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell70         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 610992p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10498
-------------------------------------   ----- 
End-of-path arrival time (ps)           10498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell74   9248  10498  610992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell74         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 611059p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10431
-------------------------------------   ----- 
End-of-path arrival time (ps)           10431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell27   9181  10431  611059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell27         0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 611059p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10431
-------------------------------------   ----- 
End-of-path arrival time (ps)           10431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell49   9181  10431  611059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell49         0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 611059p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10431
-------------------------------------   ----- 
End-of-path arrival time (ps)           10431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell55   9181  10431  611059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell55         0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 611059p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10431
-------------------------------------   ----- 
End-of-path arrival time (ps)           10431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell77   9181  10431  611059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell77         0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 611096p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10394
-------------------------------------   ----- 
End-of-path arrival time (ps)           10394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell113   9144  10394  611096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell113        0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 611096p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10394
-------------------------------------   ----- 
End-of-path arrival time (ps)           10394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell138   9144  10394  611096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0             macrocell138        0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 611096p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10394
-------------------------------------   ----- 
End-of-path arrival time (ps)           10394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell143   9144  10394  611096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0             macrocell143        0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 611096p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10394
-------------------------------------   ----- 
End-of-path arrival time (ps)           10394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell159   9144  10394  611096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0             macrocell159        0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611101p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10389
-------------------------------------   ----- 
End-of-path arrival time (ps)           10389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell126   9139  10389  611101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0             macrocell126        0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611101p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10389
-------------------------------------   ----- 
End-of-path arrival time (ps)           10389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell139   9139  10389  611101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0             macrocell139        0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 611101p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10389
-------------------------------------   ----- 
End-of-path arrival time (ps)           10389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell152   9139  10389  611101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0             macrocell152        0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 611116p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10374
-------------------------------------   ----- 
End-of-path arrival time (ps)           10374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell108   9124  10374  611116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0             macrocell108        0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 611116p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10374
-------------------------------------   ----- 
End-of-path arrival time (ps)           10374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell123   9124  10374  611116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0             macrocell123        0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 611116p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10374
-------------------------------------   ----- 
End-of-path arrival time (ps)           10374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell135   9124  10374  611116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0             macrocell135        0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 611116p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10374
-------------------------------------   ----- 
End-of-path arrival time (ps)           10374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell145   9124  10374  611116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0             macrocell145        0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611118p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10372
-------------------------------------   ----- 
End-of-path arrival time (ps)           10372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell116   9122  10372  611118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0             macrocell116        0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 611223p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10267
-------------------------------------   ----- 
End-of-path arrival time (ps)           10267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell29   9017  10267  611223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell29         0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 611223p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10267
-------------------------------------   ----- 
End-of-path arrival time (ps)           10267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell39   9017  10267  611223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell39         0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 611223p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10267
-------------------------------------   ----- 
End-of-path arrival time (ps)           10267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell58   9017  10267  611223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell58         0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 611324p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10166
-------------------------------------   ----- 
End-of-path arrival time (ps)           10166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell42   8916  10166  611324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell42         0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 611324p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10166
-------------------------------------   ----- 
End-of-path arrival time (ps)           10166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell43   8916  10166  611324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell43         0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 611324p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10166
-------------------------------------   ----- 
End-of-path arrival time (ps)           10166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell68   8916  10166  611324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell68         0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 611324p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10166
-------------------------------------   ----- 
End-of-path arrival time (ps)           10166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell72   8916  10166  611324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell72         0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 611328p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10162
-------------------------------------   ----- 
End-of-path arrival time (ps)           10162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell54   8912  10162  611328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell54         0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 611347p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10143
-------------------------------------   ----- 
End-of-path arrival time (ps)           10143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell45   8893  10143  611347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell45         0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 611419p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10071
-------------------------------------   ----- 
End-of-path arrival time (ps)           10071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell59   8821  10071  611419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell59         0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 611419p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10071
-------------------------------------   ----- 
End-of-path arrival time (ps)           10071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell60   8821  10071  611419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell60         0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 611419p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10071
-------------------------------------   ----- 
End-of-path arrival time (ps)           10071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell70   8821  10071  611419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell70         0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611419p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10071
-------------------------------------   ----- 
End-of-path arrival time (ps)           10071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell74   8821  10071  611419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell74         0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611476p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10014
-------------------------------------   ----- 
End-of-path arrival time (ps)           10014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell51   8764  10014  611476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell51         0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611476p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10014
-------------------------------------   ----- 
End-of-path arrival time (ps)           10014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell53   8764  10014  611476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell53         0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611476p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10014
-------------------------------------   ----- 
End-of-path arrival time (ps)           10014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell64   8764  10014  611476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell64         0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 611476p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10014
-------------------------------------   ----- 
End-of-path arrival time (ps)           10014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell66   8764  10014  611476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell66         0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 611494p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9996
-------------------------------------   ---- 
End-of-path arrival time (ps)           9996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell48   8746   9996  611494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell48         0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 611494p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9996
-------------------------------------   ---- 
End-of-path arrival time (ps)           9996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell52   8746   9996  611494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell52         0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 611494p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9996
-------------------------------------   ---- 
End-of-path arrival time (ps)           9996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell63   8746   9996  611494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell63         0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 611494p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9996
-------------------------------------   ---- 
End-of-path arrival time (ps)           9996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell83   8746   9996  611494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell83         0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 611589p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9901
-------------------------------------   ---- 
End-of-path arrival time (ps)           9901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell108   8651   9901  611589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0             macrocell108        0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 611589p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9901
-------------------------------------   ---- 
End-of-path arrival time (ps)           9901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell123   8651   9901  611589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0             macrocell123        0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 611589p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9901
-------------------------------------   ---- 
End-of-path arrival time (ps)           9901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell135   8651   9901  611589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0             macrocell135        0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 611589p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9901
-------------------------------------   ---- 
End-of-path arrival time (ps)           9901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell145   8651   9901  611589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0             macrocell145        0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 611655p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9835
-------------------------------------   ---- 
End-of-path arrival time (ps)           9835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell146   8585   9835  611655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell146        0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611655p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9835
-------------------------------------   ---- 
End-of-path arrival time (ps)           9835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell149   8585   9835  611655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0             macrocell149        0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 611655p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9835
-------------------------------------   ---- 
End-of-path arrival time (ps)           9835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell150   8585   9835  611655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0             macrocell150        0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 611665p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9825
-------------------------------------   ---- 
End-of-path arrival time (ps)           9825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell125   8575   9825  611665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0             macrocell125        0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 611665p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9825
-------------------------------------   ---- 
End-of-path arrival time (ps)           9825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell141   8575   9825  611665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0             macrocell141        0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 611665p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9825
-------------------------------------   ---- 
End-of-path arrival time (ps)           9825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell148   8575   9825  611665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0             macrocell148        0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 611665p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9825
-------------------------------------   ---- 
End-of-path arrival time (ps)           9825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell156   8575   9825  611665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0             macrocell156        0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611678p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9812
-------------------------------------   ---- 
End-of-path arrival time (ps)           9812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell126   8562   9812  611678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0             macrocell126        0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611678p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9812
-------------------------------------   ---- 
End-of-path arrival time (ps)           9812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell139   8562   9812  611678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0             macrocell139        0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 611678p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9812
-------------------------------------   ---- 
End-of-path arrival time (ps)           9812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell152   8562   9812  611678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0             macrocell152        0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611723p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9767
-------------------------------------   ---- 
End-of-path arrival time (ps)           9767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell116   8517   9767  611723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0             macrocell116        0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 611917p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9573
-------------------------------------   ---- 
End-of-path arrival time (ps)           9573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell27   8323   9573  611917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell27         0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 611917p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9573
-------------------------------------   ---- 
End-of-path arrival time (ps)           9573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell49   8323   9573  611917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell49         0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 611917p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9573
-------------------------------------   ---- 
End-of-path arrival time (ps)           9573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell55   8323   9573  611917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell55         0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 611917p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9573
-------------------------------------   ---- 
End-of-path arrival time (ps)           9573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell77   8323   9573  611917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell77         0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 611939p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9551
-------------------------------------   ---- 
End-of-path arrival time (ps)           9551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell117   8301   9551  611939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0             macrocell117        0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 611939p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9551
-------------------------------------   ---- 
End-of-path arrival time (ps)           9551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell119   8301   9551  611939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0             macrocell119        0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 611939p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9551
-------------------------------------   ---- 
End-of-path arrival time (ps)           9551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell122   8301   9551  611939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0             macrocell122        0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 611939p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9551
-------------------------------------   ---- 
End-of-path arrival time (ps)           9551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell151   8301   9551  611939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0             macrocell151        0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 611981p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9509
-------------------------------------   ---- 
End-of-path arrival time (ps)           9509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell114   8259   9509  611981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0             macrocell114        0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 611981p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9509
-------------------------------------   ---- 
End-of-path arrival time (ps)           9509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell134   8259   9509  611981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell134        0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 611981p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9509
-------------------------------------   ---- 
End-of-path arrival time (ps)           9509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell136   8259   9509  611981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0             macrocell136        0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 611992p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9498
-------------------------------------   ---- 
End-of-path arrival time (ps)           9498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell25   8248   9498  611992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell25         0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 611992p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9498
-------------------------------------   ---- 
End-of-path arrival time (ps)           9498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell28   8248   9498  611992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell28         0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 611992p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9498
-------------------------------------   ---- 
End-of-path arrival time (ps)           9498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell56   8248   9498  611992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell56         0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 611992p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9498
-------------------------------------   ---- 
End-of-path arrival time (ps)           9498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell84   8248   9498  611992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell84         0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 612075p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9415
-------------------------------------   ---- 
End-of-path arrival time (ps)           9415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  592964  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell91   7475   9415  612075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 612210p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9280
-------------------------------------   ---- 
End-of-path arrival time (ps)           9280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  593134  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell95   7340   9280  612210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 612261p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9229
-------------------------------------   ---- 
End-of-path arrival time (ps)           9229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell114   7979   9229  612261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0             macrocell114        0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 612261p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9229
-------------------------------------   ---- 
End-of-path arrival time (ps)           9229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell134   7979   9229  612261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell134        0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 612261p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9229
-------------------------------------   ---- 
End-of-path arrival time (ps)           9229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell136   7979   9229  612261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0             macrocell136        0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \TPS_ADC:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \TPS_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 612300p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -5360
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7340
-------------------------------------   ---- 
End-of-path arrival time (ps)           7340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  608689  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/load  count7cell     6130   7340  612300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 612375p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9115
-------------------------------------   ---- 
End-of-path arrival time (ps)           9115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell105   7865   9115  612375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0              macrocell105        0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 612375p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9115
-------------------------------------   ---- 
End-of-path arrival time (ps)           9115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell132   7865   9115  612375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0             macrocell132        0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 612375p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9115
-------------------------------------   ---- 
End-of-path arrival time (ps)           9115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell133   7865   9115  612375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0             macrocell133        0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 612375p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9115
-------------------------------------   ---- 
End-of-path arrival time (ps)           9115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell155   7865   9115  612375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0             macrocell155        0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 612381p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9109
-------------------------------------   ---- 
End-of-path arrival time (ps)           9109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell50   7859   9109  612381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell50         0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 612381p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9109
-------------------------------------   ---- 
End-of-path arrival time (ps)           9109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell67   7859   9109  612381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell67         0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 612381p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9109
-------------------------------------   ---- 
End-of-path arrival time (ps)           9109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell79   7859   9109  612381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell79         0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 612381p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9109
-------------------------------------   ---- 
End-of-path arrival time (ps)           9109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell80   7859   9109  612381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell80         0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 612390p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9100
-------------------------------------   ---- 
End-of-path arrival time (ps)           9100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell40   7850   9100  612390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell40         0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 612390p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9100
-------------------------------------   ---- 
End-of-path arrival time (ps)           9100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell41   7850   9100  612390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell41         0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 612390p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9100
-------------------------------------   ---- 
End-of-path arrival time (ps)           9100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell62   7850   9100  612390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell62         0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 612390p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9100
-------------------------------------   ---- 
End-of-path arrival time (ps)           9100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell69   7850   9100  612390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell69         0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 612642p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8848
-------------------------------------   ---- 
End-of-path arrival time (ps)           8848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell100   7598   8848  612642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0              macrocell100        0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 612642p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8848
-------------------------------------   ---- 
End-of-path arrival time (ps)           8848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell104   7598   8848  612642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0              macrocell104        0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 612642p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8848
-------------------------------------   ---- 
End-of-path arrival time (ps)           8848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell106   7598   8848  612642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0             macrocell106        0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 612642p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8848
-------------------------------------   ---- 
End-of-path arrival time (ps)           8848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell112   7598   8848  612642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0             macrocell112        0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 612649p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8841
-------------------------------------   ---- 
End-of-path arrival time (ps)           8841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell146   7591   8841  612649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell146        0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 612649p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8841
-------------------------------------   ---- 
End-of-path arrival time (ps)           8841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell149   7591   8841  612649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0             macrocell149        0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 612649p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8841
-------------------------------------   ---- 
End-of-path arrival time (ps)           8841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell150   7591   8841  612649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0             macrocell150        0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 612661p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8829
-------------------------------------   ---- 
End-of-path arrival time (ps)           8829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell125   7579   8829  612661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0             macrocell125        0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 612661p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8829
-------------------------------------   ---- 
End-of-path arrival time (ps)           8829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell141   7579   8829  612661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0             macrocell141        0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 612661p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8829
-------------------------------------   ---- 
End-of-path arrival time (ps)           8829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell148   7579   8829  612661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0             macrocell148        0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 612661p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8829
-------------------------------------   ---- 
End-of-path arrival time (ps)           8829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell156   7579   8829  612661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0             macrocell156        0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 612664p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8826
-------------------------------------   ---- 
End-of-path arrival time (ps)           8826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell105   7576   8826  612664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0              macrocell105        0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 612664p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8826
-------------------------------------   ---- 
End-of-path arrival time (ps)           8826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell132   7576   8826  612664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0             macrocell132        0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 612664p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8826
-------------------------------------   ---- 
End-of-path arrival time (ps)           8826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell133   7576   8826  612664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0             macrocell133        0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 612664p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8826
-------------------------------------   ---- 
End-of-path arrival time (ps)           8826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell155   7576   8826  612664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0             macrocell155        0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 612896p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8594
-------------------------------------   ---- 
End-of-path arrival time (ps)           8594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell103   7344   8594  612896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0              macrocell103        0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 612896p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8594
-------------------------------------   ---- 
End-of-path arrival time (ps)           8594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell109   7344   8594  612896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0             macrocell109        0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 612896p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8594
-------------------------------------   ---- 
End-of-path arrival time (ps)           8594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell118   7344   8594  612896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0             macrocell118        0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 612896p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8594
-------------------------------------   ---- 
End-of-path arrival time (ps)           8594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell127   7344   8594  612896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0             macrocell127        0      0  RISE       1



++++ Path 676 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 612902p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8588
-------------------------------------   ---- 
End-of-path arrival time (ps)           8588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell25   7338   8588  612902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell25         0      0  RISE       1



++++ Path 677 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 612902p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8588
-------------------------------------   ---- 
End-of-path arrival time (ps)           8588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell28   7338   8588  612902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell28         0      0  RISE       1



++++ Path 678 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 612902p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8588
-------------------------------------   ---- 
End-of-path arrival time (ps)           8588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell56   7338   8588  612902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell56         0      0  RISE       1



++++ Path 679 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 612902p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8588
-------------------------------------   ---- 
End-of-path arrival time (ps)           8588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell84   7338   8588  612902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell84         0      0  RISE       1



++++ Path 680 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 612907p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8583
-------------------------------------   ---- 
End-of-path arrival time (ps)           8583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell100   7333   8583  612907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0              macrocell100        0      0  RISE       1



++++ Path 681 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 612907p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8583
-------------------------------------   ---- 
End-of-path arrival time (ps)           8583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell104   7333   8583  612907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0              macrocell104        0      0  RISE       1



++++ Path 682 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 612907p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8583
-------------------------------------   ---- 
End-of-path arrival time (ps)           8583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell106   7333   8583  612907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0             macrocell106        0      0  RISE       1



++++ Path 683 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 612907p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8583
-------------------------------------   ---- 
End-of-path arrival time (ps)           8583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell112   7333   8583  612907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0             macrocell112        0      0  RISE       1



++++ Path 684 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 612909p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8581
-------------------------------------   ---- 
End-of-path arrival time (ps)           8581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell59   7331   8581  612909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell59         0      0  RISE       1



++++ Path 685 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 612909p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8581
-------------------------------------   ---- 
End-of-path arrival time (ps)           8581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell60   7331   8581  612909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell60         0      0  RISE       1



++++ Path 686 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 612909p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8581
-------------------------------------   ---- 
End-of-path arrival time (ps)           8581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell70   7331   8581  612909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell70         0      0  RISE       1



++++ Path 687 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 612909p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8581
-------------------------------------   ---- 
End-of-path arrival time (ps)           8581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell74   7331   8581  612909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell74         0      0  RISE       1



++++ Path 688 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 612925p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8565
-------------------------------------   ---- 
End-of-path arrival time (ps)           8565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell25   7315   8565  612925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell25         0      0  RISE       1



++++ Path 689 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 612925p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8565
-------------------------------------   ---- 
End-of-path arrival time (ps)           8565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell28   7315   8565  612925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell28         0      0  RISE       1



++++ Path 690 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 612925p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8565
-------------------------------------   ---- 
End-of-path arrival time (ps)           8565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell56   7315   8565  612925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell56         0      0  RISE       1



++++ Path 691 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 612925p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8565
-------------------------------------   ---- 
End-of-path arrival time (ps)           8565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell84   7315   8565  612925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell84         0      0  RISE       1



++++ Path 692 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 613161p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8329
-------------------------------------   ---- 
End-of-path arrival time (ps)           8329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell25   7079   8329  613161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell25         0      0  RISE       1



++++ Path 693 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 613161p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8329
-------------------------------------   ---- 
End-of-path arrival time (ps)           8329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell28   7079   8329  613161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell28         0      0  RISE       1



++++ Path 694 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 613161p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8329
-------------------------------------   ---- 
End-of-path arrival time (ps)           8329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell56   7079   8329  613161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell56         0      0  RISE       1



++++ Path 695 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 613161p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8329
-------------------------------------   ---- 
End-of-path arrival time (ps)           8329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell84   7079   8329  613161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell84         0      0  RISE       1



++++ Path 696 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 613171p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8319
-------------------------------------   ---- 
End-of-path arrival time (ps)           8319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell103   7069   8319  613171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0              macrocell103        0      0  RISE       1



++++ Path 697 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 613171p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8319
-------------------------------------   ---- 
End-of-path arrival time (ps)           8319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell109   7069   8319  613171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0             macrocell109        0      0  RISE       1



++++ Path 698 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 613171p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8319
-------------------------------------   ---- 
End-of-path arrival time (ps)           8319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell118   7069   8319  613171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0             macrocell118        0      0  RISE       1



++++ Path 699 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 613171p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8319
-------------------------------------   ---- 
End-of-path arrival time (ps)           8319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell127   7069   8319  613171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0             macrocell127        0      0  RISE       1



++++ Path 700 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 613173p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8317
-------------------------------------   ---- 
End-of-path arrival time (ps)           8317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell117   7067   8317  613173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0             macrocell117        0      0  RISE       1



++++ Path 701 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 613173p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8317
-------------------------------------   ---- 
End-of-path arrival time (ps)           8317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell119   7067   8317  613173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0             macrocell119        0      0  RISE       1



++++ Path 702 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 613173p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8317
-------------------------------------   ---- 
End-of-path arrival time (ps)           8317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell122   7067   8317  613173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0             macrocell122        0      0  RISE       1



++++ Path 703 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 613173p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8317
-------------------------------------   ---- 
End-of-path arrival time (ps)           8317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell151   7067   8317  613173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0             macrocell151        0      0  RISE       1



++++ Path 704 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 613495p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7995
-------------------------------------   ---- 
End-of-path arrival time (ps)           7995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell114   6745   7995  613495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0             macrocell114        0      0  RISE       1



++++ Path 705 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 613495p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7995
-------------------------------------   ---- 
End-of-path arrival time (ps)           7995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell134   6745   7995  613495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell134        0      0  RISE       1



++++ Path 706 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 613495p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7995
-------------------------------------   ---- 
End-of-path arrival time (ps)           7995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell136   6745   7995  613495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0             macrocell136        0      0  RISE       1



++++ Path 707 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 613495p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7995
-------------------------------------   ---- 
End-of-path arrival time (ps)           7995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell103   6745   7995  613495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0              macrocell103        0      0  RISE       1



++++ Path 708 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 613495p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7995
-------------------------------------   ---- 
End-of-path arrival time (ps)           7995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell109   6745   7995  613495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0             macrocell109        0      0  RISE       1



++++ Path 709 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 613495p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7995
-------------------------------------   ---- 
End-of-path arrival time (ps)           7995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell118   6745   7995  613495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0             macrocell118        0      0  RISE       1



++++ Path 710 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 613495p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7995
-------------------------------------   ---- 
End-of-path arrival time (ps)           7995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell127   6745   7995  613495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0             macrocell127        0      0  RISE       1



++++ Path 711 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 613572p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7918
-------------------------------------   ---- 
End-of-path arrival time (ps)           7918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell40   6668   7918  613572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell40         0      0  RISE       1



++++ Path 712 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 613572p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7918
-------------------------------------   ---- 
End-of-path arrival time (ps)           7918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell41   6668   7918  613572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell41         0      0  RISE       1



++++ Path 713 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 613572p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7918
-------------------------------------   ---- 
End-of-path arrival time (ps)           7918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell62   6668   7918  613572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell62         0      0  RISE       1



++++ Path 714 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 613572p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7918
-------------------------------------   ---- 
End-of-path arrival time (ps)           7918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell69   6668   7918  613572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell69         0      0  RISE       1



++++ Path 715 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 613608p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7882
-------------------------------------   ---- 
End-of-path arrival time (ps)           7882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell29   6632   7882  613608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell29         0      0  RISE       1



++++ Path 716 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 613608p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7882
-------------------------------------   ---- 
End-of-path arrival time (ps)           7882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell39   6632   7882  613608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell39         0      0  RISE       1



++++ Path 717 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 613608p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7882
-------------------------------------   ---- 
End-of-path arrival time (ps)           7882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell58   6632   7882  613608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell58         0      0  RISE       1



++++ Path 718 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 613615p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7875
-------------------------------------   ---- 
End-of-path arrival time (ps)           7875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell50   6625   7875  613615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell50         0      0  RISE       1



++++ Path 719 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 613615p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7875
-------------------------------------   ---- 
End-of-path arrival time (ps)           7875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell67   6625   7875  613615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell67         0      0  RISE       1



++++ Path 720 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 613615p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7875
-------------------------------------   ---- 
End-of-path arrival time (ps)           7875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell79   6625   7875  613615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell79         0      0  RISE       1



++++ Path 721 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 613615p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7875
-------------------------------------   ---- 
End-of-path arrival time (ps)           7875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell80   6625   7875  613615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell80         0      0  RISE       1



++++ Path 722 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 613632p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7858
-------------------------------------   ---- 
End-of-path arrival time (ps)           7858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell27   6608   7858  613632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell27         0      0  RISE       1



++++ Path 723 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 613632p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7858
-------------------------------------   ---- 
End-of-path arrival time (ps)           7858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell49   6608   7858  613632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell49         0      0  RISE       1



++++ Path 724 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 613632p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7858
-------------------------------------   ---- 
End-of-path arrival time (ps)           7858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell55   6608   7858  613632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell55         0      0  RISE       1



++++ Path 725 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 613632p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7858
-------------------------------------   ---- 
End-of-path arrival time (ps)           7858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell77   6608   7858  613632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell77         0      0  RISE       1



++++ Path 726 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 613635p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7855
-------------------------------------   ---- 
End-of-path arrival time (ps)           7855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell45   6605   7855  613635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell45         0      0  RISE       1



++++ Path 727 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 613893p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7597
-------------------------------------   ---- 
End-of-path arrival time (ps)           7597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell114   6347   7597  613893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0             macrocell114        0      0  RISE       1



++++ Path 728 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 613893p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7597
-------------------------------------   ---- 
End-of-path arrival time (ps)           7597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell134   6347   7597  613893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell134        0      0  RISE       1



++++ Path 729 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 613893p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7597
-------------------------------------   ---- 
End-of-path arrival time (ps)           7597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell136   6347   7597  613893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0             macrocell136        0      0  RISE       1



++++ Path 730 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 613897p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7593
-------------------------------------   ---- 
End-of-path arrival time (ps)           7593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell59   6343   7593  613897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell59         0      0  RISE       1



++++ Path 731 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 613897p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7593
-------------------------------------   ---- 
End-of-path arrival time (ps)           7593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell60   6343   7593  613897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell60         0      0  RISE       1



++++ Path 732 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 613897p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7593
-------------------------------------   ---- 
End-of-path arrival time (ps)           7593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell70   6343   7593  613897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell70         0      0  RISE       1



++++ Path 733 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 613897p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7593
-------------------------------------   ---- 
End-of-path arrival time (ps)           7593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell74   6343   7593  613897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell74         0      0  RISE       1



++++ Path 734 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 613979p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7511
-------------------------------------   ---- 
End-of-path arrival time (ps)           7511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell29   6261   7511  613979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell29         0      0  RISE       1



++++ Path 735 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 613979p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7511
-------------------------------------   ---- 
End-of-path arrival time (ps)           7511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell39   6261   7511  613979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell39         0      0  RISE       1



++++ Path 736 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 613979p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7511
-------------------------------------   ---- 
End-of-path arrival time (ps)           7511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell58   6261   7511  613979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell58         0      0  RISE       1



++++ Path 737 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 614066p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7424
-------------------------------------   ---- 
End-of-path arrival time (ps)           7424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell31   6174   7424  614066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell31         0      0  RISE       1



++++ Path 738 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 614066p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7424
-------------------------------------   ---- 
End-of-path arrival time (ps)           7424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell32   6174   7424  614066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell32         0      0  RISE       1



++++ Path 739 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 614066p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7424
-------------------------------------   ---- 
End-of-path arrival time (ps)           7424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell61   6174   7424  614066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell61         0      0  RISE       1



++++ Path 740 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 614066p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7424
-------------------------------------   ---- 
End-of-path arrival time (ps)           7424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell65   6174   7424  614066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell65         0      0  RISE       1



++++ Path 741 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 614075p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7415
-------------------------------------   ---- 
End-of-path arrival time (ps)           7415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell26   6165   7415  614075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell26         0      0  RISE       1



++++ Path 742 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 614075p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7415
-------------------------------------   ---- 
End-of-path arrival time (ps)           7415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell46   6165   7415  614075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell46         0      0  RISE       1



++++ Path 743 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 614075p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7415
-------------------------------------   ---- 
End-of-path arrival time (ps)           7415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell75   6165   7415  614075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell75         0      0  RISE       1



++++ Path 744 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 614075p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7415
-------------------------------------   ---- 
End-of-path arrival time (ps)           7415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell78   6165   7415  614075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell78         0      0  RISE       1



++++ Path 745 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 614075p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7415
-------------------------------------   ---- 
End-of-path arrival time (ps)           7415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell54   6165   7415  614075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell54         0      0  RISE       1



++++ Path 746 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 614095p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7395
-------------------------------------   ---- 
End-of-path arrival time (ps)           7395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell111   6145   7395  614095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0             macrocell111        0      0  RISE       1



++++ Path 747 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 614095p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7395
-------------------------------------   ---- 
End-of-path arrival time (ps)           7395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell120   6145   7395  614095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0             macrocell120        0      0  RISE       1



++++ Path 748 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 614095p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7395
-------------------------------------   ---- 
End-of-path arrival time (ps)           7395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell128   6145   7395  614095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0             macrocell128        0      0  RISE       1



++++ Path 749 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 614095p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7395
-------------------------------------   ---- 
End-of-path arrival time (ps)           7395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell154   6145   7395  614095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0             macrocell154        0      0  RISE       1



++++ Path 750 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 614101p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7389
-------------------------------------   ---- 
End-of-path arrival time (ps)           7389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell91   1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell98   6139   7389  614101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0              macrocell98         0      0  RISE       1



++++ Path 751 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 614101p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7389
-------------------------------------   ---- 
End-of-path arrival time (ps)           7389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell101   6139   7389  614101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0              macrocell101        0      0  RISE       1



++++ Path 752 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 614101p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7389
-------------------------------------   ---- 
End-of-path arrival time (ps)           7389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell107   6139   7389  614101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0             macrocell107        0      0  RISE       1



++++ Path 753 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 614101p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7389
-------------------------------------   ---- 
End-of-path arrival time (ps)           7389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell144   6139   7389  614101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0             macrocell144        0      0  RISE       1



++++ Path 754 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 614113p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7377
-------------------------------------   ---- 
End-of-path arrival time (ps)           7377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell91   1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell96   6127   7377  614113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell96         0      0  RISE       1



++++ Path 755 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 614113p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7377
-------------------------------------   ---- 
End-of-path arrival time (ps)           7377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell91   1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell97   6127   7377  614113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0              macrocell97         0      0  RISE       1



++++ Path 756 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 614113p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7377
-------------------------------------   ---- 
End-of-path arrival time (ps)           7377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell102   6127   7377  614113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0              macrocell102        0      0  RISE       1



++++ Path 757 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 614113p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7377
-------------------------------------   ---- 
End-of-path arrival time (ps)           7377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell130   6127   7377  614113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0             macrocell130        0      0  RISE       1



++++ Path 758 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 614116p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7374
-------------------------------------   ---- 
End-of-path arrival time (ps)           7374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell121   6124   7374  614116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0             macrocell121        0      0  RISE       1



++++ Path 759 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 614116p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7374
-------------------------------------   ---- 
End-of-path arrival time (ps)           7374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell137   6124   7374  614116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0             macrocell137        0      0  RISE       1



++++ Path 760 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 614116p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7374
-------------------------------------   ---- 
End-of-path arrival time (ps)           7374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell142   6124   7374  614116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0             macrocell142        0      0  RISE       1



++++ Path 761 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 614116p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7374
-------------------------------------   ---- 
End-of-path arrival time (ps)           7374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell147   6124   7374  614116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0             macrocell147        0      0  RISE       1



++++ Path 762 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 614231p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7259
-------------------------------------   ---- 
End-of-path arrival time (ps)           7259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  592889  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell90   5319   7259  614231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1



++++ Path 763 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 614244p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7246
-------------------------------------   ---- 
End-of-path arrival time (ps)           7246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  592911  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell93   5306   7246  614244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1



++++ Path 764 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 614558p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6932
-------------------------------------   ---- 
End-of-path arrival time (ps)           6932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell50   5682   6932  614558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell50         0      0  RISE       1



++++ Path 765 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 614558p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6932
-------------------------------------   ---- 
End-of-path arrival time (ps)           6932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell67   5682   6932  614558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell67         0      0  RISE       1



++++ Path 766 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 614558p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6932
-------------------------------------   ---- 
End-of-path arrival time (ps)           6932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell79   5682   6932  614558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell79         0      0  RISE       1



++++ Path 767 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 614558p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6932
-------------------------------------   ---- 
End-of-path arrival time (ps)           6932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell80   5682   6932  614558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell80         0      0  RISE       1



++++ Path 768 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 614717p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6773
-------------------------------------   ---- 
End-of-path arrival time (ps)           6773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell121   5523   6773  614717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0             macrocell121        0      0  RISE       1



++++ Path 769 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 614717p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6773
-------------------------------------   ---- 
End-of-path arrival time (ps)           6773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell137   5523   6773  614717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0             macrocell137        0      0  RISE       1



++++ Path 770 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 614717p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6773
-------------------------------------   ---- 
End-of-path arrival time (ps)           6773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell142   5523   6773  614717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0             macrocell142        0      0  RISE       1



++++ Path 771 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 614717p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6773
-------------------------------------   ---- 
End-of-path arrival time (ps)           6773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell147   5523   6773  614717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0             macrocell147        0      0  RISE       1



++++ Path 772 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 614735p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6755
-------------------------------------   ---- 
End-of-path arrival time (ps)           6755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell50   5505   6755  614735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell50         0      0  RISE       1



++++ Path 773 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 614735p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6755
-------------------------------------   ---- 
End-of-path arrival time (ps)           6755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell67   5505   6755  614735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell67         0      0  RISE       1



++++ Path 774 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 614735p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6755
-------------------------------------   ---- 
End-of-path arrival time (ps)           6755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell79   5505   6755  614735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell79         0      0  RISE       1



++++ Path 775 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 614735p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6755
-------------------------------------   ---- 
End-of-path arrival time (ps)           6755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell80   5505   6755  614735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell80         0      0  RISE       1



++++ Path 776 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 614739p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6751
-------------------------------------   ---- 
End-of-path arrival time (ps)           6751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell29   5501   6751  614739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell29         0      0  RISE       1



++++ Path 777 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 614739p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6751
-------------------------------------   ---- 
End-of-path arrival time (ps)           6751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell39   5501   6751  614739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell39         0      0  RISE       1



++++ Path 778 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 614739p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6751
-------------------------------------   ---- 
End-of-path arrival time (ps)           6751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell58   5501   6751  614739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell58         0      0  RISE       1



++++ Path 779 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 614764p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6726
-------------------------------------   ---- 
End-of-path arrival time (ps)           6726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell40   5476   6726  614764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell40         0      0  RISE       1



++++ Path 780 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 614764p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6726
-------------------------------------   ---- 
End-of-path arrival time (ps)           6726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell41   5476   6726  614764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell41         0      0  RISE       1



++++ Path 781 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 614764p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6726
-------------------------------------   ---- 
End-of-path arrival time (ps)           6726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell62   5476   6726  614764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell62         0      0  RISE       1



++++ Path 782 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 614764p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6726
-------------------------------------   ---- 
End-of-path arrival time (ps)           6726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell69   5476   6726  614764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell69         0      0  RISE       1



++++ Path 783 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 614803p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6687
-------------------------------------   ---- 
End-of-path arrival time (ps)           6687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell103   5437   6687  614803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0              macrocell103        0      0  RISE       1



++++ Path 784 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 614803p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6687
-------------------------------------   ---- 
End-of-path arrival time (ps)           6687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell109   5437   6687  614803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0             macrocell109        0      0  RISE       1



++++ Path 785 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 614803p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6687
-------------------------------------   ---- 
End-of-path arrival time (ps)           6687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell118   5437   6687  614803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0             macrocell118        0      0  RISE       1



++++ Path 786 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 614803p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6687
-------------------------------------   ---- 
End-of-path arrival time (ps)           6687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell127   5437   6687  614803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0             macrocell127        0      0  RISE       1



++++ Path 787 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 615024p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6466
-------------------------------------   ---- 
End-of-path arrival time (ps)           6466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  596239  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell17   4526   6466  615024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1



++++ Path 788 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \APPS_ADC:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \APPS_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 615039p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -5360
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4601
-------------------------------------   ---- 
End-of-path arrival time (ps)           4601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_1    controlcell2   1210   1210  610693  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/load  count7cell     3391   4601  615039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 789 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:ChannelCounter\/tc
Path End       : \TPS_ADC:soc_out\/main_5
Capture Clock  : \TPS_ADC:soc_out\/clock_0
Path slack     : 615040p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6450
-------------------------------------   ---- 
End-of-path arrival time (ps)           6450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:ChannelCounter\/tc  count7cell    2050   2050  615040  RISE       1
\TPS_ADC:soc_out\/main_5              macrocell88   4400   6450  615040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:soc_out\/clock_0                                  macrocell88         0      0  RISE       1



++++ Path 790 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 615291p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6199
-------------------------------------   ---- 
End-of-path arrival time (ps)           6199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell29   4949   6199  615291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell29         0      0  RISE       1



++++ Path 791 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 615291p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6199
-------------------------------------   ---- 
End-of-path arrival time (ps)           6199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell39   4949   6199  615291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell39         0      0  RISE       1



++++ Path 792 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 615291p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6199
-------------------------------------   ---- 
End-of-path arrival time (ps)           6199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell58   4949   6199  615291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell58         0      0  RISE       1



++++ Path 793 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 615292p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6198
-------------------------------------   ---- 
End-of-path arrival time (ps)           6198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  596806  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell15   4258   6198  615292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1



++++ Path 794 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:soc_out\/q
Path End       : \APPS_ADC:soc_out\/main_0
Capture Clock  : \APPS_ADC:soc_out\/clock_0
Path slack     : 615301p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6189
-------------------------------------   ---- 
End-of-path arrival time (ps)           6189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:soc_out\/clock_0                                 macrocell163        0      0  RISE       1

Data path
pin name                   model name    delay     AT   slack  edge  Fanout
-------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:soc_out\/q       macrocell163   1250   1250  615301  RISE       1
\APPS_ADC:soc_out\/main_0  macrocell163   4939   6189  615301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:soc_out\/clock_0                                 macrocell163        0      0  RISE       1



++++ Path 795 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:soc_out\/q
Path End       : \APPS_ADC:bSAR_SEQ:state_1\/main_0
Capture Clock  : \APPS_ADC:bSAR_SEQ:state_1\/clock_0
Path slack     : 615301p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6189
-------------------------------------   ---- 
End-of-path arrival time (ps)           6189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:soc_out\/clock_0                                 macrocell163        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:soc_out\/q                macrocell163   1250   1250  615301  RISE       1
\APPS_ADC:bSAR_SEQ:state_1\/main_0  macrocell164   4939   6189  615301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:state_1\/clock_0                        macrocell164        0      0  RISE       1



++++ Path 796 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 615338p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6152
-------------------------------------   ---- 
End-of-path arrival time (ps)           6152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell31   4902   6152  615338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell31         0      0  RISE       1



++++ Path 797 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 615338p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6152
-------------------------------------   ---- 
End-of-path arrival time (ps)           6152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell32   4902   6152  615338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell32         0      0  RISE       1



++++ Path 798 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 615338p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6152
-------------------------------------   ---- 
End-of-path arrival time (ps)           6152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell61   4902   6152  615338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell61         0      0  RISE       1



++++ Path 799 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 615338p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6152
-------------------------------------   ---- 
End-of-path arrival time (ps)           6152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell65   4902   6152  615338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell65         0      0  RISE       1



++++ Path 800 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 615348p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6142
-------------------------------------   ---- 
End-of-path arrival time (ps)           6142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell54   4892   6142  615348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell54         0      0  RISE       1



++++ Path 801 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 615408p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6082
-------------------------------------   ---- 
End-of-path arrival time (ps)           6082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell117   4832   6082  615408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0             macrocell117        0      0  RISE       1



++++ Path 802 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 615408p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6082
-------------------------------------   ---- 
End-of-path arrival time (ps)           6082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell119   4832   6082  615408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0             macrocell119        0      0  RISE       1



++++ Path 803 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 615408p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6082
-------------------------------------   ---- 
End-of-path arrival time (ps)           6082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell122   4832   6082  615408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0             macrocell122        0      0  RISE       1



++++ Path 804 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 615408p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6082
-------------------------------------   ---- 
End-of-path arrival time (ps)           6082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell151   4832   6082  615408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0             macrocell151        0      0  RISE       1



++++ Path 805 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 615447p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  597132  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell16   4103   6043  615447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1



++++ Path 806 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 615488p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6002
-------------------------------------   ---- 
End-of-path arrival time (ps)           6002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell42   4752   6002  615488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell42         0      0  RISE       1



++++ Path 807 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 615488p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6002
-------------------------------------   ---- 
End-of-path arrival time (ps)           6002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell43   4752   6002  615488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell43         0      0  RISE       1



++++ Path 808 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 615488p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6002
-------------------------------------   ---- 
End-of-path arrival time (ps)           6002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell68   4752   6002  615488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell68         0      0  RISE       1



++++ Path 809 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 615488p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6002
-------------------------------------   ---- 
End-of-path arrival time (ps)           6002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell15   1250   1250  591059  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell72   4752   6002  615488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell72         0      0  RISE       1



++++ Path 810 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 615524p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell29   4716   5966  615524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell29         0      0  RISE       1



++++ Path 811 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 615524p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell39   4716   5966  615524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell39         0      0  RISE       1



++++ Path 812 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 615524p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell58   4716   5966  615524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell58         0      0  RISE       1



++++ Path 813 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 615539p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5951
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell40   4701   5951  615539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell40         0      0  RISE       1



++++ Path 814 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 615539p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5951
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell41   4701   5951  615539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell41         0      0  RISE       1



++++ Path 815 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 615539p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5951
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell62   4701   5951  615539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell62         0      0  RISE       1



++++ Path 816 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 615539p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5951
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell69   4701   5951  615539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell69         0      0  RISE       1



++++ Path 817 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 615564p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5926
-------------------------------------   ---- 
End-of-path arrival time (ps)           5926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell113   4676   5926  615564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell113        0      0  RISE       1



++++ Path 818 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 615564p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5926
-------------------------------------   ---- 
End-of-path arrival time (ps)           5926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell138   4676   5926  615564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0             macrocell138        0      0  RISE       1



++++ Path 819 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 615564p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5926
-------------------------------------   ---- 
End-of-path arrival time (ps)           5926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell143   4676   5926  615564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0             macrocell143        0      0  RISE       1



++++ Path 820 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 615564p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5926
-------------------------------------   ---- 
End-of-path arrival time (ps)           5926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell159   4676   5926  615564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0             macrocell159        0      0  RISE       1



++++ Path 821 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 615583p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5907
-------------------------------------   ---- 
End-of-path arrival time (ps)           5907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell129   4657   5907  615583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0             macrocell129        0      0  RISE       1



++++ Path 822 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 615583p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5907
-------------------------------------   ---- 
End-of-path arrival time (ps)           5907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell131   4657   5907  615583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0             macrocell131        0      0  RISE       1



++++ Path 823 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 615583p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5907
-------------------------------------   ---- 
End-of-path arrival time (ps)           5907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell140   4657   5907  615583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0             macrocell140        0      0  RISE       1



++++ Path 824 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 615587p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5903
-------------------------------------   ---- 
End-of-path arrival time (ps)           5903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  593667  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell92   3963   5903  615587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1



++++ Path 825 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 615591p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5899
-------------------------------------   ---- 
End-of-path arrival time (ps)           5899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell115   4649   5899  615591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell115        0      0  RISE       1



++++ Path 826 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 615591p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5899
-------------------------------------   ---- 
End-of-path arrival time (ps)           5899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell124   4649   5899  615591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0             macrocell124        0      0  RISE       1



++++ Path 827 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 615591p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5899
-------------------------------------   ---- 
End-of-path arrival time (ps)           5899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell153   4649   5899  615591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0             macrocell153        0      0  RISE       1



++++ Path 828 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 615591p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5899
-------------------------------------   ---- 
End-of-path arrival time (ps)           5899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell158   4649   5899  615591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0             macrocell158        0      0  RISE       1



++++ Path 829 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 615593p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5897
-------------------------------------   ---- 
End-of-path arrival time (ps)           5897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell91   1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell99   4647   5897  615593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0              macrocell99         0      0  RISE       1



++++ Path 830 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 615593p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5897
-------------------------------------   ---- 
End-of-path arrival time (ps)           5897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell110   4647   5897  615593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0             macrocell110        0      0  RISE       1



++++ Path 831 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 615593p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5897
-------------------------------------   ---- 
End-of-path arrival time (ps)           5897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell91    1250   1250  589664  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell157   4647   5897  615593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0             macrocell157        0      0  RISE       1



++++ Path 832 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 615654p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5836
-------------------------------------   ---- 
End-of-path arrival time (ps)           5836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell95   1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell99   4586   5836  615654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0              macrocell99         0      0  RISE       1



++++ Path 833 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 615654p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5836
-------------------------------------   ---- 
End-of-path arrival time (ps)           5836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell110   4586   5836  615654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0             macrocell110        0      0  RISE       1



++++ Path 834 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 615654p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5836
-------------------------------------   ---- 
End-of-path arrival time (ps)           5836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell157   4586   5836  615654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0             macrocell157        0      0  RISE       1



++++ Path 835 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 615721p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5769
-------------------------------------   ---- 
End-of-path arrival time (ps)           5769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  593811  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell94   3829   5769  615721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1



++++ Path 836 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 615723p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5767
-------------------------------------   ---- 
End-of-path arrival time (ps)           5767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  596235  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell18   3827   5767  615723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1



++++ Path 837 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 615743p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5747
-------------------------------------   ---- 
End-of-path arrival time (ps)           5747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell108   4497   5747  615743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0             macrocell108        0      0  RISE       1



++++ Path 838 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 615743p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5747
-------------------------------------   ---- 
End-of-path arrival time (ps)           5747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell123   4497   5747  615743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0             macrocell123        0      0  RISE       1



++++ Path 839 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 615743p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5747
-------------------------------------   ---- 
End-of-path arrival time (ps)           5747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell135   4497   5747  615743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0             macrocell135        0      0  RISE       1



++++ Path 840 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 615743p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5747
-------------------------------------   ---- 
End-of-path arrival time (ps)           5747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell145   4497   5747  615743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0             macrocell145        0      0  RISE       1



++++ Path 841 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 615901p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5589
-------------------------------------   ---- 
End-of-path arrival time (ps)           5589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell117   4339   5589  615901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0             macrocell117        0      0  RISE       1



++++ Path 842 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 615901p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5589
-------------------------------------   ---- 
End-of-path arrival time (ps)           5589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell119   4339   5589  615901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0             macrocell119        0      0  RISE       1



++++ Path 843 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 615901p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5589
-------------------------------------   ---- 
End-of-path arrival time (ps)           5589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell122   4339   5589  615901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0             macrocell122        0      0  RISE       1



++++ Path 844 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 615901p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5589
-------------------------------------   ---- 
End-of-path arrival time (ps)           5589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell151   4339   5589  615901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0             macrocell151        0      0  RISE       1



++++ Path 845 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 616021p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           5469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell108   4219   5469  616021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0             macrocell108        0      0  RISE       1



++++ Path 846 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 616021p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           5469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell123   4219   5469  616021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0             macrocell123        0      0  RISE       1



++++ Path 847 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 616021p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           5469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell135   4219   5469  616021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0             macrocell135        0      0  RISE       1



++++ Path 848 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 616021p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           5469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell145   4219   5469  616021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0             macrocell145        0      0  RISE       1



++++ Path 849 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 616021p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           5469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell26   4219   5469  616021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell26         0      0  RISE       1



++++ Path 850 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 616021p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           5469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell46   4219   5469  616021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell46         0      0  RISE       1



++++ Path 851 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 616021p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           5469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell75   4219   5469  616021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell75         0      0  RISE       1



++++ Path 852 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 616021p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           5469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell19   1250   1250  592840  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell78   4219   5469  616021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell78         0      0  RISE       1



++++ Path 853 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 616024p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5466
-------------------------------------   ---- 
End-of-path arrival time (ps)           5466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell129   4216   5466  616024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0             macrocell129        0      0  RISE       1



++++ Path 854 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 616024p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5466
-------------------------------------   ---- 
End-of-path arrival time (ps)           5466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell131   4216   5466  616024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0             macrocell131        0      0  RISE       1



++++ Path 855 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 616024p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5466
-------------------------------------   ---- 
End-of-path arrival time (ps)           5466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell140   4216   5466  616024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0             macrocell140        0      0  RISE       1



++++ Path 856 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 616025p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell113   4215   5465  616025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell113        0      0  RISE       1



++++ Path 857 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 616025p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell138   4215   5465  616025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0             macrocell138        0      0  RISE       1



++++ Path 858 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 616025p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell143   4215   5465  616025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0             macrocell143        0      0  RISE       1



++++ Path 859 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 616025p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell159   4215   5465  616025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0             macrocell159        0      0  RISE       1



++++ Path 860 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 616033p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5457
-------------------------------------   ---- 
End-of-path arrival time (ps)           5457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell25   4207   5457  616033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell25         0      0  RISE       1



++++ Path 861 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 616033p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5457
-------------------------------------   ---- 
End-of-path arrival time (ps)           5457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell28   4207   5457  616033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell28         0      0  RISE       1



++++ Path 862 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 616033p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5457
-------------------------------------   ---- 
End-of-path arrival time (ps)           5457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell56   4207   5457  616033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell56         0      0  RISE       1



++++ Path 863 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 616033p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5457
-------------------------------------   ---- 
End-of-path arrival time (ps)           5457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell84   4207   5457  616033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell84         0      0  RISE       1



++++ Path 864 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 616048p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell59   4192   5442  616048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell59         0      0  RISE       1



++++ Path 865 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 616048p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell60   4192   5442  616048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell60         0      0  RISE       1



++++ Path 866 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 616048p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell70   4192   5442  616048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell70         0      0  RISE       1



++++ Path 867 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 616048p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell74   4192   5442  616048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell74         0      0  RISE       1



++++ Path 868 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 616159p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell115   4081   5331  616159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell115        0      0  RISE       1



++++ Path 869 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 616159p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell124   4081   5331  616159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0             macrocell124        0      0  RISE       1



++++ Path 870 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 616159p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell153   4081   5331  616159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0             macrocell153        0      0  RISE       1



++++ Path 871 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 616159p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell95    1250   1250  589500  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell158   4081   5331  616159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0             macrocell158        0      0  RISE       1



++++ Path 872 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 616281p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5209
-------------------------------------   ---- 
End-of-path arrival time (ps)           5209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell50   3959   5209  616281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell50         0      0  RISE       1



++++ Path 873 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 616281p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5209
-------------------------------------   ---- 
End-of-path arrival time (ps)           5209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell67   3959   5209  616281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell67         0      0  RISE       1



++++ Path 874 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 616281p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5209
-------------------------------------   ---- 
End-of-path arrival time (ps)           5209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell79   3959   5209  616281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell79         0      0  RISE       1



++++ Path 875 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 616281p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5209
-------------------------------------   ---- 
End-of-path arrival time (ps)           5209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell80   3959   5209  616281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell80         0      0  RISE       1



++++ Path 876 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 616318p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell126   3922   5172  616318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0             macrocell126        0      0  RISE       1



++++ Path 877 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 616318p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell139   3922   5172  616318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0             macrocell139        0      0  RISE       1



++++ Path 878 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 616318p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell152   3922   5172  616318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0             macrocell152        0      0  RISE       1



++++ Path 879 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 616322p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5168
-------------------------------------   ---- 
End-of-path arrival time (ps)           5168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell94         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell94    1250   1250  593861  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell116   3918   5168  616322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0             macrocell116        0      0  RISE       1



++++ Path 880 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 616350p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           5140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  597140  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell19   3200   5140  616350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell19         0      0  RISE       1



++++ Path 881 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 616427p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell126   3813   5063  616427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0             macrocell126        0      0  RISE       1



++++ Path 882 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 616427p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell139   3813   5063  616427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0             macrocell139        0      0  RISE       1



++++ Path 883 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 616427p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell152   3813   5063  616427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0             macrocell152        0      0  RISE       1



++++ Path 884 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 616465p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5025
-------------------------------------   ---- 
End-of-path arrival time (ps)           5025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell92    1250   1250  593817  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell116   3775   5025  616465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0             macrocell116        0      0  RISE       1



++++ Path 885 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:ChannelCounter\/tc
Path End       : \APPS_ADC:soc_out\/main_5
Capture Clock  : \APPS_ADC:soc_out\/clock_0
Path slack     : 616484p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5006
-------------------------------------   ---- 
End-of-path arrival time (ps)           5006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:ChannelCounter\/tc  count7cell     2050   2050  616484  RISE       1
\APPS_ADC:soc_out\/main_5              macrocell163   2956   5006  616484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:soc_out\/clock_0                                 macrocell163        0      0  RISE       1



++++ Path 886 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 616641p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell116   3599   4849  616641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0             macrocell116        0      0  RISE       1



++++ Path 887 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 616642p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell126   3598   4848  616642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0             macrocell126        0      0  RISE       1



++++ Path 888 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 616642p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell139   3598   4848  616642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0             macrocell139        0      0  RISE       1



++++ Path 889 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 616642p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell152   3598   4848  616642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0             macrocell152        0      0  RISE       1



++++ Path 890 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4/q
Path End       : \TPS_ADC:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \TPS_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 616719p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                       -500
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7781
-------------------------------------   ---- 
End-of-path arrival time (ps)           7781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell85         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
Net_4/q                             macrocell85   1250   1250  616719  RISE       1
\TPS_ADC:bSAR_SEQ:EOCSts\/status_0  statuscell1   6531   7781  616719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:EOCSts\/clock                            statuscell1         0      0  RISE       1



++++ Path 891 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:soc_out\/q
Path End       : \TPS_ADC:soc_out\/main_0
Capture Clock  : \TPS_ADC:soc_out\/clock_0
Path slack     : 616739p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:soc_out\/clock_0                                  macrocell88         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:soc_out\/q       macrocell88   1250   1250  616739  RISE       1
\TPS_ADC:soc_out\/main_0  macrocell88   3501   4751  616739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:soc_out\/clock_0                                  macrocell88         0      0  RISE       1



++++ Path 892 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:soc_out\/q
Path End       : \TPS_ADC:bSAR_SEQ:state_1\/main_0
Capture Clock  : \TPS_ADC:bSAR_SEQ:state_1\/clock_0
Path slack     : 616739p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:soc_out\/clock_0                                  macrocell88         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:soc_out\/q                macrocell88   1250   1250  616739  RISE       1
\TPS_ADC:bSAR_SEQ:state_1\/main_0  macrocell89   3501   4751  616739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:state_1\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 893 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 616782p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4708
-------------------------------------   ---- 
End-of-path arrival time (ps)           4708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell108   3458   4708  616782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0             macrocell108        0      0  RISE       1



++++ Path 894 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 616782p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4708
-------------------------------------   ---- 
End-of-path arrival time (ps)           4708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell123   3458   4708  616782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0             macrocell123        0      0  RISE       1



++++ Path 895 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 616782p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4708
-------------------------------------   ---- 
End-of-path arrival time (ps)           4708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell135   3458   4708  616782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0             macrocell135        0      0  RISE       1



++++ Path 896 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 616782p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4708
-------------------------------------   ---- 
End-of-path arrival time (ps)           4708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell90    1250   1250  594904  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell145   3458   4708  616782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0             macrocell145        0      0  RISE       1



++++ Path 897 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 616809p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell40   3431   4681  616809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell40         0      0  RISE       1



++++ Path 898 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 616809p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell41   3431   4681  616809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell41         0      0  RISE       1



++++ Path 899 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 616809p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell62   3431   4681  616809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell62         0      0  RISE       1



++++ Path 900 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 616809p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell20   1250   1250  595771  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell69   3431   4681  616809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell69         0      0  RISE       1



++++ Path 901 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 616838p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell126   3402   4652  616838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0             macrocell126        0      0  RISE       1



++++ Path 902 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 616838p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell139   3402   4652  616838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0             macrocell139        0      0  RISE       1



++++ Path 903 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 616838p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell152   3402   4652  616838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0             macrocell152        0      0  RISE       1



++++ Path 904 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 616854p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell108   3386   4636  616854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0             macrocell108        0      0  RISE       1



++++ Path 905 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 616854p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell123   3386   4636  616854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0             macrocell123        0      0  RISE       1



++++ Path 906 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 616854p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell135   3386   4636  616854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0             macrocell135        0      0  RISE       1



++++ Path 907 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 616854p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell145   3386   4636  616854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0             macrocell145        0      0  RISE       1



++++ Path 908 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 616950p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4540
-------------------------------------   ---- 
End-of-path arrival time (ps)           4540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  596852  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell20   2600   4540  616950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell20         0      0  RISE       1



++++ Path 909 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \TPS_ADC:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \TPS_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 616998p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -2100
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5902
-------------------------------------   ---- 
End-of-path arrival time (ps)           5902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  616998  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     4692   5902  616998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 910 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 617151p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell93         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell93    1250   1250  594937  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell116   3089   4339  617151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0             macrocell116        0      0  RISE       1



++++ Path 911 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 617170p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell27   3070   4320  617170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell27         0      0  RISE       1



++++ Path 912 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 617170p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell49   3070   4320  617170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell49         0      0  RISE       1



++++ Path 913 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 617170p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell55   3070   4320  617170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell55         0      0  RISE       1



++++ Path 914 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 617170p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell77   3070   4320  617170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell77         0      0  RISE       1



++++ Path 915 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 617172p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell45   3068   4318  617172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell45         0      0  RISE       1



++++ Path 916 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_102/q
Path End       : \APPS_ADC:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \APPS_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 617214p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                         -500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7286
-------------------------------------   ---- 
End-of-path arrival time (ps)           7286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_102/clock_0                                            macrocell160        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
Net_102/q                            macrocell160   1250   1250  617214  RISE       1
\APPS_ADC:bSAR_SEQ:EOCSts\/status_0  statuscell2    6036   7286  617214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:EOCSts\/clock                           statuscell2         0      0  RISE       1



++++ Path 917 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 617252p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4238
-------------------------------------   ---- 
End-of-path arrival time (ps)           4238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell31   2988   4238  617252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell31         0      0  RISE       1



++++ Path 918 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 617252p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4238
-------------------------------------   ---- 
End-of-path arrival time (ps)           4238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell32   2988   4238  617252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell32         0      0  RISE       1



++++ Path 919 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 617252p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4238
-------------------------------------   ---- 
End-of-path arrival time (ps)           4238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell61   2988   4238  617252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell61         0      0  RISE       1



++++ Path 920 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 617252p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4238
-------------------------------------   ---- 
End-of-path arrival time (ps)           4238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell65   2988   4238  617252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell65         0      0  RISE       1



++++ Path 921 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 617253p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4237
-------------------------------------   ---- 
End-of-path arrival time (ps)           4237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell54   2987   4237  617253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell54         0      0  RISE       1



++++ Path 922 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 617261p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell26   2979   4229  617261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell26         0      0  RISE       1



++++ Path 923 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 617261p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell46   2979   4229  617261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell46         0      0  RISE       1



++++ Path 924 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 617261p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell75   2979   4229  617261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell75         0      0  RISE       1



++++ Path 925 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 617261p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell78   2979   4229  617261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell78         0      0  RISE       1



++++ Path 926 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 617262p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4228
-------------------------------------   ---- 
End-of-path arrival time (ps)           4228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell31   2978   4228  617262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell31         0      0  RISE       1



++++ Path 927 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 617262p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4228
-------------------------------------   ---- 
End-of-path arrival time (ps)           4228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell32   2978   4228  617262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell32         0      0  RISE       1



++++ Path 928 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 617262p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4228
-------------------------------------   ---- 
End-of-path arrival time (ps)           4228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell61   2978   4228  617262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell61         0      0  RISE       1



++++ Path 929 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 617262p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4228
-------------------------------------   ---- 
End-of-path arrival time (ps)           4228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell65   2978   4228  617262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell65         0      0  RISE       1



++++ Path 930 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 617297p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell42   2943   4193  617297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell42         0      0  RISE       1



++++ Path 931 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 617297p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell43   2943   4193  617297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell43         0      0  RISE       1



++++ Path 932 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 617297p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell68   2943   4193  617297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell68         0      0  RISE       1



++++ Path 933 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 617297p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell16   1250   1250  593210  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell72   2943   4193  617297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell72         0      0  RISE       1



++++ Path 934 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 617380p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4110
-------------------------------------   ---- 
End-of-path arrival time (ps)           4110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell26   2860   4110  617380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell26         0      0  RISE       1



++++ Path 935 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 617380p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4110
-------------------------------------   ---- 
End-of-path arrival time (ps)           4110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell46   2860   4110  617380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell46         0      0  RISE       1



++++ Path 936 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 617380p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4110
-------------------------------------   ---- 
End-of-path arrival time (ps)           4110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell75   2860   4110  617380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell75         0      0  RISE       1



++++ Path 937 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 617380p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4110
-------------------------------------   ---- 
End-of-path arrival time (ps)           4110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell17   1250   1250  595043  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell78   2860   4110  617380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell78         0      0  RISE       1



++++ Path 938 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 617388p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4102
-------------------------------------   ---- 
End-of-path arrival time (ps)           4102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell18   1250   1250  594678  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell54   2852   4102  617388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell54         0      0  RISE       1



++++ Path 939 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \APPS_ADC:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \APPS_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 617538p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5362
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell2        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell2   1210   1210  617538  RISE       1
\APPS_ADC:bSAR_SEQ:EOCSts\/clk_en      statuscell2    4152   5362  617538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:EOCSts\/clock                           statuscell2         0      0  RISE       1



++++ Path 940 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \TPS_ADC:soc_out\/main_2
Capture Clock  : \TPS_ADC:soc_out\/clock_0
Path slack     : 617639p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_1  controlcell1   1210   1210  608689  RISE       1
\TPS_ADC:soc_out\/main_2              macrocell88    2641   3851  617639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:soc_out\/clock_0                                  macrocell88         0      0  RISE       1



++++ Path 941 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \TPS_ADC:bSAR_SEQ:state_1\/main_2
Capture Clock  : \TPS_ADC:bSAR_SEQ:state_1\/clock_0
Path slack     : 617639p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_1  controlcell1   1210   1210  608689  RISE       1
\TPS_ADC:bSAR_SEQ:state_1\/main_2     macrocell89    2641   3851  617639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:state_1\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 942 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:state_1\/q
Path End       : \TPS_ADC:soc_out\/main_4
Capture Clock  : \TPS_ADC:soc_out\/clock_0
Path slack     : 617938p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:state_1\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:state_1\/q  macrocell89   1250   1250  617938  RISE       1
\TPS_ADC:soc_out\/main_4      macrocell88   2302   3552  617938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:soc_out\/clock_0                                  macrocell88         0      0  RISE       1



++++ Path 943 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:state_1\/q
Path End       : \TPS_ADC:bSAR_SEQ:state_1\/main_3
Capture Clock  : \TPS_ADC:bSAR_SEQ:state_1\/clock_0
Path slack     : 617938p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:state_1\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:state_1\/q       macrocell89   1250   1250  617938  RISE       1
\TPS_ADC:bSAR_SEQ:state_1\/main_3  macrocell89   2302   3552  617938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:state_1\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 944 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:state_1\/q
Path End       : \APPS_ADC:soc_out\/main_4
Capture Clock  : \APPS_ADC:soc_out\/clock_0
Path slack     : 617939p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:state_1\/clock_0                        macrocell164        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:state_1\/q  macrocell164   1250   1250  617939  RISE       1
\APPS_ADC:soc_out\/main_4      macrocell163   2301   3551  617939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:soc_out\/clock_0                                 macrocell163        0      0  RISE       1



++++ Path 945 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:state_1\/q
Path End       : \APPS_ADC:bSAR_SEQ:state_1\/main_3
Capture Clock  : \APPS_ADC:bSAR_SEQ:state_1\/clock_0
Path slack     : 617939p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:state_1\/clock_0                        macrocell164        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:state_1\/q       macrocell164   1250   1250  617939  RISE       1
\APPS_ADC:bSAR_SEQ:state_1\/main_3  macrocell164   2301   3551  617939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:state_1\/clock_0                        macrocell164        0      0  RISE       1



++++ Path 946 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:nrq_reg\/q
Path End       : Net_4/main_1
Capture Clock  : Net_4/clock_0
Path slack     : 617944p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:nrq_reg\/clock_0                         macrocell87         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:nrq_reg\/q  macrocell87   1250   1250  617944  RISE       1
Net_4/main_1                  macrocell85   2296   3546  617944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell85         0      0  RISE       1



++++ Path 947 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:nrq_reg\/q
Path End       : Net_102/main_1
Capture Clock  : Net_102/clock_0
Path slack     : 617944p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:nrq_reg\/clock_0                        macrocell162        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:nrq_reg\/q  macrocell162   1250   1250  617944  RISE       1
Net_102/main_1                 macrocell160   2296   3546  617944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_102/clock_0                                            macrocell160        0      0  RISE       1



++++ Path 948 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \APPS_ADC:soc_out\/main_2
Capture Clock  : \APPS_ADC:soc_out\/clock_0
Path slack     : 617947p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell2        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_1  controlcell2   1210   1210  610693  RISE       1
\APPS_ADC:soc_out\/main_2              macrocell163   2333   3543  617947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:soc_out\/clock_0                                 macrocell163        0      0  RISE       1



++++ Path 949 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \APPS_ADC:bSAR_SEQ:state_1\/main_2
Capture Clock  : \APPS_ADC:bSAR_SEQ:state_1\/clock_0
Path slack     : 617947p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell2        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_1  controlcell2   1210   1210  610693  RISE       1
\APPS_ADC:bSAR_SEQ:state_1\/main_2     macrocell164   2333   3543  617947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:state_1\/clock_0                        macrocell164        0      0  RISE       1



++++ Path 950 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_2
Path End       : \TPS_ADC:soc_out\/main_3
Capture Clock  : \TPS_ADC:soc_out\/clock_0
Path slack     : 617960p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3530
-------------------------------------   ---- 
End-of-path arrival time (ps)           3530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_2  controlcell1   1210   1210  617960  RISE       1
\TPS_ADC:soc_out\/main_3              macrocell88    2320   3530  617960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:soc_out\/clock_0                                  macrocell88         0      0  RISE       1



++++ Path 951 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_2
Path End       : \APPS_ADC:soc_out\/main_3
Capture Clock  : \APPS_ADC:soc_out\/clock_0
Path slack     : 617960p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3530
-------------------------------------   ---- 
End-of-path arrival time (ps)           3530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell2        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_2  controlcell2   1210   1210  617960  RISE       1
\APPS_ADC:soc_out\/main_3              macrocell163   2320   3530  617960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:soc_out\/clock_0                                 macrocell163        0      0  RISE       1



++++ Path 952 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \TPS_ADC:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \TPS_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 618464p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -2100
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  616998  RISE       1
\TPS_ADC:bSAR_SEQ:EOCSts\/clk_en      statuscell1    3226   4436  618464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:EOCSts\/clock                            statuscell1         0      0  RISE       1



++++ Path 953 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \APPS_ADC:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \APPS_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 618466p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4434
-------------------------------------   ---- 
End-of-path arrival time (ps)           4434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_0      controlcell2   1210   1210  617538  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     3224   4434  618466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 954 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_4/clk_en
Capture Clock  : Net_4/clock_0
Path slack     : 619391p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -2100
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3509
-------------------------------------   ---- 
End-of-path arrival time (ps)           3509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  616998  RISE       1
Net_4/clk_en                          macrocell85    2299   3509  619391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell85         0      0  RISE       1



++++ Path 955 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \TPS_ADC:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \TPS_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 619391p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -2100
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3509
-------------------------------------   ---- 
End-of-path arrival time (ps)           3509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  616998  RISE       1
\TPS_ADC:bSAR_SEQ:nrq_reg\/clk_en     macrocell87    2299   3509  619391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:nrq_reg\/clock_0                         macrocell87         0      0  RISE       1



++++ Path 956 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \TPS_ADC:soc_out\/clk_en
Capture Clock  : \TPS_ADC:soc_out\/clock_0
Path slack     : 619391p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -2100
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3509
-------------------------------------   ---- 
End-of-path arrival time (ps)           3509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  616998  RISE       1
\TPS_ADC:soc_out\/clk_en              macrocell88    2299   3509  619391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:soc_out\/clock_0                                  macrocell88         0      0  RISE       1



++++ Path 957 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \TPS_ADC:bSAR_SEQ:state_1\/clk_en
Capture Clock  : \TPS_ADC:bSAR_SEQ:state_1\/clock_0
Path slack     : 619391p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -2100
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3509
-------------------------------------   ---- 
End-of-path arrival time (ps)           3509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  616998  RISE       1
\TPS_ADC:bSAR_SEQ:state_1\/clk_en     macrocell89    2299   3509  619391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:state_1\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 958 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_102/clk_en
Capture Clock  : Net_102/clock_0
Path slack     : 619393p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3507
-------------------------------------   ---- 
End-of-path arrival time (ps)           3507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell2        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell2   1210   1210  617538  RISE       1
Net_102/clk_en                         macrocell160   2297   3507  619393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_102/clock_0                                            macrocell160        0      0  RISE       1



++++ Path 959 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \APPS_ADC:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \APPS_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 619393p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3507
-------------------------------------   ---- 
End-of-path arrival time (ps)           3507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell2        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell2   1210   1210  617538  RISE       1
\APPS_ADC:bSAR_SEQ:nrq_reg\/clk_en     macrocell162   2297   3507  619393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:nrq_reg\/clock_0                        macrocell162        0      0  RISE       1



++++ Path 960 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \APPS_ADC:soc_out\/clk_en
Capture Clock  : \APPS_ADC:soc_out\/clock_0
Path slack     : 619393p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3507
-------------------------------------   ---- 
End-of-path arrival time (ps)           3507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell2        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell2   1210   1210  617538  RISE       1
\APPS_ADC:soc_out\/clk_en              macrocell163   2297   3507  619393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:soc_out\/clock_0                                 macrocell163        0      0  RISE       1



++++ Path 961 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \APPS_ADC:bSAR_SEQ:state_1\/clk_en
Capture Clock  : \APPS_ADC:bSAR_SEQ:state_1\/clock_0
Path slack     : 619393p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3507
-------------------------------------   ---- 
End-of-path arrival time (ps)           3507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell2        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell2   1210   1210  617538  RISE       1
\APPS_ADC:bSAR_SEQ:state_1\/clk_en     macrocell164   2297   3507  619393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:state_1\/clock_0                        macrocell164        0      0  RISE       1



++++ Path 962 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1063520p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13623
-------------------------------------   ----- 
End-of-path arrival time (ps)           13623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell167        0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell167    1250   1250  1063520  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell7      6091   7341  1063520  RISE       1
\UART:BUART:counter_load_not\/q                macrocell7      3350  10691  1063520  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2932  13623  1063520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



++++ Path 963 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1066791p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16043
-------------------------------------   ----- 
End-of-path arrival time (ps)           16043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1066791  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell12     6856  10436  1066791  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell12     3350  13786  1066791  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell2    2257  16043  1066791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 964 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066999p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10974
-------------------------------------   ----- 
End-of-path arrival time (ps)           10974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell170        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell170   1250   1250  1066999  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell10    4122   5372  1066999  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell10    3350   8722  1066999  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell     2252  10974  1066999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 965 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1068953p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8371
-------------------------------------   ---- 
End-of-path arrival time (ps)           8371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell167        0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell167    1250   1250  1063520  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   7121   8371  1068953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 966 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 1069322p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13512
-------------------------------------   ----- 
End-of-path arrival time (ps)           13512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069322  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell8      4286   7866  1069322  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell8      3350  11216  1069322  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell1    2296  13512  1069322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 967 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1069708p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10115
-------------------------------------   ----- 
End-of-path arrival time (ps)           10115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell177        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell177   1250   1250  1065412  RISE       1
\UART:BUART:rx_state_0\/main_9  macrocell171   8865  10115  1069708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell171        0      0  RISE       1



++++ Path 968 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1069708p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10115
-------------------------------------   ----- 
End-of-path arrival time (ps)           10115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell177        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell177   1250   1250  1065412  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell180   8865  10115  1069708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell180        0      0  RISE       1



++++ Path 969 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070387p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6936
-------------------------------------   ---- 
End-of-path arrival time (ps)           6936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell166        0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell166    1250   1250  1064494  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5686   6936  1070387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 970 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070523p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6801
-------------------------------------   ---- 
End-of-path arrival time (ps)           6801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell175        0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell175    1250   1250  1070523  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   5551   6801  1070523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 971 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1070737p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9086
-------------------------------------   ---- 
End-of-path arrival time (ps)           9086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell175        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell175   1250   1250  1070523  RISE       1
\UART:BUART:rx_state_2\/main_3   macrocell174   7836   9086  1070737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell174        0      0  RISE       1



++++ Path 972 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1070769p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9054
-------------------------------------   ---- 
End-of-path arrival time (ps)           9054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell178        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell178   1250   1250  1068232  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell177   7804   9054  1070769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell177        0      0  RISE       1



++++ Path 973 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1071069p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8755
-------------------------------------   ---- 
End-of-path arrival time (ps)           8755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1071069  RISE       1
\UART:BUART:pollcount_1\/main_2        macrocell177   6815   8755  1071069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell177        0      0  RISE       1



++++ Path 974 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1071240p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8583
-------------------------------------   ---- 
End-of-path arrival time (ps)           8583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell167        0      0  RISE       1

Data path
pin name                   model name    delay     AT    slack  edge  Fanout
-------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell167   1250   1250  1063520  RISE       1
\UART:BUART:txn\/main_2    macrocell165   7333   8583  1071240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell165        0      0  RISE       1



++++ Path 975 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1071240p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8583
-------------------------------------   ---- 
End-of-path arrival time (ps)           8583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell167        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell167   1250   1250  1063520  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell169   7333   8583  1071240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell169        0      0  RISE       1



++++ Path 976 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1071252p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8572
-------------------------------------   ---- 
End-of-path arrival time (ps)           8572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell167        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell167   1250   1250  1063520  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell168   7322   8572  1071252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell168        0      0  RISE       1



++++ Path 977 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1071274p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8550
-------------------------------------   ---- 
End-of-path arrival time (ps)           8550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell175        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell175   1250   1250  1070523  RISE       1
\UART:BUART:rx_state_0\/main_3   macrocell171   7300   8550  1071274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell171        0      0  RISE       1



++++ Path 978 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1071274p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8550
-------------------------------------   ---- 
End-of-path arrival time (ps)           8550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell175        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell175   1250   1250  1070523  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell172   7300   8550  1071274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell172        0      0  RISE       1



++++ Path 979 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1071274p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8550
-------------------------------------   ---- 
End-of-path arrival time (ps)           8550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell175        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell175   1250   1250  1070523  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell173   7300   8550  1071274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell173        0      0  RISE       1



++++ Path 980 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1071274p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8550
-------------------------------------   ---- 
End-of-path arrival time (ps)           8550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell175        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell175   1250   1250  1070523  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell180   7300   8550  1071274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell180        0      0  RISE       1



++++ Path 981 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1071482p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8342
-------------------------------------   ---- 
End-of-path arrival time (ps)           8342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1066775  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell169    8152   8342  1071482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell169        0      0  RISE       1



++++ Path 982 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1071491p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8333
-------------------------------------   ---- 
End-of-path arrival time (ps)           8333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1066775  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell168    8143   8333  1071491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell168        0      0  RISE       1



++++ Path 983 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1071509p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8315
-------------------------------------   ---- 
End-of-path arrival time (ps)           8315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1071509  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell177   6375   8315  1071509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell177        0      0  RISE       1



++++ Path 984 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1071766p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8057
-------------------------------------   ---- 
End-of-path arrival time (ps)           8057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1071766  RISE       1
\UART:BUART:txn\/main_3                macrocell165    3687   8057  1071766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell165        0      0  RISE       1



++++ Path 985 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1071887p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7937
-------------------------------------   ---- 
End-of-path arrival time (ps)           7937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069322  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell167    4357   7937  1071887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell167        0      0  RISE       1



++++ Path 986 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1072209p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7614
-------------------------------------   ---- 
End-of-path arrival time (ps)           7614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1071069  RISE       1
\UART:BUART:pollcount_0\/main_2        macrocell178   5674   7614  1072209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell178        0      0  RISE       1



++++ Path 987 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1072337p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7486
-------------------------------------   ---- 
End-of-path arrival time (ps)           7486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell167        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell167   1250   1250  1063520  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell166   6236   7486  1072337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell166        0      0  RISE       1



++++ Path 988 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1072337p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7486
-------------------------------------   ---- 
End-of-path arrival time (ps)           7486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell167        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell167   1250   1250  1063520  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell167   6236   7486  1072337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell167        0      0  RISE       1



++++ Path 989 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072462p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4861
-------------------------------------   ---- 
End-of-path arrival time (ps)           4861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell171        0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell171    1250   1250  1068446  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3611   4861  1072462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 990 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1072500p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7324
-------------------------------------   ---- 
End-of-path arrival time (ps)           7324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1071509  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell178   5384   7324  1072500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell178        0      0  RISE       1



++++ Path 991 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1072528p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7295
-------------------------------------   ---- 
End-of-path arrival time (ps)           7295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell178        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell178   1250   1250  1068232  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell171   6045   7295  1072528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell171        0      0  RISE       1



++++ Path 992 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1072528p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7295
-------------------------------------   ---- 
End-of-path arrival time (ps)           7295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell178        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell178   1250   1250  1068232  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell180   6045   7295  1072528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell180        0      0  RISE       1



++++ Path 993 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1072566p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7257
-------------------------------------   ---- 
End-of-path arrival time (ps)           7257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1066775  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell166    7067   7257  1072566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell166        0      0  RISE       1



++++ Path 994 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1072566p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7257
-------------------------------------   ---- 
End-of-path arrival time (ps)           7257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1066775  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell167    7067   7257  1072566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell167        0      0  RISE       1



++++ Path 995 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072671p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1066775  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4463   4653  1072671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 996 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1072824p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6999
-------------------------------------   ---- 
End-of-path arrival time (ps)           6999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell166        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell166   1250   1250  1064494  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell168   5749   6999  1072824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell168        0      0  RISE       1



++++ Path 997 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072834p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4489
-------------------------------------   ---- 
End-of-path arrival time (ps)           4489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell170        0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell170    1250   1250  1066999  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   3239   4489  1072834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 998 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073012p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7192
-------------------------------------   ---- 
End-of-path arrival time (ps)           7192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell172        0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell172    1250   1250  1068880  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   5942   7192  1073012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 999 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1073060p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6763
-------------------------------------   ---- 
End-of-path arrival time (ps)           6763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1071509  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell175   4823   6763  1073060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell175        0      0  RISE       1



++++ Path 1000 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1073264p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6559
-------------------------------------   ---- 
End-of-path arrival time (ps)           6559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1071069  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell175   4619   6559  1073264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell175        0      0  RISE       1



++++ Path 1001 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1073741p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6082
-------------------------------------   ---- 
End-of-path arrival time (ps)           6082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell166        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell166   1250   1250  1064494  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell166   4832   6082  1073741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell166        0      0  RISE       1



++++ Path 1002 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1073741p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6082
-------------------------------------   ---- 
End-of-path arrival time (ps)           6082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell166        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell166   1250   1250  1064494  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell167   4832   6082  1073741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell167        0      0  RISE       1



++++ Path 1003 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1073832p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5992
-------------------------------------   ---- 
End-of-path arrival time (ps)           5992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell178        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell178   1250   1250  1068232  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell178   4742   5992  1073832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell178        0      0  RISE       1



++++ Path 1004 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1073833p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5990
-------------------------------------   ---- 
End-of-path arrival time (ps)           5990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1073833  RISE       1
\UART:BUART:rx_state_0\/main_8         macrocell171   4050   5990  1073833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell171        0      0  RISE       1



++++ Path 1005 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073833p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5990
-------------------------------------   ---- 
End-of-path arrival time (ps)           5990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1073833  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell172   4050   5990  1073833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell172        0      0  RISE       1



++++ Path 1006 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1073833p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5990
-------------------------------------   ---- 
End-of-path arrival time (ps)           5990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1073833  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell173   4050   5990  1073833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell173        0      0  RISE       1



++++ Path 1007 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1074357p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5466
-------------------------------------   ---- 
End-of-path arrival time (ps)           5466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell166        0      0  RISE       1

Data path
pin name                   model name    delay     AT    slack  edge  Fanout
-------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell166   1250   1250  1064494  RISE       1
\UART:BUART:txn\/main_1    macrocell165   4216   5466  1074357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell165        0      0  RISE       1



++++ Path 1008 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074357p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5466
-------------------------------------   ---- 
End-of-path arrival time (ps)           5466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell166        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell166   1250   1250  1064494  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell169   4216   5466  1074357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell169        0      0  RISE       1



++++ Path 1009 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074358p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1073833  RISE       1
\UART:BUART:rx_state_2\/main_8         macrocell174   3525   5465  1074358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell174        0      0  RISE       1



++++ Path 1010 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074442p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5382
-------------------------------------   ---- 
End-of-path arrival time (ps)           5382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell170        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell170   1250   1250  1066999  RISE       1
\UART:BUART:rx_state_0\/main_1    macrocell171   4132   5382  1074442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell171        0      0  RISE       1



++++ Path 1011 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074442p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5382
-------------------------------------   ---- 
End-of-path arrival time (ps)           5382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell170        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell170   1250   1250  1066999  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell172   4132   5382  1074442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell172        0      0  RISE       1



++++ Path 1012 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1074442p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5382
-------------------------------------   ---- 
End-of-path arrival time (ps)           5382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell170        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell170   1250   1250  1066999  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell173   4132   5382  1074442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell173        0      0  RISE       1



++++ Path 1013 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1074442p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5382
-------------------------------------   ---- 
End-of-path arrival time (ps)           5382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell170        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell170   1250   1250  1066999  RISE       1
\UART:BUART:rx_status_3\/main_1   macrocell180   4132   5382  1074442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell180        0      0  RISE       1



++++ Path 1014 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074451p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5372
-------------------------------------   ---- 
End-of-path arrival time (ps)           5372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell170        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell170   1250   1250  1066999  RISE       1
\UART:BUART:rx_state_2\/main_1    macrocell174   4122   5372  1074451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell174        0      0  RISE       1



++++ Path 1015 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074451p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5372
-------------------------------------   ---- 
End-of-path arrival time (ps)           5372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell170        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell170   1250   1250  1066999  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell176   4122   5372  1074451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell176        0      0  RISE       1



++++ Path 1016 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074573p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5251
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell174        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell174   1250   1250  1067670  RISE       1
\UART:BUART:rx_state_0\/main_5  macrocell171   4001   5251  1074573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell171        0      0  RISE       1



++++ Path 1017 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074573p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5251
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell174        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell174   1250   1250  1067670  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell172   4001   5251  1074573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell172        0      0  RISE       1



++++ Path 1018 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1074573p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5251
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell174        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell174   1250   1250  1067670  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell173   4001   5251  1074573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell173        0      0  RISE       1



++++ Path 1019 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1074573p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5251
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell174        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell174   1250   1250  1067670  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell180   4001   5251  1074573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell180        0      0  RISE       1



++++ Path 1020 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1074856p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1074856  RISE       1
\UART:BUART:txn\/main_5                      macrocell165    4778   4968  1074856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell165        0      0  RISE       1



++++ Path 1021 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074871p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4953
-------------------------------------   ---- 
End-of-path arrival time (ps)           4953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1074856  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell168    4763   4953  1074871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell168        0      0  RISE       1



++++ Path 1022 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1074937p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4887
-------------------------------------   ---- 
End-of-path arrival time (ps)           4887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell168        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell168   1250   1250  1065059  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell166   3637   4887  1074937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell166        0      0  RISE       1



++++ Path 1023 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074937p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4887
-------------------------------------   ---- 
End-of-path arrival time (ps)           4887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell168        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell168   1250   1250  1065059  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell167   3637   4887  1074937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell167        0      0  RISE       1



++++ Path 1024 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075057p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4766
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  1075057  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell175   2826   4766  1075057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell175        0      0  RISE       1



++++ Path 1025 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075073p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell169        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell169   1250   1250  1075073  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell166   3500   4750  1075073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell166        0      0  RISE       1



++++ Path 1026 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075073p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell169        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell169   1250   1250  1075073  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell167   3500   4750  1075073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell167        0      0  RISE       1



++++ Path 1027 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075091p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell165        0      0  RISE       1

Data path
pin name                 model name    delay     AT    slack  edge  Fanout
-----------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell165   1250   1250  1075091  RISE       1
\UART:BUART:txn\/main_0  macrocell165   3482   4732  1075091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell165        0      0  RISE       1



++++ Path 1028 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075121p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4702
-------------------------------------   ---- 
End-of-path arrival time (ps)           4702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell174        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell174   1250   1250  1067670  RISE       1
\UART:BUART:rx_state_2\/main_5  macrocell174   3452   4702  1075121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell174        0      0  RISE       1



++++ Path 1029 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075121p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4702
-------------------------------------   ---- 
End-of-path arrival time (ps)           4702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell174        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell174   1250   1250  1067670  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell176   3452   4702  1075121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell176        0      0  RISE       1



++++ Path 1030 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075163p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1075163  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell171   2721   4661  1075163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell171        0      0  RISE       1



++++ Path 1031 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075163p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1075163  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell172   2721   4661  1075163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell172        0      0  RISE       1



++++ Path 1032 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075163p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1075163  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell173   2721   4661  1075163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell173        0      0  RISE       1



++++ Path 1033 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075177p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1075163  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell174   2706   4646  1075177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell174        0      0  RISE       1



++++ Path 1034 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075311p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1075311  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell171   2572   4512  1075311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell171        0      0  RISE       1



++++ Path 1035 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075311p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1075311  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell172   2572   4512  1075311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell172        0      0  RISE       1



++++ Path 1036 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075311p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1075311  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell173   2572   4512  1075311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell173        0      0  RISE       1



++++ Path 1037 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075320p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           4503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1075311  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell174   2563   4503  1075320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell174        0      0  RISE       1



++++ Path 1038 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1075578p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7255
-------------------------------------   ---- 
End-of-path arrival time (ps)           7255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell180        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell180   1250   1250  1075578  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell2   6005   7255  1075578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 1039 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075872p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3951
-------------------------------------   ---- 
End-of-path arrival time (ps)           3951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell173        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell173   1250   1250  1068427  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell171   2701   3951  1075872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell171        0      0  RISE       1



++++ Path 1040 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075872p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3951
-------------------------------------   ---- 
End-of-path arrival time (ps)           3951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell173        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell173   1250   1250  1068427  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell172   2701   3951  1075872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell172        0      0  RISE       1



++++ Path 1041 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075872p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3951
-------------------------------------   ---- 
End-of-path arrival time (ps)           3951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell173        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell173   1250   1250  1068427  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell173   2701   3951  1075872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell173        0      0  RISE       1



++++ Path 1042 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075872p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3951
-------------------------------------   ---- 
End-of-path arrival time (ps)           3951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell173        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell173   1250   1250  1068427  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell180   2701   3951  1075872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell180        0      0  RISE       1



++++ Path 1043 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075879p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell173        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell173   1250   1250  1068427  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell174   2694   3944  1075879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell174        0      0  RISE       1



++++ Path 1044 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075879p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell173        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell173   1250   1250  1068427  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell176   2694   3944  1075879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell176        0      0  RISE       1



++++ Path 1045 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075885p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3939
-------------------------------------   ---- 
End-of-path arrival time (ps)           3939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell171        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell171   1250   1250  1068446  RISE       1
\UART:BUART:rx_state_0\/main_2  macrocell171   2689   3939  1075885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell171        0      0  RISE       1



++++ Path 1046 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075885p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3939
-------------------------------------   ---- 
End-of-path arrival time (ps)           3939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell171        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell171   1250   1250  1068446  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell172   2689   3939  1075885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell172        0      0  RISE       1



++++ Path 1047 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075885p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3939
-------------------------------------   ---- 
End-of-path arrival time (ps)           3939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell171        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell171   1250   1250  1068446  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell173   2689   3939  1075885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell173        0      0  RISE       1



++++ Path 1048 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075885p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3939
-------------------------------------   ---- 
End-of-path arrival time (ps)           3939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell171        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell171   1250   1250  1068446  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell180   2689   3939  1075885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell180        0      0  RISE       1



++++ Path 1049 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075898p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3925
-------------------------------------   ---- 
End-of-path arrival time (ps)           3925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell171        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell171   1250   1250  1068446  RISE       1
\UART:BUART:rx_state_2\/main_2  macrocell174   2675   3925  1075898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell174        0      0  RISE       1



++++ Path 1050 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075898p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3925
-------------------------------------   ---- 
End-of-path arrival time (ps)           3925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell171        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell171   1250   1250  1068446  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell176   2675   3925  1075898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell176        0      0  RISE       1



++++ Path 1051 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075956p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1074856  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell166    3677   3867  1075956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell166        0      0  RISE       1



++++ Path 1052 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075971p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell169        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell169   1250   1250  1075073  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell168   2602   3852  1075971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell168        0      0  RISE       1



++++ Path 1053 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075972p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell169        0      0  RISE       1

Data path
pin name                  model name    delay     AT    slack  edge  Fanout
------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell169   1250   1250  1075073  RISE       1
\UART:BUART:txn\/main_6   macrocell165   2601   3851  1075972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell165        0      0  RISE       1



++++ Path 1054 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075992p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell168        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell168   1250   1250  1065059  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell168   2581   3831  1075992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell168        0      0  RISE       1



++++ Path 1055 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075994p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell168        0      0  RISE       1

Data path
pin name                   model name    delay     AT    slack  edge  Fanout
-------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell168   1250   1250  1065059  RISE       1
\UART:BUART:txn\/main_4    macrocell165   2580   3830  1075994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell165        0      0  RISE       1



++++ Path 1056 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075994p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell168        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell168   1250   1250  1065059  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell169   2580   3830  1075994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell169        0      0  RISE       1



++++ Path 1057 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1076036p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell177        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell177   1250   1250  1065412  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell177   2537   3787  1076036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell177        0      0  RISE       1



++++ Path 1058 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1076349p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3474
-------------------------------------   ---- 
End-of-path arrival time (ps)           3474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell181        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell181   1250   1250  1076349  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell174   2224   3474  1076349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell174        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

