#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Nov 16 13:22:45 2024
# Process ID: 5714
# Current directory: /home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1
# Command line: vivado project_1.xpr
# Log file: /home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/vivado.log
# Journal file: /home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/vivado.jou
# Running On        :binhkieudo-ASUS
# Platform          :Ubuntu
# Operating System  :Ubuntu 20.04.6 LTS
# Processor Detail  :AMD Ryzen 7 4800H with Radeon Graphics
# CPU Frequency     :1400.000 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :33036 MB
# Swap memory       :98302 MB
# Total Virtual     :131339 MB
# Available Virtual :127892 MB
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
launch_simulation
source tb_mat.tcl
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb_mat/udt/count}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb_mat/udt/odata0}} {{/tb_mat/udt/odata1}} {{/tb_mat/udt/odata2}} {{/tb_mat/udt/odata3}} {{/tb_mat/udt/odata4}} {{/tb_mat/udt/odata5}} {{/tb_mat/udt/odata6}} {{/tb_mat/udt/odata7}} 
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb_mat/udt/ia}} {{/tb_mat/udt/ib}} 
relaunch_sim
close_sim
launch_simulation
source tb_mat.tcl
current_wave_config {Untitled 2}
add_wave {{/tb_mat/udt/load_reg}} {{/tb_mat/udt/preload_reg}} {{/tb_mat/udt/en_reg}} 
current_wave_config {Untitled 2}
add_wave {{/tb_mat/udt/load_wire}} {{/tb_mat/udt/preload_wire}} {{/tb_mat/udt/en_wire}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/tb_mat/udt/count}} 
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/tb_mat/udt/state}} 
current_wave_config {Untitled 2}
add_wave {{/tb_mat/udt/nstate}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source tb_mat.tcl
current_wave_config {Untitled 3}
add_wave {{/tb_mat/udt/preload_reg}} 
current_wave_config {Untitled 3}
add_wave {{/tb_mat/udt/preload_wire}} 
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/tb_mat/udt/state}} {{/tb_mat/udt/nstate}} 
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/tb_mat/udt/count}} 
relaunch_sim
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/tb_mat/udt/load_reg}} 
current_wave_config {Untitled 3}
add_wave {{/tb_mat/udt/load_wire}} 
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/tb_mat/udt/en_reg}} 
current_wave_config {Untitled 3}
add_wave {{/tb_mat/udt/en_wire}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/tb_mat/udt/en_reg}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/tb_mat/udt/\gen_row[0].gen_col[0].mac_unit }} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
add_bp {/home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.srcs/sim_1/new/tb_mat.sv} 147
remove_bps -file {/home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.srcs/sim_1/new/tb_mat.sv} -line 147
add_bp {/home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.srcs/sim_1/new/tb_mat.sv} 183
remove_bps -file {/home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.srcs/sim_1/new/tb_mat.sv} -line 183
add_bp {/home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.srcs/sim_1/new/tb_mat.sv} 197
remove_bps -file {/home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.srcs/sim_1/new/tb_mat.sv} -line 197
add_bp {/home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.srcs/sim_1/new/tb_mat.sv} 149
remove_bps -file {/home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.srcs/sim_1/new/tb_mat.sv} -line 149
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/tb_mat/udt/\gen_row[0].gen_col[0].mac_unit }} 
relaunch_sim
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/tb_mat/udt/\gen_row[0].gen_col[1].mac_unit /adder_out}} 
current_wave_config {Untitled 3}
add_wave {{/tb_mat/udt/\gen_row[0].gen_col[2].mac_unit /adder_out}} 
current_wave_config {Untitled 3}
add_wave {{/tb_mat/udt/\gen_row[0].gen_col[3].mac_unit /adder_out}} 
current_wave_config {Untitled 3}
add_wave {{/tb_mat/udt/\gen_row[0].gen_col[4].mac_unit /adder_out}} 
current_wave_config {Untitled 3}
add_wave {{/tb_mat/udt/\gen_row[0].gen_col[5].mac_unit /adder_out}} 
current_wave_config {Untitled 3}
add_wave {{/tb_mat/udt/\gen_row[0].gen_col[6].mac_unit /adder_out}} 
current_wave_config {Untitled 3}
add_wave {{/tb_mat/udt/\gen_row[0].gen_col[7].mac_unit /adder_out}} 
relaunch_sim
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/tb_mat/udt/\gen_row[0].gen_col[1].mac_unit /a_reg}} {{/tb_mat/udt/\gen_row[0].gen_col[1].mac_unit /b_reg}} {{/tb_mat/udt/\gen_row[0].gen_col[1].mac_unit /mult_reg}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/tb_mat/udt/\gen_row[0].gen_col[1].mac_unit /a_reg}} {{/tb_mat/udt/\gen_row[0].gen_col[1].mac_unit /b_reg}} {{/tb_mat/udt/\gen_row[0].gen_col[1].mac_unit /mult_reg}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/tb_mat/udt/\gen_row[0].gen_col[0].mac_unit /en}} {{/tb_mat/udt/\gen_row[0].gen_col[0].mac_unit /load}} {{/tb_mat/udt/\gen_row[0].gen_col[0].mac_unit /preload}} {{/tb_mat/udt/\gen_row[0].gen_col[0].mac_unit /a}} {{/tb_mat/udt/\gen_row[0].gen_col[0].mac_unit /b}} {{/tb_mat/udt/\gen_row[0].gen_col[0].mac_unit /b_in}} {{/tb_mat/udt/\gen_row[0].gen_col[0].mac_unit /b_out}} {{/tb_mat/udt/\gen_row[0].gen_col[0].mac_unit /accum_in}} {{/tb_mat/udt/\gen_row[0].gen_col[0].mac_unit /accum_out}} {{/tb_mat/udt/\gen_row[0].gen_col[0].mac_unit /a_reg}} {{/tb_mat/udt/\gen_row[0].gen_col[0].mac_unit /b_reg}} {{/tb_mat/udt/\gen_row[0].gen_col[0].mac_unit /mult_reg}} {{/tb_mat/udt/\gen_row[0].gen_col[0].mac_unit /adder_out}} 
current_wave_config {Untitled 3}
add_wave {{/tb_mat/udt/\gen_row[0].gen_col[1].mac_unit /en}} {{/tb_mat/udt/\gen_row[0].gen_col[1].mac_unit /load}} {{/tb_mat/udt/\gen_row[0].gen_col[1].mac_unit /preload}} {{/tb_mat/udt/\gen_row[0].gen_col[1].mac_unit /a}} {{/tb_mat/udt/\gen_row[0].gen_col[1].mac_unit /b}} {{/tb_mat/udt/\gen_row[0].gen_col[1].mac_unit /b_in}} {{/tb_mat/udt/\gen_row[0].gen_col[1].mac_unit /b_out}} {{/tb_mat/udt/\gen_row[0].gen_col[1].mac_unit /accum_in}} {{/tb_mat/udt/\gen_row[0].gen_col[1].mac_unit /accum_out}} {{/tb_mat/udt/\gen_row[0].gen_col[1].mac_unit /a_reg}} {{/tb_mat/udt/\gen_row[0].gen_col[1].mac_unit /b_reg}} {{/tb_mat/udt/\gen_row[0].gen_col[1].mac_unit /mult_reg}} {{/tb_mat/udt/\gen_row[0].gen_col[1].mac_unit /adder_out}} 
current_wave_config {Untitled 3}
add_wave {{/tb_mat/udt/\gen_row[0].gen_col[2].mac_unit /en}} {{/tb_mat/udt/\gen_row[0].gen_col[2].mac_unit /load}} {{/tb_mat/udt/\gen_row[0].gen_col[2].mac_unit /preload}} {{/tb_mat/udt/\gen_row[0].gen_col[2].mac_unit /a}} {{/tb_mat/udt/\gen_row[0].gen_col[2].mac_unit /b}} {{/tb_mat/udt/\gen_row[0].gen_col[2].mac_unit /b_in}} {{/tb_mat/udt/\gen_row[0].gen_col[2].mac_unit /b_out}} {{/tb_mat/udt/\gen_row[0].gen_col[2].mac_unit /accum_in}} {{/tb_mat/udt/\gen_row[0].gen_col[2].mac_unit /accum_out}} {{/tb_mat/udt/\gen_row[0].gen_col[2].mac_unit /a_reg}} {{/tb_mat/udt/\gen_row[0].gen_col[2].mac_unit /b_reg}} {{/tb_mat/udt/\gen_row[0].gen_col[2].mac_unit /mult_reg}} {{/tb_mat/udt/\gen_row[0].gen_col[2].mac_unit /adder_out}} 
current_wave_config {Untitled 3}
add_wave {{/tb_mat/udt/\gen_row[0].gen_col[3].mac_unit }} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/tb_mat/udt/load_reg}} 
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/tb_mat/udt/preload_reg}} 
relaunch_sim
relaunch_sim
relaunch_sim
add_bp {/home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.srcs/sources_1/new/matmul64.v} 100
relaunch_sim
add_bp {/home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.srcs/sources_1/new/matmul64.v} 95
relaunch_sim
step
run 10 us
run all
relaunch_sim
run all
run all
run all
run all
relaunch_sim
run all
run all
run all
run 10 us
relaunch_sim
run all
run all
run all
run all
relaunch_sim
run all
run all
run all
run all
run all
relaunch_sim
run all
run all
run all
run all
relaunch_sim
run all
run all
run all
add_bp {/home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.srcs/sources_1/new/matmul64.v} 101
remove_bps -file {/home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.srcs/sources_1/new/matmul64.v} -line 100
relaunch_sim
remove_bps -file {/home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.srcs/sources_1/new/matmul64.v} -line 95
run all
current_wave_config {Untitled 3}
add_wave {{/tb_mat/udt/\gen_row[0].gen_col[0].mac_unit /clk}} 
relaunch_sim
run all
remove_bps -file {/home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.srcs/sources_1/new/matmul64.v} -line 101
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/tb_mat/udt/a_reg}} {{/tb_mat/udt/b_reg}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
add_bp {/home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.srcs/sources_1/new/matmul64.v} 82
remove_bps -file {/home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.srcs/sources_1/new/matmul64.v} -line 82
add_bp {/home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.srcs/sources_1/new/matmul64.v} 82
relaunch_sim
run 10 us
relaunch_sim
step
run 10 ns
relaunch_sim
run 10 ns
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.srcs/sim_1/new/tb_mat_single.sv w ]
add_files -fileset sim_1 /home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.srcs/sim_1/new/tb_mat_single.sv
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_mat_single [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source tb_mat_single.tcl
relaunch_sim
current_wave_config {Untitled 4}
add_wave {{/tb_mat_single/udt/load_wire}} {{/tb_mat_single/udt/preload_wire}} {{/tb_mat_single/udt/en_wire}} 
relaunch_sim
current_wave_config {Untitled 4}
add_wave {{/tb_mat_single/udt/state}} 
relaunch_sim
current_wave_config {Untitled 4}
add_wave {{/tb_mat_single/udt/count}} 
relaunch_sim
relaunch_sim
current_wave_config {Untitled 4}
add_wave {{/tb_mat_single/udt/\gen_row[0].gen_col[0].mac_unit /en}} {{/tb_mat_single/udt/\gen_row[0].gen_col[0].mac_unit /load}} {{/tb_mat_single/udt/\gen_row[0].gen_col[0].mac_unit /preload}} {{/tb_mat_single/udt/\gen_row[0].gen_col[0].mac_unit /a}} {{/tb_mat_single/udt/\gen_row[0].gen_col[0].mac_unit /b}} {{/tb_mat_single/udt/\gen_row[0].gen_col[0].mac_unit /b_in}} {{/tb_mat_single/udt/\gen_row[0].gen_col[0].mac_unit /b_out}} {{/tb_mat_single/udt/\gen_row[0].gen_col[0].mac_unit /accum_in}} {{/tb_mat_single/udt/\gen_row[0].gen_col[0].mac_unit /accum_out}} {{/tb_mat_single/udt/\gen_row[0].gen_col[0].mac_unit /a_reg}} {{/tb_mat_single/udt/\gen_row[0].gen_col[0].mac_unit /b_reg}} {{/tb_mat_single/udt/\gen_row[0].gen_col[0].mac_unit /mult_reg}} {{/tb_mat_single/udt/\gen_row[0].gen_col[0].mac_unit /adder_out}} 
relaunch_sim
current_wave_config {Untitled 4}
add_wave {{/tb_mat_single/udt/\gen_row[0].gen_col[1].mac_unit /en}} {{/tb_mat_single/udt/\gen_row[0].gen_col[1].mac_unit /load}} {{/tb_mat_single/udt/\gen_row[0].gen_col[1].mac_unit /preload}} {{/tb_mat_single/udt/\gen_row[0].gen_col[1].mac_unit /a}} {{/tb_mat_single/udt/\gen_row[0].gen_col[1].mac_unit /b}} {{/tb_mat_single/udt/\gen_row[0].gen_col[1].mac_unit /b_in}} {{/tb_mat_single/udt/\gen_row[0].gen_col[1].mac_unit /b_out}} {{/tb_mat_single/udt/\gen_row[0].gen_col[1].mac_unit /accum_in}} {{/tb_mat_single/udt/\gen_row[0].gen_col[1].mac_unit /accum_out}} {{/tb_mat_single/udt/\gen_row[0].gen_col[1].mac_unit /a_reg}} {{/tb_mat_single/udt/\gen_row[0].gen_col[1].mac_unit /b_reg}} {{/tb_mat_single/udt/\gen_row[0].gen_col[1].mac_unit /mult_reg}} {{/tb_mat_single/udt/\gen_row[0].gen_col[1].mac_unit /adder_out}} 
relaunch_sim
current_wave_config {Untitled 4}
add_wave {{/tb_mat_single/udt/\gen_row[0].gen_col[2].mac_unit /en}} {{/tb_mat_single/udt/\gen_row[0].gen_col[2].mac_unit /load}} {{/tb_mat_single/udt/\gen_row[0].gen_col[2].mac_unit /preload}} {{/tb_mat_single/udt/\gen_row[0].gen_col[2].mac_unit /a}} {{/tb_mat_single/udt/\gen_row[0].gen_col[2].mac_unit /b}} {{/tb_mat_single/udt/\gen_row[0].gen_col[2].mac_unit /b_in}} {{/tb_mat_single/udt/\gen_row[0].gen_col[2].mac_unit /b_out}} {{/tb_mat_single/udt/\gen_row[0].gen_col[2].mac_unit /accum_in}} {{/tb_mat_single/udt/\gen_row[0].gen_col[2].mac_unit /accum_out}} {{/tb_mat_single/udt/\gen_row[0].gen_col[2].mac_unit /a_reg}} {{/tb_mat_single/udt/\gen_row[0].gen_col[2].mac_unit /b_reg}} {{/tb_mat_single/udt/\gen_row[0].gen_col[2].mac_unit /mult_reg}} {{/tb_mat_single/udt/\gen_row[0].gen_col[2].mac_unit /adder_out}} 
current_wave_config {Untitled 4}
add_wave {{/tb_mat_single/udt/\gen_row[0].gen_col[3].mac_unit /en}} {{/tb_mat_single/udt/\gen_row[0].gen_col[3].mac_unit /load}} {{/tb_mat_single/udt/\gen_row[0].gen_col[3].mac_unit /preload}} {{/tb_mat_single/udt/\gen_row[0].gen_col[3].mac_unit /a}} {{/tb_mat_single/udt/\gen_row[0].gen_col[3].mac_unit /b}} {{/tb_mat_single/udt/\gen_row[0].gen_col[3].mac_unit /b_in}} {{/tb_mat_single/udt/\gen_row[0].gen_col[3].mac_unit /b_out}} {{/tb_mat_single/udt/\gen_row[0].gen_col[3].mac_unit /accum_in}} {{/tb_mat_single/udt/\gen_row[0].gen_col[3].mac_unit /accum_out}} {{/tb_mat_single/udt/\gen_row[0].gen_col[3].mac_unit /a_reg}} {{/tb_mat_single/udt/\gen_row[0].gen_col[3].mac_unit /b_reg}} {{/tb_mat_single/udt/\gen_row[0].gen_col[3].mac_unit /mult_reg}} {{/tb_mat_single/udt/\gen_row[0].gen_col[3].mac_unit /adder_out}} 
current_wave_config {Untitled 4}
add_wave {{/tb_mat_single/udt/\gen_row[0].gen_col[4].mac_unit /en}} {{/tb_mat_single/udt/\gen_row[0].gen_col[4].mac_unit /load}} {{/tb_mat_single/udt/\gen_row[0].gen_col[4].mac_unit /preload}} {{/tb_mat_single/udt/\gen_row[0].gen_col[4].mac_unit /a}} {{/tb_mat_single/udt/\gen_row[0].gen_col[4].mac_unit /b}} {{/tb_mat_single/udt/\gen_row[0].gen_col[4].mac_unit /b_in}} {{/tb_mat_single/udt/\gen_row[0].gen_col[4].mac_unit /b_out}} {{/tb_mat_single/udt/\gen_row[0].gen_col[4].mac_unit /accum_in}} {{/tb_mat_single/udt/\gen_row[0].gen_col[4].mac_unit /accum_out}} {{/tb_mat_single/udt/\gen_row[0].gen_col[4].mac_unit /a_reg}} {{/tb_mat_single/udt/\gen_row[0].gen_col[4].mac_unit /b_reg}} {{/tb_mat_single/udt/\gen_row[0].gen_col[4].mac_unit /mult_reg}} {{/tb_mat_single/udt/\gen_row[0].gen_col[4].mac_unit /adder_out}} 
current_wave_config {Untitled 4}
add_wave {{/tb_mat_single/udt/\gen_row[0].gen_col[5].mac_unit /en}} {{/tb_mat_single/udt/\gen_row[0].gen_col[5].mac_unit /load}} {{/tb_mat_single/udt/\gen_row[0].gen_col[5].mac_unit /preload}} {{/tb_mat_single/udt/\gen_row[0].gen_col[5].mac_unit /a}} {{/tb_mat_single/udt/\gen_row[0].gen_col[5].mac_unit /b}} {{/tb_mat_single/udt/\gen_row[0].gen_col[5].mac_unit /b_in}} {{/tb_mat_single/udt/\gen_row[0].gen_col[5].mac_unit /b_out}} {{/tb_mat_single/udt/\gen_row[0].gen_col[5].mac_unit /accum_in}} {{/tb_mat_single/udt/\gen_row[0].gen_col[5].mac_unit /accum_out}} {{/tb_mat_single/udt/\gen_row[0].gen_col[5].mac_unit /a_reg}} {{/tb_mat_single/udt/\gen_row[0].gen_col[5].mac_unit /b_reg}} {{/tb_mat_single/udt/\gen_row[0].gen_col[5].mac_unit /mult_reg}} {{/tb_mat_single/udt/\gen_row[0].gen_col[5].mac_unit /adder_out}} 
current_wave_config {Untitled 4}
add_wave {{/tb_mat_single/udt/\gen_row[0].gen_col[6].mac_unit /en}} {{/tb_mat_single/udt/\gen_row[0].gen_col[6].mac_unit /load}} {{/tb_mat_single/udt/\gen_row[0].gen_col[6].mac_unit /preload}} {{/tb_mat_single/udt/\gen_row[0].gen_col[6].mac_unit /a}} {{/tb_mat_single/udt/\gen_row[0].gen_col[6].mac_unit /b}} {{/tb_mat_single/udt/\gen_row[0].gen_col[6].mac_unit /b_in}} {{/tb_mat_single/udt/\gen_row[0].gen_col[6].mac_unit /b_out}} {{/tb_mat_single/udt/\gen_row[0].gen_col[6].mac_unit /accum_in}} {{/tb_mat_single/udt/\gen_row[0].gen_col[6].mac_unit /accum_out}} {{/tb_mat_single/udt/\gen_row[0].gen_col[6].mac_unit /a_reg}} {{/tb_mat_single/udt/\gen_row[0].gen_col[6].mac_unit /b_reg}} {{/tb_mat_single/udt/\gen_row[0].gen_col[6].mac_unit /mult_reg}} {{/tb_mat_single/udt/\gen_row[0].gen_col[6].mac_unit /adder_out}} 
current_wave_config {Untitled 4}
add_wave {{/tb_mat_single/udt/\gen_row[0].gen_col[7].mac_unit /en}} {{/tb_mat_single/udt/\gen_row[0].gen_col[7].mac_unit /load}} {{/tb_mat_single/udt/\gen_row[0].gen_col[7].mac_unit /preload}} {{/tb_mat_single/udt/\gen_row[0].gen_col[7].mac_unit /a}} {{/tb_mat_single/udt/\gen_row[0].gen_col[7].mac_unit /b}} {{/tb_mat_single/udt/\gen_row[0].gen_col[7].mac_unit /b_in}} {{/tb_mat_single/udt/\gen_row[0].gen_col[7].mac_unit /b_out}} {{/tb_mat_single/udt/\gen_row[0].gen_col[7].mac_unit /accum_in}} {{/tb_mat_single/udt/\gen_row[0].gen_col[7].mac_unit /accum_out}} {{/tb_mat_single/udt/\gen_row[0].gen_col[7].mac_unit /a_reg}} {{/tb_mat_single/udt/\gen_row[0].gen_col[7].mac_unit /b_reg}} {{/tb_mat_single/udt/\gen_row[0].gen_col[7].mac_unit /mult_reg}} {{/tb_mat_single/udt/\gen_row[0].gen_col[7].mac_unit /adder_out}} 
relaunch_sim
relaunch_sim
relaunch_sim
close [ open /home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.srcs/sources_1/new/pipeline.v w ]
add_files /home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.srcs/sources_1/new/pipeline.v
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 4}
add_wave {{/tb_mat_single/ovalid}} 
relaunch_sim
file mkdir /home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.srcs/constrs_1
file mkdir /home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.srcs/constrs_1/new
close [ open /home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.srcs/constrs_1/new/constr.xdc w ]
add_files -fileset constrs_1 /home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.srcs/constrs_1/new/constr.xdc
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
launch_simulation
source tb_mat_single.tcl
current_wave_config {Untitled 5}
add_wave {{/tb_mat_single/udt/state}} 
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 5}
add_wave {{/tb_mat_single/mem0}} {{/tb_mat_single/mem1}} 
relaunch_sim
relaunch_sim
current_wave_config {Untitled 5}
add_wave {{/tb_mat_single/udt/vec_0}} {{/tb_mat_single/udt/vec_1}} {{/tb_mat_single/udt/vec_2}} {{/tb_mat_single/udt/vec_3}} {{/tb_mat_single/udt/vec_4}} {{/tb_mat_single/udt/vec_5}} {{/tb_mat_single/udt/vec_6}} {{/tb_mat_single/udt/vec_7}} 
relaunch_sim
close_sim
