%Warning-DECLFILENAME: ../testbench/difftest.v:67:3: Filename 'difftest' does not match MODULE name: 'DifftestInstrCommit'
   67 |   DifftestInstrCommit(
      |   ^~~~~~~~~~~~~~~~~~~
                       ... For warning description see https://verilator.org/warn/DECLFILENAME?v=5.020
                       ... Use "/* verilator lint_off DECLFILENAME */" and lint_on around source to disable this message.
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:609:6: Cell pin connected by name with empty reference: 'timer_64_out'
  609 |     .timer_64_out      (            ),
      |      ^~~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:610:6: Cell pin connected by name with empty reference: 'tid_out'
  610 |     .tid_out           (            ),
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:616:6: Cell pin connected by name with empty reference: 'interrupt'
  616 |     .interrupt         (            ),
      |      ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:617:6: Cell pin connected by name with empty reference: 'has_int'
  617 |     .has_int           (            ),
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:619:6: Cell pin connected by name with empty reference: 'excp_flush'
  619 |     .excp_flush        (            ),
      |      ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:620:6: Cell pin connected by name with empty reference: 'ertn_flush'
  620 |     .ertn_flush        (            ),
      |      ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:621:6: Cell pin connected by name with empty reference: 'era_in'
  621 |     .era_in            (            ),
      |      ^~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:622:6: Cell pin connected by name with empty reference: 'esubcode_in'
  622 |     .esubcode_in       (            ),
      |      ^~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:623:6: Cell pin connected by name with empty reference: 'ecode_in'
  623 |     .ecode_in          (            ),
      |      ^~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:624:6: Cell pin connected by name with empty reference: 'va_error_in'
  624 |     .va_error_in       (            ),
      |      ^~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:625:6: Cell pin connected by name with empty reference: 'bad_va_in'
  625 |     .bad_va_in         (            ),
      |      ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:626:6: Cell pin connected by name with empty reference: 'tlbsrch_en'
  626 |     .tlbsrch_en        (            ),
      |      ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:627:6: Cell pin connected by name with empty reference: 'tlbsrch_found'
  627 |     .tlbsrch_found     (            ),
      |      ^~~~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:628:6: Cell pin connected by name with empty reference: 'tlbsrch_index'
  628 |     .tlbsrch_index     (            ),
      |      ^~~~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:629:6: Cell pin connected by name with empty reference: 'excp_tlbrefill'
  629 |     .excp_tlbrefill    (            ),
      |      ^~~~~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:630:6: Cell pin connected by name with empty reference: 'excp_tlb'
  630 |     .excp_tlb          (            ),
      |      ^~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:631:6: Cell pin connected by name with empty reference: 'excp_tlb_vppn'
  631 |     .excp_tlb_vppn     (            ),
      |      ^~~~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:633:6: Cell pin connected by name with empty reference: 'llbit_in'
  633 |     .llbit_in          (            ),
      |      ^~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:634:6: Cell pin connected by name with empty reference: 'llbit_set_in'
  634 |     .llbit_set_in      (            ),
      |      ^~~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:635:6: Cell pin connected by name with empty reference: 'lladdr_in'
  635 |     .lladdr_in         (            ),
      |      ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:636:6: Cell pin connected by name with empty reference: 'lladdr_set_in'
  636 |     .lladdr_set_in     (            ),
      |      ^~~~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:638:6: Cell pin connected by name with empty reference: 'llbit_out'
  638 |     .llbit_out         (            ),
      |      ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:639:6: Cell pin connected by name with empty reference: 'vppn_out'
  639 |     .vppn_out          (            ),
      |      ^~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:641:6: Cell pin connected by name with empty reference: 'lladdr_out'
  641 |     .lladdr_out        (            ),
      |      ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:643:6: Cell pin connected by name with empty reference: 'eentry_out'
  643 |     .eentry_out        (            ),
      |      ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:644:6: Cell pin connected by name with empty reference: 'era_out'
  644 |     .era_out           (            ),
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:645:6: Cell pin connected by name with empty reference: 'tlbrentry_out'
  645 |     .tlbrentry_out     (            ),
      |      ^~~~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:646:6: Cell pin connected by name with empty reference: 'disable_cache_out'
  646 |     .disable_cache_out (            ),
      |      ^~~~~~~~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:648:6: Cell pin connected by name with empty reference: 'asid_out'
  648 |     .asid_out          (            ),
      |      ^~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:649:6: Cell pin connected by name with empty reference: 'rand_index'
  649 |     .rand_index        (            ),
      |      ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:650:6: Cell pin connected by name with empty reference: 'tlbehi_out'
  650 |     .tlbehi_out        (            ),
      |      ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:651:6: Cell pin connected by name with empty reference: 'tlbelo0_out'
  651 |     .tlbelo0_out       (            ),
      |      ^~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:652:6: Cell pin connected by name with empty reference: 'tlbelo1_out'
  652 |     .tlbelo1_out       (            ),
      |      ^~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:653:6: Cell pin connected by name with empty reference: 'tlbidx_out'
  653 |     .tlbidx_out        (            ),
      |      ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:654:6: Cell pin connected by name with empty reference: 'pg_out'
  654 |     .pg_out            (            ),
      |      ^~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:655:6: Cell pin connected by name with empty reference: 'da_out'
  655 |     .da_out            (            ),
      |      ^~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:656:6: Cell pin connected by name with empty reference: 'dmw0_out'
  656 |     .dmw0_out          (            ),
      |      ^~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:657:6: Cell pin connected by name with empty reference: 'dmw1_out'
  657 |     .dmw1_out          (            ),
      |      ^~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:658:6: Cell pin connected by name with empty reference: 'datf_out'
  658 |     .datf_out          (            ),
      |      ^~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:659:6: Cell pin connected by name with empty reference: 'datm_out'
  659 |     .datm_out          (            ),
      |      ^~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:660:6: Cell pin connected by name with empty reference: 'ecode_out'
  660 |     .ecode_out         (            ),
      |      ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:662:6: Cell pin connected by name with empty reference: 'tlbrd_en'
  662 |     .tlbrd_en          (            ),
      |      ^~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:663:6: Cell pin connected by name with empty reference: 'tlbehi_in'
  663 |     .tlbehi_in         (            ),
      |      ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:664:6: Cell pin connected by name with empty reference: 'tlbelo0_in'
  664 |     .tlbelo0_in        (            ),
      |      ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:665:6: Cell pin connected by name with empty reference: 'tlbelo1_in'
  665 |     .tlbelo1_in        (            ),
      |      ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:666:6: Cell pin connected by name with empty reference: 'tlbidx_in'
  666 |     .tlbidx_in         (            ),
      |      ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:667:6: Cell pin connected by name with empty reference: 'asid_in'
  667 |     .asid_in           (            ),
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:669:6: Cell pin connected by name with empty reference: 'plv_out'
  669 |     .plv_out           (            )
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:770:6: Cell pin connected by name with empty reference: 'exceptionPC'
  770 |     .exceptionPC        (               ),  
      |      ^~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:771:6: Cell pin connected by name with empty reference: 'exceptionInst'
  771 |     .exceptionInst      (               )  
      |      ^~~~~~~~~~~~~
%Warning-DECLFILENAME: /home/furina/LoongArch32/myloong/chiplab/../core/mdu.v:266:8: Filename 'mdu' does not match MODULE name: 'walloc_17bits'
  266 | module walloc_17bits(
      |        ^~~~~~~~~~~~~
%Warning-DECLFILENAME: /home/furina/LoongArch32/myloong/chiplab/IP/CONFREG/confreg_sim.v:104:8: Filename 'confreg_sim' does not match MODULE name: 'confreg'
  104 | module confreg
      |        ^~~~~~~
%Warning-DECLFILENAME: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi2apb.v:36:8: Filename 'axi2apb' does not match MODULE name: 'axi2apb_bridge'
   36 | module axi2apb_bridge(
      |        ^~~~~~~~~~~~~~
%Warning-DECLFILENAME: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi_mux_sim.v:37:8: Filename 'axi_mux_sim' does not match MODULE name: 'axi_slave_mux'
   37 | module axi_slave_mux(
      |        ^~~~~~~~~~~~~
%Warning-DECLFILENAME: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:36:8: Filename 'apb_dev_top_no_nand' does not match MODULE name: 'axi2apb_misc'
   36 | module axi2apb_misc
      |        ^~~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:319:2: Cell pin connected by name with empty reference: 'apb1_req'
  319 | .apb1_req           (                   ),
      |  ^~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:321:2: Cell pin connected by name with empty reference: 'apb1_rw'
  321 | .apb1_rw            (                   ),
      |  ^~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:322:2: Cell pin connected by name with empty reference: 'apb1_enab'
  322 | .apb1_enab          (                   ),
      |  ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:323:2: Cell pin connected by name with empty reference: 'apb1_psel'
  323 | .apb1_psel          (                   ),
      |  ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:324:2: Cell pin connected by name with empty reference: 'apb1_addr'
  324 | .apb1_addr          (                   ),
      |  ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:325:2: Cell pin connected by name with empty reference: 'apb1_datai'
  325 | .apb1_datai         (                   ),
      |  ^~~~~~~~~~
%Warning-DECLFILENAME: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/apb_mux2.v:185:8: Filename 'apb_mux2' does not match MODULE name: 'arb_2_1'
  185 | module arb_2_1( clk, rst_n,  valid0, valid1, dma_grant);
      |        ^~~~~~~
%Warning-DECLFILENAME: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/URT/uart_top.v:36:8: Filename 'uart_top' does not match MODULE name: 'UART_TOP'
   36 | module UART_TOP(
      |        ^~~~~~~~
%Warning-DECLFILENAME: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:34:8: Filename 'nand' does not match MODULE name: 'NAND_top'
   34 | module NAND_top(
      |        ^~~~~~~~
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:386:6: Cell pin connected by name with empty reference: 'ws_valid'
  386 |     .ws_valid          (                  ),
      |      ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:387:6: Cell pin connected by name with empty reference: 'rf_rdata'
  387 |     .rf_rdata          (                  )
      |      ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:340:10: Cell has missing pin: 'debug0_wb_inst'
  340 | core_top cpu
      |          ^~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:572:2: Cell pin connected by name with empty reference: 's1_awid'
  572 | .s1_awid           (                    ),
      |  ^~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:573:2: Cell pin connected by name with empty reference: 's1_awaddr'
  573 | .s1_awaddr         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:574:2: Cell pin connected by name with empty reference: 's1_awlen'
  574 | .s1_awlen          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:575:2: Cell pin connected by name with empty reference: 's1_awsize'
  575 | .s1_awsize         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:576:2: Cell pin connected by name with empty reference: 's1_awburst'
  576 | .s1_awburst        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:577:2: Cell pin connected by name with empty reference: 's1_awlock'
  577 | .s1_awlock         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:578:2: Cell pin connected by name with empty reference: 's1_awcache'
  578 | .s1_awcache        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:579:2: Cell pin connected by name with empty reference: 's1_awprot'
  579 | .s1_awprot         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:580:2: Cell pin connected by name with empty reference: 's1_awvalid'
  580 | .s1_awvalid        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:582:2: Cell pin connected by name with empty reference: 's1_wid'
  582 | .s1_wid            (                    ),
      |  ^~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:583:2: Cell pin connected by name with empty reference: 's1_wdata'
  583 | .s1_wdata          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:584:2: Cell pin connected by name with empty reference: 's1_wstrb'
  584 | .s1_wstrb          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:585:2: Cell pin connected by name with empty reference: 's1_wlast'
  585 | .s1_wlast          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:586:2: Cell pin connected by name with empty reference: 's1_wvalid'
  586 | .s1_wvalid         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:588:2: Cell pin connected by name with empty reference: 's1_bid'
  588 | .s1_bid            (                    ),
      |  ^~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:589:2: Cell pin connected by name with empty reference: 's1_bresp'
  589 | .s1_bresp          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:591:2: Cell pin connected by name with empty reference: 's1_bready'
  591 | .s1_bready         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:592:2: Cell pin connected by name with empty reference: 's1_arid'
  592 | .s1_arid           (                    ),
      |  ^~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:593:2: Cell pin connected by name with empty reference: 's1_araddr'
  593 | .s1_araddr         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:594:2: Cell pin connected by name with empty reference: 's1_arlen'
  594 | .s1_arlen          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:595:2: Cell pin connected by name with empty reference: 's1_arsize'
  595 | .s1_arsize         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:596:2: Cell pin connected by name with empty reference: 's1_arburst'
  596 | .s1_arburst        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:597:2: Cell pin connected by name with empty reference: 's1_arlock'
  597 | .s1_arlock         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:598:2: Cell pin connected by name with empty reference: 's1_arcache'
  598 | .s1_arcache        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:599:2: Cell pin connected by name with empty reference: 's1_arprot'
  599 | .s1_arprot         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:600:2: Cell pin connected by name with empty reference: 's1_arvalid'
  600 | .s1_arvalid        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:602:2: Cell pin connected by name with empty reference: 's1_rid'
  602 | .s1_rid            (                    ),
      |  ^~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:603:2: Cell pin connected by name with empty reference: 's1_rdata'
  603 | .s1_rdata          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:604:2: Cell pin connected by name with empty reference: 's1_rresp'
  604 | .s1_rresp          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:605:2: Cell pin connected by name with empty reference: 's1_rlast'
  605 | .s1_rlast          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:607:2: Cell pin connected by name with empty reference: 's1_rready'
  607 | .s1_rready         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:685:2: Cell pin connected by name with empty reference: 's4_awid'
  685 | .s4_awid           (                    ),
      |  ^~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:686:2: Cell pin connected by name with empty reference: 's4_awaddr'
  686 | .s4_awaddr         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:687:2: Cell pin connected by name with empty reference: 's4_awlen'
  687 | .s4_awlen          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:688:2: Cell pin connected by name with empty reference: 's4_awsize'
  688 | .s4_awsize         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:689:2: Cell pin connected by name with empty reference: 's4_awburst'
  689 | .s4_awburst        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:690:2: Cell pin connected by name with empty reference: 's4_awlock'
  690 | .s4_awlock         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:691:2: Cell pin connected by name with empty reference: 's4_awcache'
  691 | .s4_awcache        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:692:2: Cell pin connected by name with empty reference: 's4_awprot'
  692 | .s4_awprot         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:693:2: Cell pin connected by name with empty reference: 's4_awvalid'
  693 | .s4_awvalid        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:695:2: Cell pin connected by name with empty reference: 's4_wid'
  695 | .s4_wid            (                    ),
      |  ^~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:696:2: Cell pin connected by name with empty reference: 's4_wdata'
  696 | .s4_wdata          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:697:2: Cell pin connected by name with empty reference: 's4_wstrb'
  697 | .s4_wstrb          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:698:2: Cell pin connected by name with empty reference: 's4_wlast'
  698 | .s4_wlast          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:699:2: Cell pin connected by name with empty reference: 's4_wvalid'
  699 | .s4_wvalid         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:701:2: Cell pin connected by name with empty reference: 's4_bid'
  701 | .s4_bid            (                    ),
      |  ^~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:702:2: Cell pin connected by name with empty reference: 's4_bresp'
  702 | .s4_bresp          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:704:2: Cell pin connected by name with empty reference: 's4_bready'
  704 | .s4_bready         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:705:2: Cell pin connected by name with empty reference: 's4_arid'
  705 | .s4_arid           (                    ),
      |  ^~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:706:2: Cell pin connected by name with empty reference: 's4_araddr'
  706 | .s4_araddr         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:707:2: Cell pin connected by name with empty reference: 's4_arlen'
  707 | .s4_arlen          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:708:2: Cell pin connected by name with empty reference: 's4_arsize'
  708 | .s4_arsize         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:709:2: Cell pin connected by name with empty reference: 's4_arburst'
  709 | .s4_arburst        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:710:2: Cell pin connected by name with empty reference: 's4_arlock'
  710 | .s4_arlock         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:711:2: Cell pin connected by name with empty reference: 's4_arcache'
  711 | .s4_arcache        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:712:2: Cell pin connected by name with empty reference: 's4_arprot'
  712 | .s4_arprot         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:713:2: Cell pin connected by name with empty reference: 's4_arvalid'
  713 | .s4_arvalid        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:715:2: Cell pin connected by name with empty reference: 's4_rid'
  715 | .s4_rid            (                    ),
      |  ^~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:716:2: Cell pin connected by name with empty reference: 's4_rdata'
  716 | .s4_rdata          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:717:2: Cell pin connected by name with empty reference: 's4_rresp'
  717 | .s4_rresp          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:718:2: Cell pin connected by name with empty reference: 's4_rlast'
  718 | .s4_rlast          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:720:2: Cell pin connected by name with empty reference: 's4_rready'
  720 | .s4_rready         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'apb_rw_dma'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'apb_psel_dma'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'apb_enab_dma'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'apb_addr_dma'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'apb_valid_dma'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'apb_wdata_dma'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'apb_rdata_dma'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'apb_ready_dma'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'dma_grant'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'dma_req_o'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'dma_ack_i'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-MULTITOP: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:34:8: Multiple top level modules
                                                                                       : ... Suggest see manual; fix the duplicates, or use --top-module to select top.
                                                                                       : ... Top module 'simu_top'
    1 | module simu_top
      |        ^~~~~~~~
                                                                                       : ... Top module 'NAND_top'
   34 | module NAND_top(
      |        ^~~~~~~~
%Warning-MISINDENT: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/URT/uart_receiver.v:160:46: Misleading indentation
  160 |                                 rcounter16   <= rcounter16_minus_1;
      |                                              ^~
                    /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/URT/uart_receiver.v:153:25: ... Expected indentation matching this earlier statement's line:
  153 |                         if (rcounter16_eq_0) begin
      |                         ^~
%Warning-VARHIDDEN: /home/furina/LoongArch32/myloong/chiplab/../core/mdu.v:113:15: Declaration of signal hides declaration in upper scope: 'result'
  113 |     reg [5:0] result;
      |               ^~~~~~
                    /home/furina/LoongArch32/myloong/chiplab/../core/mdu.v:46:13: ... Location of original declaration
   46 | reg  [63:0] result;
      |             ^~~~~~
%Warning-DEFPARAM: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/URT/uart_regs.v:259:41: defparam is deprecated (IEEE 1800-2017 C.4.1)
                                                                                             : ... Suggest use instantiation with #(.width(...etc...))
  259 |   defparam i_uart_sync_flops.width      = 1;
      |                                         ^
%Warning-DEFPARAM: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/URT/uart_regs.v:260:41: defparam is deprecated (IEEE 1800-2017 C.4.1)
                                                                                             : ... Suggest use instantiation with #(.init_value(...etc...))
  260 |   defparam i_uart_sync_flops.init_value = 1'b1;
      |                                         ^
%Warning-IMPLICIT: /home/furina/LoongArch32/myloong/chiplab/../core/alu.v:60:8: Signal definition not found, creating implicitly: 'op_nor'
                                                                              : ... Suggested alternative: 'op_or'
   60 | assign op_nor  = alu_op[ 5];
      |        ^~~~~~
%Warning-IMPLICIT: /home/furina/LoongArch32/myloong/chiplab/../core/alu.v:67:8: Signal definition not found, creating implicitly: 'op_andn'
                                                                              : ... Suggested alternative: 'op_and'
   67 | assign op_andn = alu_op[12];
      |        ^~~~~~~
%Warning-IMPLICIT: /home/furina/LoongArch32/myloong/chiplab/../core/alu.v:68:8: Signal definition not found, creating implicitly: 'op_orn'
                                                                              : ... Suggested alternative: 'op_or'
   68 | assign op_orn  = alu_op[13];
      |        ^~~~~~
%Warning-IMPLICIT: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:183:9: Signal definition not found, creating implicitly: 'nand_dma_ack_i'
                                                                                                  : ... Suggested alternative: 'dma_ack_i'
  183 | assign  nand_dma_ack_i = dma_ack_i; 
      |         ^~~~~~~~~~~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/URT/uart_rfifo.v:90:10: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                                                                : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs.receiver.fifo_rx'
   90 |   bottom <= 1'b0;
      |          ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/URT/uart_rfifo.v:112:10: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs.receiver.fifo_rx'
  112 |   bottom <= 1'b0;
      |          ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/URT/uart_tfifo.v:86:11: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                                                                : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs.transmitter.fifo_tx'
   86 |   bottom  <= 1'b0;
      |           ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/URT/uart_tfifo.v:92:11: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                                                                : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs.transmitter.fifo_tx'
   92 |   bottom  <= 1'b0;
      |           ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/URT/uart_transmitter.v:231:18: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '4'h0' generates 4 bits.
                                                                                                       : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs.transmitter'
  231 |          counter <= 4'b0;
      |                  ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/URT/uart_transmitter.v:264:48: Operator ADD expects 3 bits on the RHS, but RHS's LOGNOT generates 1 bits.
                                                                                                       : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs.transmitter'
  264 |                        error_time<= error_time + !srx_pad_i;
      |                                                ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/URT/uart_regs.v:166:23: Operator EQ expects 8 bits on the RHS, but RHS's SEL generates 7 bits.
                                                                                                : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs'
  166 |         if(sclk_count == fi_di_reg[7:1]) begin
      |                       ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/URT/uart_regs.v:277:25: Operator COND expects 8 bits on the Conditional False, but Conditional False's VARREF 'ier' generates 4 bits.
                                                                                                : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs'
  277 |     3'd1 : dat_o = dlab ? dl[15:8] : ier;
      |                         ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/URT/uart_regs.v:531:14: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's CONST '8'h0' generates 8 bits.
                                                                                                : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs'
  531 |        M_cnt <= 8'h0;
      |              ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/URT/uart_regs.v:534:22: Operator ADD expects 32 or 24 bits on the RHS, but RHS's VARREF 'M_toggle' generates 1 bits.
                                                                                                : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs'
  534 |        dlc <= dl - 1 + M_toggle;    
      |                      ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/URT/uart_regs.v:534:12: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's ADD generates 32 or 24 bits.
                                                                                               : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs'
  534 |        dlc <= dl - 1 + M_toggle;    
      |            ^~
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/../core/dcache.v:159:33: Bit extraction of array[3:0] requires 2 bit index, not 4 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.dcache'
  159 |                 2'b00: tag_array[cacop_op_offset] <= 'b0;
      |                                 ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/../core/dcache.v:160:35: Bit extraction of var[3:0] requires 2 bit index, not 4 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.dcache'
  160 |                 2'b01: valid_array[cacop_op_offset] <= 'b0;
      |                                   ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/../core/dcache.v:276:45: Bit extraction of array[3:0] requires 2 bit index, not 4 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.dcache'
  276 |                         awaddr <= {tag_array[cacop_op_offset], cacop_op_offset, {OFFSET_WIDTH{1'b0}}};
      |                                             ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/../core/dcache.v:276:32: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's REPLICATE generates 34 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.dcache'
  276 |                         awaddr <= {tag_array[cacop_op_offset], cacop_op_offset, {OFFSET_WIDTH{1'b0}}};
      |                                ^~
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/../core/dcache.v:278:44: Bit extraction of array[3:0] requires 2 bit index, not 4 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.dcache'
  278 |                         wdata <= data_array[cacop_op_offset][burst_cnt*32 +: 32];
      |                                            ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/../core/dcache.v:274:36: Bit extraction of var[3:0] requires 2 bit index, not 4 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.dcache'
  274 |                     if (dirty_array[cacop_op_offset]) begin
      |                                    ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/../core/icache.v:90:33: Bit extraction of array[3:0] requires 2 bit index, not 4 bits.
                                                                                    : ... note: In instance 'simu_top.soc.cpu.icache'
   90 |                 2'b00: tag_array[cacop_op_offset]   <= 'b0;
      |                                 ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/../core/icache.v:91:35: Bit extraction of var[3:0] requires 2 bit index, not 4 bits.
                                                                                    : ... note: In instance 'simu_top.soc.cpu.icache'
   91 |                 2'b01: valid_array[cacop_op_offset] <= 'b0;
      |                                   ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi_mux_sim.v:1102:19: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h0' generates 2 bits.
                                                                                            : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX.rd_fifo'
 1102 |       fifo_ram[i] <= 2'b0;
      |                   ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi2apb.v:293:100: Operator ADD expects 20 bits on the RHS, but RHS's CONST '2'h1' generates 2 bits.
                                                                                        : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  293 |           axi_s_req_addr <= (axi_s_wstrb[3:0]==4'h2)&&(axi_s_req_addr[1:0]==2'h0)? (axi_s_req_addr + 2'h1):
      |                                                                                                    ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi2apb.v:294:100: Operator ADD expects 20 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                        : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  294 |                             (axi_s_wstrb[3:0]==4'h4)&&(axi_s_req_addr[1:0]==2'h0)? (axi_s_req_addr + 2'h2):
      |                                                                                                    ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi2apb.v:295:100: Operator ADD expects 20 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                                        : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  295 |                             (axi_s_wstrb[3:0]==4'h8)&&(axi_s_req_addr[1:0]==2'h0)? (axi_s_req_addr + 2'h3): 
      |                                                                                                    ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi2apb.v:296:100: Operator ADD expects 20 bits on the RHS, but RHS's CONST '2'h1' generates 2 bits.
                                                                                        : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  296 |                             (axi_s_wstrb[3:0]==4'h6)&&(axi_s_req_addr[1:0]==2'h0)? (axi_s_req_addr + 2'h1): 
      |                                                                                                    ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi2apb.v:297:100: Operator ADD expects 20 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                        : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  297 |                             (axi_s_wstrb[3:0]==4'hc)&&(axi_s_req_addr[1:0]==2'h0)? (axi_s_req_addr + 2'h2): axi_s_req_addr ; 
      |                                                                                                    ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi2apb.v:487:66: Operator EQ expects 3 bits on the RHS, but RHS's CONST '2'h1' generates 2 bits.
                                                                                       : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  487 |                     axi_s_rlast     <= apb_rd_size==3'h2|rd_count==2'b1;
      |                                                                  ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi2apb.v:488:66: Operator EQ expects 3 bits on the RHS, but RHS's CONST '2'h1' generates 2 bits.
                                                                                       : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  488 |                     axi_s_rvalid    <= apb_rd_size==3'h2|rd_count==2'b1;
      |                                                                  ^~
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi2apb.v:589:37: Operator ASSIGNDLY expects 20 bits on the Assign RHS, but Assign RHS's CONST '32'h0' generates 32 bits.
                                                                                      : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  589 |                     axi_s_req_addr  <= 32'h0;
      |                                     ^~
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/../core/wbu.v:34:12: Operator ASSIGNW expects 85 bits on the Assign RHS, but Assign RHS's VARREF 'lu_to_wu_bus' generates 90 bits.
                                                                                 : ... note: In instance 'simu_top.soc.cpu.wbu'
   34 |          } = lu_to_wu_bus;
      |            ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/lsu.v:93:30: Operator ASSIGNDLY expects 90 bits on the Assign RHS, but Assign RHS's REPLICATE generates 85 bits.
                                                                                  : ... note: In instance 'simu_top.soc.cpu.lsu'
   93 |                 lu_to_wu_bus <= {
      |                              ^~
%Warning-WIDTHEXPAND: ../testbench/difftest.v:111:3: Operator TASKREF 'v_difftest_ExcpEvent' expects 8 bits on the Function Argument, but Function Argument's VARREF 'excp_valid' generates 1 bits.
                                                   : ... note: In instance 'simu_top.soc.cpu.DifftestExcpEvent'
  111 |   v_difftest_ExcpEvent (
      |   ^~~~~~~~~~~~~~~~~~~~
%Warning-WIDTHEXPAND: ../testbench/difftest.v:85:3: Operator TASKREF 'v_difftest_InstrCommit' expects 8 bits on the Function Argument, but Function Argument's VARREF 'TLBFILL_index' generates 5 bits.
                                                  : ... note: In instance 'simu_top.soc.cpu.DifftestInstrCommit'
   85 |   v_difftest_InstrCommit (
      |   ^~~~~~~~~~~~~~~~~~~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/CONFREG/confreg_sim.v:171:28: Operator EQ expects 16 bits on the LHS, but LHS's SEL generates 13 bits.
                                                                                              : ... note: In instance 'simu_top.soc.confreg'
  171 |      if (conf_raddr[28:16] == 16'h1fd0)
      |                            ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi_mux_sim.v:806:67: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'wr_resp_sel' generates 3 bits.
                                                                                           : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  806 |         wr_resp_s_hit [resp_int]  =  !wr_resp_prog && wr_resp_sel == resp_int|| wr_resp_prog && wr_resp_sel_reg == resp_int;
      |                                                                   ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi_mux_sim.v:806:113: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'wr_resp_sel_reg' generates 3 bits.
                                                                                            : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  806 |         wr_resp_s_hit [resp_int]  =  !wr_resp_prog && wr_resp_sel == resp_int|| wr_resp_prog && wr_resp_sel_reg == resp_int;
      |                                                                                                                 ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi_mux_sim.v:814:38: Operator GT expects 3 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                           : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  814 |                     (wr_resp_pre_sel > 2'h2) ? wr_sel_group_0 : wr_sel_group_1;
      |                                      ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi_mux_sim.v:819:29: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '8'h0' generates 8 bits.
                                                                                          : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  819 |             axi_s_bid       =8'h0;
      |                             ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi_mux_sim.v:844:21: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'w_addr_dir_int' generates 32 bits.
                                                                                          : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  844 |         wr_addr_dir =w_addr_dir_int;
      |                     ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi_mux_sim.v:851:68: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'wr_data_dir' generates 3 bits.
                                                                                           : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  851 |         wr_data_s_hit[w_ad_int]  =  (!wr_fifo_empty && wr_data_dir == w_ad_int);
      |                                                                    ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi_mux_sim.v:858:44: Operator EQ expects 16 bits on the LHS, but LHS's SEL generates 13 bits.
                                                                                           : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  858 | assign wr_addr_hit[3] = axi_s_awaddr[28:16]==16'h1fd0 ||
      |                                            ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi_mux_sim.v:859:26: Operator EQ expects 16 bits on the LHS, but LHS's SEL generates 13 bits.
                                                                                           : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  859 |       axi_s_awaddr[28:16]==16'h1faf ;   
      |                          ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi_mux_sim.v:951:47: Operator EQ expects 16 bits on the LHS, but LHS's SEL generates 13 bits.
                                                                                           : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  951 | assign rd_addr_hit[3] = (axi_s_araddr[28:16]) == 16'h1faf ||
      |                                               ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi_mux_sim.v:952:26: Operator EQ expects 16 bits on the LHS, but LHS's SEL generates 13 bits.
                                                                                           : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  952 |    (axi_s_araddr[28:16]) == 16'h1fd0 ;   
      |                          ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi_mux_sim.v:955:50: Operator EQ expects 16 bits on the LHS, but LHS's SEL generates 13 bits.
                                                                                           : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  955 | wire rd_addr_hit_temp = ~(((axi_s_araddr[28:16]) == 16'h1faf || (axi_s_araddr[28:16]) == 16'h1fd0) | ((axi_s_araddr[31:16]) ==16'h1fe0)); 
      |                                                  ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi_mux_sim.v:955:87: Operator EQ expects 16 bits on the LHS, but LHS's SEL generates 13 bits.
                                                                                           : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  955 | wire rd_addr_hit_temp = ~(((axi_s_araddr[28:16]) == 16'h1faf || (axi_s_araddr[28:16]) == 16'h1fd0) | ((axi_s_araddr[31:16]) ==16'h1fe0)); 
      |                                                                                       ^~
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi_mux_sim.v:964:21: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'rd_addr_dir_int' generates 32 bits.
                                                                                          : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  964 |         rd_addr_dir =rd_addr_dir_int;
      |                     ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi_mux_sim.v:970:29: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '8'h0' generates 8 bits.
                                                                                          : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  970 |             axi_s_rid       =8'h0;
      |                             ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi_mux_sim.v:971:29: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's CONST '128'h0' generates 128 bits.
                                                                                          : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  971 |             axi_s_rdata     =128'h0;
      |                             ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi_mux_sim.v:978:27: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'rd_data_sel' generates 3 bits.
                                                                                           : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  978 |             if(rd_data_sel==axi_rd_data_int) begin
      |                           ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:739:37: Operator ADD expects 64 bits on the RHS, but RHS's VARREF 'diff' generates 1 bits.
                                                                                        : ... note: In instance 'simu_top.soc.cpu'
  739 |         instrCnt        <= instrCnt + diff          ;
      |                                     ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:749:6: Input port connection 'pc' expects 64 bits on the pin connection, but pin connection's VARREF 'cmt_pc' generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  749 |     .pc                 (cmt_pc         ),  
      |      ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:758:6: Input port connection 'wdata' expects 64 bits on the pin connection, but pin connection's VARREF 'cmt_wdata' generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  758 |     .wdata              (cmt_wdata      ),  
      |      ^~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:768:6: Input port connection 'intrNo' expects 32 bits on the pin connection, but pin connection's SEL generates 11 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  768 |     .intrNo             (csr_estat_diff_0[12:2]),  
      |      ^~~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:769:6: Input port connection 'cause' expects 32 bits on the pin connection, but pin connection's VARREF 'cmt_csr_ecode' generates 6 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  769 |     .cause              (cmt_csr_ecode  ),  
      |      ^~~~~
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:778:6: Input port connection 'code' expects 3 bits on the pin connection, but pin connection's VARREF 'trap_code' generates 8 bits.
                                                                                      : ... note: In instance 'simu_top.soc.cpu'
  778 |     .code               (trap_code      ),
      |      ^~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:779:6: Input port connection 'pc' expects 64 bits on the pin connection, but pin connection's VARREF 'cmt_pc' generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  779 |     .pc                 (cmt_pc         ),
      |      ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:789:6: Input port connection 'storePAddr' expects 64 bits on the pin connection, but pin connection's VARREF 'cmt_st_paddr' generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  789 |     .storePAddr         (cmt_st_paddr   ),  
      |      ^~~~~~~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:790:6: Input port connection 'storeVAddr' expects 64 bits on the pin connection, but pin connection's VARREF 'cmt_st_vaddr' generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  790 |     .storeVAddr         (cmt_st_vaddr   ),  
      |      ^~~~~~~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:791:6: Input port connection 'storeData' expects 64 bits on the pin connection, but pin connection's VARREF 'cmt_st_data' generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  791 |     .storeData          (cmt_st_data    )  
      |      ^~~~~~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:799:6: Input port connection 'paddr' expects 64 bits on the pin connection, but pin connection's VARREF 'cmt_ld_paddr' generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  799 |     .paddr              (cmt_ld_paddr   ),  
      |      ^~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:800:6: Input port connection 'vaddr' expects 64 bits on the pin connection, but pin connection's VARREF 'cmt_ld_vaddr' generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  800 |     .vaddr              (cmt_ld_vaddr   )  
      |      ^~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:806:6: Input port connection 'crmd' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_crmd_diff_0' generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  806 |     .crmd               (csr_crmd_diff_0     ),
      |      ^~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:807:6: Input port connection 'prmd' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_prmd_diff_0' generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  807 |     .prmd               (csr_prmd_diff_0     ),
      |      ^~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:809:6: Input port connection 'ecfg' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_ectl_diff_0' generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  809 |     .ecfg               (csr_ectl_diff_0     ),
      |      ^~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:810:6: Input port connection 'estat' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_estat_diff_0' generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  810 |     .estat              (csr_estat_diff_0    ),
      |      ^~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:811:6: Input port connection 'era' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_era_diff_0' generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  811 |     .era                (csr_era_diff_0      ),
      |      ^~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:812:6: Input port connection 'badv' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_badv_diff_0' generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  812 |     .badv               (csr_badv_diff_0     ),
      |      ^~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:813:6: Input port connection 'eentry' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_eentry_diff_0' generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  813 |     .eentry             (csr_eentry_diff_0   ),
      |      ^~~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:814:6: Input port connection 'tlbidx' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_tlbidx_diff_0' generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  814 |     .tlbidx             (csr_tlbidx_diff_0   ),
      |      ^~~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:815:6: Input port connection 'tlbehi' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_tlbehi_diff_0' generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  815 |     .tlbehi             (csr_tlbehi_diff_0   ),
      |      ^~~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:816:6: Input port connection 'tlbelo0' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_tlbelo0_diff_0' generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  816 |     .tlbelo0            (csr_tlbelo0_diff_0  ),
      |      ^~~~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:817:6: Input port connection 'tlbelo1' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_tlbelo1_diff_0' generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  817 |     .tlbelo1            (csr_tlbelo1_diff_0  ),
      |      ^~~~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:818:6: Input port connection 'asid' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_asid_diff_0' generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  818 |     .asid               (csr_asid_diff_0     ),
      |      ^~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:819:6: Input port connection 'pgdl' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_pgdl_diff_0' generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  819 |     .pgdl               (csr_pgdl_diff_0     ),
      |      ^~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:820:6: Input port connection 'pgdh' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_pgdh_diff_0' generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  820 |     .pgdh               (csr_pgdh_diff_0     ),
      |      ^~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:821:6: Input port connection 'save0' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_save0_diff_0' generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  821 |     .save0              (csr_save0_diff_0    ),
      |      ^~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:822:6: Input port connection 'save1' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_save1_diff_0' generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  822 |     .save1              (csr_save1_diff_0    ),
      |      ^~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:823:6: Input port connection 'save2' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_save2_diff_0' generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  823 |     .save2              (csr_save2_diff_0    ),
      |      ^~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:824:6: Input port connection 'save3' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_save3_diff_0' generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  824 |     .save3              (csr_save3_diff_0    ),
      |      ^~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:825:6: Input port connection 'tid' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_tid_diff_0' generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  825 |     .tid                (csr_tid_diff_0      ),
      |      ^~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:826:6: Input port connection 'tcfg' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_tcfg_diff_0' generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  826 |     .tcfg               (csr_tcfg_diff_0     ),
      |      ^~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:827:6: Input port connection 'tval' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_tval_diff_0' generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  827 |     .tval               (csr_tval_diff_0     ),
      |      ^~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:828:6: Input port connection 'ticlr' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_ticlr_diff_0' generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  828 |     .ticlr              (csr_ticlr_diff_0    ),
      |      ^~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:829:6: Input port connection 'llbctl' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_llbctl_diff_0' generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  829 |     .llbctl             (csr_llbctl_diff_0   ),
      |      ^~~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:830:6: Input port connection 'tlbrentry' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_tlbrentry_diff_0' generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  830 |     .tlbrentry          (csr_tlbrentry_diff_0),
      |      ^~~~~~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:831:6: Input port connection 'dmw0' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_dmw0_diff_0' generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  831 |     .dmw0               (csr_dmw0_diff_0     ),
      |      ^~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:832:6: Input port connection 'dmw1' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_dmw1_diff_0' generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  832 |     .dmw1               (csr_dmw1_diff_0     )
      |      ^~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:839:6: Input port connection 'gpr_1' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  839 |     .gpr_1              (regs[1]    ),
      |      ^~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:840:6: Input port connection 'gpr_2' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  840 |     .gpr_2              (regs[2]    ),
      |      ^~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:841:6: Input port connection 'gpr_3' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  841 |     .gpr_3              (regs[3]    ),
      |      ^~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:842:6: Input port connection 'gpr_4' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  842 |     .gpr_4              (regs[4]    ),
      |      ^~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:843:6: Input port connection 'gpr_5' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  843 |     .gpr_5              (regs[5]    ),
      |      ^~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:844:6: Input port connection 'gpr_6' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  844 |     .gpr_6              (regs[6]    ),
      |      ^~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:845:6: Input port connection 'gpr_7' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  845 |     .gpr_7              (regs[7]    ),
      |      ^~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:846:6: Input port connection 'gpr_8' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  846 |     .gpr_8              (regs[8]    ),
      |      ^~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:847:6: Input port connection 'gpr_9' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  847 |     .gpr_9              (regs[9]    ),
      |      ^~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:848:6: Input port connection 'gpr_10' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  848 |     .gpr_10             (regs[10]   ),
      |      ^~~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:849:6: Input port connection 'gpr_11' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  849 |     .gpr_11             (regs[11]   ),
      |      ^~~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:850:6: Input port connection 'gpr_12' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  850 |     .gpr_12             (regs[12]   ),
      |      ^~~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:851:6: Input port connection 'gpr_13' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  851 |     .gpr_13             (regs[13]   ),
      |      ^~~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:852:6: Input port connection 'gpr_14' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  852 |     .gpr_14             (regs[14]   ),
      |      ^~~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:853:6: Input port connection 'gpr_15' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  853 |     .gpr_15             (regs[15]   ),
      |      ^~~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:854:6: Input port connection 'gpr_16' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  854 |     .gpr_16             (regs[16]   ),
      |      ^~~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:855:6: Input port connection 'gpr_17' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  855 |     .gpr_17             (regs[17]   ),
      |      ^~~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:856:6: Input port connection 'gpr_18' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  856 |     .gpr_18             (regs[18]   ),
      |      ^~~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:857:6: Input port connection 'gpr_19' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  857 |     .gpr_19             (regs[19]   ),
      |      ^~~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:858:6: Input port connection 'gpr_20' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  858 |     .gpr_20             (regs[20]   ),
      |      ^~~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:859:6: Input port connection 'gpr_21' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  859 |     .gpr_21             (regs[21]   ),
      |      ^~~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:860:6: Input port connection 'gpr_22' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  860 |     .gpr_22             (regs[22]   ),
      |      ^~~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:861:6: Input port connection 'gpr_23' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  861 |     .gpr_23             (regs[23]   ),
      |      ^~~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:862:6: Input port connection 'gpr_24' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  862 |     .gpr_24             (regs[24]   ),
      |      ^~~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:863:6: Input port connection 'gpr_25' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  863 |     .gpr_25             (regs[25]   ),
      |      ^~~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:864:6: Input port connection 'gpr_26' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  864 |     .gpr_26             (regs[26]   ),
      |      ^~~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:865:6: Input port connection 'gpr_27' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  865 |     .gpr_27             (regs[27]   ),
      |      ^~~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:866:6: Input port connection 'gpr_28' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  866 |     .gpr_28             (regs[28]   ),
      |      ^~~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:867:6: Input port connection 'gpr_29' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  867 |     .gpr_29             (regs[29]   ),
      |      ^~~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:868:6: Input port connection 'gpr_30' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  868 |     .gpr_30             (regs[30]   ),
      |      ^~~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:869:6: Input port connection 'gpr_31' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
  869 |     .gpr_31             (regs[31]   )
      |      ^~~~~~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:348:6: Output port connection 'arlen' expects 8 bits on the pin connection, but pin connection's VARREF 'cpu_arlen' generates 4 bits.
                                                                                                : ... note: In instance 'simu_top.soc'
  348 |     .arlen             (cpu_arlen         ), 
      |      ^~~~~
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:358:6: Output port connection 'awlen' expects 8 bits on the pin connection, but pin connection's VARREF 'cpu_awlen' generates 4 bits.
                                                                                                : ... note: In instance 'simu_top.soc'
  358 |     .awlen             (cpu_awlen         ), 
      |      ^~~~~
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:391:6: Output port connection 'debug0_wb_rf_wen' expects 4 bits on the pin connection, but pin connection's VARREF 'debug0_wb_rf_wen' generates 1 bits.
                                                                                                : ... note: In instance 'simu_top.soc'
  391 |     .debug0_wb_rf_wen  (debug0_wb_rf_wen  ), 
      |      ^~~~~~~~~~~~~~~~
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: ../testbench/simu_top.v:137:21: Operator ASSIGNW expects 128 bits on the Assign RHS, but Assign RHS's REPLICATE generates 104 bits.
                                                    : ... note: In instance 'simu_top'
  137 | assign uart_ctr_bus = {
      |                     ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:154:24: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's REPLICATE generates 15 bits.
                                                                                            : ... note: In instance 'NAND_top'
  154 |           nand_command <= {1'b0,1'b0,1'b0,1'b0,9'b0,1'b0,NANDtag};
      |                        ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:194:27: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's REPLICATE generates 30 bits.
                                                                                            : ... note: In instance 'NAND_top'
  194 |        else nand_ce_map1  <= {READ_MAX_COUNT,NAND_OP_NUM[15:0]};
      |                           ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:197:28: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's REPLICATE generates 30 bits.
                                                                                            : ... note: In instance 'NAND_top'
  197 |        else nand_rdy_map1  <= {WRITE_MAX_COUNT,NAND_OP_NUM[15:0]};
      |                            ^~
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:228:26: Operator ASSIGNDLY expects 38 bits on the Assign RHS, but Assign RHS's REPLICATE generates 41 bits.
                                                                                           : ... note: In instance 'NAND_top'
  228 |             addr_in_die  <= {9'h0,nand_addr_r[15:0],4'b0,nand_addr_c[11:0]};
      |                          ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:286:42: Operator EQ expects 4 bits on the LHS, but LHS's VARREF 'nand_number' generates 2 bits.
                                                                                            : ... note: In instance 'NAND_top'
  286 | assign   NAND_CE_pre_o[0] = (nand_number ==4'h0) ? NAND_CE_ : 1'b1;
      |                                          ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:287:42: Operator EQ expects 4 bits on the LHS, but LHS's VARREF 'nand_number' generates 2 bits.
                                                                                            : ... note: In instance 'NAND_top'
  287 | assign   NAND_CE_pre_o[1] = (nand_number ==4'h1) ? NAND_CE_ : 1'b1;
      |                                          ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:288:42: Operator EQ expects 4 bits on the LHS, but LHS's VARREF 'nand_number' generates 2 bits.
                                                                                            : ... note: In instance 'NAND_top'
  288 | assign   NAND_CE_pre_o[2] = (nand_number ==4'h2) ? NAND_CE_ : 1'b1;
      |                                          ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:289:42: Operator EQ expects 4 bits on the LHS, but LHS's VARREF 'nand_number' generates 2 bits.
                                                                                            : ... note: In instance 'NAND_top'
  289 | assign   NAND_CE_pre_o[3] = (nand_number ==4'h3) ? NAND_CE_ : 1'b1;
      |                                          ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:290:38: Operator EQ expects 4 bits on the LHS, but LHS's VARREF 'nand_number' generates 2 bits.
                                                                                            : ... note: In instance 'NAND_top'
  290 | assign   NAND_IORDY   = (nand_number ==4'h0) ? NAND_IORDY_post_i[0]:
      |                                      ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:291:38: Operator EQ expects 4 bits on the LHS, but LHS's VARREF 'nand_number' generates 2 bits.
                                                                                            : ... note: In instance 'NAND_top'
  291 |                         (nand_number ==4'h1) ? NAND_IORDY_post_i[1]:
      |                                      ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:292:38: Operator EQ expects 4 bits on the LHS, but LHS's VARREF 'nand_number' generates 2 bits.
                                                                                            : ... note: In instance 'NAND_top'
  292 |                         (nand_number ==4'h2) ? NAND_IORDY_post_i[2]:
      |                                      ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:293:38: Operator EQ expects 4 bits on the LHS, but LHS's VARREF 'nand_number' generates 2 bits.
                                                                                            : ... note: In instance 'NAND_top'
  293 |                         (nand_number ==4'h3) ? NAND_IORDY_post_i[3]:1'b1;
      |                                      ^~
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:339:22: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's REPLICATE generates 34 bits.
                                                                                           : ... note: In instance 'NAND_top'
  339 |            REG_DAT_T = {20'b0,nand_addr_c};
      |                      ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:343:22: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'nand_timing' generates 16 bits.
                                                                                            : ... note: In instance 'NAND_top'
  343 |            REG_DAT_T = nand_timing;
      |                      ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:347:22: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's REPLICATE generates 24 bits.
                                                                                            : ... note: In instance 'NAND_top'
  347 |            REG_DAT_T = {status,ID_INFORM[47:32]};
      |                      ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:617:92: Operator ADD expects 8 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                                            : ... note: In instance 'NAND_top'
  617 |                                                             WAIT_NUM    <= nand_timing[7:0]+2'b11;
      |                                                                                            ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:621:92: Operator ADD expects 8 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                                            : ... note: In instance 'NAND_top'
  621 |                                                             WAIT_NUM    <= nand_timing[7:0]+2'b11;
      |                                                                                            ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:625:92: Operator ADD expects 8 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                                            : ... note: In instance 'NAND_top'
  625 |                                                             WAIT_NUM    <= nand_timing[7:0]+2'b11;
      |                                                                                            ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:629:92: Operator ADD expects 8 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                                            : ... note: In instance 'NAND_top'
  629 |                                                             WAIT_NUM    <= nand_timing[7:0]+2'b11;
      |                                                                                            ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:591:63: Logical operator LOGAND expects 1 bit on the RHS, but RHS's VARREF 'WAIT_NUM' generates 8 bits.
                                                                                           : ... note: In instance 'NAND_top'
  591 |                                   else  if(WAIT_NUM<=HOLD_NUM && WAIT_NUM) begin
      |                                                               ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:688:68: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's SEL generates 4 bits.
                                                                                            : ... note: In instance 'NAND_top'
  688 |                                                     else  NAND_O   <= NAND_ADDR[35:32];
      |                                                                    ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:675:70: Operator EQ expects 3 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                            : ... note: In instance 'NAND_top'
  675 |                                              else  if(NAND_ADDR_COUNT==2'b10) begin 
      |                                                                      ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:671:64: Operator EQ expects 3 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                                            : ... note: In instance 'NAND_top'
  671 |                                             if(NAND_ADDR_COUNT == 2'b11) begin 
      |                                                                ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:700:81: Operator ADD expects 8 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                            : ... note: In instance 'NAND_top'
  700 |                                               WAIT_NUM      <= nand_timing[7:0] + 2'b10;
      |                                                                                 ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:691:68: Logical operator LOGAND expects 1 bit on the RHS, but RHS's VARREF 'WAIT_NUM' generates 8 bits.
                                                                                           : ... note: In instance 'NAND_top'
  691 |                                       else  if((WAIT_NUM<HOLD_NUM) && WAIT_NUM) begin
      |                                                                    ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:756:69: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's SEL generates 6 bits.
                                                                                            : ... note: In instance 'NAND_top'
  756 |                                                     else  NAND_O    <= NAND_ADDR[37:32];
      |                                                                     ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:767:78: Operator ADD expects 8 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                            : ... note: In instance 'NAND_top'
  767 |                                                 WAIT_NUM  <= nand_timing[7:0]+2'b10; 
      |                                                                              ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:759:64: Logical operator LOGAND expects 1 bit on the RHS, but RHS's VARREF 'WAIT_NUM' generates 8 bits.
                                                                                           : ... note: In instance 'NAND_top'
  759 |                                   else  if((WAIT_NUM<HOLD_NUM) && WAIT_NUM) begin
      |                                                                ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:838:102: Operator ADD expects 23 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                             : ... note: In instance 'NAND_top'
  838 |                                           NAND_ADDR[30:8] <= spare_op&& (~main_op)? (NAND_ADDR[30:8] +2'b10) : now_up_half ? NAND_ADDR[30:8] : (NAND_ADDR[30:8] +1'b1);
      |                                                                                                      ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:840:81: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                            : ... note: In instance 'NAND_top'
  840 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM; 
      |                                                                                 ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:840:104: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                             : ... note: In instance 'NAND_top'
  840 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM; 
      |                                                                                                        ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:840:61: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                           : ... note: In instance 'NAND_top'
  840 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM; 
      |                                                             ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:842:80: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 4 bits.
                                                                                            : ... note: In instance 'NAND_top'
  842 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(16-NAND_ADDR[3:0]))? (16-NAND_ADDR[3:0]) : NAND_OP_NUM;
      |                                                                                ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:842:102: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 4 bits.
                                                                                             : ... note: In instance 'NAND_top'
  842 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(16-NAND_ADDR[3:0]))? (16-NAND_ADDR[3:0]) : NAND_OP_NUM;
      |                                                                                                      ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:842:61: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                           : ... note: In instance 'NAND_top'
  842 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(16-NAND_ADDR[3:0]))? (16-NAND_ADDR[3:0]) : NAND_OP_NUM;
      |                                                             ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:844:81: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                            : ... note: In instance 'NAND_top'
  844 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                 ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:844:104: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                             : ... note: In instance 'NAND_top'
  844 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                                        ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:844:61: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                           : ... note: In instance 'NAND_top'
  844 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                             ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:855:86: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                            : ... note: In instance 'NAND_top'
  855 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                                                      ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:855:86: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 12 bits.
                                                                                            : ... note: In instance 'NAND_top'
  855 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                                                      ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:855:115: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                             : ... note: In instance 'NAND_top'
  855 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                                                                                   ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:855:115: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 12 bits.
                                                                                             : ... note: In instance 'NAND_top'
  855 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                                                                                   ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:855:61: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                           : ... note: In instance 'NAND_top'
  855 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                             ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:857:86: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                            : ... note: In instance 'NAND_top'
  857 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                                                      ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:857:86: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 6 bits.
                                                                                            : ... note: In instance 'NAND_top'
  857 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                                                      ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:857:115: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                             : ... note: In instance 'NAND_top'
  857 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                                                                                   ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:857:115: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 6 bits.
                                                                                             : ... note: In instance 'NAND_top'
  857 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                                                                                   ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:857:61: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                           : ... note: In instance 'NAND_top'
  857 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                             ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:859:86: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                            : ... note: In instance 'NAND_top'
  859 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                                                      ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:859:86: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 11 bits.
                                                                                            : ... note: In instance 'NAND_top'
  859 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                                                      ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:859:115: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                             : ... note: In instance 'NAND_top'
  859 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                                                                                   ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:859:115: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 11 bits.
                                                                                             : ... note: In instance 'NAND_top'
  859 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                                                                                   ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:859:61: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                           : ... note: In instance 'NAND_top'
  859 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                             ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:866:86: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                            : ... note: In instance 'NAND_top'
  866 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                                                      ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:866:86: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 13 bits.
                                                                                            : ... note: In instance 'NAND_top'
  866 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                                                      ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:866:115: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                             : ... note: In instance 'NAND_top'
  866 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                                                                                   ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:866:115: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 13 bits.
                                                                                             : ... note: In instance 'NAND_top'
  866 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                                                                                   ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:866:61: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                           : ... note: In instance 'NAND_top'
  866 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                             ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:868:86: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                            : ... note: In instance 'NAND_top'
  868 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                                                      ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:868:86: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 7 bits.
                                                                                            : ... note: In instance 'NAND_top'
  868 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                                                      ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:868:115: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                             : ... note: In instance 'NAND_top'
  868 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                                                                                   ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:868:115: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 7 bits.
                                                                                             : ... note: In instance 'NAND_top'
  868 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                                                                                   ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:868:61: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                           : ... note: In instance 'NAND_top'
  868 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                             ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:870:86: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                            : ... note: In instance 'NAND_top'
  870 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                                                      ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:870:86: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 12 bits.
                                                                                            : ... note: In instance 'NAND_top'
  870 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                                                      ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:870:115: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                             : ... note: In instance 'NAND_top'
  870 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                                                                                   ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:870:115: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 12 bits.
                                                                                             : ... note: In instance 'NAND_top'
  870 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                                                                                   ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:870:61: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                           : ... note: In instance 'NAND_top'
  870 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                             ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:879:87: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                            : ... note: In instance 'NAND_top'
  879 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                                                       ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:879:87: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 14 bits.
                                                                                            : ... note: In instance 'NAND_top'
  879 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                                                       ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:879:116: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                             : ... note: In instance 'NAND_top'
  879 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                                                                                    ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:879:116: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 14 bits.
                                                                                             : ... note: In instance 'NAND_top'
  879 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                                                                                    ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:879:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                           : ... note: In instance 'NAND_top'
  879 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                              ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:881:87: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                            : ... note: In instance 'NAND_top'
  881 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:881:87: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                            : ... note: In instance 'NAND_top'
  881 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:881:116: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                             : ... note: In instance 'NAND_top'
  881 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:881:116: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                             : ... note: In instance 'NAND_top'
  881 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:881:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                           : ... note: In instance 'NAND_top'
  881 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                              ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:883:87: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                            : ... note: In instance 'NAND_top'
  883 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:883:87: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 13 bits.
                                                                                            : ... note: In instance 'NAND_top'
  883 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:883:116: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                             : ... note: In instance 'NAND_top'
  883 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:883:116: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 13 bits.
                                                                                             : ... note: In instance 'NAND_top'
  883 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:883:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                           : ... note: In instance 'NAND_top'
  883 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                              ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:907:132: Operator SUB expects 14 bits on the RHS, but RHS's CONST '3'h4' generates 3 bits.
                                                                                             : ... note: In instance 'NAND_top'
  907 |                                     if ((~DMA_OP_DONE||DMA_OP_DONE &&ADDR_pointer==2'h3&&WAIT_NUM==2&&(data_count < (READ_MAX_COUNT-3'h4))) && ~NAND_HIT )
      |                                                                                                                                    ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1001:102: Operator ADD expects 23 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                              : ... note: In instance 'NAND_top'
 1001 |                                           NAND_ADDR[30:8] <= spare_op&& (~main_op)? (NAND_ADDR[30:8] +2'b10) : now_up_half ? NAND_ADDR[30:8] : (NAND_ADDR[30:8] +1'b1);
      |                                                                                                      ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1003:82: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                             : ... note: In instance 'NAND_top'
 1003 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM; 
      |                                                                                  ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1003:105: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                              : ... note: In instance 'NAND_top'
 1003 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM; 
      |                                                                                                         ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1003:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                            : ... note: In instance 'NAND_top'
 1003 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM; 
      |                                                              ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1005:81: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 4 bits.
                                                                                             : ... note: In instance 'NAND_top'
 1005 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(16-NAND_ADDR[3:0])) ? (16-NAND_ADDR[3:0]) : NAND_OP_NUM;
      |                                                                                 ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1005:104: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 4 bits.
                                                                                              : ... note: In instance 'NAND_top'
 1005 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(16-NAND_ADDR[3:0])) ? (16-NAND_ADDR[3:0]) : NAND_OP_NUM;
      |                                                                                                        ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1005:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                            : ... note: In instance 'NAND_top'
 1005 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(16-NAND_ADDR[3:0])) ? (16-NAND_ADDR[3:0]) : NAND_OP_NUM;
      |                                                              ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1007:82: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                             : ... note: In instance 'NAND_top'
 1007 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                  ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1007:105: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                              : ... note: In instance 'NAND_top'
 1007 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                                         ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1007:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                            : ... note: In instance 'NAND_top'
 1007 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                              ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1018:87: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                             : ... note: In instance 'NAND_top'
 1018 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                                                       ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1018:87: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 12 bits.
                                                                                             : ... note: In instance 'NAND_top'
 1018 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                                                       ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1018:116: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                              : ... note: In instance 'NAND_top'
 1018 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                                                                                    ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1018:116: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 12 bits.
                                                                                              : ... note: In instance 'NAND_top'
 1018 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                                                                                    ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1018:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                            : ... note: In instance 'NAND_top'
 1018 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                              ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1020:87: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                             : ... note: In instance 'NAND_top'
 1020 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1020:87: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 6 bits.
                                                                                             : ... note: In instance 'NAND_top'
 1020 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1020:116: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                              : ... note: In instance 'NAND_top'
 1020 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1020:116: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 6 bits.
                                                                                              : ... note: In instance 'NAND_top'
 1020 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1020:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                            : ... note: In instance 'NAND_top'
 1020 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                              ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1022:87: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                             : ... note: In instance 'NAND_top'
 1022 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1022:87: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 11 bits.
                                                                                             : ... note: In instance 'NAND_top'
 1022 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1022:116: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                              : ... note: In instance 'NAND_top'
 1022 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1022:116: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 11 bits.
                                                                                              : ... note: In instance 'NAND_top'
 1022 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1022:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                            : ... note: In instance 'NAND_top'
 1022 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                              ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1029:87: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                             : ... note: In instance 'NAND_top'
 1029 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                                                       ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1029:87: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 13 bits.
                                                                                             : ... note: In instance 'NAND_top'
 1029 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                                                       ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1029:116: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                              : ... note: In instance 'NAND_top'
 1029 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                                                                                    ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1029:116: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 13 bits.
                                                                                              : ... note: In instance 'NAND_top'
 1029 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                                                                                    ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1029:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                            : ... note: In instance 'NAND_top'
 1029 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                              ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1031:87: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                             : ... note: In instance 'NAND_top'
 1031 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1031:87: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 7 bits.
                                                                                             : ... note: In instance 'NAND_top'
 1031 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1031:116: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                              : ... note: In instance 'NAND_top'
 1031 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1031:116: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 7 bits.
                                                                                              : ... note: In instance 'NAND_top'
 1031 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1031:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                            : ... note: In instance 'NAND_top'
 1031 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                              ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1033:87: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                             : ... note: In instance 'NAND_top'
 1033 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1033:87: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 12 bits.
                                                                                             : ... note: In instance 'NAND_top'
 1033 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1033:116: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                              : ... note: In instance 'NAND_top'
 1033 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1033:116: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 12 bits.
                                                                                              : ... note: In instance 'NAND_top'
 1033 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1033:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                            : ... note: In instance 'NAND_top'
 1033 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                              ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1042:88: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                             : ... note: In instance 'NAND_top'
 1042 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                                                        ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1042:88: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 14 bits.
                                                                                             : ... note: In instance 'NAND_top'
 1042 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                                                        ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1042:117: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                              : ... note: In instance 'NAND_top'
 1042 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                                                                                     ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1042:117: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 14 bits.
                                                                                              : ... note: In instance 'NAND_top'
 1042 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                                                                                     ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1042:63: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                            : ... note: In instance 'NAND_top'
 1042 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                               ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1044:88: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                             : ... note: In instance 'NAND_top'
 1044 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                        ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1044:88: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                             : ... note: In instance 'NAND_top'
 1044 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                        ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1044:117: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                              : ... note: In instance 'NAND_top'
 1044 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                                                     ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1044:117: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                              : ... note: In instance 'NAND_top'
 1044 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                                                     ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1044:63: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                            : ... note: In instance 'NAND_top'
 1044 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                               ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1046:88: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                             : ... note: In instance 'NAND_top'
 1046 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                                                        ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1046:88: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 13 bits.
                                                                                             : ... note: In instance 'NAND_top'
 1046 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                                                        ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1046:117: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                              : ... note: In instance 'NAND_top'
 1046 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                                                                                     ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1046:117: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 13 bits.
                                                                                              : ... note: In instance 'NAND_top'
 1046 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                                                                                     ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1046:63: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                            : ... note: In instance 'NAND_top'
 1046 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                               ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1060:132: Operator SUB expects 14 bits on the RHS, but RHS's CONST '3'h4' generates 3 bits.
                                                                                              : ... note: In instance 'NAND_top'
 1060 |                                     else if(DMA_OP_DONE&&~NAND_HIT&&ADDR_pointer==2'h3&&WAIT_NUM==2&&(data_count < (WRITE_MAX_COUNT-3'h4)))
      |                                                                                                                                    ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1094:84: Operator SUB expects 32 bits on the RHS, but RHS's CONST '3'h4' generates 3 bits.
                                                                                             : ... note: In instance 'NAND_top'
 1094 |                                                         NAND_OP_NUM <= NAND_OP_NUM - 3'b100; 
      |                                                                                    ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1100:83: Operator ADD expects 14 bits on the RHS, but RHS's CONST '3'h4' generates 3 bits.
                                                                                             : ... note: In instance 'NAND_top'
 1100 |                                                         data_count  <= data_count + 3'b100;
      |                                                                                   ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1087:57: Operator EQ expects 8 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                                                             : ... note: In instance 'NAND_top'
 1087 |                                      else  if((WAIT_NUM == 1'b1)&&DMA_OP_DONE) begin
      |                                                         ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1073:56: Operator GT expects 8 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                                                             : ... note: In instance 'NAND_top'
 1073 |                                     else if ((WAIT_NUM > 1'b1) && DMA_OP_DONE) begin
      |                                                        ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1135:67: Operator ADD expects 8 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                                             : ... note: In instance 'NAND_top'
 1135 |                                      WAIT_NUM  <= nand_timing[7:0]+2'b11;
      |                                                                   ^
%Warning-WIDTHTRUNC: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1207:46: Logical operator LOGAND expects 1 bit on the LHS, but LHS's VARREF 'WAIT_NUM' generates 8 bits.
                                                                                            : ... note: In instance 'NAND_top'
 1207 |                             else if(WAIT_NUM && WAIT_NUM >1 ) begin
      |                                              ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1292:74: Operator ADD expects 8 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                                             : ... note: In instance 'NAND_top'
 1292 |                                             WAIT_NUM  <= nand_timing[7:0]+2'b11;
      |                                                                          ^
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1302:55: Operator ASSIGNDLY expects 38 bits on the Assign RHS, but Assign RHS's CONST '36'h0' generates 36 bits.
                                                                                             : ... note: In instance 'NAND_top'
 1302 |                                           NAND_ADDR   <= 36'h0;
      |                                                       ^~
%Warning-WIDTHEXPAND: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:1408:63: Operator ADD expects 8 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                                             : ... note: In instance 'NAND_top'
 1408 |                                  WAIT_NUM  <= nand_timing[7:0]+2'b11;
      |                                                               ^
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:111:15: Signal is not used: 'nand_dma_ack_i'
                                                                                             : ... note: In instance 'NAND_top'
  111 | wire          nand_dma_ack_i;
      |               ^~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/NAND/nand.v:382:9: Signal is not used: 'NAND_ACK'
                                                                                            : ... note: In instance 'NAND_top'
  382 | reg     NAND_ACK;
      |         ^~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/URT/uart_top.v:52:19: Bits of signal are not used: 'PADDR'[7:4]
                                                                                               : ... note: In instance 'simu_top.soc.APB_DEV.uart0'
   52 | input   [7:0]     PADDR;
      |                   ^~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:302:14: Signal is not used: 'reset'
                                                                                                  : ... note: In instance 'simu_top.soc'
  302 | wire         reset      ;
      |              ^~~~~
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:310:18: Signal is not used: 'UART_RTS'
                                                                                                  : ... note: In instance 'simu_top.soc'
  310 | wire UART_CTS,   UART_RTS;
      |                  ^~~~~~~~
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:311:6: Signal is not used: 'UART_DTR'
                                                                                                 : ... note: In instance 'simu_top.soc'
  311 | wire UART_DTR,   UART_DSR;
      |      ^~~~~~~~
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/chip/soc_demo/sim/soc_top.v:312:6: Signal is not driven: 'UART_RI'
                                                                                             : ... note: In instance 'simu_top.soc'
  312 | wire UART_RI,    UART_DCD;
      |      ^~~~~~~
                   ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:7:26: Signal is not used: 'intrpt'
                                                                                       : ... note: In instance 'simu_top.soc.cpu'
    7 |     input   wire [ 7:0 ] intrpt,
      |                          ^~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:16:26: Signal is not driven: 'awlock'
                                                                                    : ... note: In instance 'simu_top.soc.cpu'
   16 |     output  wire [ 1:0 ] awlock,
      |                          ^~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:17:26: Signal is not driven: 'awcache'
                                                                                    : ... note: In instance 'simu_top.soc.cpu'
   17 |     output  wire [ 3:0 ] awcache,
      |                          ^~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:18:26: Signal is not driven: 'awprot'
                                                                                    : ... note: In instance 'simu_top.soc.cpu'
   18 |     output  wire [ 2:0 ] awprot,
      |                          ^~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:21:26: Signal is not driven: 'wid'
                                                                                    : ... note: In instance 'simu_top.soc.cpu'
   21 |     output  wire [ 3:0 ] wid,
      |                          ^~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:36:26: Signal is not driven: 'arlock'
                                                                                    : ... note: In instance 'simu_top.soc.cpu'
   36 |     output  wire [ 1:0 ] arlock,
      |                          ^~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:37:26: Signal is not driven: 'arcache'
                                                                                    : ... note: In instance 'simu_top.soc.cpu'
   37 |     output  wire [ 3:0 ] arcache,
      |                          ^~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:38:26: Signal is not driven: 'arprot'
                                                                                    : ... note: In instance 'simu_top.soc.cpu'
   38 |     output  wire [ 2:0 ] arprot,
      |                          ^~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:47:26: Signal is not used: 'break_point'
                                                                                        : ... note: In instance 'simu_top.soc.cpu'
   47 |     input   wire         break_point,
      |                          ^~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:48:26: Signal is not used: 'infor_flag'
                                                                                        : ... note: In instance 'simu_top.soc.cpu'
   48 |     input   wire         infor_flag,
      |                          ^~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:49:26: Signal is not used: 'reg_num'
                                                                                        : ... note: In instance 'simu_top.soc.cpu'
   49 |     input   wire [ 4:0 ] reg_num,
      |                          ^~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:50:26: Signal is not driven: 'ws_valid'
                                                                                    : ... note: In instance 'simu_top.soc.cpu'
   50 |     output  wire         ws_valid,
      |                          ^~~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:51:26: Signal is not driven: 'rf_rdata'
                                                                                    : ... note: In instance 'simu_top.soc.cpu'
   51 |     output  wire [31:0 ] rf_rdata,
      |                          ^~~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:53:26: Signal is not driven: 'debug0_wb_pc'
                                                                                    : ... note: In instance 'simu_top.soc.cpu'
   53 |     output  wire [31: 0] debug0_wb_pc,
      |                          ^~~~~~~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:54:26: Signal is not driven: 'debug0_wb_rf_wen'
                                                                                    : ... note: In instance 'simu_top.soc.cpu'
   54 |     output  wire [ 3: 0] debug0_wb_rf_wen,
      |                          ^~~~~~~~~~~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:55:26: Signal is not driven: 'debug0_wb_rf_wnum'
                                                                                    : ... note: In instance 'simu_top.soc.cpu'
   55 |     output  wire [ 4: 0] debug0_wb_rf_wnum,
      |                          ^~~~~~~~~~~~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:56:26: Signal is not driven: 'debug0_wb_rf_wdata'
                                                                                    : ... note: In instance 'simu_top.soc.cpu'
   56 |     output  wire [31: 0] debug0_wb_rf_wdata,
      |                          ^~~~~~~~~~~~~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:57:26: Signal is not driven: 'debug0_wb_inst'
                                                                                    : ... note: In instance 'simu_top.soc.cpu'
   57 |     output  wire [31: 0] debug0_wb_inst
      |                          ^~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:71:14: Signal is not used: 'pc_updata'
                                                                                        : ... note: In instance 'simu_top.soc.cpu'
   71 | wire         pc_updata;
      |              ^~~~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:96:14: Signal is not driven: 'excp_flush'
                                                                                    : ... note: In instance 'simu_top.soc.cpu'
   96 | wire         excp_flush; 
      |              ^~~~~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:97:14: Signal is not driven: 'ertn_flush'
                                                                                    : ... note: In instance 'simu_top.soc.cpu'
   97 | wire         ertn_flush;
      |              ^~~~~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:98:14: Signal is not driven: 'ws_csr_ecode'
                                                                                    : ... note: In instance 'simu_top.soc.cpu'
   98 | wire [ 5:0]  ws_csr_ecode;
      |              ^~~~~~~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:99:14: Signal is not driven: 'tlbfill_en'
                                                                                    : ... note: In instance 'simu_top.soc.cpu'
   99 | wire         tlbfill_en;
      |              ^~~~~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:100:14: Signal is not driven: 'rand_index'
                                                                                     : ... note: In instance 'simu_top.soc.cpu'
  100 | wire [ 4:0]  rand_index;
      |              ^~~~~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:146:14: Signal is not driven: 'clint_arready'
                                                                                     : ... note: In instance 'simu_top.soc.cpu'
  146 | wire         clint_arready;
      |              ^~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:147:14: Signal is not used: 'clint_arvalid'
                                                                                         : ... note: In instance 'simu_top.soc.cpu'
  147 | wire         clint_arvalid;
      |              ^~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:148:14: Signal is not used: 'clint_araddr'
                                                                                         : ... note: In instance 'simu_top.soc.cpu'
  148 | wire [31:0]  clint_araddr;
      |              ^~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:149:14: Signal is not used: 'clint_arid'
                                                                                         : ... note: In instance 'simu_top.soc.cpu'
  149 | wire [3:0]   clint_arid;
      |              ^~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:150:14: Signal is not used: 'clint_arlen'
                                                                                         : ... note: In instance 'simu_top.soc.cpu'
  150 | wire [7:0]   clint_arlen;
      |              ^~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:151:14: Signal is not used: 'clint_arsize'
                                                                                         : ... note: In instance 'simu_top.soc.cpu'
  151 | wire [2:0]   clint_arsize;
      |              ^~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:152:14: Signal is not used: 'clint_arburst'
                                                                                         : ... note: In instance 'simu_top.soc.cpu'
  152 | wire [1:0]   clint_arburst;
      |              ^~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:153:14: Signal is not used: 'clint_rready'
                                                                                         : ... note: In instance 'simu_top.soc.cpu'
  153 | wire         clint_rready;
      |              ^~~~~~~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:154:14: Signal is not driven: 'clint_rvalid'
                                                                                     : ... note: In instance 'simu_top.soc.cpu'
  154 | wire         clint_rvalid;
      |              ^~~~~~~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:155:14: Signal is not driven: 'clint_rresp'
                                                                                     : ... note: In instance 'simu_top.soc.cpu'
  155 | wire [1:0]   clint_rresp;
      |              ^~~~~~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:156:14: Signal is not driven: 'clint_rdata'
                                                                                     : ... note: In instance 'simu_top.soc.cpu'
  156 | wire [31:0]  clint_rdata;
      |              ^~~~~~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:157:14: Signal is not driven: 'clint_rlast'
                                                                                     : ... note: In instance 'simu_top.soc.cpu'
  157 | wire         clint_rlast;
      |              ^~~~~~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:158:14: Signal is not driven: 'clint_rid'
                                                                                     : ... note: In instance 'simu_top.soc.cpu'
  158 | wire [3:0]   clint_rid;
      |              ^~~~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:190:17: Signal is not driven: 'ws_valid_diff'
                                                                                     : ... note: In instance 'simu_top.soc.cpu'
  190 | wire            ws_valid_diff       ;
      |                 ^~~~~~~~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:191:17: Signal is not driven: 'cnt_inst_diff'
                                                                                     : ... note: In instance 'simu_top.soc.cpu'
  191 | wire            cnt_inst_diff       ;
      |                 ^~~~~~~~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:192:17: Signal is not driven: 'timer_64_diff'
                                                                                     : ... note: In instance 'simu_top.soc.cpu'
  192 | wire    [63:0]  timer_64_diff       ;
      |                 ^~~~~~~~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:193:17: Signal is not driven: 'inst_ld_en_diff'
                                                                                     : ... note: In instance 'simu_top.soc.cpu'
  193 | wire    [ 7:0]  inst_ld_en_diff     ;
      |                 ^~~~~~~~~~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:194:17: Signal is not driven: 'ld_paddr_diff'
                                                                                     : ... note: In instance 'simu_top.soc.cpu'
  194 | wire    [31:0]  ld_paddr_diff       ;
      |                 ^~~~~~~~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:195:17: Signal is not driven: 'ld_vaddr_diff'
                                                                                     : ... note: In instance 'simu_top.soc.cpu'
  195 | wire    [31:0]  ld_vaddr_diff       ;
      |                 ^~~~~~~~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:196:17: Signal is not driven: 'inst_st_en_diff'
                                                                                     : ... note: In instance 'simu_top.soc.cpu'
  196 | wire    [ 7:0]  inst_st_en_diff     ;
      |                 ^~~~~~~~~~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:197:17: Signal is not driven: 'st_paddr_diff'
                                                                                     : ... note: In instance 'simu_top.soc.cpu'
  197 | wire    [31:0]  st_paddr_diff       ;
      |                 ^~~~~~~~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:198:17: Signal is not driven: 'st_vaddr_diff'
                                                                                     : ... note: In instance 'simu_top.soc.cpu'
  198 | wire    [31:0]  st_vaddr_diff       ;
      |                 ^~~~~~~~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:199:17: Signal is not driven: 'st_data_diff'
                                                                                     : ... note: In instance 'simu_top.soc.cpu'
  199 | wire    [31:0]  st_data_diff        ;
      |                 ^~~~~~~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:200:17: Signal is not driven: 'csr_rstat_en_diff'
                                                                                     : ... note: In instance 'simu_top.soc.cpu'
  200 | wire            csr_rstat_en_diff   ;
      |                 ^~~~~~~~~~~~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:201:17: Signal is not driven: 'csr_data_diff'
                                                                                     : ... note: In instance 'simu_top.soc.cpu'
  201 | wire    [31:0]  csr_data_diff       ;
      |                 ^~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:203:6: Signal is not used: 'inst_valid_diff'
                                                                                        : ... note: In instance 'simu_top.soc.cpu'
  203 | wire inst_valid_diff = ws_valid_diff;
      |      ^~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:204:17: Signal is not used: 'cmt_valid'
                                                                                         : ... note: In instance 'simu_top.soc.cpu'
  204 | reg             cmt_valid           ;
      |                 ^~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:231:17: Bits of signal are not used: 'trap_code'[7:3]
                                                                                         : ... note: In instance 'simu_top.soc.cpu'
  231 | reg     [ 7:0]  trap_code           ;
      |                 ^~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/core_top.v:350:9: Signal is not used: 'sim_end'
                                                                                        : ... note: In instance 'simu_top.soc.cpu'
  350 | wire    sim_end;
      |         ^~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi_mux_sim.v:263:21: Signal is not used: 'spi_boot'
                                                                                            : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  263 | input               spi_boot;
      |                     ^~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi_mux_sim.v:746:11: Signal is not driven, nor used: 'BASE_ADDR'
                                                                                            : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  746 | wire [4:0]BASE_ADDR [5-1:0];
      |           ^~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi_mux_sim.v:752:11: Signal is not driven, nor used: 'rd_sel_group_0'
                                                                                            : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  752 | wire [2:0]rd_sel_group_0;
      |           ^~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi_mux_sim.v:753:11: Signal is not driven, nor used: 'rd_sel_group_1'
                                                                                            : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  753 | wire [2:0]rd_sel_group_1;
      |           ^~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi_mux_sim.v:754:11: Signal is not used: 'rd_valid_group_0'
                                                                                            : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  754 | wire [2:0]rd_valid_group_0;
      |           ^~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi_mux_sim.v:755:11: Signal is not used: 'rd_valid_group_1'
                                                                                            : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  755 | wire [2:0]rd_valid_group_1;
      |           ^~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi_mux_sim.v:926:11: Signal is not used: 'rd_data_pre_sel'
                                                                                            : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  926 | reg [2:0] rd_data_pre_sel;
      |           ^~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi_mux_sim.v:929:11: Signal is not driven, nor used: 'rd_addr_hit_int'
                                                                                            : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  929 | integer   rd_addr_hit_int;
      |           ^~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:109:11: Parameter is not used: 'L_ADDR'
                                                                                                      : ... note: In instance 'simu_top.soc.APB_DEV'
  109 |           L_ADDR = 64,
      |           ^~~~~~
%Warning-UNUSEDPARAM: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:110:11: Parameter is not used: 'L_ID'
                                                                                                      : ... note: In instance 'simu_top.soc.APB_DEV'
  110 |           L_ID   = 8,
      |           ^~~~
%Warning-UNUSEDPARAM: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:111:11: Parameter is not used: 'L_DATA'
                                                                                                      : ... note: In instance 'simu_top.soc.APB_DEV'
  111 |           L_DATA = 128,
      |           ^~~~~~
%Warning-UNUSEDPARAM: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:112:11: Parameter is not used: 'L_MASK'
                                                                                                      : ... note: In instance 'simu_top.soc.APB_DEV'
  112 |           L_MASK = 16;
      |           ^~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:183:9: Signal is not used: 'nand_dma_ack_i'
                                                                                                      : ... note: In instance 'simu_top.soc.APB_DEV'
  183 | assign  nand_dma_ack_i = dma_ack_i; 
      |         ^~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:192:25: Signal is not used: 'apb_clk_cpu'
                                                                                                       : ... note: In instance 'simu_top.soc.APB_DEV'
  192 | wire                    apb_clk_cpu;
      |                         ^~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:193:25: Signal is not used: 'apb_reset_n_cpu'
                                                                                                       : ... note: In instance 'simu_top.soc.APB_DEV'
  193 | wire                    apb_reset_n_cpu; 
      |                         ^~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:205:25: Signal is not driven, nor used: 'apb_clk_dma'
                                                                                                       : ... note: In instance 'simu_top.soc.APB_DEV'
  205 | wire                    apb_clk_dma;
      |                         ^~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:206:25: Signal is not driven, nor used: 'apb_reset_n_dma'
                                                                                                       : ... note: In instance 'simu_top.soc.APB_DEV'
  206 | wire                    apb_reset_n_dma; 
      |                         ^~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:208:21: Signal is not used: 'apb_uart0_req'
                                                                                                       : ... note: In instance 'simu_top.soc.APB_DEV'
  208 | wire                apb_uart0_req;
      |                     ^~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:213:23: Bits of signal are not used: 'apb_uart0_addr'[19:8]
                                                                                                       : ... note: In instance 'simu_top.soc.APB_DEV'
  213 | wire  [ADDR_APB -1:0] apb_uart0_addr;
      |                       ^~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:217:21: Signal is not driven, nor used: 'apb_nand_req'
                                                                                                       : ... note: In instance 'simu_top.soc.APB_DEV'
  217 | wire                apb_nand_req; 
      |                     ^~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:218:21: Signal is not driven, nor used: 'apb_nand_ack'
                                                                                                       : ... note: In instance 'simu_top.soc.APB_DEV'
  218 | wire                apb_nand_ack; 
      |                     ^~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:219:21: Signal is not driven, nor used: 'apb_nand_rw'
                                                                                                       : ... note: In instance 'simu_top.soc.APB_DEV'
  219 | wire                apb_nand_rw; 
      |                     ^~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:220:21: Signal is not driven, nor used: 'apb_nand_enab'
                                                                                                       : ... note: In instance 'simu_top.soc.APB_DEV'
  220 | wire                apb_nand_enab; 
      |                     ^~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:221:21: Signal is not driven, nor used: 'apb_nand_psel'
                                                                                                       : ... note: In instance 'simu_top.soc.APB_DEV'
  221 | wire                apb_nand_psel; 
      |                     ^~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:222:23: Signal is not driven, nor used: 'apb_nand_addr'
                                                                                                       : ... note: In instance 'simu_top.soc.APB_DEV'
  222 | wire  [ADDR_APB -1:0] apb_nand_addr; 
      |                       ^~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:223:21: Signal is not driven, nor used: 'apb_nand_datai'
                                                                                                       : ... note: In instance 'simu_top.soc.APB_DEV'
  223 | wire  [31:0]        apb_nand_datai; 
      |                     ^~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:224:21: Signal is not driven, nor used: 'apb_nand_datao'
                                                                                                       : ... note: In instance 'simu_top.soc.APB_DEV'
  224 | wire  [31:0]        apb_nand_datao; 
      |                     ^~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: /home/furina/LoongArch32/myloong/chiplab/IP/AXI_DELAY_RAND/soc_axi_delay_rand.v:8:17: Parameter is not used: 'CPU_WIDTH'
                                                                                                          : ... note: In instance 'simu_top.soc.delay'
    8 |     parameter   CPU_WIDTH  = 32
      |                 ^~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/AXI_DELAY_RAND/soc_axi_delay_rand.v:100:13: Signal is not used: 'mask_no_delay'
                                                                                                             : ... note: In instance 'simu_top.soc.delay'
  100 | reg         mask_no_delay   ;
      |             ^~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/AXI_DELAY_RAND/soc_axi_delay_rand.v:106:13: Signal is not used: 'mask_short_delay'
                                                                                                             : ... note: In instance 'simu_top.soc.delay'
  106 | reg         mask_short_delay;
      |             ^~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: /home/furina/LoongArch32/myloong/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:8:17: Parameter is not used: 'CPU_WIDTH'
                                                                                                            : ... note: In instance 'simu_top.soc.conf_axi_ram'
    8 |     parameter   CPU_WIDTH  = 32
      |                 ^~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:21:37: Signal is not used: 'm_arcache'
                                                                                                              : ... note: In instance 'simu_top.soc.conf_axi_ram'
   21 |     input  wire [3              :0] m_arcache,
      |                                     ^~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:24:37: Signal is not used: 'm_arlock'
                                                                                                              : ... note: In instance 'simu_top.soc.conf_axi_ram'
   24 |     input  wire [1              :0] m_arlock ,
      |                                     ^~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:25:37: Signal is not used: 'm_arprot'
                                                                                                              : ... note: In instance 'simu_top.soc.conf_axi_ram'
   25 |     input  wire [2              :0] m_arprot ,
      |                                     ^~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:31:37: Signal is not used: 'm_awcache'
                                                                                                              : ... note: In instance 'simu_top.soc.conf_axi_ram'
   31 |     input  wire [3              :0] m_awcache,
      |                                     ^~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:34:37: Signal is not used: 'm_awlock'
                                                                                                              : ... note: In instance 'simu_top.soc.conf_axi_ram'
   34 |     input  wire [1              :0] m_awlock ,
      |                                     ^~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:35:37: Signal is not used: 'm_awprot'
                                                                                                              : ... note: In instance 'simu_top.soc.conf_axi_ram'
   35 |     input  wire [2              :0] m_awprot ,
      |                                     ^~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:50:37: Signal is not used: 'm_wid'
                                                                                                              : ... note: In instance 'simu_top.soc.conf_axi_ram'
   50 |     input  wire [3              :0] m_wid    ,
      |                                     ^~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:58:29: Signal is not used: 'ram_r_a_data'
                                                                                                              : ... note: In instance 'simu_top.soc.conf_axi_ram'
   58 | wire [BUS_WIDTH+13-1    :0] ram_r_a_data               ;
      |                             ^~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:92:29: Signal is not used: 'ram_r_data'
                                                                                                              : ... note: In instance 'simu_top.soc.conf_axi_ram'
   92 | wire [DATA_WIDTH-1      :0] ram_r_data                 ;
      |                             ^~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:99:29: Signal is not used: 'ram_w_a_data'
                                                                                                              : ... note: In instance 'simu_top.soc.conf_axi_ram'
   99 | wire [BUS_WIDTH+13-1    :0] ram_w_a_data               ;
      |                             ^~~~~~~~~~~~
%Warning-UNUSEDPARAM: /home/furina/LoongArch32/myloong/chiplab/IP/CONFREG/confreg_sim.v:108:17: Parameter is not used: 'CPU_WIDTH'
                                                                                              : ... note: In instance 'simu_top.soc.confreg'
  108 |     parameter   CPU_WIDTH  = 32
      |                 ^~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/CONFREG/confreg_sim.v:117:34: Bits of signal are not used: 'conf_raddr'[31:29]
                                                                                               : ... note: In instance 'simu_top.soc.confreg'
  117 |  input      [BUS_WIDTH-1:0]      conf_raddr,    
      |                                  ^~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/CONFREG/confreg_sim.v:118:34: Bits of signal are not used: 'conf_waddr'[31:16]
                                                                                               : ... note: In instance 'simu_top.soc.confreg'
  118 |  input      [BUS_WIDTH-1:0]      conf_waddr,    
      |                                  ^~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/CONFREG/confreg_sim.v:150:17: Signal is not used: 'confreg_uart_valid'
                                                                                               : ... note: In instance 'simu_top.soc.confreg'
  150 |     reg         confreg_uart_valid;
      |                 ^~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/csr.v:69:37: Bits of signal are not used: 'tlbehi_in'[12:0]
                                                                                   : ... note: In instance 'simu_top.soc.cpu.csr'
   69 |     input  [31:0]                   tlbehi_in    ,
      |                                     ^~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/csr.v:70:37: Bits of signal are not used: 'tlbelo0_in'[31:28,7]
                                                                                   : ... note: In instance 'simu_top.soc.cpu.csr'
   70 |     input  [31:0]                   tlbelo0_in   ,
      |                                     ^~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/csr.v:71:37: Bits of signal are not used: 'tlbelo1_in'[31:28,7]
                                                                                   : ... note: In instance 'simu_top.soc.cpu.csr'
   71 |     input  [31:0]                   tlbelo1_in   ,
      |                                     ^~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/csr.v:72:37: Bits of signal are not used: 'tlbidx_in'[30,23:0]
                                                                                   : ... note: In instance 'simu_top.soc.cpu.csr'
   72 |     input  [31:0]                   tlbidx_in    ,
      |                                     ^~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/csr.v:160:6: Signal is not used: 'pgd_wen'
                                                                                   : ... note: In instance 'simu_top.soc.cpu.csr'
  160 | wire pgd_wen    = csr_wr_en & (wr_addr == PGD);
      |      ^~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/csr.v:161:6: Signal is not used: 'cpuid_wen'
                                                                                   : ... note: In instance 'simu_top.soc.cpu.csr'
  161 | wire cpuid_wen  = csr_wr_en & (wr_addr == CPUID);
      |      ^~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/csr.v:168:6: Signal is not used: 'tval_wen'
                                                                                   : ... note: In instance 'simu_top.soc.cpu.csr'
  168 | wire tval_wen   = csr_wr_en & (wr_addr == TVAL);
      |      ^~~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/csr.v:187:12: Bits of signal are not driven: 'csr_tlbelo0'[31:28]
                                                                                : ... note: In instance 'simu_top.soc.cpu.csr'
  187 | reg [31:0] csr_tlbelo0;
      |            ^~~~~~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/csr.v:188:12: Bits of signal are not driven: 'csr_tlbelo1'[31:28]
                                                                                : ... note: In instance 'simu_top.soc.cpu.csr'
  188 | reg [31:0] csr_tlbelo1;
      |            ^~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/csr.v:200:12: Bits of signal are not driven, nor used: 'csr_llbctl'[0]
                                                                                    : ... note: In instance 'simu_top.soc.cpu.csr'
  200 | reg [31:0] csr_llbctl;
      |            ^~~~~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/csr.v:204:12: Bits of signal are not driven: 'csr_pgdl'[11:0]
                                                                                : ... note: In instance 'simu_top.soc.cpu.csr'
  204 | reg [31:0] csr_pgdl;
      |            ^~~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/csr.v:205:12: Bits of signal are not driven: 'csr_pgdh'[11:0]
                                                                                : ... note: In instance 'simu_top.soc.cpu.csr'
  205 | reg [31:0] csr_pgdh;
      |            ^~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/csr.v:206:12: Signal is not used: 'csr_brk'
                                                                                    : ... note: In instance 'simu_top.soc.cpu.csr'
  206 | reg [31:0] csr_brk;
      |            ^~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/csr.v:207:12: Bits of signal are not used: 'csr_disable_cache'[31:1]
                                                                                    : ... note: In instance 'simu_top.soc.cpu.csr'
  207 | reg [31:0] csr_disable_cache;
      |            ^~~~~~~~~~~~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/exu.v:30:25: Signal is not driven: 'pc_updata'
                                                                               : ... note: In instance 'simu_top.soc.cpu.exu'
   30 |     output reg          pc_updata,
      |                         ^~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/exu.v:69:18: Signal is not used: 'syscall_en'
                                                                                   : ... note: In instance 'simu_top.soc.cpu.exu'
   69 |     wire         syscall_en;
      |                  ^~~~~~~~~~
%Warning-UNDRIVEN: /home/furina/LoongArch32/myloong/chiplab/../core/idu.v:28:18: Bits of signal are not driven: 'mdu_op'[7]
                                                                               : ... note: In instance 'simu_top.soc.cpu.idu'
   28 |     wire [ 7: 0] mdu_op;
      |                  ^~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/idu.v:87:17: Signal is not used: 'inst_idle'
                                                                                   : ... note: In instance 'simu_top.soc.cpu.idu'
   87 |     wire        inst_idle;
      |                 ^~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/idu.v:125:17: Signal is not used: 'inst_rdcntvl_w'
                                                                                    : ... note: In instance 'simu_top.soc.cpu.idu'
  125 |     wire        inst_rdcntvl_w;
      |                 ^~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/idu.v:126:17: Signal is not used: 'inst_rdcntvh_w'
                                                                                    : ... note: In instance 'simu_top.soc.cpu.idu'
  126 |     wire        inst_rdcntvh_w;
      |                 ^~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/idu.v:127:17: Signal is not used: 'inst_ertn'
                                                                                    : ... note: In instance 'simu_top.soc.cpu.idu'
  127 |     wire        inst_ertn;
      |                 ^~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/idu.v:132:17: Signal is not used: 'inst_cpucfg'
                                                                                    : ... note: In instance 'simu_top.soc.cpu.idu'
  132 |     wire        inst_cpucfg;
      |                 ^~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/mmu.v:2:25: Signal is not used: 'clk'
                                                                                  : ... note: In instance 'simu_top.soc.cpu.mmu'
    2 |     input  wire         clk,
      |                         ^~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/mmu.v:3:25: Signal is not used: 'rst'
                                                                                  : ... note: In instance 'simu_top.soc.cpu.mmu'
    3 |     input  wire         rst,
      |                         ^~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/wbu.v:14:25: Bits of signal are not used: 'lu_to_wu_bus'[89:85]
                                                                                   : ... note: In instance 'simu_top.soc.cpu.wbu'
   14 |   input  wire [90 -1:0] lu_to_wu_bus,
      |                         ^~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi2apb.v:96:26: Signal is not used: 'axi_s_awid'
                                                                                       : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
   96 | input  [4         -1 :0] axi_s_awid;
      |                          ^~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi2apb.v:97:23: Bits of signal are not used: 'axi_s_awaddr'[31:20]
                                                                                       : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
   97 | input  [32     -1 :0] axi_s_awaddr;
      |                       ^~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi2apb.v:98:23: Signal is not used: 'axi_s_awlen'
                                                                                       : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
   98 | input  [4      -1 :0] axi_s_awlen;
      |                       ^~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi2apb.v:100:21: Signal is not used: 'axi_s_awburst'
                                                                                        : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  100 | input  [2    -1 :0] axi_s_awburst;
      |                     ^~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi2apb.v:101:22: Signal is not used: 'axi_s_awlock'
                                                                                        : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  101 | input  [2     -1 :0] axi_s_awlock;
      |                      ^~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi2apb.v:102:21: Signal is not used: 'axi_s_awcache'
                                                                                        : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  102 | input  [4    -1 :0] axi_s_awcache;
      |                     ^~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi2apb.v:103:22: Signal is not used: 'axi_s_awprot'
                                                                                        : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  103 | input  [3     -1 :0] axi_s_awprot;
      |                      ^~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi2apb.v:109:29: Signal is not used: 'axi_s_wlast'
                                                                                        : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  109 | input                       axi_s_wlast;
      |                             ^~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi2apb.v:117:23: Bits of signal are not used: 'axi_s_araddr'[31:20]
                                                                                        : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  117 | input  [32     -1 :0] axi_s_araddr;
      |                       ^~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi2apb.v:118:23: Signal is not used: 'axi_s_arlen'
                                                                                        : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  118 | input  [4      -1 :0] axi_s_arlen;
      |                       ^~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi2apb.v:120:21: Signal is not used: 'axi_s_arburst'
                                                                                        : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  120 | input  [2    -1 :0] axi_s_arburst;
      |                     ^~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi2apb.v:121:22: Signal is not used: 'axi_s_arlock'
                                                                                        : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  121 | input  [2     -1 :0] axi_s_arlock;
      |                      ^~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi2apb.v:122:21: Signal is not used: 'axi_s_arcache'
                                                                                        : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  122 | input  [4    -1 :0] axi_s_arcache;
      |                     ^~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi2apb.v:123:22: Signal is not used: 'axi_s_arprot'
                                                                                        : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  123 | input  [3     -1 :0] axi_s_arprot;
      |                      ^~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi2apb.v:177:10: Bits of signal are not used: 'axi_s_rstrb'[3:2]
                                                                                        : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  177 | reg [3:0]axi_s_rstrb;
      |          ^~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi2apb.v:183:11: Signal is not used: 'apb_wr_size'
                                                                                        : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  183 | reg [2:0] apb_wr_size;
      |           ^~~~~~~~~~~
%Warning-UNUSEDPARAM: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/apb_mux2.v:84:11: Parameter is not used: 'DATA_APB_32'
                                                                                          : ... note: In instance 'simu_top.soc.APB_DEV.AA_apb_mux16'
   84 |           DATA_APB_32 = 32;
      |           ^~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/bpu.v:12:37: Bits of signal are not used: 'exu_pc'[31:12,1:0]
                                                                                   : ... note: In instance 'simu_top.soc.cpu.bpu'
   12 |     input  wire [DATA_WIDTH-1:0]    exu_pc,
      |                                     ^~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/bpu.v:13:37: Bits of signal are not used: 'exu_dnpc'[1:0]
                                                                                   : ... note: In instance 'simu_top.soc.cpu.bpu'
   13 |     input  wire [DATA_WIDTH-1:0]    exu_dnpc,
      |                                     ^~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/bpu.v:39:24: Signal is not used: 'target_pc_tag'
                                                                                   : ... note: In instance 'simu_top.soc.cpu.bpu'
   39 | wire [  TAG_WIDTH-1:0] target_pc_tag = exu_pc[2 +: TAG_WIDTH];
      |                        ^~~~~~~~~~~~~
%Warning-UNUSEDPARAM: /home/furina/LoongArch32/myloong/chiplab/../core/ifu.v:4:15: Parameter is not used: 'BLOCK_SIZE'
                                                                                 : ... note: In instance 'simu_top.soc.cpu.ifu'
    4 |     parameter BLOCK_SIZE = 4
      |               ^~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/icache.v:24:25: Signal is not used: 'rresp'
                                                                                      : ... note: In instance 'simu_top.soc.cpu.icache'
   24 |     input  wire [ 1: 0] rresp,
      |                         ^~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/icache.v:27:25: Signal is not used: 'rid'
                                                                                      : ... note: In instance 'simu_top.soc.cpu.icache'
   27 |     input  wire [ 3: 0] rid,
      |                         ^~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/icache.v:31:25: Bits of signal are not used: 'cacop_op_offset'[3:2]
                                                                                      : ... note: In instance 'simu_top.soc.cpu.icache'
   31 |     input  wire [ 3: 0] cacop_op_offset,  
      |                         ^~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/icache.v:32:25: Bits of signal are not used: 'cacop_op_addr'[3:0]
                                                                                      : ... note: In instance 'simu_top.soc.cpu.icache'
   32 |     input  wire [31: 0] cacop_op_addr,    
      |                         ^~~~~~~~~~~~~
%Warning-UNUSEDPARAM: /home/furina/LoongArch32/myloong/chiplab/../core/icache.v:40:12: Parameter is not used: 'SDRAM_BASE'
                                                                                     : ... note: In instance 'simu_top.soc.cpu.icache'
   40 | localparam SDRAM_BASE = 4'hA;  
      |            ^~~~~~~~~~
%Warning-UNUSEDPARAM: /home/furina/LoongArch32/myloong/chiplab/../core/icache.v:41:12: Parameter is not used: 'SDRAM_END'
                                                                                     : ... note: In instance 'simu_top.soc.cpu.icache'
   41 | localparam SDRAM_END  = 4'hB;
      |            ^~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/dcache.v:29:25: Signal is not used: 'bresp'
                                                                                      : ... note: In instance 'simu_top.soc.cpu.dcache'
   29 |     input  wire [ 1: 0] bresp,
      |                         ^~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/dcache.v:30:25: Signal is not used: 'bid'
                                                                                      : ... note: In instance 'simu_top.soc.cpu.dcache'
   30 |     input  wire [ 3: 0] bid,
      |                         ^~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/dcache.v:40:25: Signal is not used: 'rresp'
                                                                                      : ... note: In instance 'simu_top.soc.cpu.dcache'
   40 |     input  wire [ 1: 0] rresp,
      |                         ^~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/dcache.v:43:25: Signal is not used: 'rid'
                                                                                      : ... note: In instance 'simu_top.soc.cpu.dcache'
   43 |     input  wire [ 3: 0] rid,
      |                         ^~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/dcache.v:48:25: Bits of signal are not used: 'cacop_op_addr'[3:0]
                                                                                      : ... note: In instance 'simu_top.soc.cpu.dcache'
   48 |     input  wire [31: 0] cacop_op_addr,
      |                         ^~~~~~~~~~~~~
%Warning-UNUSEDPARAM: /home/furina/LoongArch32/myloong/chiplab/../core/dcache.v:59:12: Parameter is not used: 'FLASH_BASE'
                                                                                     : ... note: In instance 'simu_top.soc.cpu.dcache'
   59 | localparam FLASH_BASE = 4'h3;  
      |            ^~~~~~~~~~
%Warning-UNUSEDPARAM: /home/furina/LoongArch32/myloong/chiplab/../core/dcache.v:60:12: Parameter is not used: 'SRAM_BASE'
                                                                                     : ... note: In instance 'simu_top.soc.cpu.dcache'
   60 | localparam SRAM_BASE  = 4'hf;  
      |            ^~~~~~~~~
%Warning-UNUSEDPARAM: /home/furina/LoongArch32/myloong/chiplab/../core/dcache.v:61:12: Parameter is not used: 'PSRAM_BASE'
                                                                                     : ... note: In instance 'simu_top.soc.cpu.dcache'
   61 | localparam PSRAM_BASE = 4'h8;  
      |            ^~~~~~~~~~
%Warning-UNUSEDPARAM: /home/furina/LoongArch32/myloong/chiplab/../core/dcache.v:62:12: Parameter is not used: 'PSRAM_END'
                                                                                     : ... note: In instance 'simu_top.soc.cpu.dcache'
   62 | localparam PSRAM_END  = 4'h9;
      |            ^~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/dcache.v:76:13: Signal is not used: 'is_flash'
                                                                                      : ... note: In instance 'simu_top.soc.cpu.dcache'
   76 | wire        is_flash   = 1'b0; 
      |             ^~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/dcache.v:77:13: Signal is not used: 'is_sram'
                                                                                      : ... note: In instance 'simu_top.soc.cpu.dcache'
   77 | wire        is_sram    = 1'b0; 
      |             ^~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/dcache.v:78:13: Signal is not used: 'is_psram'
                                                                                      : ... note: In instance 'simu_top.soc.cpu.dcache'
   78 | wire        is_psram   = 1'b0; 
      |             ^~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/dcache.v:109:12: Signal is not used: 'cacop_done'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.dcache'
  109 | reg        cacop_done;
      |            ^~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/alu.v:39:14: Bits of signal are not used: 'sr64_result'[63:32]
                                                                                   : ... note: In instance 'simu_top.soc.cpu.exu.alu_cpu'
   39 | wire [63: 0] sr64_result;
      |              ^~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/alu.v:41:14: Signal is not driven, nor used: 'aupic_result'
                                                                                   : ... note: In instance 'simu_top.soc.cpu.exu.alu_cpu'
   41 | wire [31: 0] aupic_result;
      |              ^~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/alu.v:60:8: Signal is not used: 'op_nor'
                                                                                  : ... note: In instance 'simu_top.soc.cpu.exu.alu_cpu'
   60 | assign op_nor  = alu_op[ 5];
      |        ^~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/alu.v:67:8: Signal is not used: 'op_andn'
                                                                                  : ... note: In instance 'simu_top.soc.cpu.exu.alu_cpu'
   67 | assign op_andn = alu_op[12];
      |        ^~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/alu.v:68:8: Signal is not used: 'op_orn'
                                                                                  : ... note: In instance 'simu_top.soc.cpu.exu.alu_cpu'
   68 | assign op_orn  = alu_op[13];
      |        ^~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/mdu.v:49:13: Signal is not used: 'leading_zeros'
                                                                                   : ... note: In instance 'simu_top.soc.cpu.exu.mdu_cpu'
   49 | reg  [5:0]  leading_zeros;
      |             ^~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/mdu.v:75:14: Signal is not used: 'signed_result'
                                                                                   : ... note: In instance 'simu_top.soc.cpu.exu.mdu_cpu'
   75 | wire [63: 0] signed_result = ~booth_wallace_product + 1'b1; 
      |              ^~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/mdu.v:78:13: Bits of signal are not used: 'sum_temp_pipe'[68:64]
                                                                                   : ... note: In instance 'simu_top.soc.cpu.exu.mdu_cpu'
   78 | wire [68:0] sum_temp_pipe;
      |             ^~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/mdu.v:105:13: Bits of signal are not used: 'sub_result'[32]
                                                                                    : ... note: In instance 'simu_top.soc.cpu.exu.mdu_cpu'
  105 | wire [32:0] sub_result = result[63:31] - {1'b0, diver_b};
      |             ^~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/../core/mdu.v:136:13: Signal is not used: 'sum_temp'
                                                                                    : ... note: In instance 'simu_top.soc.cpu.exu.mdu_cpu'
  136 | wire [68:0] sum_temp;
      |             ^~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/URT/uart_regs.v:222:13: Signal is not used: 'rstate'
                                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs'
  222 | wire [3:0]  rstate;
      |             ^~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/URT/uart_receiver.v:64:14: Signal is not used: 'rbit_in'
                                                                                                    : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs.receiver'
   64 | reg          rbit_in;
      |              ^~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/URT/uart_receiver.v:95:12: Signal is not used: 'rcounter16_eq_1'
                                                                                                    : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs.receiver'
   95 | wire       rcounter16_eq_1 = (rcounter16 == 4'd1);
      |            ^~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/URT/uart_transmitter.v:43:14: Bits of signal are not used: 'lcr'[7]
                                                                                                       : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs.transmitter'
   43 | input [7:0]  lcr;
      |              ^~~
%Warning-UNUSEDSIGNAL: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/URT/uart_transmitter.v:75:6: Signal is not used: 'tf_overrun'
                                                                                                      : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs.transmitter'
   75 | wire tf_overrun;
      |      ^~~~~~~~~~
%Warning-UNUSEDPARAM: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/URT/uart_sync_flops.v:44:11: Parameter is not used: 'Tp'
                                                                                                     : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs.i_uart_sync_flops'
   44 | parameter Tp            = 1;
      |           ^~
%Warning-CASEX: /home/furina/LoongArch32/myloong/chiplab/IP/APB_DEV/URT/uart_transmitter.v:242:19: Suggest casez (with ?'s) in place of casex (with X's)
  242 |                   casex ({lcr[2],lcr[1:0]})
      |                   ^~~~~
%Warning-SYMRSVDWORD: ../testbench/simu_top.v:69:23: Symbol matches C++ keyword: 'switch'
   69 |     input      [7 :0] switch,       
      |                       ^~~~~~
%Warning-BLKSEQ: /home/furina/LoongArch32/myloong/chiplab/../core/exu.v:213:35: Blocking assignment '=' in sequential logic process
                                                                              : ... Suggest using delayed assignment '<='
  213 |                 bypass_data[1]    = rdata_processed;
      |                                   ^
%Warning-BLKSEQ: /home/furina/LoongArch32/myloong/chiplab/../core/exu.v:214:35: Blocking assignment '=' in sequential logic process
                                                                              : ... Suggest using delayed assignment '<='
  214 |                 bypass_is_load[1] = 1'b0;
      |                                   ^
%Warning-BLKSEQ: /home/furina/LoongArch32/myloong/chiplab/../core/exu.v:216:35: Blocking assignment '=' in sequential logic process
                                                                              : ... Suggest using delayed assignment '<='
  216 |                 bypass_data[0]    = rdata_processed;
      |                                   ^
%Warning-BLKSEQ: /home/furina/LoongArch32/myloong/chiplab/../core/exu.v:217:35: Blocking assignment '=' in sequential logic process
                                                                              : ... Suggest using delayed assignment '<='
  217 |                 bypass_is_load[0] = 1'b0;
      |                                   ^
%Warning-BLKSEQ: /home/furina/LoongArch32/myloong/chiplab/../core/exu.v:222:32: Blocking assignment '=' in sequential logic process
                                                                              : ... Suggest using delayed assignment '<='
  222 |             bypass_rd[1]       = bypass_rd[0];
      |                                ^
%Warning-BLKSEQ: /home/furina/LoongArch32/myloong/chiplab/../core/exu.v:223:32: Blocking assignment '=' in sequential logic process
                                                                              : ... Suggest using delayed assignment '<='
  223 |             bypass_data[1]     = bypass_data[0];
      |                                ^
%Warning-BLKSEQ: /home/furina/LoongArch32/myloong/chiplab/../core/exu.v:224:32: Blocking assignment '=' in sequential logic process
                                                                              : ... Suggest using delayed assignment '<='
  224 |             bypass_is_load[1]  = bypass_is_load[0];
      |                                ^
%Warning-BLKSEQ: /home/furina/LoongArch32/myloong/chiplab/../core/exu.v:227:32: Blocking assignment '=' in sequential logic process
                                                                              : ... Suggest using delayed assignment '<='
  227 |             bypass_rd[0]       = gpr_we ? rd      : bypass_rd[0];
      |                                ^
%Warning-BLKSEQ: /home/furina/LoongArch32/myloong/chiplab/../core/exu.v:228:32: Blocking assignment '=' in sequential logic process
                                                                              : ... Suggest using delayed assignment '<='
  228 |             bypass_data[0]     = gpr_we ? result  : bypass_data[0];
      |                                ^
%Warning-BLKSEQ: /home/furina/LoongArch32/myloong/chiplab/../core/exu.v:229:32: Blocking assignment '=' in sequential logic process
                                                                              : ... Suggest using delayed assignment '<='
  229 |             bypass_is_load[0]  = gpr_we ? is_read : bypass_is_load[0];
      |                                ^
%Warning-BLKSEQ: /home/furina/LoongArch32/myloong/chiplab/../core/mdu.v:116:16: Blocking assignment '=' in sequential logic process
                                                                              : ... Suggest using delayed assignment '<='
  116 |         result = 6'd32;
      |                ^
%Warning-BLKSEQ: /home/furina/LoongArch32/myloong/chiplab/../core/mdu.v:117:15: Blocking assignment '=' in sequential logic process
                                                                              : ... Suggest using delayed assignment '<='
  117 |         found = 1'b0;
      |               ^
%Warning-BLKSEQ: /home/furina/LoongArch32/myloong/chiplab/../core/mdu.v:120:24: Blocking assignment '=' in sequential logic process
                                                                              : ... Suggest using delayed assignment '<='
  120 |                 result = 6'd31 - i[5:0];
      |                        ^
%Warning-BLKSEQ: /home/furina/LoongArch32/myloong/chiplab/../core/mdu.v:121:23: Blocking assignment '=' in sequential logic process
                                                                              : ... Suggest using delayed assignment '<='
  121 |                 found = 1'b1;
      |                       ^
%Warning-SYNCASYNCNET: /home/furina/LoongArch32/myloong/chiplab/../core/axi_bridge.v:3:25: Signal flopped as both synchronous and async: 'simu_top.soc.cpu.__Vcellinp__axi_bridge__rst'
                       /home/furina/LoongArch32/myloong/chiplab/../core/bpu.v:51:9: ... Location of async usage
   51 |     if (rst) begin
      |         ^~~
                       /home/furina/LoongArch32/myloong/chiplab/../core/csr.v:320:9: ... Location of sync usage
  320 |     if (reset) begin
      |         ^~~~~
%Warning-UNOPTFLAT: /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi_mux_sim.v:508:13: Signal unoptimizable: Circular combinational logic: 'simu_top.soc.AXI_SLAVE_MUX.wr_addr_hit'
  508 | wire [5-1:0]wr_addr_hit;
      |             ^~~~~~~~~~~
                    /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi_mux_sim.v:508:13:      Example path: simu_top.soc.AXI_SLAVE_MUX.wr_addr_hit
                    /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi_mux_sim.v:861:25:      Example path: ASSIGNW
                    /home/furina/LoongArch32/myloong/chiplab/IP/AMBA/axi_mux_sim.v:508:13:      Example path: simu_top.soc.AXI_SLAVE_MUX.wr_addr_hit
