main.bb4:
--> @1:prologue level = 5 => {
	@2:xirBarrier0 BarrierDep(0):0,0
    }
    @2:xirBarrier0 level = 5 => {
	@6:mirIntConst0 BarrierDep(0):0,0
	@3:mirIntConst0 BarrierDep(0):0,0
    } <= {
	@1
    }
    @3:mirIntConst0 level = 5 => {
	@4:movi23 TrueDep(0)Sub:4,0
	@9:j_targetIsNext AntiDep(0)Control:4,0
    } <= {
	@2
    }
    @4:movi23 level = 1 => {
	@5:defpsrGPR TrueDep(0)Sub:0,0
	@5:defpsrGPR OutputDep(0)Psr2:0,0
	@9:j_targetIsNext AntiDep(0)Control:1,0
    } <= {
	@3
    }
    @5:defpsrGPR level = 0 => {
	@9:j_targetIsNext AntiDep(0)Control:0,0
    } <= {
	@4, @4
    }
    @6:mirIntConst0 level = 5 => {
	@7:movi23 TrueDep(0)Sub:4,0
	@9:j_targetIsNext AntiDep(0)Control:4,0
    } <= {
	@2
    }
    @7:movi23 level = 1 => {
	@8:defpsrGPR TrueDep(0)Sub:0,0
	@8:defpsrGPR OutputDep(0)Psr1:0,0
	@9:j_targetIsNext AntiDep(0)Control:1,0
    } <= {
	@6
    }
    @8:defpsrGPR level = 0 => {
	@9:j_targetIsNext AntiDep(0)Control:0,0
    } <= {
	@7, @7
    }
    @9:j_targetIsNext level = 0 => {
    } <= {
	@8, @7, @6, @5, @4, @3
    }
main.bb5:
--> @10:mirIntConst0 level = 6 => {
	@11:movi23 TrueDep(0)Sub:4,0
	@36:branch_cond AntiDep(0)Control:0,0
	@35:comp2cc34 UniqueDep(0)0?0:0,0
    }
    @11:movi23 level = 2 => {
	@16:xirAsmMultiResCall0 TrueDep(0)Sub:1,0
	@36:branch_cond AntiDep(0)Control:0,0
	@35:comp2cc34 UniqueDep(0)0?0:0,0
    } <= {
	@10
    }
--> @13:mirIntConst0 level = 6 => {
	@14:movi23 TrueDep(0)Sub:4,0
	@36:branch_cond AntiDep(0)Control:0,0
	@35:comp2cc34 UniqueDep(0)0?0:0,0
    }
    @14:movi23 level = 2 => {
	@16:xirAsmMultiResCall0 TrueDep(1)Sub:1,0
	@36:branch_cond AntiDep(0)Control:0,0
	@35:comp2cc34 UniqueDep(0)0?0:0,0
    } <= {
	@13
    }
    @16:xirAsmMultiResCall0 level = 1 => {
	@18:MultiDef0 TrueDep(0)Sub:0,0
	@17:MultiDef0 TrueDep(0)Sub:0,0
	@17:MultiDef0 OutputDep(0)Psr3:0,0
	@18:MultiDef0 OutputDep(0)Psr5:0,0
	@36:branch_cond AntiDep(0)Control:0,0
	@35:comp2cc34 UniqueDep(0)0?0:0,0
    } <= {
	@14, @11
    }
    @17:MultiDef0 level = 1 => {
	@36:branch_cond AntiDep(0)Control:0,0
	@35:comp2cc34 UniqueDep(0)0?0:0,0
    } <= {
	@16, @16
    }
    @18:MultiDef0 level = 1 => {
	@36:branch_cond AntiDep(0)Control:0,0
	@35:comp2cc34 UniqueDep(0)0?0:0,0
    } <= {
	@16, @16
    }
--> @19:globaddrGPR level = 9 => {
	@24:ADDR_GPR TrueDep(0)Sub:4,0
	@36:branch_cond AntiDep(0)Control:0,0
	@35:comp2cc34 UniqueDep(0)0?0:0,0
    }
--> @21:mirIntConst0 level = 17 => {
	@22:movi23 TrueDep(0)Sub:4,0
	@36:branch_cond AntiDep(0)Control:0,0
	@35:comp2cc34 UniqueDep(0)0?0:0,0
    }
    @22:movi23 level = 13 => {
	@23:mult_0 TrueDep(1)Sub:4,0
	@36:branch_cond AntiDep(0)Control:0,0
	@35:comp2cc34 UniqueDep(0)0?0:0,0
    } <= {
	@21
    }
    @23:mult_0 level = 9 => {
	@24:ADDR_GPR TrueDep(1)Sub:4,0
	@30:addi_0 AntiDep(0)Psr1:4,0
	@36:branch_cond AntiDep(0)Control:0,0
	@35:comp2cc34 UniqueDep(0)0?0:0,0
    } <= {
	@22
    }
    @24:ADDR_GPR level = 5 => {
	@27:lw_25 TrueDep(0)Sub:4,0
	@36:branch_cond AntiDep(0)Control:0,0
	@35:comp2cc34 UniqueDep(0)0?0:0,0
    } <= {
	@23, @19
    }
    @27:lw_25 level = 1 => {
	@28:defpsrGPR TrueDep(0)Sub:0,0
	@28:defpsrGPR OutputDep(0)Psr4:0,0
	@36:branch_cond AntiDep(0)Control:0,0
	@35:comp2cc34 UniqueDep(0)0?0:0,0
    } <= {
	@24
    }
    @28:defpsrGPR level = 1 => {
	@36:branch_cond AntiDep(0)Control:0,0
	@35:comp2cc34 UniqueDep(0)0?0:0,0
    } <= {
	@27, @27
    }
    @30:addi_0 level = 1 => {
	@31:defpsrGPR TrueDep(0)Sub:0,0
	@31:defpsrGPR OutputDep(0)Psr1:0,0
	@36:branch_cond AntiDep(0)Control:0,0
	@35:comp2cc34 UniqueDep(0)0?0:0,0
    } <= {
	@23
    }
    @31:defpsrGPR level = 1 => {
	@35:comp2cc34 TrueDep(0)Psr1:0,0
	@36:branch_cond AntiDep(0)Control:0,0
	@35:comp2cc34 UniqueDep(0)0?0:0,0
    } <= {
	@30, @30
    }
--> @33:mirIntConst0 level = 9 => {
	@34:movi23 TrueDep(0)Sub:4,0
	@36:branch_cond AntiDep(0)Control:0,0
	@35:comp2cc34 UniqueDep(0)0?0:0,0
    }
    @34:movi23 level = 5 => {
	@35:comp2cc34 TrueDep(1)Sub:4,0
	@36:branch_cond AntiDep(0)Control:0,0
	@35:comp2cc34 UniqueDep(0)0?0:0,0
    } <= {
	@33
    }
    @35:comp2cc34 level = 1 => {
	@36:branch_cond TrueDep(0)Sub:1,0
	@36:branch_cond AntiDep(0)Control:0,0
    } <= {
	@34, @31, @34, @33, @31, @30, @28, @27, @24, @23, @22, @21, @19, @18, @17, @16, @14, @13, @11, @10
    }
    @36:branch_cond level = 0 => {
    } <= {
	@35, @35, @34, @33, @31, @30, @28, @27, @24, @23, @22, @21, @19, @18, @17, @16, @14, @13, @11, @10
    }
main.bb6:
--> @38:ret_GPR_j level = 20 => {
	@39:globaddrGPR TrueDep(0)Control:4,0
	@41:mirIntConst0 TrueDep(0)Control:4,0
	@42:movi23 TrueDep(0)Control:4,0
	@43:mult_0 TrueDep(0)Control:4,0
	@44:ADDR_GPR TrueDep(0)Control:4,0
	@48:lw_25 TrueDep(0)Control:4,0
	@49:sw_61 TrueDep(0)Control:4,0
    }
    @39:globaddrGPR level = 8 => {
	@44:ADDR_GPR TrueDep(0)Sub:4,0
    } <= {
	@38
    }
    @41:mirIntConst0 level = 16 => {
	@42:movi23 TrueDep(0)Sub:4,0
    } <= {
	@38
    }
    @42:movi23 level = 12 => {
	@43:mult_0 TrueDep(1)Sub:4,0
    } <= {
	@41, @38
    }
    @43:mult_0 level = 8 => {
	@44:ADDR_GPR TrueDep(1)Sub:4,0
    } <= {
	@42, @38
    }
    @44:ADDR_GPR level = 4 => {
	@49:sw_61 TrueDep(0)Sub:4,0
    } <= {
	@43, @39, @38
    }
    @48:lw_25 level = 4 => {
	@49:sw_61 TrueDep(1)Sub:4,0
	@49:sw_61 AntiDep(0)Mem#0:1,0
    } <= {
	@38
    }
    @49:sw_61 level = 0 => {
    } <= {
	@48, @44, @48, @38
    }
main.bb7:
--> @50:end level = 0 => {
    }
main.bb4:
--> @1:prologue level = 5 => {
	@2:xirBarrier0 BarrierDep(0):0,0
    }
    @2:xirBarrier0 level = 5 => {
	@3:mirIntConst0 BarrierDep(0):0,0
	@6:mirIntConst0 BarrierDep(0):0,0
    } <= {
	@1
    }
    @6:mirIntConst0 level = 5 => {
	@7:movi23 TrueDep(0)Sub:4,0
	@9:j_targetIsNext AntiDep(0)Control:4,0
    } <= {
	@2
    }
    @3:mirIntConst0 level = 5 => {
	@4:movi23 TrueDep(0)Sub:4,0
	@9:j_targetIsNext AntiDep(0)Control:4,0
    } <= {
	@2
    }
    @7:movi23 level = 1 => {
	@9:j_targetIsNext AntiDep(0)Control:1,0
    } <= {
	@6
    }
    @4:movi23 level = 1 => {
	@9:j_targetIsNext AntiDep(0)Control:1,0
    } <= {
	@3
    }
    @9:j_targetIsNext level = 0 => {
    } <= {
	@4, @7, @3, @6
    }
main.bb5:
--> @21:mirIntConst0 level = 19 => {
	@22:movi23 TrueDep(0)Sub:4,0
	@36:branch_cond AntiDep(0)Control:0,0
	@35:comp2cc34 UniqueDep(0)0?0:0,0
    }
--> @19:globaddrGPR level = 9 => {
	@24:ADDR_GPR TrueDep(0)GPR4:4,0
	@36:branch_cond AntiDep(0)Control:0,0
	@35:comp2cc34 UniqueDep(0)0?0:0,0
    }
--> @33:mirIntConst0 level = 9 => {
	@34:movi23 TrueDep(0)Sub:4,0
	@36:branch_cond AntiDep(0)Control:0,0
	@35:comp2cc34 UniqueDep(0)0?0:0,0
    }
--> @10:mirIntConst0 level = 11 => {
	@11:movi23 TrueDep(0)Sub:4,0
	@36:branch_cond AntiDep(0)Control:0,0
	@35:comp2cc34 UniqueDep(0)0?0:0,0
    }
    @22:movi23 level = 15 => {
	@23:mult_0 TrueDep(1)GPR2:4,0
	@14:movi23 OutputDep(0)GPR2:4,0
	@36:branch_cond AntiDep(0)Control:0,0
	@35:comp2cc34 UniqueDep(0)0?0:0,0
    } <= {
	@21
    }
--> @13:mirIntConst0 level = 11 => {
	@14:movi23 TrueDep(0)Sub:4,0
	@36:branch_cond AntiDep(0)Control:0,0
	@35:comp2cc34 UniqueDep(0)0?0:0,0
    }
    @34:movi23 level = 5 => {
	@35:comp2cc34 TrueDep(1)GPR5:4,0
	@36:branch_cond AntiDep(0)Control:0,0
	@35:comp2cc34 UniqueDep(0)0?0:0,0
    } <= {
	@33
    }
    @11:movi23 level = 7 => {
	@16:xirAsmMultiResCall0 TrueDep(0)GPR3:1,0
	@16:xirAsmMultiResCall0 OutputDep(0)GPR3:1,0
	@36:branch_cond AntiDep(0)Control:0,0
	@35:comp2cc34 UniqueDep(0)0?0:0,0
    } <= {
	@10
    }
    @23:mult_0 level = 11 => {
	@30:addi_0 AntiDep(0)Psr1:4,0
	@24:ADDR_GPR TrueDep(1)GPR6:4,0
	@14:movi23 AntiDep(1)GPR2:4,0
	@36:branch_cond AntiDep(0)Control:0,0
	@35:comp2cc34 UniqueDep(0)0?0:0,0
    } <= {
	@22
    }
    @14:movi23 level = 7 => {
	@16:xirAsmMultiResCall0 TrueDep(1)GPR2:1,0
	@16:xirAsmMultiResCall0 OutputDep(0)GPR2:1,0
	@36:branch_cond AntiDep(0)Control:0,0
	@35:comp2cc34 UniqueDep(0)0?0:0,0
    } <= {
	@13, @23, @22
    }
    @16:xirAsmMultiResCall0 level = 6 => {
	@24:ADDR_GPR OutputDep(0)GPR2:1,0
	@36:branch_cond AntiDep(0)Control:0,0
	@35:comp2cc34 UniqueDep(0)0?0:0,0
    } <= {
	@14, @14, @11, @11
    }
    @24:ADDR_GPR level = 5 => {
	@27:lw_25 TrueDep(0)GPR2:4,0
	@27:lw_25 OutputDep(0)GPR2:4,0
	@36:branch_cond AntiDep(0)Control:0,0
	@35:comp2cc34 UniqueDep(0)0?0:0,0
    } <= {
	@16, @23, @19
    }
    @30:addi_0 level = 5 => {
	@35:comp2cc34 TrueDep(0)Psr1:4,0
	@36:branch_cond AntiDep(0)Control:0,0
	@35:comp2cc34 UniqueDep(0)0?0:0,0
    } <= {
	@23
    }
    @27:lw_25 level = 1 => {
	@36:branch_cond AntiDep(0)Control:0,0
	@35:comp2cc34 UniqueDep(0)0?0:0,0
    } <= {
	@24, @24
    }
    @35:comp2cc34 level = 1 => {
	@36:branch_cond TrueDep(0)Sub:1,0
	@36:branch_cond AntiDep(0)Control:0,0
    } <= {
	@30, @34, @27, @30, @24, @16, @14, @23, @11, @34, @13, @22, @10, @33, @19, @21
    }
    @36:branch_cond level = 0 => {
    } <= {
	@35, @35, @27, @30, @24, @16, @14, @23, @11, @34, @13, @22, @10, @33, @19, @21
    }
main.bb6:
--> @38:ret_GPR_j level = 20 => {
	@41:mirIntConst0 TrueDep(0)Control:4,0
	@39:globaddrGPR TrueDep(0)Control:4,0
	@48:lw_25 TrueDep(0)Control:4,0
	@42:movi23 TrueDep(0)Control:4,0
	@43:mult_0 TrueDep(0)Control:4,0
	@44:ADDR_GPR TrueDep(0)Control:4,0
	@49:sw_61 TrueDep(0)Control:4,0
    }
    @41:mirIntConst0 level = 16 => {
	@42:movi23 TrueDep(0)Sub:4,0
    } <= {
	@38
    }
    @39:globaddrGPR level = 8 => {
	@44:ADDR_GPR TrueDep(0)GPR2:4,0
    } <= {
	@38
    }
    @48:lw_25 level = 4 => {
	@49:sw_61 TrueDep(1)GPR3:4,0
	@49:sw_61 AntiDep(0)Mem#0:1,0
    } <= {
	@38
    }
    @42:movi23 level = 12 => {
	@43:mult_0 TrueDep(1)GPR4:4,0
    } <= {
	@41, @38
    }
    @43:mult_0 level = 8 => {
	@44:ADDR_GPR TrueDep(1)GPR1:4,0
	@44:ADDR_GPR OutputDep(0)GPR1:4,0
    } <= {
	@42, @38
    }
    @44:ADDR_GPR level = 4 => {
	@49:sw_61 TrueDep(0)GPR1:4,0
    } <= {
	@43, @43, @39, @38
    }
    @49:sw_61 level = 0 => {
    } <= {
	@44, @48, @48, @38
    }
main.bb7:
--> @50:end level = 0 => {
    }
