# Tiny Tapeout project information
project: 
  title:        "Evidencia 2 Código Verilog"
  author:       "Mariana Gautrin, Arah Rojas, Olín"
  discord:      "NA"
  description:  "Simulación 3D"
  language:     "Verilog"
  clock_hz:     0

  tiles: "1x1"
  top_module:  "tt_um_equipo7"

  source_files:
    - "project.v"

pinout:
  # Inputs
  ui[0]: "rst"       # Reset
  ui[1]: "tx_req"    # TX Start request
  ui[2]: "clk16"     # 16x baud rate clock
  ui[3]: "cfg0"      # Config bit 0 (data_len[0])
  ui[4]: "cfg1"      # Config bit 1 (data_len[1])
  ui[5]: "cfg2"      # Config bit 2 (parity_even)
  ui[6]: "cfg3"      # Config bit 3 (parity_en)
  ui[7]: "cfg4"      # Config bit 4 (stop_sel)

  # Outputs
  uo[0]: "tx_sn"     # TX serial output
  uo[1]: "tx_busy"   # TX busy flag
  uo[2]: "rx_valid"  # RX valid
  uo[3]: "rx_err"    # RX error
  uo[4]: ""          # Unused
  uo[5]: ""          # Unused
  uo[6]: ""          # Unused
  uo[7]: ""          # Unused

  # Bidirectional pins (used for TX/RX data exchange)
  uio[0]: "tx_data0" # TX data bit 0
  uio[1]: "tx_data1" # TX data bit 1
  uio[2]: "tx_data2" # TX data bit 2
  uio[3]: "tx_data3" # TX data bit 3
  uio[4]: "tx_data4" # TX data bit 4
  uio[5]: "tx_data5" # TX data bit 5
  uio[6]: "tx_data6" # TX data bit 6
  uio[7]: "tx_data7" # TX data bit 7

yaml_version: 6
