
DAC_Single_753.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000eca4  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  0800ef3c  0800ef3c  0000ff3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800efc4  0800efc4  0000ffc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800efcc  0800efcc  0000ffcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800efd0  0800efd0  0000ffd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000134  24000000  0800efd4  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDecripSection 00000060  24000134  0800f108  00010134  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDecripSection 00000060  24000194  0800f168  00010194  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000049e0  240001f4  0800f1c8  000101f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  24004bd4  0800f1c8  00010bd4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000101f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000210d4  00000000  00000000  00010222  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004184  00000000  00000000  000312f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015e0  00000000  00000000  00035480  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010d8  00000000  00000000  00036a60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003af8c  00000000  00000000  00037b38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000202e9  00000000  00000000  00072ac4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00166211  00000000  00000000  00092dad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001f8fbe  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005bf8  00000000  00000000  001f9004  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  001febfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	240001f4 	.word	0x240001f4
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800ef24 	.word	0x0800ef24

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	240001f8 	.word	0x240001f8
 80002d4:	0800ef24 	.word	0x0800ef24

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b96a 	b.w	80005c4 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	460c      	mov	r4, r1
 8000310:	2b00      	cmp	r3, #0
 8000312:	d14e      	bne.n	80003b2 <__udivmoddi4+0xaa>
 8000314:	4694      	mov	ip, r2
 8000316:	458c      	cmp	ip, r1
 8000318:	4686      	mov	lr, r0
 800031a:	fab2 f282 	clz	r2, r2
 800031e:	d962      	bls.n	80003e6 <__udivmoddi4+0xde>
 8000320:	b14a      	cbz	r2, 8000336 <__udivmoddi4+0x2e>
 8000322:	f1c2 0320 	rsb	r3, r2, #32
 8000326:	4091      	lsls	r1, r2
 8000328:	fa20 f303 	lsr.w	r3, r0, r3
 800032c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000330:	4319      	orrs	r1, r3
 8000332:	fa00 fe02 	lsl.w	lr, r0, r2
 8000336:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800033a:	fa1f f68c 	uxth.w	r6, ip
 800033e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000342:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000346:	fb07 1114 	mls	r1, r7, r4, r1
 800034a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800034e:	fb04 f106 	mul.w	r1, r4, r6
 8000352:	4299      	cmp	r1, r3
 8000354:	d90a      	bls.n	800036c <__udivmoddi4+0x64>
 8000356:	eb1c 0303 	adds.w	r3, ip, r3
 800035a:	f104 30ff 	add.w	r0, r4, #4294967295
 800035e:	f080 8112 	bcs.w	8000586 <__udivmoddi4+0x27e>
 8000362:	4299      	cmp	r1, r3
 8000364:	f240 810f 	bls.w	8000586 <__udivmoddi4+0x27e>
 8000368:	3c02      	subs	r4, #2
 800036a:	4463      	add	r3, ip
 800036c:	1a59      	subs	r1, r3, r1
 800036e:	fa1f f38e 	uxth.w	r3, lr
 8000372:	fbb1 f0f7 	udiv	r0, r1, r7
 8000376:	fb07 1110 	mls	r1, r7, r0, r1
 800037a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800037e:	fb00 f606 	mul.w	r6, r0, r6
 8000382:	429e      	cmp	r6, r3
 8000384:	d90a      	bls.n	800039c <__udivmoddi4+0x94>
 8000386:	eb1c 0303 	adds.w	r3, ip, r3
 800038a:	f100 31ff 	add.w	r1, r0, #4294967295
 800038e:	f080 80fc 	bcs.w	800058a <__udivmoddi4+0x282>
 8000392:	429e      	cmp	r6, r3
 8000394:	f240 80f9 	bls.w	800058a <__udivmoddi4+0x282>
 8000398:	4463      	add	r3, ip
 800039a:	3802      	subs	r0, #2
 800039c:	1b9b      	subs	r3, r3, r6
 800039e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003a2:	2100      	movs	r1, #0
 80003a4:	b11d      	cbz	r5, 80003ae <__udivmoddi4+0xa6>
 80003a6:	40d3      	lsrs	r3, r2
 80003a8:	2200      	movs	r2, #0
 80003aa:	e9c5 3200 	strd	r3, r2, [r5]
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d905      	bls.n	80003c2 <__udivmoddi4+0xba>
 80003b6:	b10d      	cbz	r5, 80003bc <__udivmoddi4+0xb4>
 80003b8:	e9c5 0100 	strd	r0, r1, [r5]
 80003bc:	2100      	movs	r1, #0
 80003be:	4608      	mov	r0, r1
 80003c0:	e7f5      	b.n	80003ae <__udivmoddi4+0xa6>
 80003c2:	fab3 f183 	clz	r1, r3
 80003c6:	2900      	cmp	r1, #0
 80003c8:	d146      	bne.n	8000458 <__udivmoddi4+0x150>
 80003ca:	42a3      	cmp	r3, r4
 80003cc:	d302      	bcc.n	80003d4 <__udivmoddi4+0xcc>
 80003ce:	4290      	cmp	r0, r2
 80003d0:	f0c0 80f0 	bcc.w	80005b4 <__udivmoddi4+0x2ac>
 80003d4:	1a86      	subs	r6, r0, r2
 80003d6:	eb64 0303 	sbc.w	r3, r4, r3
 80003da:	2001      	movs	r0, #1
 80003dc:	2d00      	cmp	r5, #0
 80003de:	d0e6      	beq.n	80003ae <__udivmoddi4+0xa6>
 80003e0:	e9c5 6300 	strd	r6, r3, [r5]
 80003e4:	e7e3      	b.n	80003ae <__udivmoddi4+0xa6>
 80003e6:	2a00      	cmp	r2, #0
 80003e8:	f040 8090 	bne.w	800050c <__udivmoddi4+0x204>
 80003ec:	eba1 040c 	sub.w	r4, r1, ip
 80003f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003f4:	fa1f f78c 	uxth.w	r7, ip
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb4 f6f8 	udiv	r6, r4, r8
 80003fe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000402:	fb08 4416 	mls	r4, r8, r6, r4
 8000406:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040a:	fb07 f006 	mul.w	r0, r7, r6
 800040e:	4298      	cmp	r0, r3
 8000410:	d908      	bls.n	8000424 <__udivmoddi4+0x11c>
 8000412:	eb1c 0303 	adds.w	r3, ip, r3
 8000416:	f106 34ff 	add.w	r4, r6, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x11a>
 800041c:	4298      	cmp	r0, r3
 800041e:	f200 80cd 	bhi.w	80005bc <__udivmoddi4+0x2b4>
 8000422:	4626      	mov	r6, r4
 8000424:	1a1c      	subs	r4, r3, r0
 8000426:	fa1f f38e 	uxth.w	r3, lr
 800042a:	fbb4 f0f8 	udiv	r0, r4, r8
 800042e:	fb08 4410 	mls	r4, r8, r0, r4
 8000432:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000436:	fb00 f707 	mul.w	r7, r0, r7
 800043a:	429f      	cmp	r7, r3
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x148>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f100 34ff 	add.w	r4, r0, #4294967295
 8000446:	d202      	bcs.n	800044e <__udivmoddi4+0x146>
 8000448:	429f      	cmp	r7, r3
 800044a:	f200 80b0 	bhi.w	80005ae <__udivmoddi4+0x2a6>
 800044e:	4620      	mov	r0, r4
 8000450:	1bdb      	subs	r3, r3, r7
 8000452:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000456:	e7a5      	b.n	80003a4 <__udivmoddi4+0x9c>
 8000458:	f1c1 0620 	rsb	r6, r1, #32
 800045c:	408b      	lsls	r3, r1
 800045e:	fa22 f706 	lsr.w	r7, r2, r6
 8000462:	431f      	orrs	r7, r3
 8000464:	fa20 fc06 	lsr.w	ip, r0, r6
 8000468:	fa04 f301 	lsl.w	r3, r4, r1
 800046c:	ea43 030c 	orr.w	r3, r3, ip
 8000470:	40f4      	lsrs	r4, r6
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	0c38      	lsrs	r0, r7, #16
 8000478:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800047c:	fbb4 fef0 	udiv	lr, r4, r0
 8000480:	fa1f fc87 	uxth.w	ip, r7
 8000484:	fb00 441e 	mls	r4, r0, lr, r4
 8000488:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048c:	fb0e f90c 	mul.w	r9, lr, ip
 8000490:	45a1      	cmp	r9, r4
 8000492:	fa02 f201 	lsl.w	r2, r2, r1
 8000496:	d90a      	bls.n	80004ae <__udivmoddi4+0x1a6>
 8000498:	193c      	adds	r4, r7, r4
 800049a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800049e:	f080 8084 	bcs.w	80005aa <__udivmoddi4+0x2a2>
 80004a2:	45a1      	cmp	r9, r4
 80004a4:	f240 8081 	bls.w	80005aa <__udivmoddi4+0x2a2>
 80004a8:	f1ae 0e02 	sub.w	lr, lr, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	eba4 0409 	sub.w	r4, r4, r9
 80004b2:	fa1f f983 	uxth.w	r9, r3
 80004b6:	fbb4 f3f0 	udiv	r3, r4, r0
 80004ba:	fb00 4413 	mls	r4, r0, r3, r4
 80004be:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004c2:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d907      	bls.n	80004da <__udivmoddi4+0x1d2>
 80004ca:	193c      	adds	r4, r7, r4
 80004cc:	f103 30ff 	add.w	r0, r3, #4294967295
 80004d0:	d267      	bcs.n	80005a2 <__udivmoddi4+0x29a>
 80004d2:	45a4      	cmp	ip, r4
 80004d4:	d965      	bls.n	80005a2 <__udivmoddi4+0x29a>
 80004d6:	3b02      	subs	r3, #2
 80004d8:	443c      	add	r4, r7
 80004da:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004de:	fba0 9302 	umull	r9, r3, r0, r2
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	429c      	cmp	r4, r3
 80004e8:	46ce      	mov	lr, r9
 80004ea:	469c      	mov	ip, r3
 80004ec:	d351      	bcc.n	8000592 <__udivmoddi4+0x28a>
 80004ee:	d04e      	beq.n	800058e <__udivmoddi4+0x286>
 80004f0:	b155      	cbz	r5, 8000508 <__udivmoddi4+0x200>
 80004f2:	ebb8 030e 	subs.w	r3, r8, lr
 80004f6:	eb64 040c 	sbc.w	r4, r4, ip
 80004fa:	fa04 f606 	lsl.w	r6, r4, r6
 80004fe:	40cb      	lsrs	r3, r1
 8000500:	431e      	orrs	r6, r3
 8000502:	40cc      	lsrs	r4, r1
 8000504:	e9c5 6400 	strd	r6, r4, [r5]
 8000508:	2100      	movs	r1, #0
 800050a:	e750      	b.n	80003ae <__udivmoddi4+0xa6>
 800050c:	f1c2 0320 	rsb	r3, r2, #32
 8000510:	fa20 f103 	lsr.w	r1, r0, r3
 8000514:	fa0c fc02 	lsl.w	ip, ip, r2
 8000518:	fa24 f303 	lsr.w	r3, r4, r3
 800051c:	4094      	lsls	r4, r2
 800051e:	430c      	orrs	r4, r1
 8000520:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000524:	fa00 fe02 	lsl.w	lr, r0, r2
 8000528:	fa1f f78c 	uxth.w	r7, ip
 800052c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000530:	fb08 3110 	mls	r1, r8, r0, r3
 8000534:	0c23      	lsrs	r3, r4, #16
 8000536:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800053a:	fb00 f107 	mul.w	r1, r0, r7
 800053e:	4299      	cmp	r1, r3
 8000540:	d908      	bls.n	8000554 <__udivmoddi4+0x24c>
 8000542:	eb1c 0303 	adds.w	r3, ip, r3
 8000546:	f100 36ff 	add.w	r6, r0, #4294967295
 800054a:	d22c      	bcs.n	80005a6 <__udivmoddi4+0x29e>
 800054c:	4299      	cmp	r1, r3
 800054e:	d92a      	bls.n	80005a6 <__udivmoddi4+0x29e>
 8000550:	3802      	subs	r0, #2
 8000552:	4463      	add	r3, ip
 8000554:	1a5b      	subs	r3, r3, r1
 8000556:	b2a4      	uxth	r4, r4
 8000558:	fbb3 f1f8 	udiv	r1, r3, r8
 800055c:	fb08 3311 	mls	r3, r8, r1, r3
 8000560:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000564:	fb01 f307 	mul.w	r3, r1, r7
 8000568:	42a3      	cmp	r3, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x276>
 800056c:	eb1c 0404 	adds.w	r4, ip, r4
 8000570:	f101 36ff 	add.w	r6, r1, #4294967295
 8000574:	d213      	bcs.n	800059e <__udivmoddi4+0x296>
 8000576:	42a3      	cmp	r3, r4
 8000578:	d911      	bls.n	800059e <__udivmoddi4+0x296>
 800057a:	3902      	subs	r1, #2
 800057c:	4464      	add	r4, ip
 800057e:	1ae4      	subs	r4, r4, r3
 8000580:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000584:	e739      	b.n	80003fa <__udivmoddi4+0xf2>
 8000586:	4604      	mov	r4, r0
 8000588:	e6f0      	b.n	800036c <__udivmoddi4+0x64>
 800058a:	4608      	mov	r0, r1
 800058c:	e706      	b.n	800039c <__udivmoddi4+0x94>
 800058e:	45c8      	cmp	r8, r9
 8000590:	d2ae      	bcs.n	80004f0 <__udivmoddi4+0x1e8>
 8000592:	ebb9 0e02 	subs.w	lr, r9, r2
 8000596:	eb63 0c07 	sbc.w	ip, r3, r7
 800059a:	3801      	subs	r0, #1
 800059c:	e7a8      	b.n	80004f0 <__udivmoddi4+0x1e8>
 800059e:	4631      	mov	r1, r6
 80005a0:	e7ed      	b.n	800057e <__udivmoddi4+0x276>
 80005a2:	4603      	mov	r3, r0
 80005a4:	e799      	b.n	80004da <__udivmoddi4+0x1d2>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e7d4      	b.n	8000554 <__udivmoddi4+0x24c>
 80005aa:	46d6      	mov	lr, sl
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1a6>
 80005ae:	4463      	add	r3, ip
 80005b0:	3802      	subs	r0, #2
 80005b2:	e74d      	b.n	8000450 <__udivmoddi4+0x148>
 80005b4:	4606      	mov	r6, r0
 80005b6:	4623      	mov	r3, r4
 80005b8:	4608      	mov	r0, r1
 80005ba:	e70f      	b.n	80003dc <__udivmoddi4+0xd4>
 80005bc:	3e02      	subs	r6, #2
 80005be:	4463      	add	r3, ip
 80005c0:	e730      	b.n	8000424 <__udivmoddi4+0x11c>
 80005c2:	bf00      	nop

080005c4 <__aeabi_idiv0>:
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop

080005c8 <transmitAudioData.0>:
        //playbuf[i] = (int32_t)(2147483647 * sin(M_PI * i / 256));  // Generate sine wave
        playbuf[i] = (int32_t) i;  // Generate sine wave
    }


  void transmitAudioData(SAI_HandleTypeDef *hsai, uint32_t *data){
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b084      	sub	sp, #16
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	60f8      	str	r0, [r7, #12]
 80005d0:	60b9      	str	r1, [r7, #8]
 80005d2:	f8c7 c004 	str.w	ip, [r7, #4]
	    if (HAL_SAI_Transmit_DMA(hsai, (uint8_t*) data, AUDIO_BUFFER_SIZE) != HAL_OK)
 80005d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80005da:	68b9      	ldr	r1, [r7, #8]
 80005dc:	68f8      	ldr	r0, [r7, #12]
 80005de:	f009 f9b3 	bl	8009948 <HAL_SAI_Transmit_DMA>
 80005e2:	4603      	mov	r3, r0
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d001      	beq.n	80005ec <transmitAudioData.0+0x24>
	    {
	        Error_Handler();
 80005e8:	f000 fb10 	bl	8000c0c <Error_Handler>
	    }
  }
 80005ec:	bf00      	nop
 80005ee:	3710      	adds	r7, #16
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}

080005f4 <main>:
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	f5ad 5d80 	sub.w	sp, sp, #4096	@ 0x1000
 80005fa:	b082      	sub	sp, #8
 80005fc:	af00      	add	r7, sp, #0
int main(void)
 80005fe:	f241 0310 	movw	r3, #4112	@ 0x1010
 8000602:	443b      	add	r3, r7
 8000604:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 8000608:	6013      	str	r3, [r2, #0]
  HAL_Init();
 800060a:	f000 fe2d 	bl	8001268 <HAL_Init>
  SystemClock_Config();
 800060e:	f000 f855 	bl	80006bc <SystemClock_Config>
  PeriphCommonClock_Config();
 8000612:	f000 f8cf 	bl	80007b4 <PeriphCommonClock_Config>
  MX_GPIO_Init();
 8000616:	f000 fa1d 	bl	8000a54 <MX_GPIO_Init>
  MX_DMA_Init();
 800061a:	f000 f9f3 	bl	8000a04 <MX_DMA_Init>
  MX_ETH_Init();
 800061e:	f000 f8f9 	bl	8000814 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000622:	f000 f9a3 	bl	800096c <MX_USART3_UART_Init>
  MX_SAI1_Init();
 8000626:	f000 f941 	bl	80008ac <MX_SAI1_Init>
  MX_USB_DEVICE_Init();
 800062a:	f00d ff7b 	bl	800e524 <MX_USB_DEVICE_Init>
  uint32_t sheesh[AUDIO_BUFFER_SIZE] = {0};
 800062e:	f107 0308 	add.w	r3, r7, #8
 8000632:	3b08      	subs	r3, #8
 8000634:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000638:	2100      	movs	r1, #0
 800063a:	4618      	mov	r0, r3
 800063c:	f00e fc46 	bl	800eecc <memset>
  for (int i = 0; i < AUDIO_BUFFER_SIZE; i++) {
 8000640:	2300      	movs	r3, #0
 8000642:	f241 0204 	movw	r2, #4100	@ 0x1004
 8000646:	443a      	add	r2, r7
 8000648:	6013      	str	r3, [r2, #0]
 800064a:	e017      	b.n	800067c <main+0x88>
        playbuf[i] = (int32_t) i;  // Generate sine wave
 800064c:	f241 0304 	movw	r3, #4100	@ 0x1004
 8000650:	443b      	add	r3, r7
 8000652:	6819      	ldr	r1, [r3, #0]
 8000654:	f241 0308 	movw	r3, #4104	@ 0x1008
 8000658:	443b      	add	r3, r7
 800065a:	f6a3 0308 	subw	r3, r3, #2056	@ 0x808
 800065e:	f241 0204 	movw	r2, #4100	@ 0x1004
 8000662:	443a      	add	r2, r7
 8000664:	6812      	ldr	r2, [r2, #0]
 8000666:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (int i = 0; i < AUDIO_BUFFER_SIZE; i++) {
 800066a:	f241 0304 	movw	r3, #4100	@ 0x1004
 800066e:	443b      	add	r3, r7
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	3301      	adds	r3, #1
 8000674:	f241 0204 	movw	r2, #4100	@ 0x1004
 8000678:	443a      	add	r2, r7
 800067a:	6013      	str	r3, [r2, #0]
 800067c:	f241 0304 	movw	r3, #4100	@ 0x1004
 8000680:	443b      	add	r3, r7
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000688:	dbe0      	blt.n	800064c <main+0x58>

  transmitAudioData(&hsai_BlockB1, playbuf);
 800068a:	f507 6300 	add.w	r3, r7, #2048	@ 0x800
 800068e:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 8000692:	4694      	mov	ip, r2
 8000694:	4619      	mov	r1, r3
 8000696:	4807      	ldr	r0, [pc, #28]	@ (80006b4 <main+0xc0>)
 8000698:	f7ff ff96 	bl	80005c8 <transmitAudioData.0>
  transmitAudioData(&hsai_BlockA1, playbuf);
 800069c:	f507 6300 	add.w	r3, r7, #2048	@ 0x800
 80006a0:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 80006a4:	4694      	mov	ip, r2
 80006a6:	4619      	mov	r1, r3
 80006a8:	4803      	ldr	r0, [pc, #12]	@ (80006b8 <main+0xc4>)
 80006aa:	f7ff ff8d 	bl	80005c8 <transmitAudioData.0>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006ae:	bf00      	nop
 80006b0:	e7fd      	b.n	80006ae <main+0xba>
 80006b2:	bf00      	nop
 80006b4:	24000390 	.word	0x24000390
 80006b8:	240002f8 	.word	0x240002f8

080006bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b09c      	sub	sp, #112	@ 0x70
 80006c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006c6:	224c      	movs	r2, #76	@ 0x4c
 80006c8:	2100      	movs	r1, #0
 80006ca:	4618      	mov	r0, r3
 80006cc:	f00e fbfe 	bl	800eecc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006d0:	1d3b      	adds	r3, r7, #4
 80006d2:	2220      	movs	r2, #32
 80006d4:	2100      	movs	r1, #0
 80006d6:	4618      	mov	r0, r3
 80006d8:	f00e fbf8 	bl	800eecc <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80006dc:	2002      	movs	r0, #2
 80006de:	f005 f929 	bl	8005934 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80006e2:	2300      	movs	r3, #0
 80006e4:	603b      	str	r3, [r7, #0]
 80006e6:	4b31      	ldr	r3, [pc, #196]	@ (80007ac <SystemClock_Config+0xf0>)
 80006e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006ea:	4a30      	ldr	r2, [pc, #192]	@ (80007ac <SystemClock_Config+0xf0>)
 80006ec:	f023 0301 	bic.w	r3, r3, #1
 80006f0:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80006f2:	4b2e      	ldr	r3, [pc, #184]	@ (80007ac <SystemClock_Config+0xf0>)
 80006f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006f6:	f003 0301 	and.w	r3, r3, #1
 80006fa:	603b      	str	r3, [r7, #0]
 80006fc:	4b2c      	ldr	r3, [pc, #176]	@ (80007b0 <SystemClock_Config+0xf4>)
 80006fe:	699b      	ldr	r3, [r3, #24]
 8000700:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000704:	4a2a      	ldr	r2, [pc, #168]	@ (80007b0 <SystemClock_Config+0xf4>)
 8000706:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800070a:	6193      	str	r3, [r2, #24]
 800070c:	4b28      	ldr	r3, [pc, #160]	@ (80007b0 <SystemClock_Config+0xf4>)
 800070e:	699b      	ldr	r3, [r3, #24]
 8000710:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000714:	603b      	str	r3, [r7, #0]
 8000716:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000718:	bf00      	nop
 800071a:	4b25      	ldr	r3, [pc, #148]	@ (80007b0 <SystemClock_Config+0xf4>)
 800071c:	699b      	ldr	r3, [r3, #24]
 800071e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000722:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000726:	d1f8      	bne.n	800071a <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000728:	2301      	movs	r3, #1
 800072a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800072c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000730:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000732:	2302      	movs	r3, #2
 8000734:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000736:	2302      	movs	r3, #2
 8000738:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800073a:	2301      	movs	r3, #1
 800073c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 40;
 800073e:	2328      	movs	r3, #40	@ 0x28
 8000740:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 4;
 8000742:	2304      	movs	r3, #4
 8000744:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8000746:	2305      	movs	r3, #5
 8000748:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800074a:	2302      	movs	r3, #2
 800074c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800074e:	230c      	movs	r3, #12
 8000750:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000752:	2300      	movs	r3, #0
 8000754:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000756:	2300      	movs	r3, #0
 8000758:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800075a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800075e:	4618      	mov	r0, r3
 8000760:	f005 f932 	bl	80059c8 <HAL_RCC_OscConfig>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800076a:	f000 fa4f 	bl	8000c0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800076e:	233f      	movs	r3, #63	@ 0x3f
 8000770:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000772:	2303      	movs	r3, #3
 8000774:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000776:	2300      	movs	r3, #0
 8000778:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800077a:	2300      	movs	r3, #0
 800077c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800077e:	2300      	movs	r3, #0
 8000780:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000782:	2300      	movs	r3, #0
 8000784:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000786:	2300      	movs	r3, #0
 8000788:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800078a:	2300      	movs	r3, #0
 800078c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800078e:	1d3b      	adds	r3, r7, #4
 8000790:	2101      	movs	r1, #1
 8000792:	4618      	mov	r0, r3
 8000794:	f005 fd72 	bl	800627c <HAL_RCC_ClockConfig>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d001      	beq.n	80007a2 <SystemClock_Config+0xe6>
  {
    Error_Handler();
 800079e:	f000 fa35 	bl	8000c0c <Error_Handler>
  }
}
 80007a2:	bf00      	nop
 80007a4:	3770      	adds	r7, #112	@ 0x70
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	bf00      	nop
 80007ac:	58000400 	.word	0x58000400
 80007b0:	58024800 	.word	0x58024800

080007b4 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b0b0      	sub	sp, #192	@ 0xc0
 80007b8:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80007ba:	463b      	mov	r3, r7
 80007bc:	22c0      	movs	r2, #192	@ 0xc0
 80007be:	2100      	movs	r1, #0
 80007c0:	4618      	mov	r0, r3
 80007c2:	f00e fb83 	bl	800eecc <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_USART3;
 80007c6:	f44f 7281 	mov.w	r2, #258	@ 0x102
 80007ca:	f04f 0300 	mov.w	r3, #0
 80007ce:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 80007d2:	2302      	movs	r3, #2
 80007d4:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 125;
 80007d6:	237d      	movs	r3, #125	@ 0x7d
 80007d8:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 16;
 80007da:	2310      	movs	r3, #16
 80007dc:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 8;
 80007de:	2308      	movs	r3, #8
 80007e0:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 80007e2:	2302      	movs	r3, #2
 80007e4:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
 80007e6:	2380      	movs	r3, #128	@ 0x80
 80007e8:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 80007ea:	2300      	movs	r3, #0
 80007ec:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80007ee:	2300      	movs	r3, #0
 80007f0:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL2;
 80007f2:	2301      	movs	r3, #1
 80007f4:	65bb      	str	r3, [r7, #88]	@ 0x58
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_PLL2;
 80007f6:	2301      	movs	r3, #1
 80007f8:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80007fa:	463b      	mov	r3, r7
 80007fc:	4618      	mov	r0, r3
 80007fe:	f006 f8c9 	bl	8006994 <HAL_RCCEx_PeriphCLKConfig>
 8000802:	4603      	mov	r3, r0
 8000804:	2b00      	cmp	r3, #0
 8000806:	d001      	beq.n	800080c <PeriphCommonClock_Config+0x58>
  {
    Error_Handler();
 8000808:	f000 fa00 	bl	8000c0c <Error_Handler>
  }
}
 800080c:	bf00      	nop
 800080e:	37c0      	adds	r7, #192	@ 0xc0
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}

08000814 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000818:	4b1e      	ldr	r3, [pc, #120]	@ (8000894 <MX_ETH_Init+0x80>)
 800081a:	4a1f      	ldr	r2, [pc, #124]	@ (8000898 <MX_ETH_Init+0x84>)
 800081c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800081e:	4b1f      	ldr	r3, [pc, #124]	@ (800089c <MX_ETH_Init+0x88>)
 8000820:	2200      	movs	r2, #0
 8000822:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000824:	4b1d      	ldr	r3, [pc, #116]	@ (800089c <MX_ETH_Init+0x88>)
 8000826:	2280      	movs	r2, #128	@ 0x80
 8000828:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800082a:	4b1c      	ldr	r3, [pc, #112]	@ (800089c <MX_ETH_Init+0x88>)
 800082c:	22e1      	movs	r2, #225	@ 0xe1
 800082e:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000830:	4b1a      	ldr	r3, [pc, #104]	@ (800089c <MX_ETH_Init+0x88>)
 8000832:	2200      	movs	r2, #0
 8000834:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000836:	4b19      	ldr	r3, [pc, #100]	@ (800089c <MX_ETH_Init+0x88>)
 8000838:	2200      	movs	r2, #0
 800083a:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 800083c:	4b17      	ldr	r3, [pc, #92]	@ (800089c <MX_ETH_Init+0x88>)
 800083e:	2200      	movs	r2, #0
 8000840:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000842:	4b14      	ldr	r3, [pc, #80]	@ (8000894 <MX_ETH_Init+0x80>)
 8000844:	4a15      	ldr	r2, [pc, #84]	@ (800089c <MX_ETH_Init+0x88>)
 8000846:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000848:	4b12      	ldr	r3, [pc, #72]	@ (8000894 <MX_ETH_Init+0x80>)
 800084a:	2201      	movs	r2, #1
 800084c:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800084e:	4b11      	ldr	r3, [pc, #68]	@ (8000894 <MX_ETH_Init+0x80>)
 8000850:	4a13      	ldr	r2, [pc, #76]	@ (80008a0 <MX_ETH_Init+0x8c>)
 8000852:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000854:	4b0f      	ldr	r3, [pc, #60]	@ (8000894 <MX_ETH_Init+0x80>)
 8000856:	4a13      	ldr	r2, [pc, #76]	@ (80008a4 <MX_ETH_Init+0x90>)
 8000858:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 800085a:	4b0e      	ldr	r3, [pc, #56]	@ (8000894 <MX_ETH_Init+0x80>)
 800085c:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8000860:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000862:	480c      	ldr	r0, [pc, #48]	@ (8000894 <MX_ETH_Init+0x80>)
 8000864:	f002 ffca 	bl	80037fc <HAL_ETH_Init>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d001      	beq.n	8000872 <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 800086e:	f000 f9cd 	bl	8000c0c <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000872:	2238      	movs	r2, #56	@ 0x38
 8000874:	2100      	movs	r1, #0
 8000876:	480c      	ldr	r0, [pc, #48]	@ (80008a8 <MX_ETH_Init+0x94>)
 8000878:	f00e fb28 	bl	800eecc <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800087c:	4b0a      	ldr	r3, [pc, #40]	@ (80008a8 <MX_ETH_Init+0x94>)
 800087e:	2221      	movs	r2, #33	@ 0x21
 8000880:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000882:	4b09      	ldr	r3, [pc, #36]	@ (80008a8 <MX_ETH_Init+0x94>)
 8000884:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000888:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800088a:	4b07      	ldr	r3, [pc, #28]	@ (80008a8 <MX_ETH_Init+0x94>)
 800088c:	2200      	movs	r2, #0
 800088e:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000890:	bf00      	nop
 8000892:	bd80      	pop	{r7, pc}
 8000894:	24000248 	.word	0x24000248
 8000898:	40028000 	.word	0x40028000
 800089c:	240005ac 	.word	0x240005ac
 80008a0:	24000194 	.word	0x24000194
 80008a4:	24000134 	.word	0x24000134
 80008a8:	24000210 	.word	0x24000210

080008ac <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 80008b0:	4b29      	ldr	r3, [pc, #164]	@ (8000958 <MX_SAI1_Init+0xac>)
 80008b2:	4a2a      	ldr	r2, [pc, #168]	@ (800095c <MX_SAI1_Init+0xb0>)
 80008b4:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 80008b6:	4b28      	ldr	r3, [pc, #160]	@ (8000958 <MX_SAI1_Init+0xac>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 80008bc:	4b26      	ldr	r3, [pc, #152]	@ (8000958 <MX_SAI1_Init+0xac>)
 80008be:	2200      	movs	r2, #0
 80008c0:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80008c2:	4b25      	ldr	r3, [pc, #148]	@ (8000958 <MX_SAI1_Init+0xac>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 80008c8:	4b23      	ldr	r3, [pc, #140]	@ (8000958 <MX_SAI1_Init+0xac>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80008ce:	4b22      	ldr	r3, [pc, #136]	@ (8000958 <MX_SAI1_Init+0xac>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 80008d4:	4b20      	ldr	r3, [pc, #128]	@ (8000958 <MX_SAI1_Init+0xac>)
 80008d6:	4a22      	ldr	r2, [pc, #136]	@ (8000960 <MX_SAI1_Init+0xb4>)
 80008d8:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80008da:	4b1f      	ldr	r3, [pc, #124]	@ (8000958 <MX_SAI1_Init+0xac>)
 80008dc:	2200      	movs	r2, #0
 80008de:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 80008e0:	4b1d      	ldr	r3, [pc, #116]	@ (8000958 <MX_SAI1_Init+0xac>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 80008e6:	4b1c      	ldr	r3, [pc, #112]	@ (8000958 <MX_SAI1_Init+0xac>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80008ec:	4b1a      	ldr	r3, [pc, #104]	@ (8000958 <MX_SAI1_Init+0xac>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_32BIT, 2) != HAL_OK)
 80008f2:	2302      	movs	r3, #2
 80008f4:	2203      	movs	r2, #3
 80008f6:	2100      	movs	r1, #0
 80008f8:	4817      	ldr	r0, [pc, #92]	@ (8000958 <MX_SAI1_Init+0xac>)
 80008fa:	f008 fd49 	bl	8009390 <HAL_SAI_InitProtocol>
 80008fe:	4603      	mov	r3, r0
 8000900:	2b00      	cmp	r3, #0
 8000902:	d001      	beq.n	8000908 <MX_SAI1_Init+0x5c>
  {
    Error_Handler();
 8000904:	f000 f982 	bl	8000c0c <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 8000908:	4b16      	ldr	r3, [pc, #88]	@ (8000964 <MX_SAI1_Init+0xb8>)
 800090a:	4a17      	ldr	r2, [pc, #92]	@ (8000968 <MX_SAI1_Init+0xbc>)
 800090c:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_TX;
 800090e:	4b15      	ldr	r3, [pc, #84]	@ (8000964 <MX_SAI1_Init+0xb8>)
 8000910:	2202      	movs	r2, #2
 8000912:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 8000914:	4b13      	ldr	r3, [pc, #76]	@ (8000964 <MX_SAI1_Init+0xb8>)
 8000916:	2201      	movs	r2, #1
 8000918:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800091a:	4b12      	ldr	r3, [pc, #72]	@ (8000964 <MX_SAI1_Init+0xb8>)
 800091c:	2200      	movs	r2, #0
 800091e:	615a      	str	r2, [r3, #20]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000920:	4b10      	ldr	r3, [pc, #64]	@ (8000964 <MX_SAI1_Init+0xb8>)
 8000922:	2200      	movs	r2, #0
 8000924:	61da      	str	r2, [r3, #28]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000926:	4b0f      	ldr	r3, [pc, #60]	@ (8000964 <MX_SAI1_Init+0xb8>)
 8000928:	2200      	movs	r2, #0
 800092a:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 800092c:	4b0d      	ldr	r3, [pc, #52]	@ (8000964 <MX_SAI1_Init+0xb8>)
 800092e:	2200      	movs	r2, #0
 8000930:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8000932:	4b0c      	ldr	r3, [pc, #48]	@ (8000964 <MX_SAI1_Init+0xb8>)
 8000934:	2200      	movs	r2, #0
 8000936:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000938:	4b0a      	ldr	r3, [pc, #40]	@ (8000964 <MX_SAI1_Init+0xb8>)
 800093a:	2200      	movs	r2, #0
 800093c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SAI_InitProtocol(&hsai_BlockB1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_32BIT, 2) != HAL_OK)
 800093e:	2302      	movs	r3, #2
 8000940:	2203      	movs	r2, #3
 8000942:	2100      	movs	r1, #0
 8000944:	4807      	ldr	r0, [pc, #28]	@ (8000964 <MX_SAI1_Init+0xb8>)
 8000946:	f008 fd23 	bl	8009390 <HAL_SAI_InitProtocol>
 800094a:	4603      	mov	r3, r0
 800094c:	2b00      	cmp	r3, #0
 800094e:	d001      	beq.n	8000954 <MX_SAI1_Init+0xa8>
  {
    Error_Handler();
 8000950:	f000 f95c 	bl	8000c0c <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8000954:	bf00      	nop
 8000956:	bd80      	pop	{r7, pc}
 8000958:	240002f8 	.word	0x240002f8
 800095c:	40015804 	.word	0x40015804
 8000960:	0002ee00 	.word	0x0002ee00
 8000964:	24000390 	.word	0x24000390
 8000968:	40015824 	.word	0x40015824

0800096c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000970:	4b22      	ldr	r3, [pc, #136]	@ (80009fc <MX_USART3_UART_Init+0x90>)
 8000972:	4a23      	ldr	r2, [pc, #140]	@ (8000a00 <MX_USART3_UART_Init+0x94>)
 8000974:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000976:	4b21      	ldr	r3, [pc, #132]	@ (80009fc <MX_USART3_UART_Init+0x90>)
 8000978:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800097c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800097e:	4b1f      	ldr	r3, [pc, #124]	@ (80009fc <MX_USART3_UART_Init+0x90>)
 8000980:	2200      	movs	r2, #0
 8000982:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000984:	4b1d      	ldr	r3, [pc, #116]	@ (80009fc <MX_USART3_UART_Init+0x90>)
 8000986:	2200      	movs	r2, #0
 8000988:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800098a:	4b1c      	ldr	r3, [pc, #112]	@ (80009fc <MX_USART3_UART_Init+0x90>)
 800098c:	2200      	movs	r2, #0
 800098e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000990:	4b1a      	ldr	r3, [pc, #104]	@ (80009fc <MX_USART3_UART_Init+0x90>)
 8000992:	220c      	movs	r2, #12
 8000994:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000996:	4b19      	ldr	r3, [pc, #100]	@ (80009fc <MX_USART3_UART_Init+0x90>)
 8000998:	2200      	movs	r2, #0
 800099a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800099c:	4b17      	ldr	r3, [pc, #92]	@ (80009fc <MX_USART3_UART_Init+0x90>)
 800099e:	2200      	movs	r2, #0
 80009a0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009a2:	4b16      	ldr	r3, [pc, #88]	@ (80009fc <MX_USART3_UART_Init+0x90>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80009a8:	4b14      	ldr	r3, [pc, #80]	@ (80009fc <MX_USART3_UART_Init+0x90>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009ae:	4b13      	ldr	r3, [pc, #76]	@ (80009fc <MX_USART3_UART_Init+0x90>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80009b4:	4811      	ldr	r0, [pc, #68]	@ (80009fc <MX_USART3_UART_Init+0x90>)
 80009b6:	f009 faae 	bl	8009f16 <HAL_UART_Init>
 80009ba:	4603      	mov	r3, r0
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d001      	beq.n	80009c4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80009c0:	f000 f924 	bl	8000c0c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009c4:	2100      	movs	r1, #0
 80009c6:	480d      	ldr	r0, [pc, #52]	@ (80009fc <MX_USART3_UART_Init+0x90>)
 80009c8:	f00a fab7 	bl	800af3a <HAL_UARTEx_SetTxFifoThreshold>
 80009cc:	4603      	mov	r3, r0
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d001      	beq.n	80009d6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80009d2:	f000 f91b 	bl	8000c0c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009d6:	2100      	movs	r1, #0
 80009d8:	4808      	ldr	r0, [pc, #32]	@ (80009fc <MX_USART3_UART_Init+0x90>)
 80009da:	f00a faec 	bl	800afb6 <HAL_UARTEx_SetRxFifoThreshold>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d001      	beq.n	80009e8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80009e4:	f000 f912 	bl	8000c0c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80009e8:	4804      	ldr	r0, [pc, #16]	@ (80009fc <MX_USART3_UART_Init+0x90>)
 80009ea:	f00a fa6d 	bl	800aec8 <HAL_UARTEx_DisableFifoMode>
 80009ee:	4603      	mov	r3, r0
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d001      	beq.n	80009f8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80009f4:	f000 f90a 	bl	8000c0c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80009f8:	bf00      	nop
 80009fa:	bd80      	pop	{r7, pc}
 80009fc:	24000518 	.word	0x24000518
 8000a00:	40004800 	.word	0x40004800

08000a04 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b082      	sub	sp, #8
 8000a08:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a0a:	4b11      	ldr	r3, [pc, #68]	@ (8000a50 <MX_DMA_Init+0x4c>)
 8000a0c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000a10:	4a0f      	ldr	r2, [pc, #60]	@ (8000a50 <MX_DMA_Init+0x4c>)
 8000a12:	f043 0301 	orr.w	r3, r3, #1
 8000a16:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000a1a:	4b0d      	ldr	r3, [pc, #52]	@ (8000a50 <MX_DMA_Init+0x4c>)
 8000a1c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000a20:	f003 0301 	and.w	r3, r3, #1
 8000a24:	607b      	str	r3, [r7, #4]
 8000a26:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000a28:	2200      	movs	r2, #0
 8000a2a:	2100      	movs	r1, #0
 8000a2c:	200b      	movs	r0, #11
 8000a2e:	f000 fdcc 	bl	80015ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000a32:	200b      	movs	r0, #11
 8000a34:	f000 fde3 	bl	80015fe <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000a38:	2200      	movs	r2, #0
 8000a3a:	2100      	movs	r1, #0
 8000a3c:	200c      	movs	r0, #12
 8000a3e:	f000 fdc4 	bl	80015ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000a42:	200c      	movs	r0, #12
 8000a44:	f000 fddb 	bl	80015fe <HAL_NVIC_EnableIRQ>

}
 8000a48:	bf00      	nop
 8000a4a:	3708      	adds	r7, #8
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	58024400 	.word	0x58024400

08000a54 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b08c      	sub	sp, #48	@ 0x30
 8000a58:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a5a:	f107 031c 	add.w	r3, r7, #28
 8000a5e:	2200      	movs	r2, #0
 8000a60:	601a      	str	r2, [r3, #0]
 8000a62:	605a      	str	r2, [r3, #4]
 8000a64:	609a      	str	r2, [r3, #8]
 8000a66:	60da      	str	r2, [r3, #12]
 8000a68:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a6a:	4b62      	ldr	r3, [pc, #392]	@ (8000bf4 <MX_GPIO_Init+0x1a0>)
 8000a6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a70:	4a60      	ldr	r2, [pc, #384]	@ (8000bf4 <MX_GPIO_Init+0x1a0>)
 8000a72:	f043 0310 	orr.w	r3, r3, #16
 8000a76:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a7a:	4b5e      	ldr	r3, [pc, #376]	@ (8000bf4 <MX_GPIO_Init+0x1a0>)
 8000a7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a80:	f003 0310 	and.w	r3, r3, #16
 8000a84:	61bb      	str	r3, [r7, #24]
 8000a86:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a88:	4b5a      	ldr	r3, [pc, #360]	@ (8000bf4 <MX_GPIO_Init+0x1a0>)
 8000a8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a8e:	4a59      	ldr	r2, [pc, #356]	@ (8000bf4 <MX_GPIO_Init+0x1a0>)
 8000a90:	f043 0304 	orr.w	r3, r3, #4
 8000a94:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a98:	4b56      	ldr	r3, [pc, #344]	@ (8000bf4 <MX_GPIO_Init+0x1a0>)
 8000a9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a9e:	f003 0304 	and.w	r3, r3, #4
 8000aa2:	617b      	str	r3, [r7, #20]
 8000aa4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000aa6:	4b53      	ldr	r3, [pc, #332]	@ (8000bf4 <MX_GPIO_Init+0x1a0>)
 8000aa8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aac:	4a51      	ldr	r2, [pc, #324]	@ (8000bf4 <MX_GPIO_Init+0x1a0>)
 8000aae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ab2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ab6:	4b4f      	ldr	r3, [pc, #316]	@ (8000bf4 <MX_GPIO_Init+0x1a0>)
 8000ab8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000abc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ac0:	613b      	str	r3, [r7, #16]
 8000ac2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac4:	4b4b      	ldr	r3, [pc, #300]	@ (8000bf4 <MX_GPIO_Init+0x1a0>)
 8000ac6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aca:	4a4a      	ldr	r2, [pc, #296]	@ (8000bf4 <MX_GPIO_Init+0x1a0>)
 8000acc:	f043 0301 	orr.w	r3, r3, #1
 8000ad0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ad4:	4b47      	ldr	r3, [pc, #284]	@ (8000bf4 <MX_GPIO_Init+0x1a0>)
 8000ad6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ada:	f003 0301 	and.w	r3, r3, #1
 8000ade:	60fb      	str	r3, [r7, #12]
 8000ae0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ae2:	4b44      	ldr	r3, [pc, #272]	@ (8000bf4 <MX_GPIO_Init+0x1a0>)
 8000ae4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ae8:	4a42      	ldr	r2, [pc, #264]	@ (8000bf4 <MX_GPIO_Init+0x1a0>)
 8000aea:	f043 0302 	orr.w	r3, r3, #2
 8000aee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000af2:	4b40      	ldr	r3, [pc, #256]	@ (8000bf4 <MX_GPIO_Init+0x1a0>)
 8000af4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000af8:	f003 0302 	and.w	r3, r3, #2
 8000afc:	60bb      	str	r3, [r7, #8]
 8000afe:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b00:	4b3c      	ldr	r3, [pc, #240]	@ (8000bf4 <MX_GPIO_Init+0x1a0>)
 8000b02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b06:	4a3b      	ldr	r2, [pc, #236]	@ (8000bf4 <MX_GPIO_Init+0x1a0>)
 8000b08:	f043 0308 	orr.w	r3, r3, #8
 8000b0c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b10:	4b38      	ldr	r3, [pc, #224]	@ (8000bf4 <MX_GPIO_Init+0x1a0>)
 8000b12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b16:	f003 0308 	and.w	r3, r3, #8
 8000b1a:	607b      	str	r3, [r7, #4]
 8000b1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b1e:	4b35      	ldr	r3, [pc, #212]	@ (8000bf4 <MX_GPIO_Init+0x1a0>)
 8000b20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b24:	4a33      	ldr	r2, [pc, #204]	@ (8000bf4 <MX_GPIO_Init+0x1a0>)
 8000b26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b2a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b2e:	4b31      	ldr	r3, [pc, #196]	@ (8000bf4 <MX_GPIO_Init+0x1a0>)
 8000b30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b38:	603b      	str	r3, [r7, #0]
 8000b3a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	f244 0101 	movw	r1, #16385	@ 0x4001
 8000b42:	482d      	ldr	r0, [pc, #180]	@ (8000bf8 <MX_GPIO_Init+0x1a4>)
 8000b44:	f003 fc3e 	bl	80043c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8000b48:	2200      	movs	r2, #0
 8000b4a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000b4e:	482b      	ldr	r0, [pc, #172]	@ (8000bfc <MX_GPIO_Init+0x1a8>)
 8000b50:	f003 fc38 	bl	80043c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000b54:	2200      	movs	r2, #0
 8000b56:	2102      	movs	r1, #2
 8000b58:	4829      	ldr	r0, [pc, #164]	@ (8000c00 <MX_GPIO_Init+0x1ac>)
 8000b5a:	f003 fc33 	bl	80043c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000b5e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b64:	2300      	movs	r3, #0
 8000b66:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000b6c:	f107 031c 	add.w	r3, r7, #28
 8000b70:	4619      	mov	r1, r3
 8000b72:	4824      	ldr	r0, [pc, #144]	@ (8000c04 <MX_GPIO_Init+0x1b0>)
 8000b74:	f003 fa76 	bl	8004064 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000b78:	f244 0301 	movw	r3, #16385	@ 0x4001
 8000b7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b7e:	2301      	movs	r3, #1
 8000b80:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b82:	2300      	movs	r3, #0
 8000b84:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b86:	2300      	movs	r3, #0
 8000b88:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b8a:	f107 031c 	add.w	r3, r7, #28
 8000b8e:	4619      	mov	r1, r3
 8000b90:	4819      	ldr	r0, [pc, #100]	@ (8000bf8 <MX_GPIO_Init+0x1a4>)
 8000b92:	f003 fa67 	bl	8004064 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 8000b96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b9c:	2301      	movs	r3, #1
 8000b9e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000ba8:	f107 031c 	add.w	r3, r7, #28
 8000bac:	4619      	mov	r1, r3
 8000bae:	4813      	ldr	r0, [pc, #76]	@ (8000bfc <MX_GPIO_Init+0x1a8>)
 8000bb0:	f003 fa58 	bl	8004064 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 8000bb4:	2380      	movs	r3, #128	@ 0x80
 8000bb6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000bb8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000bbc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000bc2:	f107 031c 	add.w	r3, r7, #28
 8000bc6:	4619      	mov	r1, r3
 8000bc8:	480f      	ldr	r0, [pc, #60]	@ (8000c08 <MX_GPIO_Init+0x1b4>)
 8000bca:	f003 fa4b 	bl	8004064 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000bce:	2302      	movs	r3, #2
 8000bd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bd2:	2301      	movs	r3, #1
 8000bd4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000bde:	f107 031c 	add.w	r3, r7, #28
 8000be2:	4619      	mov	r1, r3
 8000be4:	4806      	ldr	r0, [pc, #24]	@ (8000c00 <MX_GPIO_Init+0x1ac>)
 8000be6:	f003 fa3d 	bl	8004064 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000bea:	bf00      	nop
 8000bec:	3730      	adds	r7, #48	@ 0x30
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	58024400 	.word	0x58024400
 8000bf8:	58020400 	.word	0x58020400
 8000bfc:	58020c00 	.word	0x58020c00
 8000c00:	58021000 	.word	0x58021000
 8000c04:	58020800 	.word	0x58020800
 8000c08:	58021800 	.word	0x58021800

08000c0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c10:	b672      	cpsid	i
}
 8000c12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c14:	bf00      	nop
 8000c16:	e7fd      	b.n	8000c14 <Error_Handler+0x8>

08000c18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b083      	sub	sp, #12
 8000c1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c1e:	4b0a      	ldr	r3, [pc, #40]	@ (8000c48 <HAL_MspInit+0x30>)
 8000c20:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000c24:	4a08      	ldr	r2, [pc, #32]	@ (8000c48 <HAL_MspInit+0x30>)
 8000c26:	f043 0302 	orr.w	r3, r3, #2
 8000c2a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000c2e:	4b06      	ldr	r3, [pc, #24]	@ (8000c48 <HAL_MspInit+0x30>)
 8000c30:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000c34:	f003 0302 	and.w	r3, r3, #2
 8000c38:	607b      	str	r3, [r7, #4]
 8000c3a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c3c:	bf00      	nop
 8000c3e:	370c      	adds	r7, #12
 8000c40:	46bd      	mov	sp, r7
 8000c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c46:	4770      	bx	lr
 8000c48:	58024400 	.word	0x58024400

08000c4c <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b08e      	sub	sp, #56	@ 0x38
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c58:	2200      	movs	r2, #0
 8000c5a:	601a      	str	r2, [r3, #0]
 8000c5c:	605a      	str	r2, [r3, #4]
 8000c5e:	609a      	str	r2, [r3, #8]
 8000c60:	60da      	str	r2, [r3, #12]
 8000c62:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4a59      	ldr	r2, [pc, #356]	@ (8000dd0 <HAL_ETH_MspInit+0x184>)
 8000c6a:	4293      	cmp	r3, r2
 8000c6c:	f040 80ab 	bne.w	8000dc6 <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8000c70:	4b58      	ldr	r3, [pc, #352]	@ (8000dd4 <HAL_ETH_MspInit+0x188>)
 8000c72:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000c76:	4a57      	ldr	r2, [pc, #348]	@ (8000dd4 <HAL_ETH_MspInit+0x188>)
 8000c78:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000c7c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000c80:	4b54      	ldr	r3, [pc, #336]	@ (8000dd4 <HAL_ETH_MspInit+0x188>)
 8000c82:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000c86:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000c8a:	623b      	str	r3, [r7, #32]
 8000c8c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8000c8e:	4b51      	ldr	r3, [pc, #324]	@ (8000dd4 <HAL_ETH_MspInit+0x188>)
 8000c90:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000c94:	4a4f      	ldr	r2, [pc, #316]	@ (8000dd4 <HAL_ETH_MspInit+0x188>)
 8000c96:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c9a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000c9e:	4b4d      	ldr	r3, [pc, #308]	@ (8000dd4 <HAL_ETH_MspInit+0x188>)
 8000ca0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000ca4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ca8:	61fb      	str	r3, [r7, #28]
 8000caa:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8000cac:	4b49      	ldr	r3, [pc, #292]	@ (8000dd4 <HAL_ETH_MspInit+0x188>)
 8000cae:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000cb2:	4a48      	ldr	r2, [pc, #288]	@ (8000dd4 <HAL_ETH_MspInit+0x188>)
 8000cb4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000cb8:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000cbc:	4b45      	ldr	r3, [pc, #276]	@ (8000dd4 <HAL_ETH_MspInit+0x188>)
 8000cbe:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000cc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cc6:	61bb      	str	r3, [r7, #24]
 8000cc8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cca:	4b42      	ldr	r3, [pc, #264]	@ (8000dd4 <HAL_ETH_MspInit+0x188>)
 8000ccc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cd0:	4a40      	ldr	r2, [pc, #256]	@ (8000dd4 <HAL_ETH_MspInit+0x188>)
 8000cd2:	f043 0304 	orr.w	r3, r3, #4
 8000cd6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cda:	4b3e      	ldr	r3, [pc, #248]	@ (8000dd4 <HAL_ETH_MspInit+0x188>)
 8000cdc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ce0:	f003 0304 	and.w	r3, r3, #4
 8000ce4:	617b      	str	r3, [r7, #20]
 8000ce6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ce8:	4b3a      	ldr	r3, [pc, #232]	@ (8000dd4 <HAL_ETH_MspInit+0x188>)
 8000cea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cee:	4a39      	ldr	r2, [pc, #228]	@ (8000dd4 <HAL_ETH_MspInit+0x188>)
 8000cf0:	f043 0301 	orr.w	r3, r3, #1
 8000cf4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cf8:	4b36      	ldr	r3, [pc, #216]	@ (8000dd4 <HAL_ETH_MspInit+0x188>)
 8000cfa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cfe:	f003 0301 	and.w	r3, r3, #1
 8000d02:	613b      	str	r3, [r7, #16]
 8000d04:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d06:	4b33      	ldr	r3, [pc, #204]	@ (8000dd4 <HAL_ETH_MspInit+0x188>)
 8000d08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d0c:	4a31      	ldr	r2, [pc, #196]	@ (8000dd4 <HAL_ETH_MspInit+0x188>)
 8000d0e:	f043 0302 	orr.w	r3, r3, #2
 8000d12:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d16:	4b2f      	ldr	r3, [pc, #188]	@ (8000dd4 <HAL_ETH_MspInit+0x188>)
 8000d18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d1c:	f003 0302 	and.w	r3, r3, #2
 8000d20:	60fb      	str	r3, [r7, #12]
 8000d22:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000d24:	4b2b      	ldr	r3, [pc, #172]	@ (8000dd4 <HAL_ETH_MspInit+0x188>)
 8000d26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d2a:	4a2a      	ldr	r2, [pc, #168]	@ (8000dd4 <HAL_ETH_MspInit+0x188>)
 8000d2c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000d30:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d34:	4b27      	ldr	r3, [pc, #156]	@ (8000dd4 <HAL_ETH_MspInit+0x188>)
 8000d36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000d3e:	60bb      	str	r3, [r7, #8]
 8000d40:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000d42:	2332      	movs	r3, #50	@ 0x32
 8000d44:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d46:	2302      	movs	r3, #2
 8000d48:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d52:	230b      	movs	r3, #11
 8000d54:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d56:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d5a:	4619      	mov	r1, r3
 8000d5c:	481e      	ldr	r0, [pc, #120]	@ (8000dd8 <HAL_ETH_MspInit+0x18c>)
 8000d5e:	f003 f981 	bl	8004064 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000d62:	2386      	movs	r3, #134	@ 0x86
 8000d64:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d66:	2302      	movs	r3, #2
 8000d68:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d72:	230b      	movs	r3, #11
 8000d74:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d76:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	4817      	ldr	r0, [pc, #92]	@ (8000ddc <HAL_ETH_MspInit+0x190>)
 8000d7e:	f003 f971 	bl	8004064 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000d82:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d86:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d88:	2302      	movs	r3, #2
 8000d8a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d90:	2300      	movs	r3, #0
 8000d92:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d94:	230b      	movs	r3, #11
 8000d96:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d98:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d9c:	4619      	mov	r1, r3
 8000d9e:	4810      	ldr	r0, [pc, #64]	@ (8000de0 <HAL_ETH_MspInit+0x194>)
 8000da0:	f003 f960 	bl	8004064 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000da4:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000da8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000daa:	2302      	movs	r3, #2
 8000dac:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dae:	2300      	movs	r3, #0
 8000db0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000db2:	2300      	movs	r3, #0
 8000db4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000db6:	230b      	movs	r3, #11
 8000db8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000dba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dbe:	4619      	mov	r1, r3
 8000dc0:	4808      	ldr	r0, [pc, #32]	@ (8000de4 <HAL_ETH_MspInit+0x198>)
 8000dc2:	f003 f94f 	bl	8004064 <HAL_GPIO_Init>

  /* USER CODE END ETH_MspInit 1 */

  }

}
 8000dc6:	bf00      	nop
 8000dc8:	3738      	adds	r7, #56	@ 0x38
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	40028000 	.word	0x40028000
 8000dd4:	58024400 	.word	0x58024400
 8000dd8:	58020800 	.word	0x58020800
 8000ddc:	58020000 	.word	0x58020000
 8000de0:	58020400 	.word	0x58020400
 8000de4:	58021800 	.word	0x58021800

08000de8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b08a      	sub	sp, #40	@ 0x28
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000df0:	f107 0314 	add.w	r3, r7, #20
 8000df4:	2200      	movs	r2, #0
 8000df6:	601a      	str	r2, [r3, #0]
 8000df8:	605a      	str	r2, [r3, #4]
 8000dfa:	609a      	str	r2, [r3, #8]
 8000dfc:	60da      	str	r2, [r3, #12]
 8000dfe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a1a      	ldr	r2, [pc, #104]	@ (8000e70 <HAL_UART_MspInit+0x88>)
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d12e      	bne.n	8000e68 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000e0a:	4b1a      	ldr	r3, [pc, #104]	@ (8000e74 <HAL_UART_MspInit+0x8c>)
 8000e0c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000e10:	4a18      	ldr	r2, [pc, #96]	@ (8000e74 <HAL_UART_MspInit+0x8c>)
 8000e12:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e16:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000e1a:	4b16      	ldr	r3, [pc, #88]	@ (8000e74 <HAL_UART_MspInit+0x8c>)
 8000e1c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000e20:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000e24:	613b      	str	r3, [r7, #16]
 8000e26:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e28:	4b12      	ldr	r3, [pc, #72]	@ (8000e74 <HAL_UART_MspInit+0x8c>)
 8000e2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e2e:	4a11      	ldr	r2, [pc, #68]	@ (8000e74 <HAL_UART_MspInit+0x8c>)
 8000e30:	f043 0308 	orr.w	r3, r3, #8
 8000e34:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e38:	4b0e      	ldr	r3, [pc, #56]	@ (8000e74 <HAL_UART_MspInit+0x8c>)
 8000e3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e3e:	f003 0308 	and.w	r3, r3, #8
 8000e42:	60fb      	str	r3, [r7, #12]
 8000e44:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000e46:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000e4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e4c:	2302      	movs	r3, #2
 8000e4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e50:	2300      	movs	r3, #0
 8000e52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e54:	2300      	movs	r3, #0
 8000e56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000e58:	2307      	movs	r3, #7
 8000e5a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e5c:	f107 0314 	add.w	r3, r7, #20
 8000e60:	4619      	mov	r1, r3
 8000e62:	4805      	ldr	r0, [pc, #20]	@ (8000e78 <HAL_UART_MspInit+0x90>)
 8000e64:	f003 f8fe 	bl	8004064 <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8000e68:	bf00      	nop
 8000e6a:	3728      	adds	r7, #40	@ 0x28
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	40004800 	.word	0x40004800
 8000e74:	58024400 	.word	0x58024400
 8000e78:	58020c00 	.word	0x58020c00

08000e7c <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef hdma_sai1_b;

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b08a      	sub	sp, #40	@ 0x28
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	4a6e      	ldr	r2, [pc, #440]	@ (8001044 <HAL_SAI_MspInit+0x1c8>)
 8000e8a:	4293      	cmp	r3, r2
 8000e8c:	d170      	bne.n	8000f70 <HAL_SAI_MspInit+0xf4>
    {
    /* Peripheral clock enable */
    if (SAI1_client == 0)
 8000e8e:	4b6e      	ldr	r3, [pc, #440]	@ (8001048 <HAL_SAI_MspInit+0x1cc>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d10e      	bne.n	8000eb4 <HAL_SAI_MspInit+0x38>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8000e96:	4b6d      	ldr	r3, [pc, #436]	@ (800104c <HAL_SAI_MspInit+0x1d0>)
 8000e98:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000e9c:	4a6b      	ldr	r2, [pc, #428]	@ (800104c <HAL_SAI_MspInit+0x1d0>)
 8000e9e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000ea2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000ea6:	4b69      	ldr	r3, [pc, #420]	@ (800104c <HAL_SAI_MspInit+0x1d0>)
 8000ea8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000eac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000eb0:	613b      	str	r3, [r7, #16]
 8000eb2:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 8000eb4:	4b64      	ldr	r3, [pc, #400]	@ (8001048 <HAL_SAI_MspInit+0x1cc>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	3301      	adds	r3, #1
 8000eba:	4a63      	ldr	r2, [pc, #396]	@ (8001048 <HAL_SAI_MspInit+0x1cc>)
 8000ebc:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5;
 8000ebe:	2334      	movs	r3, #52	@ 0x34
 8000ec0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ec2:	2302      	movs	r3, #2
 8000ec4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000eca:	2301      	movs	r3, #1
 8000ecc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8000ece:	2306      	movs	r3, #6
 8000ed0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ed2:	f107 0314 	add.w	r3, r7, #20
 8000ed6:	4619      	mov	r1, r3
 8000ed8:	485d      	ldr	r0, [pc, #372]	@ (8001050 <HAL_SAI_MspInit+0x1d4>)
 8000eda:	f003 f8c3 	bl	8004064 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000ede:	2340      	movs	r3, #64	@ 0x40
 8000ee0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ee2:	2302      	movs	r3, #2
 8000ee4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000eea:	2302      	movs	r3, #2
 8000eec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8000eee:	2306      	movs	r3, #6
 8000ef0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ef2:	f107 0314 	add.w	r3, r7, #20
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	4855      	ldr	r0, [pc, #340]	@ (8001050 <HAL_SAI_MspInit+0x1d4>)
 8000efa:	f003 f8b3 	bl	8004064 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA1_Stream0;
 8000efe:	4b55      	ldr	r3, [pc, #340]	@ (8001054 <HAL_SAI_MspInit+0x1d8>)
 8000f00:	4a55      	ldr	r2, [pc, #340]	@ (8001058 <HAL_SAI_MspInit+0x1dc>)
 8000f02:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_SAI1_A;
 8000f04:	4b53      	ldr	r3, [pc, #332]	@ (8001054 <HAL_SAI_MspInit+0x1d8>)
 8000f06:	2257      	movs	r2, #87	@ 0x57
 8000f08:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000f0a:	4b52      	ldr	r3, [pc, #328]	@ (8001054 <HAL_SAI_MspInit+0x1d8>)
 8000f0c:	2240      	movs	r2, #64	@ 0x40
 8000f0e:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f10:	4b50      	ldr	r3, [pc, #320]	@ (8001054 <HAL_SAI_MspInit+0x1d8>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 8000f16:	4b4f      	ldr	r3, [pc, #316]	@ (8001054 <HAL_SAI_MspInit+0x1d8>)
 8000f18:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f1c:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000f1e:	4b4d      	ldr	r3, [pc, #308]	@ (8001054 <HAL_SAI_MspInit+0x1d8>)
 8000f20:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000f24:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000f26:	4b4b      	ldr	r3, [pc, #300]	@ (8001054 <HAL_SAI_MspInit+0x1d8>)
 8000f28:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000f2c:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 8000f2e:	4b49      	ldr	r3, [pc, #292]	@ (8001054 <HAL_SAI_MspInit+0x1d8>)
 8000f30:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f34:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000f36:	4b47      	ldr	r3, [pc, #284]	@ (8001054 <HAL_SAI_MspInit+0x1d8>)
 8000f38:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000f3c:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000f3e:	4b45      	ldr	r3, [pc, #276]	@ (8001054 <HAL_SAI_MspInit+0x1d8>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 8000f44:	4843      	ldr	r0, [pc, #268]	@ (8001054 <HAL_SAI_MspInit+0x1d8>)
 8000f46:	f000 fb75 	bl	8001634 <HAL_DMA_Init>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d001      	beq.n	8000f54 <HAL_SAI_MspInit+0xd8>
    {
      Error_Handler();
 8000f50:	f7ff fe5c 	bl	8000c0c <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_a);
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	4a3f      	ldr	r2, [pc, #252]	@ (8001054 <HAL_SAI_MspInit+0x1d8>)
 8000f58:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8000f5c:	4a3d      	ldr	r2, [pc, #244]	@ (8001054 <HAL_SAI_MspInit+0x1d8>)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	6393      	str	r3, [r2, #56]	@ 0x38

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_a);
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	4a3b      	ldr	r2, [pc, #236]	@ (8001054 <HAL_SAI_MspInit+0x1d8>)
 8000f66:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8000f6a:	4a3a      	ldr	r2, [pc, #232]	@ (8001054 <HAL_SAI_MspInit+0x1d8>)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	6393      	str	r3, [r2, #56]	@ 0x38

    }
    if(hsai->Instance==SAI1_Block_B)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4a39      	ldr	r2, [pc, #228]	@ (800105c <HAL_SAI_MspInit+0x1e0>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d160      	bne.n	800103c <HAL_SAI_MspInit+0x1c0>
    {
      /* Peripheral clock enable */
      if (SAI1_client == 0)
 8000f7a:	4b33      	ldr	r3, [pc, #204]	@ (8001048 <HAL_SAI_MspInit+0x1cc>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d10e      	bne.n	8000fa0 <HAL_SAI_MspInit+0x124>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8000f82:	4b32      	ldr	r3, [pc, #200]	@ (800104c <HAL_SAI_MspInit+0x1d0>)
 8000f84:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000f88:	4a30      	ldr	r2, [pc, #192]	@ (800104c <HAL_SAI_MspInit+0x1d0>)
 8000f8a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000f8e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000f92:	4b2e      	ldr	r3, [pc, #184]	@ (800104c <HAL_SAI_MspInit+0x1d0>)
 8000f94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000f98:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000f9c:	60fb      	str	r3, [r7, #12]
 8000f9e:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 8000fa0:	4b29      	ldr	r3, [pc, #164]	@ (8001048 <HAL_SAI_MspInit+0x1cc>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	3301      	adds	r3, #1
 8000fa6:	4a28      	ldr	r2, [pc, #160]	@ (8001048 <HAL_SAI_MspInit+0x1cc>)
 8000fa8:	6013      	str	r3, [r2, #0]

    /**SAI1_B_Block_B GPIO Configuration
    PE3     ------> SAI1_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000faa:	2308      	movs	r3, #8
 8000fac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fae:	2302      	movs	r3, #2
 8000fb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8000fba:	2306      	movs	r3, #6
 8000fbc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000fbe:	f107 0314 	add.w	r3, r7, #20
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	4822      	ldr	r0, [pc, #136]	@ (8001050 <HAL_SAI_MspInit+0x1d4>)
 8000fc6:	f003 f84d 	bl	8004064 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai1_b.Instance = DMA1_Stream1;
 8000fca:	4b25      	ldr	r3, [pc, #148]	@ (8001060 <HAL_SAI_MspInit+0x1e4>)
 8000fcc:	4a25      	ldr	r2, [pc, #148]	@ (8001064 <HAL_SAI_MspInit+0x1e8>)
 8000fce:	601a      	str	r2, [r3, #0]
    hdma_sai1_b.Init.Request = DMA_REQUEST_SAI1_B;
 8000fd0:	4b23      	ldr	r3, [pc, #140]	@ (8001060 <HAL_SAI_MspInit+0x1e4>)
 8000fd2:	2258      	movs	r2, #88	@ 0x58
 8000fd4:	605a      	str	r2, [r3, #4]
    hdma_sai1_b.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000fd6:	4b22      	ldr	r3, [pc, #136]	@ (8001060 <HAL_SAI_MspInit+0x1e4>)
 8000fd8:	2240      	movs	r2, #64	@ 0x40
 8000fda:	609a      	str	r2, [r3, #8]
    hdma_sai1_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fdc:	4b20      	ldr	r3, [pc, #128]	@ (8001060 <HAL_SAI_MspInit+0x1e4>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	60da      	str	r2, [r3, #12]
    hdma_sai1_b.Init.MemInc = DMA_MINC_ENABLE;
 8000fe2:	4b1f      	ldr	r3, [pc, #124]	@ (8001060 <HAL_SAI_MspInit+0x1e4>)
 8000fe4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000fe8:	611a      	str	r2, [r3, #16]
    hdma_sai1_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000fea:	4b1d      	ldr	r3, [pc, #116]	@ (8001060 <HAL_SAI_MspInit+0x1e4>)
 8000fec:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000ff0:	615a      	str	r2, [r3, #20]
    hdma_sai1_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000ff2:	4b1b      	ldr	r3, [pc, #108]	@ (8001060 <HAL_SAI_MspInit+0x1e4>)
 8000ff4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000ff8:	619a      	str	r2, [r3, #24]
    hdma_sai1_b.Init.Mode = DMA_CIRCULAR;
 8000ffa:	4b19      	ldr	r3, [pc, #100]	@ (8001060 <HAL_SAI_MspInit+0x1e4>)
 8000ffc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001000:	61da      	str	r2, [r3, #28]
    hdma_sai1_b.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001002:	4b17      	ldr	r3, [pc, #92]	@ (8001060 <HAL_SAI_MspInit+0x1e4>)
 8001004:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001008:	621a      	str	r2, [r3, #32]
    hdma_sai1_b.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800100a:	4b15      	ldr	r3, [pc, #84]	@ (8001060 <HAL_SAI_MspInit+0x1e4>)
 800100c:	2200      	movs	r2, #0
 800100e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai1_b) != HAL_OK)
 8001010:	4813      	ldr	r0, [pc, #76]	@ (8001060 <HAL_SAI_MspInit+0x1e4>)
 8001012:	f000 fb0f 	bl	8001634 <HAL_DMA_Init>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <HAL_SAI_MspInit+0x1a4>
    {
      Error_Handler();
 800101c:	f7ff fdf6 	bl	8000c0c <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_b);
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	4a0f      	ldr	r2, [pc, #60]	@ (8001060 <HAL_SAI_MspInit+0x1e4>)
 8001024:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8001028:	4a0d      	ldr	r2, [pc, #52]	@ (8001060 <HAL_SAI_MspInit+0x1e4>)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_b);
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	4a0b      	ldr	r2, [pc, #44]	@ (8001060 <HAL_SAI_MspInit+0x1e4>)
 8001032:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001036:	4a0a      	ldr	r2, [pc, #40]	@ (8001060 <HAL_SAI_MspInit+0x1e4>)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 800103c:	bf00      	nop
 800103e:	3728      	adds	r7, #40	@ 0x28
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}
 8001044:	40015804 	.word	0x40015804
 8001048:	240005b4 	.word	0x240005b4
 800104c:	58024400 	.word	0x58024400
 8001050:	58021000 	.word	0x58021000
 8001054:	24000428 	.word	0x24000428
 8001058:	40020010 	.word	0x40020010
 800105c:	40015824 	.word	0x40015824
 8001060:	240004a0 	.word	0x240004a0
 8001064:	40020028 	.word	0x40020028

08001068 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800106c:	bf00      	nop
 800106e:	e7fd      	b.n	800106c <NMI_Handler+0x4>

08001070 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001074:	bf00      	nop
 8001076:	e7fd      	b.n	8001074 <HardFault_Handler+0x4>

08001078 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800107c:	bf00      	nop
 800107e:	e7fd      	b.n	800107c <MemManage_Handler+0x4>

08001080 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001084:	bf00      	nop
 8001086:	e7fd      	b.n	8001084 <BusFault_Handler+0x4>

08001088 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001088:	b480      	push	{r7}
 800108a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800108c:	bf00      	nop
 800108e:	e7fd      	b.n	800108c <UsageFault_Handler+0x4>

08001090 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001094:	bf00      	nop
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr

0800109e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800109e:	b480      	push	{r7}
 80010a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010a2:	bf00      	nop
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr

080010ac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010b0:	bf00      	nop
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr

080010ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010ba:	b580      	push	{r7, lr}
 80010bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010be:	f000 f945 	bl	800134c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010c2:	bf00      	nop
 80010c4:	bd80      	pop	{r7, pc}
	...

080010c8 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 80010cc:	4802      	ldr	r0, [pc, #8]	@ (80010d8 <DMA1_Stream0_IRQHandler+0x10>)
 80010ce:	f001 f877 	bl	80021c0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80010d2:	bf00      	nop
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	24000428 	.word	0x24000428

080010dc <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_b);
 80010e0:	4802      	ldr	r0, [pc, #8]	@ (80010ec <DMA1_Stream1_IRQHandler+0x10>)
 80010e2:	f001 f86d 	bl	80021c0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80010e6:	bf00      	nop
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	240004a0 	.word	0x240004a0

080010f0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80010f4:	4802      	ldr	r0, [pc, #8]	@ (8001100 <OTG_FS_IRQHandler+0x10>)
 80010f6:	f003 fabf 	bl	8004678 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80010fa:	bf00      	nop
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	24000a9c 	.word	0x24000a9c

08001104 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001108:	4b37      	ldr	r3, [pc, #220]	@ (80011e8 <SystemInit+0xe4>)
 800110a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800110e:	4a36      	ldr	r2, [pc, #216]	@ (80011e8 <SystemInit+0xe4>)
 8001110:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001114:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001118:	4b34      	ldr	r3, [pc, #208]	@ (80011ec <SystemInit+0xe8>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f003 030f 	and.w	r3, r3, #15
 8001120:	2b06      	cmp	r3, #6
 8001122:	d807      	bhi.n	8001134 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001124:	4b31      	ldr	r3, [pc, #196]	@ (80011ec <SystemInit+0xe8>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	f023 030f 	bic.w	r3, r3, #15
 800112c:	4a2f      	ldr	r2, [pc, #188]	@ (80011ec <SystemInit+0xe8>)
 800112e:	f043 0307 	orr.w	r3, r3, #7
 8001132:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001134:	4b2e      	ldr	r3, [pc, #184]	@ (80011f0 <SystemInit+0xec>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a2d      	ldr	r2, [pc, #180]	@ (80011f0 <SystemInit+0xec>)
 800113a:	f043 0301 	orr.w	r3, r3, #1
 800113e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001140:	4b2b      	ldr	r3, [pc, #172]	@ (80011f0 <SystemInit+0xec>)
 8001142:	2200      	movs	r2, #0
 8001144:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001146:	4b2a      	ldr	r3, [pc, #168]	@ (80011f0 <SystemInit+0xec>)
 8001148:	681a      	ldr	r2, [r3, #0]
 800114a:	4929      	ldr	r1, [pc, #164]	@ (80011f0 <SystemInit+0xec>)
 800114c:	4b29      	ldr	r3, [pc, #164]	@ (80011f4 <SystemInit+0xf0>)
 800114e:	4013      	ands	r3, r2
 8001150:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001152:	4b26      	ldr	r3, [pc, #152]	@ (80011ec <SystemInit+0xe8>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f003 0308 	and.w	r3, r3, #8
 800115a:	2b00      	cmp	r3, #0
 800115c:	d007      	beq.n	800116e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800115e:	4b23      	ldr	r3, [pc, #140]	@ (80011ec <SystemInit+0xe8>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f023 030f 	bic.w	r3, r3, #15
 8001166:	4a21      	ldr	r2, [pc, #132]	@ (80011ec <SystemInit+0xe8>)
 8001168:	f043 0307 	orr.w	r3, r3, #7
 800116c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800116e:	4b20      	ldr	r3, [pc, #128]	@ (80011f0 <SystemInit+0xec>)
 8001170:	2200      	movs	r2, #0
 8001172:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001174:	4b1e      	ldr	r3, [pc, #120]	@ (80011f0 <SystemInit+0xec>)
 8001176:	2200      	movs	r2, #0
 8001178:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800117a:	4b1d      	ldr	r3, [pc, #116]	@ (80011f0 <SystemInit+0xec>)
 800117c:	2200      	movs	r2, #0
 800117e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001180:	4b1b      	ldr	r3, [pc, #108]	@ (80011f0 <SystemInit+0xec>)
 8001182:	4a1d      	ldr	r2, [pc, #116]	@ (80011f8 <SystemInit+0xf4>)
 8001184:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001186:	4b1a      	ldr	r3, [pc, #104]	@ (80011f0 <SystemInit+0xec>)
 8001188:	4a1c      	ldr	r2, [pc, #112]	@ (80011fc <SystemInit+0xf8>)
 800118a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800118c:	4b18      	ldr	r3, [pc, #96]	@ (80011f0 <SystemInit+0xec>)
 800118e:	4a1c      	ldr	r2, [pc, #112]	@ (8001200 <SystemInit+0xfc>)
 8001190:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001192:	4b17      	ldr	r3, [pc, #92]	@ (80011f0 <SystemInit+0xec>)
 8001194:	2200      	movs	r2, #0
 8001196:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001198:	4b15      	ldr	r3, [pc, #84]	@ (80011f0 <SystemInit+0xec>)
 800119a:	4a19      	ldr	r2, [pc, #100]	@ (8001200 <SystemInit+0xfc>)
 800119c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800119e:	4b14      	ldr	r3, [pc, #80]	@ (80011f0 <SystemInit+0xec>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80011a4:	4b12      	ldr	r3, [pc, #72]	@ (80011f0 <SystemInit+0xec>)
 80011a6:	4a16      	ldr	r2, [pc, #88]	@ (8001200 <SystemInit+0xfc>)
 80011a8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80011aa:	4b11      	ldr	r3, [pc, #68]	@ (80011f0 <SystemInit+0xec>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80011b0:	4b0f      	ldr	r3, [pc, #60]	@ (80011f0 <SystemInit+0xec>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a0e      	ldr	r2, [pc, #56]	@ (80011f0 <SystemInit+0xec>)
 80011b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80011ba:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80011bc:	4b0c      	ldr	r3, [pc, #48]	@ (80011f0 <SystemInit+0xec>)
 80011be:	2200      	movs	r2, #0
 80011c0:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80011c2:	4b10      	ldr	r3, [pc, #64]	@ (8001204 <SystemInit+0x100>)
 80011c4:	681a      	ldr	r2, [r3, #0]
 80011c6:	4b10      	ldr	r3, [pc, #64]	@ (8001208 <SystemInit+0x104>)
 80011c8:	4013      	ands	r3, r2
 80011ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80011ce:	d202      	bcs.n	80011d6 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80011d0:	4b0e      	ldr	r3, [pc, #56]	@ (800120c <SystemInit+0x108>)
 80011d2:	2201      	movs	r2, #1
 80011d4:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80011d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001210 <SystemInit+0x10c>)
 80011d8:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80011dc:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80011de:	bf00      	nop
 80011e0:	46bd      	mov	sp, r7
 80011e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e6:	4770      	bx	lr
 80011e8:	e000ed00 	.word	0xe000ed00
 80011ec:	52002000 	.word	0x52002000
 80011f0:	58024400 	.word	0x58024400
 80011f4:	eaf6ed7f 	.word	0xeaf6ed7f
 80011f8:	02020200 	.word	0x02020200
 80011fc:	01ff0000 	.word	0x01ff0000
 8001200:	01010280 	.word	0x01010280
 8001204:	5c001000 	.word	0x5c001000
 8001208:	ffff0000 	.word	0xffff0000
 800120c:	51008108 	.word	0x51008108
 8001210:	52004000 	.word	0x52004000

08001214 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001214:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800124c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001218:	f7ff ff74 	bl	8001104 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800121c:	480c      	ldr	r0, [pc, #48]	@ (8001250 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800121e:	490d      	ldr	r1, [pc, #52]	@ (8001254 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001220:	4a0d      	ldr	r2, [pc, #52]	@ (8001258 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001222:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001224:	e002      	b.n	800122c <LoopCopyDataInit>

08001226 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001226:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001228:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800122a:	3304      	adds	r3, #4

0800122c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800122c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800122e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001230:	d3f9      	bcc.n	8001226 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001232:	4a0a      	ldr	r2, [pc, #40]	@ (800125c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001234:	4c0a      	ldr	r4, [pc, #40]	@ (8001260 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001236:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001238:	e001      	b.n	800123e <LoopFillZerobss>

0800123a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800123a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800123c:	3204      	adds	r2, #4

0800123e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800123e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001240:	d3fb      	bcc.n	800123a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001242:	f00d fe4b 	bl	800eedc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001246:	f7ff f9d5 	bl	80005f4 <main>
  bx  lr
 800124a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800124c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001250:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001254:	24000134 	.word	0x24000134
  ldr r2, =_sidata
 8001258:	0800efd4 	.word	0x0800efd4
  ldr r2, =_sbss
 800125c:	240001f4 	.word	0x240001f4
  ldr r4, =_ebss
 8001260:	24004bd4 	.word	0x24004bd4

08001264 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001264:	e7fe      	b.n	8001264 <ADC3_IRQHandler>
	...

08001268 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b082      	sub	sp, #8
 800126c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800126e:	2003      	movs	r0, #3
 8001270:	f000 f9a0 	bl	80015b4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001274:	f005 f9b8 	bl	80065e8 <HAL_RCC_GetSysClockFreq>
 8001278:	4602      	mov	r2, r0
 800127a:	4b15      	ldr	r3, [pc, #84]	@ (80012d0 <HAL_Init+0x68>)
 800127c:	699b      	ldr	r3, [r3, #24]
 800127e:	0a1b      	lsrs	r3, r3, #8
 8001280:	f003 030f 	and.w	r3, r3, #15
 8001284:	4913      	ldr	r1, [pc, #76]	@ (80012d4 <HAL_Init+0x6c>)
 8001286:	5ccb      	ldrb	r3, [r1, r3]
 8001288:	f003 031f 	and.w	r3, r3, #31
 800128c:	fa22 f303 	lsr.w	r3, r2, r3
 8001290:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001292:	4b0f      	ldr	r3, [pc, #60]	@ (80012d0 <HAL_Init+0x68>)
 8001294:	699b      	ldr	r3, [r3, #24]
 8001296:	f003 030f 	and.w	r3, r3, #15
 800129a:	4a0e      	ldr	r2, [pc, #56]	@ (80012d4 <HAL_Init+0x6c>)
 800129c:	5cd3      	ldrb	r3, [r2, r3]
 800129e:	f003 031f 	and.w	r3, r3, #31
 80012a2:	687a      	ldr	r2, [r7, #4]
 80012a4:	fa22 f303 	lsr.w	r3, r2, r3
 80012a8:	4a0b      	ldr	r2, [pc, #44]	@ (80012d8 <HAL_Init+0x70>)
 80012aa:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80012ac:	4a0b      	ldr	r2, [pc, #44]	@ (80012dc <HAL_Init+0x74>)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012b2:	2000      	movs	r0, #0
 80012b4:	f000 f814 	bl	80012e0 <HAL_InitTick>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d001      	beq.n	80012c2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80012be:	2301      	movs	r3, #1
 80012c0:	e002      	b.n	80012c8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80012c2:	f7ff fca9 	bl	8000c18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012c6:	2300      	movs	r3, #0
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	3708      	adds	r7, #8
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	58024400 	.word	0x58024400
 80012d4:	0800ef84 	.word	0x0800ef84
 80012d8:	24000004 	.word	0x24000004
 80012dc:	24000000 	.word	0x24000000

080012e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b082      	sub	sp, #8
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80012e8:	4b15      	ldr	r3, [pc, #84]	@ (8001340 <HAL_InitTick+0x60>)
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d101      	bne.n	80012f4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80012f0:	2301      	movs	r3, #1
 80012f2:	e021      	b.n	8001338 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80012f4:	4b13      	ldr	r3, [pc, #76]	@ (8001344 <HAL_InitTick+0x64>)
 80012f6:	681a      	ldr	r2, [r3, #0]
 80012f8:	4b11      	ldr	r3, [pc, #68]	@ (8001340 <HAL_InitTick+0x60>)
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	4619      	mov	r1, r3
 80012fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001302:	fbb3 f3f1 	udiv	r3, r3, r1
 8001306:	fbb2 f3f3 	udiv	r3, r2, r3
 800130a:	4618      	mov	r0, r3
 800130c:	f000 f985 	bl	800161a <HAL_SYSTICK_Config>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001316:	2301      	movs	r3, #1
 8001318:	e00e      	b.n	8001338 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	2b0f      	cmp	r3, #15
 800131e:	d80a      	bhi.n	8001336 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001320:	2200      	movs	r2, #0
 8001322:	6879      	ldr	r1, [r7, #4]
 8001324:	f04f 30ff 	mov.w	r0, #4294967295
 8001328:	f000 f94f 	bl	80015ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800132c:	4a06      	ldr	r2, [pc, #24]	@ (8001348 <HAL_InitTick+0x68>)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001332:	2300      	movs	r3, #0
 8001334:	e000      	b.n	8001338 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001336:	2301      	movs	r3, #1
}
 8001338:	4618      	mov	r0, r3
 800133a:	3708      	adds	r7, #8
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	2400000c 	.word	0x2400000c
 8001344:	24000000 	.word	0x24000000
 8001348:	24000008 	.word	0x24000008

0800134c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001350:	4b06      	ldr	r3, [pc, #24]	@ (800136c <HAL_IncTick+0x20>)
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	461a      	mov	r2, r3
 8001356:	4b06      	ldr	r3, [pc, #24]	@ (8001370 <HAL_IncTick+0x24>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	4413      	add	r3, r2
 800135c:	4a04      	ldr	r2, [pc, #16]	@ (8001370 <HAL_IncTick+0x24>)
 800135e:	6013      	str	r3, [r2, #0]
}
 8001360:	bf00      	nop
 8001362:	46bd      	mov	sp, r7
 8001364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001368:	4770      	bx	lr
 800136a:	bf00      	nop
 800136c:	2400000c 	.word	0x2400000c
 8001370:	240005b8 	.word	0x240005b8

08001374 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0
  return uwTick;
 8001378:	4b03      	ldr	r3, [pc, #12]	@ (8001388 <HAL_GetTick+0x14>)
 800137a:	681b      	ldr	r3, [r3, #0]
}
 800137c:	4618      	mov	r0, r3
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr
 8001386:	bf00      	nop
 8001388:	240005b8 	.word	0x240005b8

0800138c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b084      	sub	sp, #16
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001394:	f7ff ffee 	bl	8001374 <HAL_GetTick>
 8001398:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013a4:	d005      	beq.n	80013b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013a6:	4b0a      	ldr	r3, [pc, #40]	@ (80013d0 <HAL_Delay+0x44>)
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	461a      	mov	r2, r3
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	4413      	add	r3, r2
 80013b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013b2:	bf00      	nop
 80013b4:	f7ff ffde 	bl	8001374 <HAL_GetTick>
 80013b8:	4602      	mov	r2, r0
 80013ba:	68bb      	ldr	r3, [r7, #8]
 80013bc:	1ad3      	subs	r3, r2, r3
 80013be:	68fa      	ldr	r2, [r7, #12]
 80013c0:	429a      	cmp	r2, r3
 80013c2:	d8f7      	bhi.n	80013b4 <HAL_Delay+0x28>
  {
  }
}
 80013c4:	bf00      	nop
 80013c6:	bf00      	nop
 80013c8:	3710      	adds	r7, #16
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	2400000c 	.word	0x2400000c

080013d4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80013d8:	4b03      	ldr	r3, [pc, #12]	@ (80013e8 <HAL_GetREVID+0x14>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	0c1b      	lsrs	r3, r3, #16
}
 80013de:	4618      	mov	r0, r3
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr
 80013e8:	5c001000 	.word	0x5c001000

080013ec <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 80013f4:	4b06      	ldr	r3, [pc, #24]	@ (8001410 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 80013fc:	4904      	ldr	r1, [pc, #16]	@ (8001410 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	4313      	orrs	r3, r2
 8001402:	604b      	str	r3, [r1, #4]
}
 8001404:	bf00      	nop
 8001406:	370c      	adds	r7, #12
 8001408:	46bd      	mov	sp, r7
 800140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140e:	4770      	bx	lr
 8001410:	58000400 	.word	0x58000400

08001414 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001414:	b480      	push	{r7}
 8001416:	b085      	sub	sp, #20
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	f003 0307 	and.w	r3, r3, #7
 8001422:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001424:	4b0b      	ldr	r3, [pc, #44]	@ (8001454 <__NVIC_SetPriorityGrouping+0x40>)
 8001426:	68db      	ldr	r3, [r3, #12]
 8001428:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800142a:	68ba      	ldr	r2, [r7, #8]
 800142c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001430:	4013      	ands	r3, r2
 8001432:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001438:	68bb      	ldr	r3, [r7, #8]
 800143a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800143c:	4b06      	ldr	r3, [pc, #24]	@ (8001458 <__NVIC_SetPriorityGrouping+0x44>)
 800143e:	4313      	orrs	r3, r2
 8001440:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001442:	4a04      	ldr	r2, [pc, #16]	@ (8001454 <__NVIC_SetPriorityGrouping+0x40>)
 8001444:	68bb      	ldr	r3, [r7, #8]
 8001446:	60d3      	str	r3, [r2, #12]
}
 8001448:	bf00      	nop
 800144a:	3714      	adds	r7, #20
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr
 8001454:	e000ed00 	.word	0xe000ed00
 8001458:	05fa0000 	.word	0x05fa0000

0800145c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001460:	4b04      	ldr	r3, [pc, #16]	@ (8001474 <__NVIC_GetPriorityGrouping+0x18>)
 8001462:	68db      	ldr	r3, [r3, #12]
 8001464:	0a1b      	lsrs	r3, r3, #8
 8001466:	f003 0307 	and.w	r3, r3, #7
}
 800146a:	4618      	mov	r0, r3
 800146c:	46bd      	mov	sp, r7
 800146e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001472:	4770      	bx	lr
 8001474:	e000ed00 	.word	0xe000ed00

08001478 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001478:	b480      	push	{r7}
 800147a:	b083      	sub	sp, #12
 800147c:	af00      	add	r7, sp, #0
 800147e:	4603      	mov	r3, r0
 8001480:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001482:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001486:	2b00      	cmp	r3, #0
 8001488:	db0b      	blt.n	80014a2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800148a:	88fb      	ldrh	r3, [r7, #6]
 800148c:	f003 021f 	and.w	r2, r3, #31
 8001490:	4907      	ldr	r1, [pc, #28]	@ (80014b0 <__NVIC_EnableIRQ+0x38>)
 8001492:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001496:	095b      	lsrs	r3, r3, #5
 8001498:	2001      	movs	r0, #1
 800149a:	fa00 f202 	lsl.w	r2, r0, r2
 800149e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80014a2:	bf00      	nop
 80014a4:	370c      	adds	r7, #12
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop
 80014b0:	e000e100 	.word	0xe000e100

080014b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b083      	sub	sp, #12
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	4603      	mov	r3, r0
 80014bc:	6039      	str	r1, [r7, #0]
 80014be:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80014c0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	db0a      	blt.n	80014de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	b2da      	uxtb	r2, r3
 80014cc:	490c      	ldr	r1, [pc, #48]	@ (8001500 <__NVIC_SetPriority+0x4c>)
 80014ce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014d2:	0112      	lsls	r2, r2, #4
 80014d4:	b2d2      	uxtb	r2, r2
 80014d6:	440b      	add	r3, r1
 80014d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014dc:	e00a      	b.n	80014f4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	b2da      	uxtb	r2, r3
 80014e2:	4908      	ldr	r1, [pc, #32]	@ (8001504 <__NVIC_SetPriority+0x50>)
 80014e4:	88fb      	ldrh	r3, [r7, #6]
 80014e6:	f003 030f 	and.w	r3, r3, #15
 80014ea:	3b04      	subs	r3, #4
 80014ec:	0112      	lsls	r2, r2, #4
 80014ee:	b2d2      	uxtb	r2, r2
 80014f0:	440b      	add	r3, r1
 80014f2:	761a      	strb	r2, [r3, #24]
}
 80014f4:	bf00      	nop
 80014f6:	370c      	adds	r7, #12
 80014f8:	46bd      	mov	sp, r7
 80014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fe:	4770      	bx	lr
 8001500:	e000e100 	.word	0xe000e100
 8001504:	e000ed00 	.word	0xe000ed00

08001508 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001508:	b480      	push	{r7}
 800150a:	b089      	sub	sp, #36	@ 0x24
 800150c:	af00      	add	r7, sp, #0
 800150e:	60f8      	str	r0, [r7, #12]
 8001510:	60b9      	str	r1, [r7, #8]
 8001512:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	f003 0307 	and.w	r3, r3, #7
 800151a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800151c:	69fb      	ldr	r3, [r7, #28]
 800151e:	f1c3 0307 	rsb	r3, r3, #7
 8001522:	2b04      	cmp	r3, #4
 8001524:	bf28      	it	cs
 8001526:	2304      	movcs	r3, #4
 8001528:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800152a:	69fb      	ldr	r3, [r7, #28]
 800152c:	3304      	adds	r3, #4
 800152e:	2b06      	cmp	r3, #6
 8001530:	d902      	bls.n	8001538 <NVIC_EncodePriority+0x30>
 8001532:	69fb      	ldr	r3, [r7, #28]
 8001534:	3b03      	subs	r3, #3
 8001536:	e000      	b.n	800153a <NVIC_EncodePriority+0x32>
 8001538:	2300      	movs	r3, #0
 800153a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800153c:	f04f 32ff 	mov.w	r2, #4294967295
 8001540:	69bb      	ldr	r3, [r7, #24]
 8001542:	fa02 f303 	lsl.w	r3, r2, r3
 8001546:	43da      	mvns	r2, r3
 8001548:	68bb      	ldr	r3, [r7, #8]
 800154a:	401a      	ands	r2, r3
 800154c:	697b      	ldr	r3, [r7, #20]
 800154e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001550:	f04f 31ff 	mov.w	r1, #4294967295
 8001554:	697b      	ldr	r3, [r7, #20]
 8001556:	fa01 f303 	lsl.w	r3, r1, r3
 800155a:	43d9      	mvns	r1, r3
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001560:	4313      	orrs	r3, r2
         );
}
 8001562:	4618      	mov	r0, r3
 8001564:	3724      	adds	r7, #36	@ 0x24
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr
	...

08001570 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	3b01      	subs	r3, #1
 800157c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001580:	d301      	bcc.n	8001586 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001582:	2301      	movs	r3, #1
 8001584:	e00f      	b.n	80015a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001586:	4a0a      	ldr	r2, [pc, #40]	@ (80015b0 <SysTick_Config+0x40>)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	3b01      	subs	r3, #1
 800158c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800158e:	210f      	movs	r1, #15
 8001590:	f04f 30ff 	mov.w	r0, #4294967295
 8001594:	f7ff ff8e 	bl	80014b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001598:	4b05      	ldr	r3, [pc, #20]	@ (80015b0 <SysTick_Config+0x40>)
 800159a:	2200      	movs	r2, #0
 800159c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800159e:	4b04      	ldr	r3, [pc, #16]	@ (80015b0 <SysTick_Config+0x40>)
 80015a0:	2207      	movs	r2, #7
 80015a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015a4:	2300      	movs	r3, #0
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	3708      	adds	r7, #8
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	e000e010 	.word	0xe000e010

080015b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015bc:	6878      	ldr	r0, [r7, #4]
 80015be:	f7ff ff29 	bl	8001414 <__NVIC_SetPriorityGrouping>
}
 80015c2:	bf00      	nop
 80015c4:	3708      	adds	r7, #8
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}

080015ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015ca:	b580      	push	{r7, lr}
 80015cc:	b086      	sub	sp, #24
 80015ce:	af00      	add	r7, sp, #0
 80015d0:	4603      	mov	r3, r0
 80015d2:	60b9      	str	r1, [r7, #8]
 80015d4:	607a      	str	r2, [r7, #4]
 80015d6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80015d8:	f7ff ff40 	bl	800145c <__NVIC_GetPriorityGrouping>
 80015dc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015de:	687a      	ldr	r2, [r7, #4]
 80015e0:	68b9      	ldr	r1, [r7, #8]
 80015e2:	6978      	ldr	r0, [r7, #20]
 80015e4:	f7ff ff90 	bl	8001508 <NVIC_EncodePriority>
 80015e8:	4602      	mov	r2, r0
 80015ea:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80015ee:	4611      	mov	r1, r2
 80015f0:	4618      	mov	r0, r3
 80015f2:	f7ff ff5f 	bl	80014b4 <__NVIC_SetPriority>
}
 80015f6:	bf00      	nop
 80015f8:	3718      	adds	r7, #24
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}

080015fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015fe:	b580      	push	{r7, lr}
 8001600:	b082      	sub	sp, #8
 8001602:	af00      	add	r7, sp, #0
 8001604:	4603      	mov	r3, r0
 8001606:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001608:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800160c:	4618      	mov	r0, r3
 800160e:	f7ff ff33 	bl	8001478 <__NVIC_EnableIRQ>
}
 8001612:	bf00      	nop
 8001614:	3708      	adds	r7, #8
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}

0800161a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800161a:	b580      	push	{r7, lr}
 800161c:	b082      	sub	sp, #8
 800161e:	af00      	add	r7, sp, #0
 8001620:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001622:	6878      	ldr	r0, [r7, #4]
 8001624:	f7ff ffa4 	bl	8001570 <SysTick_Config>
 8001628:	4603      	mov	r3, r0
}
 800162a:	4618      	mov	r0, r3
 800162c:	3708      	adds	r7, #8
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
	...

08001634 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b086      	sub	sp, #24
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 800163c:	f7ff fe9a 	bl	8001374 <HAL_GetTick>
 8001640:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d101      	bne.n	800164c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8001648:	2301      	movs	r3, #1
 800164a:	e316      	b.n	8001c7a <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4a66      	ldr	r2, [pc, #408]	@ (80017ec <HAL_DMA_Init+0x1b8>)
 8001652:	4293      	cmp	r3, r2
 8001654:	d04a      	beq.n	80016ec <HAL_DMA_Init+0xb8>
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4a65      	ldr	r2, [pc, #404]	@ (80017f0 <HAL_DMA_Init+0x1bc>)
 800165c:	4293      	cmp	r3, r2
 800165e:	d045      	beq.n	80016ec <HAL_DMA_Init+0xb8>
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a63      	ldr	r2, [pc, #396]	@ (80017f4 <HAL_DMA_Init+0x1c0>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d040      	beq.n	80016ec <HAL_DMA_Init+0xb8>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4a62      	ldr	r2, [pc, #392]	@ (80017f8 <HAL_DMA_Init+0x1c4>)
 8001670:	4293      	cmp	r3, r2
 8001672:	d03b      	beq.n	80016ec <HAL_DMA_Init+0xb8>
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a60      	ldr	r2, [pc, #384]	@ (80017fc <HAL_DMA_Init+0x1c8>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d036      	beq.n	80016ec <HAL_DMA_Init+0xb8>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a5f      	ldr	r2, [pc, #380]	@ (8001800 <HAL_DMA_Init+0x1cc>)
 8001684:	4293      	cmp	r3, r2
 8001686:	d031      	beq.n	80016ec <HAL_DMA_Init+0xb8>
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	4a5d      	ldr	r2, [pc, #372]	@ (8001804 <HAL_DMA_Init+0x1d0>)
 800168e:	4293      	cmp	r3, r2
 8001690:	d02c      	beq.n	80016ec <HAL_DMA_Init+0xb8>
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4a5c      	ldr	r2, [pc, #368]	@ (8001808 <HAL_DMA_Init+0x1d4>)
 8001698:	4293      	cmp	r3, r2
 800169a:	d027      	beq.n	80016ec <HAL_DMA_Init+0xb8>
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a5a      	ldr	r2, [pc, #360]	@ (800180c <HAL_DMA_Init+0x1d8>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d022      	beq.n	80016ec <HAL_DMA_Init+0xb8>
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4a59      	ldr	r2, [pc, #356]	@ (8001810 <HAL_DMA_Init+0x1dc>)
 80016ac:	4293      	cmp	r3, r2
 80016ae:	d01d      	beq.n	80016ec <HAL_DMA_Init+0xb8>
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4a57      	ldr	r2, [pc, #348]	@ (8001814 <HAL_DMA_Init+0x1e0>)
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d018      	beq.n	80016ec <HAL_DMA_Init+0xb8>
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4a56      	ldr	r2, [pc, #344]	@ (8001818 <HAL_DMA_Init+0x1e4>)
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d013      	beq.n	80016ec <HAL_DMA_Init+0xb8>
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a54      	ldr	r2, [pc, #336]	@ (800181c <HAL_DMA_Init+0x1e8>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d00e      	beq.n	80016ec <HAL_DMA_Init+0xb8>
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	4a53      	ldr	r2, [pc, #332]	@ (8001820 <HAL_DMA_Init+0x1ec>)
 80016d4:	4293      	cmp	r3, r2
 80016d6:	d009      	beq.n	80016ec <HAL_DMA_Init+0xb8>
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4a51      	ldr	r2, [pc, #324]	@ (8001824 <HAL_DMA_Init+0x1f0>)
 80016de:	4293      	cmp	r3, r2
 80016e0:	d004      	beq.n	80016ec <HAL_DMA_Init+0xb8>
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	4a50      	ldr	r2, [pc, #320]	@ (8001828 <HAL_DMA_Init+0x1f4>)
 80016e8:	4293      	cmp	r3, r2
 80016ea:	d101      	bne.n	80016f0 <HAL_DMA_Init+0xbc>
 80016ec:	2301      	movs	r3, #1
 80016ee:	e000      	b.n	80016f2 <HAL_DMA_Init+0xbe>
 80016f0:	2300      	movs	r3, #0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	f000 813b 	beq.w	800196e <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2202      	movs	r2, #2
 80016fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2200      	movs	r2, #0
 8001704:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a37      	ldr	r2, [pc, #220]	@ (80017ec <HAL_DMA_Init+0x1b8>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d04a      	beq.n	80017a8 <HAL_DMA_Init+0x174>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4a36      	ldr	r2, [pc, #216]	@ (80017f0 <HAL_DMA_Init+0x1bc>)
 8001718:	4293      	cmp	r3, r2
 800171a:	d045      	beq.n	80017a8 <HAL_DMA_Init+0x174>
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a34      	ldr	r2, [pc, #208]	@ (80017f4 <HAL_DMA_Init+0x1c0>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d040      	beq.n	80017a8 <HAL_DMA_Init+0x174>
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4a33      	ldr	r2, [pc, #204]	@ (80017f8 <HAL_DMA_Init+0x1c4>)
 800172c:	4293      	cmp	r3, r2
 800172e:	d03b      	beq.n	80017a8 <HAL_DMA_Init+0x174>
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a31      	ldr	r2, [pc, #196]	@ (80017fc <HAL_DMA_Init+0x1c8>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d036      	beq.n	80017a8 <HAL_DMA_Init+0x174>
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	4a30      	ldr	r2, [pc, #192]	@ (8001800 <HAL_DMA_Init+0x1cc>)
 8001740:	4293      	cmp	r3, r2
 8001742:	d031      	beq.n	80017a8 <HAL_DMA_Init+0x174>
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a2e      	ldr	r2, [pc, #184]	@ (8001804 <HAL_DMA_Init+0x1d0>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d02c      	beq.n	80017a8 <HAL_DMA_Init+0x174>
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	4a2d      	ldr	r2, [pc, #180]	@ (8001808 <HAL_DMA_Init+0x1d4>)
 8001754:	4293      	cmp	r3, r2
 8001756:	d027      	beq.n	80017a8 <HAL_DMA_Init+0x174>
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a2b      	ldr	r2, [pc, #172]	@ (800180c <HAL_DMA_Init+0x1d8>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d022      	beq.n	80017a8 <HAL_DMA_Init+0x174>
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4a2a      	ldr	r2, [pc, #168]	@ (8001810 <HAL_DMA_Init+0x1dc>)
 8001768:	4293      	cmp	r3, r2
 800176a:	d01d      	beq.n	80017a8 <HAL_DMA_Init+0x174>
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a28      	ldr	r2, [pc, #160]	@ (8001814 <HAL_DMA_Init+0x1e0>)
 8001772:	4293      	cmp	r3, r2
 8001774:	d018      	beq.n	80017a8 <HAL_DMA_Init+0x174>
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4a27      	ldr	r2, [pc, #156]	@ (8001818 <HAL_DMA_Init+0x1e4>)
 800177c:	4293      	cmp	r3, r2
 800177e:	d013      	beq.n	80017a8 <HAL_DMA_Init+0x174>
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a25      	ldr	r2, [pc, #148]	@ (800181c <HAL_DMA_Init+0x1e8>)
 8001786:	4293      	cmp	r3, r2
 8001788:	d00e      	beq.n	80017a8 <HAL_DMA_Init+0x174>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4a24      	ldr	r2, [pc, #144]	@ (8001820 <HAL_DMA_Init+0x1ec>)
 8001790:	4293      	cmp	r3, r2
 8001792:	d009      	beq.n	80017a8 <HAL_DMA_Init+0x174>
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4a22      	ldr	r2, [pc, #136]	@ (8001824 <HAL_DMA_Init+0x1f0>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d004      	beq.n	80017a8 <HAL_DMA_Init+0x174>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4a21      	ldr	r2, [pc, #132]	@ (8001828 <HAL_DMA_Init+0x1f4>)
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d108      	bne.n	80017ba <HAL_DMA_Init+0x186>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	681a      	ldr	r2, [r3, #0]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f022 0201 	bic.w	r2, r2, #1
 80017b6:	601a      	str	r2, [r3, #0]
 80017b8:	e007      	b.n	80017ca <HAL_DMA_Init+0x196>
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f022 0201 	bic.w	r2, r2, #1
 80017c8:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80017ca:	e02f      	b.n	800182c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80017cc:	f7ff fdd2 	bl	8001374 <HAL_GetTick>
 80017d0:	4602      	mov	r2, r0
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	1ad3      	subs	r3, r2, r3
 80017d6:	2b05      	cmp	r3, #5
 80017d8:	d928      	bls.n	800182c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2220      	movs	r2, #32
 80017de:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	2203      	movs	r2, #3
 80017e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 80017e8:	2301      	movs	r3, #1
 80017ea:	e246      	b.n	8001c7a <HAL_DMA_Init+0x646>
 80017ec:	40020010 	.word	0x40020010
 80017f0:	40020028 	.word	0x40020028
 80017f4:	40020040 	.word	0x40020040
 80017f8:	40020058 	.word	0x40020058
 80017fc:	40020070 	.word	0x40020070
 8001800:	40020088 	.word	0x40020088
 8001804:	400200a0 	.word	0x400200a0
 8001808:	400200b8 	.word	0x400200b8
 800180c:	40020410 	.word	0x40020410
 8001810:	40020428 	.word	0x40020428
 8001814:	40020440 	.word	0x40020440
 8001818:	40020458 	.word	0x40020458
 800181c:	40020470 	.word	0x40020470
 8001820:	40020488 	.word	0x40020488
 8001824:	400204a0 	.word	0x400204a0
 8001828:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f003 0301 	and.w	r3, r3, #1
 8001836:	2b00      	cmp	r3, #0
 8001838:	d1c8      	bne.n	80017cc <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001842:	697a      	ldr	r2, [r7, #20]
 8001844:	4b83      	ldr	r3, [pc, #524]	@ (8001a54 <HAL_DMA_Init+0x420>)
 8001846:	4013      	ands	r3, r2
 8001848:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8001852:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	691b      	ldr	r3, [r3, #16]
 8001858:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800185e:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	699b      	ldr	r3, [r3, #24]
 8001864:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800186a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6a1b      	ldr	r3, [r3, #32]
 8001870:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8001872:	697a      	ldr	r2, [r7, #20]
 8001874:	4313      	orrs	r3, r2
 8001876:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800187c:	2b04      	cmp	r3, #4
 800187e:	d107      	bne.n	8001890 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001888:	4313      	orrs	r3, r2
 800188a:	697a      	ldr	r2, [r7, #20]
 800188c:	4313      	orrs	r3, r2
 800188e:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8001890:	4b71      	ldr	r3, [pc, #452]	@ (8001a58 <HAL_DMA_Init+0x424>)
 8001892:	681a      	ldr	r2, [r3, #0]
 8001894:	4b71      	ldr	r3, [pc, #452]	@ (8001a5c <HAL_DMA_Init+0x428>)
 8001896:	4013      	ands	r3, r2
 8001898:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800189c:	d328      	bcc.n	80018f0 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	2b28      	cmp	r3, #40	@ 0x28
 80018a4:	d903      	bls.n	80018ae <HAL_DMA_Init+0x27a>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	2b2e      	cmp	r3, #46	@ 0x2e
 80018ac:	d917      	bls.n	80018de <HAL_DMA_Init+0x2aa>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	2b3e      	cmp	r3, #62	@ 0x3e
 80018b4:	d903      	bls.n	80018be <HAL_DMA_Init+0x28a>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	2b42      	cmp	r3, #66	@ 0x42
 80018bc:	d90f      	bls.n	80018de <HAL_DMA_Init+0x2aa>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	2b46      	cmp	r3, #70	@ 0x46
 80018c4:	d903      	bls.n	80018ce <HAL_DMA_Init+0x29a>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	2b48      	cmp	r3, #72	@ 0x48
 80018cc:	d907      	bls.n	80018de <HAL_DMA_Init+0x2aa>
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	2b4e      	cmp	r3, #78	@ 0x4e
 80018d4:	d905      	bls.n	80018e2 <HAL_DMA_Init+0x2ae>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	2b52      	cmp	r3, #82	@ 0x52
 80018dc:	d801      	bhi.n	80018e2 <HAL_DMA_Init+0x2ae>
 80018de:	2301      	movs	r3, #1
 80018e0:	e000      	b.n	80018e4 <HAL_DMA_Init+0x2b0>
 80018e2:	2300      	movs	r3, #0
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d003      	beq.n	80018f0 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80018e8:	697b      	ldr	r3, [r7, #20]
 80018ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80018ee:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	697a      	ldr	r2, [r7, #20]
 80018f6:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	695b      	ldr	r3, [r3, #20]
 80018fe:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	f023 0307 	bic.w	r3, r3, #7
 8001906:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800190c:	697a      	ldr	r2, [r7, #20]
 800190e:	4313      	orrs	r3, r2
 8001910:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001916:	2b04      	cmp	r3, #4
 8001918:	d117      	bne.n	800194a <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800191e:	697a      	ldr	r2, [r7, #20]
 8001920:	4313      	orrs	r3, r2
 8001922:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001928:	2b00      	cmp	r3, #0
 800192a:	d00e      	beq.n	800194a <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800192c:	6878      	ldr	r0, [r7, #4]
 800192e:	f001 fddb 	bl	80034e8 <DMA_CheckFifoParam>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d008      	beq.n	800194a <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2240      	movs	r2, #64	@ 0x40
 800193c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2201      	movs	r2, #1
 8001942:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8001946:	2301      	movs	r3, #1
 8001948:	e197      	b.n	8001c7a <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	697a      	ldr	r2, [r7, #20]
 8001950:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001952:	6878      	ldr	r0, [r7, #4]
 8001954:	f001 fd16 	bl	8003384 <DMA_CalcBaseAndBitshift>
 8001958:	4603      	mov	r3, r0
 800195a:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001960:	f003 031f 	and.w	r3, r3, #31
 8001964:	223f      	movs	r2, #63	@ 0x3f
 8001966:	409a      	lsls	r2, r3
 8001968:	68bb      	ldr	r3, [r7, #8]
 800196a:	609a      	str	r2, [r3, #8]
 800196c:	e0cd      	b.n	8001b0a <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a3b      	ldr	r2, [pc, #236]	@ (8001a60 <HAL_DMA_Init+0x42c>)
 8001974:	4293      	cmp	r3, r2
 8001976:	d022      	beq.n	80019be <HAL_DMA_Init+0x38a>
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a39      	ldr	r2, [pc, #228]	@ (8001a64 <HAL_DMA_Init+0x430>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d01d      	beq.n	80019be <HAL_DMA_Init+0x38a>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a38      	ldr	r2, [pc, #224]	@ (8001a68 <HAL_DMA_Init+0x434>)
 8001988:	4293      	cmp	r3, r2
 800198a:	d018      	beq.n	80019be <HAL_DMA_Init+0x38a>
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a36      	ldr	r2, [pc, #216]	@ (8001a6c <HAL_DMA_Init+0x438>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d013      	beq.n	80019be <HAL_DMA_Init+0x38a>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4a35      	ldr	r2, [pc, #212]	@ (8001a70 <HAL_DMA_Init+0x43c>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d00e      	beq.n	80019be <HAL_DMA_Init+0x38a>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a33      	ldr	r2, [pc, #204]	@ (8001a74 <HAL_DMA_Init+0x440>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d009      	beq.n	80019be <HAL_DMA_Init+0x38a>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4a32      	ldr	r2, [pc, #200]	@ (8001a78 <HAL_DMA_Init+0x444>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d004      	beq.n	80019be <HAL_DMA_Init+0x38a>
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a30      	ldr	r2, [pc, #192]	@ (8001a7c <HAL_DMA_Init+0x448>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d101      	bne.n	80019c2 <HAL_DMA_Init+0x38e>
 80019be:	2301      	movs	r3, #1
 80019c0:	e000      	b.n	80019c4 <HAL_DMA_Init+0x390>
 80019c2:	2300      	movs	r3, #0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	f000 8097 	beq.w	8001af8 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4a24      	ldr	r2, [pc, #144]	@ (8001a60 <HAL_DMA_Init+0x42c>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d021      	beq.n	8001a18 <HAL_DMA_Init+0x3e4>
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a22      	ldr	r2, [pc, #136]	@ (8001a64 <HAL_DMA_Init+0x430>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d01c      	beq.n	8001a18 <HAL_DMA_Init+0x3e4>
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4a21      	ldr	r2, [pc, #132]	@ (8001a68 <HAL_DMA_Init+0x434>)
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d017      	beq.n	8001a18 <HAL_DMA_Init+0x3e4>
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a1f      	ldr	r2, [pc, #124]	@ (8001a6c <HAL_DMA_Init+0x438>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d012      	beq.n	8001a18 <HAL_DMA_Init+0x3e4>
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4a1e      	ldr	r2, [pc, #120]	@ (8001a70 <HAL_DMA_Init+0x43c>)
 80019f8:	4293      	cmp	r3, r2
 80019fa:	d00d      	beq.n	8001a18 <HAL_DMA_Init+0x3e4>
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4a1c      	ldr	r2, [pc, #112]	@ (8001a74 <HAL_DMA_Init+0x440>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d008      	beq.n	8001a18 <HAL_DMA_Init+0x3e4>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a1b      	ldr	r2, [pc, #108]	@ (8001a78 <HAL_DMA_Init+0x444>)
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d003      	beq.n	8001a18 <HAL_DMA_Init+0x3e4>
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a19      	ldr	r2, [pc, #100]	@ (8001a7c <HAL_DMA_Init+0x448>)
 8001a16:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2202      	movs	r2, #2
 8001a1c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2200      	movs	r2, #0
 8001a24:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8001a30:	697a      	ldr	r2, [r7, #20]
 8001a32:	4b13      	ldr	r3, [pc, #76]	@ (8001a80 <HAL_DMA_Init+0x44c>)
 8001a34:	4013      	ands	r3, r2
 8001a36:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	689b      	ldr	r3, [r3, #8]
 8001a3c:	2b40      	cmp	r3, #64	@ 0x40
 8001a3e:	d021      	beq.n	8001a84 <HAL_DMA_Init+0x450>
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	689b      	ldr	r3, [r3, #8]
 8001a44:	2b80      	cmp	r3, #128	@ 0x80
 8001a46:	d102      	bne.n	8001a4e <HAL_DMA_Init+0x41a>
 8001a48:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001a4c:	e01b      	b.n	8001a86 <HAL_DMA_Init+0x452>
 8001a4e:	2300      	movs	r3, #0
 8001a50:	e019      	b.n	8001a86 <HAL_DMA_Init+0x452>
 8001a52:	bf00      	nop
 8001a54:	fe10803f 	.word	0xfe10803f
 8001a58:	5c001000 	.word	0x5c001000
 8001a5c:	ffff0000 	.word	0xffff0000
 8001a60:	58025408 	.word	0x58025408
 8001a64:	5802541c 	.word	0x5802541c
 8001a68:	58025430 	.word	0x58025430
 8001a6c:	58025444 	.word	0x58025444
 8001a70:	58025458 	.word	0x58025458
 8001a74:	5802546c 	.word	0x5802546c
 8001a78:	58025480 	.word	0x58025480
 8001a7c:	58025494 	.word	0x58025494
 8001a80:	fffe000f 	.word	0xfffe000f
 8001a84:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001a86:	687a      	ldr	r2, [r7, #4]
 8001a88:	68d2      	ldr	r2, [r2, #12]
 8001a8a:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001a8c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	691b      	ldr	r3, [r3, #16]
 8001a92:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001a94:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	695b      	ldr	r3, [r3, #20]
 8001a9a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001a9c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	699b      	ldr	r3, [r3, #24]
 8001aa2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001aa4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	69db      	ldr	r3, [r3, #28]
 8001aaa:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001aac:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6a1b      	ldr	r3, [r3, #32]
 8001ab2:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001ab4:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001ab6:	697a      	ldr	r2, [r7, #20]
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	697a      	ldr	r2, [r7, #20]
 8001ac2:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	461a      	mov	r2, r3
 8001aca:	4b6e      	ldr	r3, [pc, #440]	@ (8001c84 <HAL_DMA_Init+0x650>)
 8001acc:	4413      	add	r3, r2
 8001ace:	4a6e      	ldr	r2, [pc, #440]	@ (8001c88 <HAL_DMA_Init+0x654>)
 8001ad0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ad4:	091b      	lsrs	r3, r3, #4
 8001ad6:	009a      	lsls	r2, r3, #2
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001adc:	6878      	ldr	r0, [r7, #4]
 8001ade:	f001 fc51 	bl	8003384 <DMA_CalcBaseAndBitshift>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001aea:	f003 031f 	and.w	r3, r3, #31
 8001aee:	2201      	movs	r2, #1
 8001af0:	409a      	lsls	r2, r3
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	605a      	str	r2, [r3, #4]
 8001af6:	e008      	b.n	8001b0a <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2240      	movs	r2, #64	@ 0x40
 8001afc:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2203      	movs	r2, #3
 8001b02:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e0b7      	b.n	8001c7a <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4a5f      	ldr	r2, [pc, #380]	@ (8001c8c <HAL_DMA_Init+0x658>)
 8001b10:	4293      	cmp	r3, r2
 8001b12:	d072      	beq.n	8001bfa <HAL_DMA_Init+0x5c6>
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a5d      	ldr	r2, [pc, #372]	@ (8001c90 <HAL_DMA_Init+0x65c>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d06d      	beq.n	8001bfa <HAL_DMA_Init+0x5c6>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4a5c      	ldr	r2, [pc, #368]	@ (8001c94 <HAL_DMA_Init+0x660>)
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d068      	beq.n	8001bfa <HAL_DMA_Init+0x5c6>
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a5a      	ldr	r2, [pc, #360]	@ (8001c98 <HAL_DMA_Init+0x664>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d063      	beq.n	8001bfa <HAL_DMA_Init+0x5c6>
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4a59      	ldr	r2, [pc, #356]	@ (8001c9c <HAL_DMA_Init+0x668>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d05e      	beq.n	8001bfa <HAL_DMA_Init+0x5c6>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a57      	ldr	r2, [pc, #348]	@ (8001ca0 <HAL_DMA_Init+0x66c>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d059      	beq.n	8001bfa <HAL_DMA_Init+0x5c6>
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a56      	ldr	r2, [pc, #344]	@ (8001ca4 <HAL_DMA_Init+0x670>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d054      	beq.n	8001bfa <HAL_DMA_Init+0x5c6>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a54      	ldr	r2, [pc, #336]	@ (8001ca8 <HAL_DMA_Init+0x674>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d04f      	beq.n	8001bfa <HAL_DMA_Init+0x5c6>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4a53      	ldr	r2, [pc, #332]	@ (8001cac <HAL_DMA_Init+0x678>)
 8001b60:	4293      	cmp	r3, r2
 8001b62:	d04a      	beq.n	8001bfa <HAL_DMA_Init+0x5c6>
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a51      	ldr	r2, [pc, #324]	@ (8001cb0 <HAL_DMA_Init+0x67c>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d045      	beq.n	8001bfa <HAL_DMA_Init+0x5c6>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4a50      	ldr	r2, [pc, #320]	@ (8001cb4 <HAL_DMA_Init+0x680>)
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d040      	beq.n	8001bfa <HAL_DMA_Init+0x5c6>
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a4e      	ldr	r2, [pc, #312]	@ (8001cb8 <HAL_DMA_Init+0x684>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d03b      	beq.n	8001bfa <HAL_DMA_Init+0x5c6>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4a4d      	ldr	r2, [pc, #308]	@ (8001cbc <HAL_DMA_Init+0x688>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d036      	beq.n	8001bfa <HAL_DMA_Init+0x5c6>
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a4b      	ldr	r2, [pc, #300]	@ (8001cc0 <HAL_DMA_Init+0x68c>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d031      	beq.n	8001bfa <HAL_DMA_Init+0x5c6>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4a4a      	ldr	r2, [pc, #296]	@ (8001cc4 <HAL_DMA_Init+0x690>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d02c      	beq.n	8001bfa <HAL_DMA_Init+0x5c6>
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a48      	ldr	r2, [pc, #288]	@ (8001cc8 <HAL_DMA_Init+0x694>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d027      	beq.n	8001bfa <HAL_DMA_Init+0x5c6>
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a47      	ldr	r2, [pc, #284]	@ (8001ccc <HAL_DMA_Init+0x698>)
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d022      	beq.n	8001bfa <HAL_DMA_Init+0x5c6>
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a45      	ldr	r2, [pc, #276]	@ (8001cd0 <HAL_DMA_Init+0x69c>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d01d      	beq.n	8001bfa <HAL_DMA_Init+0x5c6>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4a44      	ldr	r2, [pc, #272]	@ (8001cd4 <HAL_DMA_Init+0x6a0>)
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d018      	beq.n	8001bfa <HAL_DMA_Init+0x5c6>
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a42      	ldr	r2, [pc, #264]	@ (8001cd8 <HAL_DMA_Init+0x6a4>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d013      	beq.n	8001bfa <HAL_DMA_Init+0x5c6>
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4a41      	ldr	r2, [pc, #260]	@ (8001cdc <HAL_DMA_Init+0x6a8>)
 8001bd8:	4293      	cmp	r3, r2
 8001bda:	d00e      	beq.n	8001bfa <HAL_DMA_Init+0x5c6>
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a3f      	ldr	r2, [pc, #252]	@ (8001ce0 <HAL_DMA_Init+0x6ac>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d009      	beq.n	8001bfa <HAL_DMA_Init+0x5c6>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a3e      	ldr	r2, [pc, #248]	@ (8001ce4 <HAL_DMA_Init+0x6b0>)
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d004      	beq.n	8001bfa <HAL_DMA_Init+0x5c6>
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a3c      	ldr	r2, [pc, #240]	@ (8001ce8 <HAL_DMA_Init+0x6b4>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d101      	bne.n	8001bfe <HAL_DMA_Init+0x5ca>
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e000      	b.n	8001c00 <HAL_DMA_Init+0x5cc>
 8001bfe:	2300      	movs	r3, #0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d032      	beq.n	8001c6a <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001c04:	6878      	ldr	r0, [r7, #4]
 8001c06:	f001 fceb 	bl	80035e0 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	689b      	ldr	r3, [r3, #8]
 8001c0e:	2b80      	cmp	r3, #128	@ 0x80
 8001c10:	d102      	bne.n	8001c18 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2200      	movs	r2, #0
 8001c16:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	685a      	ldr	r2, [r3, #4]
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c20:	b2d2      	uxtb	r2, r2
 8001c22:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001c28:	687a      	ldr	r2, [r7, #4]
 8001c2a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001c2c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d010      	beq.n	8001c58 <HAL_DMA_Init+0x624>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	2b08      	cmp	r3, #8
 8001c3c:	d80c      	bhi.n	8001c58 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001c3e:	6878      	ldr	r0, [r7, #4]
 8001c40:	f001 fd68 	bl	8003714 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001c48:	2200      	movs	r2, #0
 8001c4a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c50:	687a      	ldr	r2, [r7, #4]
 8001c52:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001c54:	605a      	str	r2, [r3, #4]
 8001c56:	e008      	b.n	8001c6a <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2200      	movs	r2, #0
 8001c62:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2200      	movs	r2, #0
 8001c68:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2201      	movs	r2, #1
 8001c74:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001c78:	2300      	movs	r3, #0
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3718      	adds	r7, #24
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	a7fdabf8 	.word	0xa7fdabf8
 8001c88:	cccccccd 	.word	0xcccccccd
 8001c8c:	40020010 	.word	0x40020010
 8001c90:	40020028 	.word	0x40020028
 8001c94:	40020040 	.word	0x40020040
 8001c98:	40020058 	.word	0x40020058
 8001c9c:	40020070 	.word	0x40020070
 8001ca0:	40020088 	.word	0x40020088
 8001ca4:	400200a0 	.word	0x400200a0
 8001ca8:	400200b8 	.word	0x400200b8
 8001cac:	40020410 	.word	0x40020410
 8001cb0:	40020428 	.word	0x40020428
 8001cb4:	40020440 	.word	0x40020440
 8001cb8:	40020458 	.word	0x40020458
 8001cbc:	40020470 	.word	0x40020470
 8001cc0:	40020488 	.word	0x40020488
 8001cc4:	400204a0 	.word	0x400204a0
 8001cc8:	400204b8 	.word	0x400204b8
 8001ccc:	58025408 	.word	0x58025408
 8001cd0:	5802541c 	.word	0x5802541c
 8001cd4:	58025430 	.word	0x58025430
 8001cd8:	58025444 	.word	0x58025444
 8001cdc:	58025458 	.word	0x58025458
 8001ce0:	5802546c 	.word	0x5802546c
 8001ce4:	58025480 	.word	0x58025480
 8001ce8:	58025494 	.word	0x58025494

08001cec <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b086      	sub	sp, #24
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	60f8      	str	r0, [r7, #12]
 8001cf4:	60b9      	str	r1, [r7, #8]
 8001cf6:	607a      	str	r2, [r7, #4]
 8001cf8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d101      	bne.n	8001d08 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8001d04:	2301      	movs	r3, #1
 8001d06:	e226      	b.n	8002156 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001d0e:	2b01      	cmp	r3, #1
 8001d10:	d101      	bne.n	8001d16 <HAL_DMA_Start_IT+0x2a>
 8001d12:	2302      	movs	r3, #2
 8001d14:	e21f      	b.n	8002156 <HAL_DMA_Start_IT+0x46a>
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	2201      	movs	r2, #1
 8001d1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	2b01      	cmp	r3, #1
 8001d28:	f040 820a 	bne.w	8002140 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	2202      	movs	r2, #2
 8001d30:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	2200      	movs	r2, #0
 8001d38:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4a68      	ldr	r2, [pc, #416]	@ (8001ee0 <HAL_DMA_Start_IT+0x1f4>)
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d04a      	beq.n	8001dda <HAL_DMA_Start_IT+0xee>
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a66      	ldr	r2, [pc, #408]	@ (8001ee4 <HAL_DMA_Start_IT+0x1f8>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d045      	beq.n	8001dda <HAL_DMA_Start_IT+0xee>
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4a65      	ldr	r2, [pc, #404]	@ (8001ee8 <HAL_DMA_Start_IT+0x1fc>)
 8001d54:	4293      	cmp	r3, r2
 8001d56:	d040      	beq.n	8001dda <HAL_DMA_Start_IT+0xee>
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4a63      	ldr	r2, [pc, #396]	@ (8001eec <HAL_DMA_Start_IT+0x200>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d03b      	beq.n	8001dda <HAL_DMA_Start_IT+0xee>
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4a62      	ldr	r2, [pc, #392]	@ (8001ef0 <HAL_DMA_Start_IT+0x204>)
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d036      	beq.n	8001dda <HAL_DMA_Start_IT+0xee>
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a60      	ldr	r2, [pc, #384]	@ (8001ef4 <HAL_DMA_Start_IT+0x208>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d031      	beq.n	8001dda <HAL_DMA_Start_IT+0xee>
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4a5f      	ldr	r2, [pc, #380]	@ (8001ef8 <HAL_DMA_Start_IT+0x20c>)
 8001d7c:	4293      	cmp	r3, r2
 8001d7e:	d02c      	beq.n	8001dda <HAL_DMA_Start_IT+0xee>
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a5d      	ldr	r2, [pc, #372]	@ (8001efc <HAL_DMA_Start_IT+0x210>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d027      	beq.n	8001dda <HAL_DMA_Start_IT+0xee>
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a5c      	ldr	r2, [pc, #368]	@ (8001f00 <HAL_DMA_Start_IT+0x214>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d022      	beq.n	8001dda <HAL_DMA_Start_IT+0xee>
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a5a      	ldr	r2, [pc, #360]	@ (8001f04 <HAL_DMA_Start_IT+0x218>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d01d      	beq.n	8001dda <HAL_DMA_Start_IT+0xee>
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4a59      	ldr	r2, [pc, #356]	@ (8001f08 <HAL_DMA_Start_IT+0x21c>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d018      	beq.n	8001dda <HAL_DMA_Start_IT+0xee>
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a57      	ldr	r2, [pc, #348]	@ (8001f0c <HAL_DMA_Start_IT+0x220>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d013      	beq.n	8001dda <HAL_DMA_Start_IT+0xee>
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a56      	ldr	r2, [pc, #344]	@ (8001f10 <HAL_DMA_Start_IT+0x224>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d00e      	beq.n	8001dda <HAL_DMA_Start_IT+0xee>
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a54      	ldr	r2, [pc, #336]	@ (8001f14 <HAL_DMA_Start_IT+0x228>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d009      	beq.n	8001dda <HAL_DMA_Start_IT+0xee>
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a53      	ldr	r2, [pc, #332]	@ (8001f18 <HAL_DMA_Start_IT+0x22c>)
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d004      	beq.n	8001dda <HAL_DMA_Start_IT+0xee>
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a51      	ldr	r2, [pc, #324]	@ (8001f1c <HAL_DMA_Start_IT+0x230>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d108      	bne.n	8001dec <HAL_DMA_Start_IT+0x100>
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	681a      	ldr	r2, [r3, #0]
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f022 0201 	bic.w	r2, r2, #1
 8001de8:	601a      	str	r2, [r3, #0]
 8001dea:	e007      	b.n	8001dfc <HAL_DMA_Start_IT+0x110>
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f022 0201 	bic.w	r2, r2, #1
 8001dfa:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	687a      	ldr	r2, [r7, #4]
 8001e00:	68b9      	ldr	r1, [r7, #8]
 8001e02:	68f8      	ldr	r0, [r7, #12]
 8001e04:	f001 f912 	bl	800302c <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a34      	ldr	r2, [pc, #208]	@ (8001ee0 <HAL_DMA_Start_IT+0x1f4>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d04a      	beq.n	8001ea8 <HAL_DMA_Start_IT+0x1bc>
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4a33      	ldr	r2, [pc, #204]	@ (8001ee4 <HAL_DMA_Start_IT+0x1f8>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d045      	beq.n	8001ea8 <HAL_DMA_Start_IT+0x1bc>
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a31      	ldr	r2, [pc, #196]	@ (8001ee8 <HAL_DMA_Start_IT+0x1fc>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d040      	beq.n	8001ea8 <HAL_DMA_Start_IT+0x1bc>
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4a30      	ldr	r2, [pc, #192]	@ (8001eec <HAL_DMA_Start_IT+0x200>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d03b      	beq.n	8001ea8 <HAL_DMA_Start_IT+0x1bc>
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a2e      	ldr	r2, [pc, #184]	@ (8001ef0 <HAL_DMA_Start_IT+0x204>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d036      	beq.n	8001ea8 <HAL_DMA_Start_IT+0x1bc>
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4a2d      	ldr	r2, [pc, #180]	@ (8001ef4 <HAL_DMA_Start_IT+0x208>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d031      	beq.n	8001ea8 <HAL_DMA_Start_IT+0x1bc>
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a2b      	ldr	r2, [pc, #172]	@ (8001ef8 <HAL_DMA_Start_IT+0x20c>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d02c      	beq.n	8001ea8 <HAL_DMA_Start_IT+0x1bc>
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4a2a      	ldr	r2, [pc, #168]	@ (8001efc <HAL_DMA_Start_IT+0x210>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d027      	beq.n	8001ea8 <HAL_DMA_Start_IT+0x1bc>
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a28      	ldr	r2, [pc, #160]	@ (8001f00 <HAL_DMA_Start_IT+0x214>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d022      	beq.n	8001ea8 <HAL_DMA_Start_IT+0x1bc>
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a27      	ldr	r2, [pc, #156]	@ (8001f04 <HAL_DMA_Start_IT+0x218>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d01d      	beq.n	8001ea8 <HAL_DMA_Start_IT+0x1bc>
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a25      	ldr	r2, [pc, #148]	@ (8001f08 <HAL_DMA_Start_IT+0x21c>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d018      	beq.n	8001ea8 <HAL_DMA_Start_IT+0x1bc>
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4a24      	ldr	r2, [pc, #144]	@ (8001f0c <HAL_DMA_Start_IT+0x220>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d013      	beq.n	8001ea8 <HAL_DMA_Start_IT+0x1bc>
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a22      	ldr	r2, [pc, #136]	@ (8001f10 <HAL_DMA_Start_IT+0x224>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d00e      	beq.n	8001ea8 <HAL_DMA_Start_IT+0x1bc>
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a21      	ldr	r2, [pc, #132]	@ (8001f14 <HAL_DMA_Start_IT+0x228>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d009      	beq.n	8001ea8 <HAL_DMA_Start_IT+0x1bc>
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a1f      	ldr	r2, [pc, #124]	@ (8001f18 <HAL_DMA_Start_IT+0x22c>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d004      	beq.n	8001ea8 <HAL_DMA_Start_IT+0x1bc>
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4a1e      	ldr	r2, [pc, #120]	@ (8001f1c <HAL_DMA_Start_IT+0x230>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d101      	bne.n	8001eac <HAL_DMA_Start_IT+0x1c0>
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	e000      	b.n	8001eae <HAL_DMA_Start_IT+0x1c2>
 8001eac:	2300      	movs	r3, #0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d036      	beq.n	8001f20 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f023 021e 	bic.w	r2, r3, #30
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f042 0216 	orr.w	r2, r2, #22
 8001ec4:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d03e      	beq.n	8001f4c <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f042 0208 	orr.w	r2, r2, #8
 8001edc:	601a      	str	r2, [r3, #0]
 8001ede:	e035      	b.n	8001f4c <HAL_DMA_Start_IT+0x260>
 8001ee0:	40020010 	.word	0x40020010
 8001ee4:	40020028 	.word	0x40020028
 8001ee8:	40020040 	.word	0x40020040
 8001eec:	40020058 	.word	0x40020058
 8001ef0:	40020070 	.word	0x40020070
 8001ef4:	40020088 	.word	0x40020088
 8001ef8:	400200a0 	.word	0x400200a0
 8001efc:	400200b8 	.word	0x400200b8
 8001f00:	40020410 	.word	0x40020410
 8001f04:	40020428 	.word	0x40020428
 8001f08:	40020440 	.word	0x40020440
 8001f0c:	40020458 	.word	0x40020458
 8001f10:	40020470 	.word	0x40020470
 8001f14:	40020488 	.word	0x40020488
 8001f18:	400204a0 	.word	0x400204a0
 8001f1c:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f023 020e 	bic.w	r2, r3, #14
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f042 020a 	orr.w	r2, r2, #10
 8001f32:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d007      	beq.n	8001f4c <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f042 0204 	orr.w	r2, r2, #4
 8001f4a:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a83      	ldr	r2, [pc, #524]	@ (8002160 <HAL_DMA_Start_IT+0x474>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d072      	beq.n	800203c <HAL_DMA_Start_IT+0x350>
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4a82      	ldr	r2, [pc, #520]	@ (8002164 <HAL_DMA_Start_IT+0x478>)
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d06d      	beq.n	800203c <HAL_DMA_Start_IT+0x350>
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a80      	ldr	r2, [pc, #512]	@ (8002168 <HAL_DMA_Start_IT+0x47c>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d068      	beq.n	800203c <HAL_DMA_Start_IT+0x350>
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4a7f      	ldr	r2, [pc, #508]	@ (800216c <HAL_DMA_Start_IT+0x480>)
 8001f70:	4293      	cmp	r3, r2
 8001f72:	d063      	beq.n	800203c <HAL_DMA_Start_IT+0x350>
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a7d      	ldr	r2, [pc, #500]	@ (8002170 <HAL_DMA_Start_IT+0x484>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d05e      	beq.n	800203c <HAL_DMA_Start_IT+0x350>
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a7c      	ldr	r2, [pc, #496]	@ (8002174 <HAL_DMA_Start_IT+0x488>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d059      	beq.n	800203c <HAL_DMA_Start_IT+0x350>
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a7a      	ldr	r2, [pc, #488]	@ (8002178 <HAL_DMA_Start_IT+0x48c>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d054      	beq.n	800203c <HAL_DMA_Start_IT+0x350>
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a79      	ldr	r2, [pc, #484]	@ (800217c <HAL_DMA_Start_IT+0x490>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d04f      	beq.n	800203c <HAL_DMA_Start_IT+0x350>
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a77      	ldr	r2, [pc, #476]	@ (8002180 <HAL_DMA_Start_IT+0x494>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d04a      	beq.n	800203c <HAL_DMA_Start_IT+0x350>
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a76      	ldr	r2, [pc, #472]	@ (8002184 <HAL_DMA_Start_IT+0x498>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d045      	beq.n	800203c <HAL_DMA_Start_IT+0x350>
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a74      	ldr	r2, [pc, #464]	@ (8002188 <HAL_DMA_Start_IT+0x49c>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d040      	beq.n	800203c <HAL_DMA_Start_IT+0x350>
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4a73      	ldr	r2, [pc, #460]	@ (800218c <HAL_DMA_Start_IT+0x4a0>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d03b      	beq.n	800203c <HAL_DMA_Start_IT+0x350>
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a71      	ldr	r2, [pc, #452]	@ (8002190 <HAL_DMA_Start_IT+0x4a4>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d036      	beq.n	800203c <HAL_DMA_Start_IT+0x350>
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a70      	ldr	r2, [pc, #448]	@ (8002194 <HAL_DMA_Start_IT+0x4a8>)
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d031      	beq.n	800203c <HAL_DMA_Start_IT+0x350>
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a6e      	ldr	r2, [pc, #440]	@ (8002198 <HAL_DMA_Start_IT+0x4ac>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d02c      	beq.n	800203c <HAL_DMA_Start_IT+0x350>
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4a6d      	ldr	r2, [pc, #436]	@ (800219c <HAL_DMA_Start_IT+0x4b0>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d027      	beq.n	800203c <HAL_DMA_Start_IT+0x350>
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a6b      	ldr	r2, [pc, #428]	@ (80021a0 <HAL_DMA_Start_IT+0x4b4>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d022      	beq.n	800203c <HAL_DMA_Start_IT+0x350>
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a6a      	ldr	r2, [pc, #424]	@ (80021a4 <HAL_DMA_Start_IT+0x4b8>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d01d      	beq.n	800203c <HAL_DMA_Start_IT+0x350>
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a68      	ldr	r2, [pc, #416]	@ (80021a8 <HAL_DMA_Start_IT+0x4bc>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d018      	beq.n	800203c <HAL_DMA_Start_IT+0x350>
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4a67      	ldr	r2, [pc, #412]	@ (80021ac <HAL_DMA_Start_IT+0x4c0>)
 8002010:	4293      	cmp	r3, r2
 8002012:	d013      	beq.n	800203c <HAL_DMA_Start_IT+0x350>
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a65      	ldr	r2, [pc, #404]	@ (80021b0 <HAL_DMA_Start_IT+0x4c4>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d00e      	beq.n	800203c <HAL_DMA_Start_IT+0x350>
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a64      	ldr	r2, [pc, #400]	@ (80021b4 <HAL_DMA_Start_IT+0x4c8>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d009      	beq.n	800203c <HAL_DMA_Start_IT+0x350>
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a62      	ldr	r2, [pc, #392]	@ (80021b8 <HAL_DMA_Start_IT+0x4cc>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d004      	beq.n	800203c <HAL_DMA_Start_IT+0x350>
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a61      	ldr	r2, [pc, #388]	@ (80021bc <HAL_DMA_Start_IT+0x4d0>)
 8002038:	4293      	cmp	r3, r2
 800203a:	d101      	bne.n	8002040 <HAL_DMA_Start_IT+0x354>
 800203c:	2301      	movs	r3, #1
 800203e:	e000      	b.n	8002042 <HAL_DMA_Start_IT+0x356>
 8002040:	2300      	movs	r3, #0
 8002042:	2b00      	cmp	r3, #0
 8002044:	d01a      	beq.n	800207c <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002050:	2b00      	cmp	r3, #0
 8002052:	d007      	beq.n	8002064 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800205e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002062:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002068:	2b00      	cmp	r3, #0
 800206a:	d007      	beq.n	800207c <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002070:	681a      	ldr	r2, [r3, #0]
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002076:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800207a:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a37      	ldr	r2, [pc, #220]	@ (8002160 <HAL_DMA_Start_IT+0x474>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d04a      	beq.n	800211c <HAL_DMA_Start_IT+0x430>
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a36      	ldr	r2, [pc, #216]	@ (8002164 <HAL_DMA_Start_IT+0x478>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d045      	beq.n	800211c <HAL_DMA_Start_IT+0x430>
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a34      	ldr	r2, [pc, #208]	@ (8002168 <HAL_DMA_Start_IT+0x47c>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d040      	beq.n	800211c <HAL_DMA_Start_IT+0x430>
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4a33      	ldr	r2, [pc, #204]	@ (800216c <HAL_DMA_Start_IT+0x480>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d03b      	beq.n	800211c <HAL_DMA_Start_IT+0x430>
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a31      	ldr	r2, [pc, #196]	@ (8002170 <HAL_DMA_Start_IT+0x484>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d036      	beq.n	800211c <HAL_DMA_Start_IT+0x430>
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4a30      	ldr	r2, [pc, #192]	@ (8002174 <HAL_DMA_Start_IT+0x488>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d031      	beq.n	800211c <HAL_DMA_Start_IT+0x430>
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a2e      	ldr	r2, [pc, #184]	@ (8002178 <HAL_DMA_Start_IT+0x48c>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d02c      	beq.n	800211c <HAL_DMA_Start_IT+0x430>
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4a2d      	ldr	r2, [pc, #180]	@ (800217c <HAL_DMA_Start_IT+0x490>)
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d027      	beq.n	800211c <HAL_DMA_Start_IT+0x430>
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a2b      	ldr	r2, [pc, #172]	@ (8002180 <HAL_DMA_Start_IT+0x494>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d022      	beq.n	800211c <HAL_DMA_Start_IT+0x430>
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4a2a      	ldr	r2, [pc, #168]	@ (8002184 <HAL_DMA_Start_IT+0x498>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d01d      	beq.n	800211c <HAL_DMA_Start_IT+0x430>
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a28      	ldr	r2, [pc, #160]	@ (8002188 <HAL_DMA_Start_IT+0x49c>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d018      	beq.n	800211c <HAL_DMA_Start_IT+0x430>
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4a27      	ldr	r2, [pc, #156]	@ (800218c <HAL_DMA_Start_IT+0x4a0>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d013      	beq.n	800211c <HAL_DMA_Start_IT+0x430>
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a25      	ldr	r2, [pc, #148]	@ (8002190 <HAL_DMA_Start_IT+0x4a4>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d00e      	beq.n	800211c <HAL_DMA_Start_IT+0x430>
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4a24      	ldr	r2, [pc, #144]	@ (8002194 <HAL_DMA_Start_IT+0x4a8>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d009      	beq.n	800211c <HAL_DMA_Start_IT+0x430>
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a22      	ldr	r2, [pc, #136]	@ (8002198 <HAL_DMA_Start_IT+0x4ac>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d004      	beq.n	800211c <HAL_DMA_Start_IT+0x430>
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a21      	ldr	r2, [pc, #132]	@ (800219c <HAL_DMA_Start_IT+0x4b0>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d108      	bne.n	800212e <HAL_DMA_Start_IT+0x442>
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	681a      	ldr	r2, [r3, #0]
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f042 0201 	orr.w	r2, r2, #1
 800212a:	601a      	str	r2, [r3, #0]
 800212c:	e012      	b.n	8002154 <HAL_DMA_Start_IT+0x468>
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	681a      	ldr	r2, [r3, #0]
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f042 0201 	orr.w	r2, r2, #1
 800213c:	601a      	str	r2, [r3, #0]
 800213e:	e009      	b.n	8002154 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002146:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	2200      	movs	r2, #0
 800214c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8002150:	2301      	movs	r3, #1
 8002152:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8002154:	7dfb      	ldrb	r3, [r7, #23]
}
 8002156:	4618      	mov	r0, r3
 8002158:	3718      	adds	r7, #24
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	40020010 	.word	0x40020010
 8002164:	40020028 	.word	0x40020028
 8002168:	40020040 	.word	0x40020040
 800216c:	40020058 	.word	0x40020058
 8002170:	40020070 	.word	0x40020070
 8002174:	40020088 	.word	0x40020088
 8002178:	400200a0 	.word	0x400200a0
 800217c:	400200b8 	.word	0x400200b8
 8002180:	40020410 	.word	0x40020410
 8002184:	40020428 	.word	0x40020428
 8002188:	40020440 	.word	0x40020440
 800218c:	40020458 	.word	0x40020458
 8002190:	40020470 	.word	0x40020470
 8002194:	40020488 	.word	0x40020488
 8002198:	400204a0 	.word	0x400204a0
 800219c:	400204b8 	.word	0x400204b8
 80021a0:	58025408 	.word	0x58025408
 80021a4:	5802541c 	.word	0x5802541c
 80021a8:	58025430 	.word	0x58025430
 80021ac:	58025444 	.word	0x58025444
 80021b0:	58025458 	.word	0x58025458
 80021b4:	5802546c 	.word	0x5802546c
 80021b8:	58025480 	.word	0x58025480
 80021bc:	58025494 	.word	0x58025494

080021c0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b08a      	sub	sp, #40	@ 0x28
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80021c8:	2300      	movs	r3, #0
 80021ca:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80021cc:	4b67      	ldr	r3, [pc, #412]	@ (800236c <HAL_DMA_IRQHandler+0x1ac>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a67      	ldr	r2, [pc, #412]	@ (8002370 <HAL_DMA_IRQHandler+0x1b0>)
 80021d2:	fba2 2303 	umull	r2, r3, r2, r3
 80021d6:	0a9b      	lsrs	r3, r3, #10
 80021d8:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021de:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021e4:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80021e6:	6a3b      	ldr	r3, [r7, #32]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80021ec:	69fb      	ldr	r3, [r7, #28]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4a5f      	ldr	r2, [pc, #380]	@ (8002374 <HAL_DMA_IRQHandler+0x1b4>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d04a      	beq.n	8002292 <HAL_DMA_IRQHandler+0xd2>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a5d      	ldr	r2, [pc, #372]	@ (8002378 <HAL_DMA_IRQHandler+0x1b8>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d045      	beq.n	8002292 <HAL_DMA_IRQHandler+0xd2>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a5c      	ldr	r2, [pc, #368]	@ (800237c <HAL_DMA_IRQHandler+0x1bc>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d040      	beq.n	8002292 <HAL_DMA_IRQHandler+0xd2>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a5a      	ldr	r2, [pc, #360]	@ (8002380 <HAL_DMA_IRQHandler+0x1c0>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d03b      	beq.n	8002292 <HAL_DMA_IRQHandler+0xd2>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4a59      	ldr	r2, [pc, #356]	@ (8002384 <HAL_DMA_IRQHandler+0x1c4>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d036      	beq.n	8002292 <HAL_DMA_IRQHandler+0xd2>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a57      	ldr	r2, [pc, #348]	@ (8002388 <HAL_DMA_IRQHandler+0x1c8>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d031      	beq.n	8002292 <HAL_DMA_IRQHandler+0xd2>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a56      	ldr	r2, [pc, #344]	@ (800238c <HAL_DMA_IRQHandler+0x1cc>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d02c      	beq.n	8002292 <HAL_DMA_IRQHandler+0xd2>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a54      	ldr	r2, [pc, #336]	@ (8002390 <HAL_DMA_IRQHandler+0x1d0>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d027      	beq.n	8002292 <HAL_DMA_IRQHandler+0xd2>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4a53      	ldr	r2, [pc, #332]	@ (8002394 <HAL_DMA_IRQHandler+0x1d4>)
 8002248:	4293      	cmp	r3, r2
 800224a:	d022      	beq.n	8002292 <HAL_DMA_IRQHandler+0xd2>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a51      	ldr	r2, [pc, #324]	@ (8002398 <HAL_DMA_IRQHandler+0x1d8>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d01d      	beq.n	8002292 <HAL_DMA_IRQHandler+0xd2>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4a50      	ldr	r2, [pc, #320]	@ (800239c <HAL_DMA_IRQHandler+0x1dc>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d018      	beq.n	8002292 <HAL_DMA_IRQHandler+0xd2>
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a4e      	ldr	r2, [pc, #312]	@ (80023a0 <HAL_DMA_IRQHandler+0x1e0>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d013      	beq.n	8002292 <HAL_DMA_IRQHandler+0xd2>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4a4d      	ldr	r2, [pc, #308]	@ (80023a4 <HAL_DMA_IRQHandler+0x1e4>)
 8002270:	4293      	cmp	r3, r2
 8002272:	d00e      	beq.n	8002292 <HAL_DMA_IRQHandler+0xd2>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a4b      	ldr	r2, [pc, #300]	@ (80023a8 <HAL_DMA_IRQHandler+0x1e8>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d009      	beq.n	8002292 <HAL_DMA_IRQHandler+0xd2>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a4a      	ldr	r2, [pc, #296]	@ (80023ac <HAL_DMA_IRQHandler+0x1ec>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d004      	beq.n	8002292 <HAL_DMA_IRQHandler+0xd2>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a48      	ldr	r2, [pc, #288]	@ (80023b0 <HAL_DMA_IRQHandler+0x1f0>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d101      	bne.n	8002296 <HAL_DMA_IRQHandler+0xd6>
 8002292:	2301      	movs	r3, #1
 8002294:	e000      	b.n	8002298 <HAL_DMA_IRQHandler+0xd8>
 8002296:	2300      	movs	r3, #0
 8002298:	2b00      	cmp	r3, #0
 800229a:	f000 842b 	beq.w	8002af4 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022a2:	f003 031f 	and.w	r3, r3, #31
 80022a6:	2208      	movs	r2, #8
 80022a8:	409a      	lsls	r2, r3
 80022aa:	69bb      	ldr	r3, [r7, #24]
 80022ac:	4013      	ands	r3, r2
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	f000 80a2 	beq.w	80023f8 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a2e      	ldr	r2, [pc, #184]	@ (8002374 <HAL_DMA_IRQHandler+0x1b4>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d04a      	beq.n	8002354 <HAL_DMA_IRQHandler+0x194>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4a2d      	ldr	r2, [pc, #180]	@ (8002378 <HAL_DMA_IRQHandler+0x1b8>)
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d045      	beq.n	8002354 <HAL_DMA_IRQHandler+0x194>
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a2b      	ldr	r2, [pc, #172]	@ (800237c <HAL_DMA_IRQHandler+0x1bc>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d040      	beq.n	8002354 <HAL_DMA_IRQHandler+0x194>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4a2a      	ldr	r2, [pc, #168]	@ (8002380 <HAL_DMA_IRQHandler+0x1c0>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d03b      	beq.n	8002354 <HAL_DMA_IRQHandler+0x194>
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a28      	ldr	r2, [pc, #160]	@ (8002384 <HAL_DMA_IRQHandler+0x1c4>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d036      	beq.n	8002354 <HAL_DMA_IRQHandler+0x194>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a27      	ldr	r2, [pc, #156]	@ (8002388 <HAL_DMA_IRQHandler+0x1c8>)
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d031      	beq.n	8002354 <HAL_DMA_IRQHandler+0x194>
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4a25      	ldr	r2, [pc, #148]	@ (800238c <HAL_DMA_IRQHandler+0x1cc>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d02c      	beq.n	8002354 <HAL_DMA_IRQHandler+0x194>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4a24      	ldr	r2, [pc, #144]	@ (8002390 <HAL_DMA_IRQHandler+0x1d0>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d027      	beq.n	8002354 <HAL_DMA_IRQHandler+0x194>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a22      	ldr	r2, [pc, #136]	@ (8002394 <HAL_DMA_IRQHandler+0x1d4>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d022      	beq.n	8002354 <HAL_DMA_IRQHandler+0x194>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4a21      	ldr	r2, [pc, #132]	@ (8002398 <HAL_DMA_IRQHandler+0x1d8>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d01d      	beq.n	8002354 <HAL_DMA_IRQHandler+0x194>
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a1f      	ldr	r2, [pc, #124]	@ (800239c <HAL_DMA_IRQHandler+0x1dc>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d018      	beq.n	8002354 <HAL_DMA_IRQHandler+0x194>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4a1e      	ldr	r2, [pc, #120]	@ (80023a0 <HAL_DMA_IRQHandler+0x1e0>)
 8002328:	4293      	cmp	r3, r2
 800232a:	d013      	beq.n	8002354 <HAL_DMA_IRQHandler+0x194>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a1c      	ldr	r2, [pc, #112]	@ (80023a4 <HAL_DMA_IRQHandler+0x1e4>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d00e      	beq.n	8002354 <HAL_DMA_IRQHandler+0x194>
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a1b      	ldr	r2, [pc, #108]	@ (80023a8 <HAL_DMA_IRQHandler+0x1e8>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d009      	beq.n	8002354 <HAL_DMA_IRQHandler+0x194>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a19      	ldr	r2, [pc, #100]	@ (80023ac <HAL_DMA_IRQHandler+0x1ec>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d004      	beq.n	8002354 <HAL_DMA_IRQHandler+0x194>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4a18      	ldr	r2, [pc, #96]	@ (80023b0 <HAL_DMA_IRQHandler+0x1f0>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d12f      	bne.n	80023b4 <HAL_DMA_IRQHandler+0x1f4>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f003 0304 	and.w	r3, r3, #4
 800235e:	2b00      	cmp	r3, #0
 8002360:	bf14      	ite	ne
 8002362:	2301      	movne	r3, #1
 8002364:	2300      	moveq	r3, #0
 8002366:	b2db      	uxtb	r3, r3
 8002368:	e02e      	b.n	80023c8 <HAL_DMA_IRQHandler+0x208>
 800236a:	bf00      	nop
 800236c:	24000000 	.word	0x24000000
 8002370:	1b4e81b5 	.word	0x1b4e81b5
 8002374:	40020010 	.word	0x40020010
 8002378:	40020028 	.word	0x40020028
 800237c:	40020040 	.word	0x40020040
 8002380:	40020058 	.word	0x40020058
 8002384:	40020070 	.word	0x40020070
 8002388:	40020088 	.word	0x40020088
 800238c:	400200a0 	.word	0x400200a0
 8002390:	400200b8 	.word	0x400200b8
 8002394:	40020410 	.word	0x40020410
 8002398:	40020428 	.word	0x40020428
 800239c:	40020440 	.word	0x40020440
 80023a0:	40020458 	.word	0x40020458
 80023a4:	40020470 	.word	0x40020470
 80023a8:	40020488 	.word	0x40020488
 80023ac:	400204a0 	.word	0x400204a0
 80023b0:	400204b8 	.word	0x400204b8
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f003 0308 	and.w	r3, r3, #8
 80023be:	2b00      	cmp	r3, #0
 80023c0:	bf14      	ite	ne
 80023c2:	2301      	movne	r3, #1
 80023c4:	2300      	moveq	r3, #0
 80023c6:	b2db      	uxtb	r3, r3
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d015      	beq.n	80023f8 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f022 0204 	bic.w	r2, r2, #4
 80023da:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023e0:	f003 031f 	and.w	r3, r3, #31
 80023e4:	2208      	movs	r2, #8
 80023e6:	409a      	lsls	r2, r3
 80023e8:	6a3b      	ldr	r3, [r7, #32]
 80023ea:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023f0:	f043 0201 	orr.w	r2, r3, #1
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023fc:	f003 031f 	and.w	r3, r3, #31
 8002400:	69ba      	ldr	r2, [r7, #24]
 8002402:	fa22 f303 	lsr.w	r3, r2, r3
 8002406:	f003 0301 	and.w	r3, r3, #1
 800240a:	2b00      	cmp	r3, #0
 800240c:	d06e      	beq.n	80024ec <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a69      	ldr	r2, [pc, #420]	@ (80025b8 <HAL_DMA_IRQHandler+0x3f8>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d04a      	beq.n	80024ae <HAL_DMA_IRQHandler+0x2ee>
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a67      	ldr	r2, [pc, #412]	@ (80025bc <HAL_DMA_IRQHandler+0x3fc>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d045      	beq.n	80024ae <HAL_DMA_IRQHandler+0x2ee>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a66      	ldr	r2, [pc, #408]	@ (80025c0 <HAL_DMA_IRQHandler+0x400>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d040      	beq.n	80024ae <HAL_DMA_IRQHandler+0x2ee>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a64      	ldr	r2, [pc, #400]	@ (80025c4 <HAL_DMA_IRQHandler+0x404>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d03b      	beq.n	80024ae <HAL_DMA_IRQHandler+0x2ee>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a63      	ldr	r2, [pc, #396]	@ (80025c8 <HAL_DMA_IRQHandler+0x408>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d036      	beq.n	80024ae <HAL_DMA_IRQHandler+0x2ee>
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a61      	ldr	r2, [pc, #388]	@ (80025cc <HAL_DMA_IRQHandler+0x40c>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d031      	beq.n	80024ae <HAL_DMA_IRQHandler+0x2ee>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a60      	ldr	r2, [pc, #384]	@ (80025d0 <HAL_DMA_IRQHandler+0x410>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d02c      	beq.n	80024ae <HAL_DMA_IRQHandler+0x2ee>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a5e      	ldr	r2, [pc, #376]	@ (80025d4 <HAL_DMA_IRQHandler+0x414>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d027      	beq.n	80024ae <HAL_DMA_IRQHandler+0x2ee>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4a5d      	ldr	r2, [pc, #372]	@ (80025d8 <HAL_DMA_IRQHandler+0x418>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d022      	beq.n	80024ae <HAL_DMA_IRQHandler+0x2ee>
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a5b      	ldr	r2, [pc, #364]	@ (80025dc <HAL_DMA_IRQHandler+0x41c>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d01d      	beq.n	80024ae <HAL_DMA_IRQHandler+0x2ee>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a5a      	ldr	r2, [pc, #360]	@ (80025e0 <HAL_DMA_IRQHandler+0x420>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d018      	beq.n	80024ae <HAL_DMA_IRQHandler+0x2ee>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a58      	ldr	r2, [pc, #352]	@ (80025e4 <HAL_DMA_IRQHandler+0x424>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d013      	beq.n	80024ae <HAL_DMA_IRQHandler+0x2ee>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a57      	ldr	r2, [pc, #348]	@ (80025e8 <HAL_DMA_IRQHandler+0x428>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d00e      	beq.n	80024ae <HAL_DMA_IRQHandler+0x2ee>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a55      	ldr	r2, [pc, #340]	@ (80025ec <HAL_DMA_IRQHandler+0x42c>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d009      	beq.n	80024ae <HAL_DMA_IRQHandler+0x2ee>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a54      	ldr	r2, [pc, #336]	@ (80025f0 <HAL_DMA_IRQHandler+0x430>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d004      	beq.n	80024ae <HAL_DMA_IRQHandler+0x2ee>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a52      	ldr	r2, [pc, #328]	@ (80025f4 <HAL_DMA_IRQHandler+0x434>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d10a      	bne.n	80024c4 <HAL_DMA_IRQHandler+0x304>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	695b      	ldr	r3, [r3, #20]
 80024b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	bf14      	ite	ne
 80024bc:	2301      	movne	r3, #1
 80024be:	2300      	moveq	r3, #0
 80024c0:	b2db      	uxtb	r3, r3
 80024c2:	e003      	b.n	80024cc <HAL_DMA_IRQHandler+0x30c>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	2300      	movs	r3, #0
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d00d      	beq.n	80024ec <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024d4:	f003 031f 	and.w	r3, r3, #31
 80024d8:	2201      	movs	r2, #1
 80024da:	409a      	lsls	r2, r3
 80024dc:	6a3b      	ldr	r3, [r7, #32]
 80024de:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024e4:	f043 0202 	orr.w	r2, r3, #2
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024f0:	f003 031f 	and.w	r3, r3, #31
 80024f4:	2204      	movs	r2, #4
 80024f6:	409a      	lsls	r2, r3
 80024f8:	69bb      	ldr	r3, [r7, #24]
 80024fa:	4013      	ands	r3, r2
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	f000 808f 	beq.w	8002620 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4a2c      	ldr	r2, [pc, #176]	@ (80025b8 <HAL_DMA_IRQHandler+0x3f8>)
 8002508:	4293      	cmp	r3, r2
 800250a:	d04a      	beq.n	80025a2 <HAL_DMA_IRQHandler+0x3e2>
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a2a      	ldr	r2, [pc, #168]	@ (80025bc <HAL_DMA_IRQHandler+0x3fc>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d045      	beq.n	80025a2 <HAL_DMA_IRQHandler+0x3e2>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4a29      	ldr	r2, [pc, #164]	@ (80025c0 <HAL_DMA_IRQHandler+0x400>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d040      	beq.n	80025a2 <HAL_DMA_IRQHandler+0x3e2>
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a27      	ldr	r2, [pc, #156]	@ (80025c4 <HAL_DMA_IRQHandler+0x404>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d03b      	beq.n	80025a2 <HAL_DMA_IRQHandler+0x3e2>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4a26      	ldr	r2, [pc, #152]	@ (80025c8 <HAL_DMA_IRQHandler+0x408>)
 8002530:	4293      	cmp	r3, r2
 8002532:	d036      	beq.n	80025a2 <HAL_DMA_IRQHandler+0x3e2>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a24      	ldr	r2, [pc, #144]	@ (80025cc <HAL_DMA_IRQHandler+0x40c>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d031      	beq.n	80025a2 <HAL_DMA_IRQHandler+0x3e2>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a23      	ldr	r2, [pc, #140]	@ (80025d0 <HAL_DMA_IRQHandler+0x410>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d02c      	beq.n	80025a2 <HAL_DMA_IRQHandler+0x3e2>
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a21      	ldr	r2, [pc, #132]	@ (80025d4 <HAL_DMA_IRQHandler+0x414>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d027      	beq.n	80025a2 <HAL_DMA_IRQHandler+0x3e2>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a20      	ldr	r2, [pc, #128]	@ (80025d8 <HAL_DMA_IRQHandler+0x418>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d022      	beq.n	80025a2 <HAL_DMA_IRQHandler+0x3e2>
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a1e      	ldr	r2, [pc, #120]	@ (80025dc <HAL_DMA_IRQHandler+0x41c>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d01d      	beq.n	80025a2 <HAL_DMA_IRQHandler+0x3e2>
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a1d      	ldr	r2, [pc, #116]	@ (80025e0 <HAL_DMA_IRQHandler+0x420>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d018      	beq.n	80025a2 <HAL_DMA_IRQHandler+0x3e2>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a1b      	ldr	r2, [pc, #108]	@ (80025e4 <HAL_DMA_IRQHandler+0x424>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d013      	beq.n	80025a2 <HAL_DMA_IRQHandler+0x3e2>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a1a      	ldr	r2, [pc, #104]	@ (80025e8 <HAL_DMA_IRQHandler+0x428>)
 8002580:	4293      	cmp	r3, r2
 8002582:	d00e      	beq.n	80025a2 <HAL_DMA_IRQHandler+0x3e2>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4a18      	ldr	r2, [pc, #96]	@ (80025ec <HAL_DMA_IRQHandler+0x42c>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d009      	beq.n	80025a2 <HAL_DMA_IRQHandler+0x3e2>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4a17      	ldr	r2, [pc, #92]	@ (80025f0 <HAL_DMA_IRQHandler+0x430>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d004      	beq.n	80025a2 <HAL_DMA_IRQHandler+0x3e2>
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a15      	ldr	r2, [pc, #84]	@ (80025f4 <HAL_DMA_IRQHandler+0x434>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d12a      	bne.n	80025f8 <HAL_DMA_IRQHandler+0x438>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f003 0302 	and.w	r3, r3, #2
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	bf14      	ite	ne
 80025b0:	2301      	movne	r3, #1
 80025b2:	2300      	moveq	r3, #0
 80025b4:	b2db      	uxtb	r3, r3
 80025b6:	e023      	b.n	8002600 <HAL_DMA_IRQHandler+0x440>
 80025b8:	40020010 	.word	0x40020010
 80025bc:	40020028 	.word	0x40020028
 80025c0:	40020040 	.word	0x40020040
 80025c4:	40020058 	.word	0x40020058
 80025c8:	40020070 	.word	0x40020070
 80025cc:	40020088 	.word	0x40020088
 80025d0:	400200a0 	.word	0x400200a0
 80025d4:	400200b8 	.word	0x400200b8
 80025d8:	40020410 	.word	0x40020410
 80025dc:	40020428 	.word	0x40020428
 80025e0:	40020440 	.word	0x40020440
 80025e4:	40020458 	.word	0x40020458
 80025e8:	40020470 	.word	0x40020470
 80025ec:	40020488 	.word	0x40020488
 80025f0:	400204a0 	.word	0x400204a0
 80025f4:	400204b8 	.word	0x400204b8
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	2300      	movs	r3, #0
 8002600:	2b00      	cmp	r3, #0
 8002602:	d00d      	beq.n	8002620 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002608:	f003 031f 	and.w	r3, r3, #31
 800260c:	2204      	movs	r2, #4
 800260e:	409a      	lsls	r2, r3
 8002610:	6a3b      	ldr	r3, [r7, #32]
 8002612:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002618:	f043 0204 	orr.w	r2, r3, #4
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002624:	f003 031f 	and.w	r3, r3, #31
 8002628:	2210      	movs	r2, #16
 800262a:	409a      	lsls	r2, r3
 800262c:	69bb      	ldr	r3, [r7, #24]
 800262e:	4013      	ands	r3, r2
 8002630:	2b00      	cmp	r3, #0
 8002632:	f000 80a6 	beq.w	8002782 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a85      	ldr	r2, [pc, #532]	@ (8002850 <HAL_DMA_IRQHandler+0x690>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d04a      	beq.n	80026d6 <HAL_DMA_IRQHandler+0x516>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a83      	ldr	r2, [pc, #524]	@ (8002854 <HAL_DMA_IRQHandler+0x694>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d045      	beq.n	80026d6 <HAL_DMA_IRQHandler+0x516>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a82      	ldr	r2, [pc, #520]	@ (8002858 <HAL_DMA_IRQHandler+0x698>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d040      	beq.n	80026d6 <HAL_DMA_IRQHandler+0x516>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a80      	ldr	r2, [pc, #512]	@ (800285c <HAL_DMA_IRQHandler+0x69c>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d03b      	beq.n	80026d6 <HAL_DMA_IRQHandler+0x516>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a7f      	ldr	r2, [pc, #508]	@ (8002860 <HAL_DMA_IRQHandler+0x6a0>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d036      	beq.n	80026d6 <HAL_DMA_IRQHandler+0x516>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a7d      	ldr	r2, [pc, #500]	@ (8002864 <HAL_DMA_IRQHandler+0x6a4>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d031      	beq.n	80026d6 <HAL_DMA_IRQHandler+0x516>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a7c      	ldr	r2, [pc, #496]	@ (8002868 <HAL_DMA_IRQHandler+0x6a8>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d02c      	beq.n	80026d6 <HAL_DMA_IRQHandler+0x516>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a7a      	ldr	r2, [pc, #488]	@ (800286c <HAL_DMA_IRQHandler+0x6ac>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d027      	beq.n	80026d6 <HAL_DMA_IRQHandler+0x516>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a79      	ldr	r2, [pc, #484]	@ (8002870 <HAL_DMA_IRQHandler+0x6b0>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d022      	beq.n	80026d6 <HAL_DMA_IRQHandler+0x516>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a77      	ldr	r2, [pc, #476]	@ (8002874 <HAL_DMA_IRQHandler+0x6b4>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d01d      	beq.n	80026d6 <HAL_DMA_IRQHandler+0x516>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4a76      	ldr	r2, [pc, #472]	@ (8002878 <HAL_DMA_IRQHandler+0x6b8>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d018      	beq.n	80026d6 <HAL_DMA_IRQHandler+0x516>
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a74      	ldr	r2, [pc, #464]	@ (800287c <HAL_DMA_IRQHandler+0x6bc>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d013      	beq.n	80026d6 <HAL_DMA_IRQHandler+0x516>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a73      	ldr	r2, [pc, #460]	@ (8002880 <HAL_DMA_IRQHandler+0x6c0>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d00e      	beq.n	80026d6 <HAL_DMA_IRQHandler+0x516>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a71      	ldr	r2, [pc, #452]	@ (8002884 <HAL_DMA_IRQHandler+0x6c4>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d009      	beq.n	80026d6 <HAL_DMA_IRQHandler+0x516>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4a70      	ldr	r2, [pc, #448]	@ (8002888 <HAL_DMA_IRQHandler+0x6c8>)
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d004      	beq.n	80026d6 <HAL_DMA_IRQHandler+0x516>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a6e      	ldr	r2, [pc, #440]	@ (800288c <HAL_DMA_IRQHandler+0x6cc>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d10a      	bne.n	80026ec <HAL_DMA_IRQHandler+0x52c>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f003 0308 	and.w	r3, r3, #8
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	bf14      	ite	ne
 80026e4:	2301      	movne	r3, #1
 80026e6:	2300      	moveq	r3, #0
 80026e8:	b2db      	uxtb	r3, r3
 80026ea:	e009      	b.n	8002700 <HAL_DMA_IRQHandler+0x540>
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f003 0304 	and.w	r3, r3, #4
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	bf14      	ite	ne
 80026fa:	2301      	movne	r3, #1
 80026fc:	2300      	moveq	r3, #0
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	2b00      	cmp	r3, #0
 8002702:	d03e      	beq.n	8002782 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002708:	f003 031f 	and.w	r3, r3, #31
 800270c:	2210      	movs	r2, #16
 800270e:	409a      	lsls	r2, r3
 8002710:	6a3b      	ldr	r3, [r7, #32]
 8002712:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800271e:	2b00      	cmp	r3, #0
 8002720:	d018      	beq.n	8002754 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800272c:	2b00      	cmp	r3, #0
 800272e:	d108      	bne.n	8002742 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002734:	2b00      	cmp	r3, #0
 8002736:	d024      	beq.n	8002782 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800273c:	6878      	ldr	r0, [r7, #4]
 800273e:	4798      	blx	r3
 8002740:	e01f      	b.n	8002782 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002746:	2b00      	cmp	r3, #0
 8002748:	d01b      	beq.n	8002782 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800274e:	6878      	ldr	r0, [r7, #4]
 8002750:	4798      	blx	r3
 8002752:	e016      	b.n	8002782 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800275e:	2b00      	cmp	r3, #0
 8002760:	d107      	bne.n	8002772 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f022 0208 	bic.w	r2, r2, #8
 8002770:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002776:	2b00      	cmp	r3, #0
 8002778:	d003      	beq.n	8002782 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800277e:	6878      	ldr	r0, [r7, #4]
 8002780:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002786:	f003 031f 	and.w	r3, r3, #31
 800278a:	2220      	movs	r2, #32
 800278c:	409a      	lsls	r2, r3
 800278e:	69bb      	ldr	r3, [r7, #24]
 8002790:	4013      	ands	r3, r2
 8002792:	2b00      	cmp	r3, #0
 8002794:	f000 8110 	beq.w	80029b8 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a2c      	ldr	r2, [pc, #176]	@ (8002850 <HAL_DMA_IRQHandler+0x690>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d04a      	beq.n	8002838 <HAL_DMA_IRQHandler+0x678>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4a2b      	ldr	r2, [pc, #172]	@ (8002854 <HAL_DMA_IRQHandler+0x694>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d045      	beq.n	8002838 <HAL_DMA_IRQHandler+0x678>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a29      	ldr	r2, [pc, #164]	@ (8002858 <HAL_DMA_IRQHandler+0x698>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d040      	beq.n	8002838 <HAL_DMA_IRQHandler+0x678>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a28      	ldr	r2, [pc, #160]	@ (800285c <HAL_DMA_IRQHandler+0x69c>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d03b      	beq.n	8002838 <HAL_DMA_IRQHandler+0x678>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a26      	ldr	r2, [pc, #152]	@ (8002860 <HAL_DMA_IRQHandler+0x6a0>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d036      	beq.n	8002838 <HAL_DMA_IRQHandler+0x678>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a25      	ldr	r2, [pc, #148]	@ (8002864 <HAL_DMA_IRQHandler+0x6a4>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d031      	beq.n	8002838 <HAL_DMA_IRQHandler+0x678>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a23      	ldr	r2, [pc, #140]	@ (8002868 <HAL_DMA_IRQHandler+0x6a8>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d02c      	beq.n	8002838 <HAL_DMA_IRQHandler+0x678>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a22      	ldr	r2, [pc, #136]	@ (800286c <HAL_DMA_IRQHandler+0x6ac>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d027      	beq.n	8002838 <HAL_DMA_IRQHandler+0x678>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a20      	ldr	r2, [pc, #128]	@ (8002870 <HAL_DMA_IRQHandler+0x6b0>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d022      	beq.n	8002838 <HAL_DMA_IRQHandler+0x678>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a1f      	ldr	r2, [pc, #124]	@ (8002874 <HAL_DMA_IRQHandler+0x6b4>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d01d      	beq.n	8002838 <HAL_DMA_IRQHandler+0x678>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a1d      	ldr	r2, [pc, #116]	@ (8002878 <HAL_DMA_IRQHandler+0x6b8>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d018      	beq.n	8002838 <HAL_DMA_IRQHandler+0x678>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a1c      	ldr	r2, [pc, #112]	@ (800287c <HAL_DMA_IRQHandler+0x6bc>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d013      	beq.n	8002838 <HAL_DMA_IRQHandler+0x678>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a1a      	ldr	r2, [pc, #104]	@ (8002880 <HAL_DMA_IRQHandler+0x6c0>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d00e      	beq.n	8002838 <HAL_DMA_IRQHandler+0x678>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a19      	ldr	r2, [pc, #100]	@ (8002884 <HAL_DMA_IRQHandler+0x6c4>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d009      	beq.n	8002838 <HAL_DMA_IRQHandler+0x678>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a17      	ldr	r2, [pc, #92]	@ (8002888 <HAL_DMA_IRQHandler+0x6c8>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d004      	beq.n	8002838 <HAL_DMA_IRQHandler+0x678>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a16      	ldr	r2, [pc, #88]	@ (800288c <HAL_DMA_IRQHandler+0x6cc>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d12b      	bne.n	8002890 <HAL_DMA_IRQHandler+0x6d0>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f003 0310 	and.w	r3, r3, #16
 8002842:	2b00      	cmp	r3, #0
 8002844:	bf14      	ite	ne
 8002846:	2301      	movne	r3, #1
 8002848:	2300      	moveq	r3, #0
 800284a:	b2db      	uxtb	r3, r3
 800284c:	e02a      	b.n	80028a4 <HAL_DMA_IRQHandler+0x6e4>
 800284e:	bf00      	nop
 8002850:	40020010 	.word	0x40020010
 8002854:	40020028 	.word	0x40020028
 8002858:	40020040 	.word	0x40020040
 800285c:	40020058 	.word	0x40020058
 8002860:	40020070 	.word	0x40020070
 8002864:	40020088 	.word	0x40020088
 8002868:	400200a0 	.word	0x400200a0
 800286c:	400200b8 	.word	0x400200b8
 8002870:	40020410 	.word	0x40020410
 8002874:	40020428 	.word	0x40020428
 8002878:	40020440 	.word	0x40020440
 800287c:	40020458 	.word	0x40020458
 8002880:	40020470 	.word	0x40020470
 8002884:	40020488 	.word	0x40020488
 8002888:	400204a0 	.word	0x400204a0
 800288c:	400204b8 	.word	0x400204b8
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 0302 	and.w	r3, r3, #2
 800289a:	2b00      	cmp	r3, #0
 800289c:	bf14      	ite	ne
 800289e:	2301      	movne	r3, #1
 80028a0:	2300      	moveq	r3, #0
 80028a2:	b2db      	uxtb	r3, r3
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	f000 8087 	beq.w	80029b8 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028ae:	f003 031f 	and.w	r3, r3, #31
 80028b2:	2220      	movs	r2, #32
 80028b4:	409a      	lsls	r2, r3
 80028b6:	6a3b      	ldr	r3, [r7, #32]
 80028b8:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	2b04      	cmp	r3, #4
 80028c4:	d139      	bne.n	800293a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f022 0216 	bic.w	r2, r2, #22
 80028d4:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	695a      	ldr	r2, [r3, #20]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80028e4:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d103      	bne.n	80028f6 <HAL_DMA_IRQHandler+0x736>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d007      	beq.n	8002906 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	681a      	ldr	r2, [r3, #0]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f022 0208 	bic.w	r2, r2, #8
 8002904:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800290a:	f003 031f 	and.w	r3, r3, #31
 800290e:	223f      	movs	r2, #63	@ 0x3f
 8002910:	409a      	lsls	r2, r3
 8002912:	6a3b      	ldr	r3, [r7, #32]
 8002914:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2201      	movs	r2, #1
 800291a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2200      	movs	r2, #0
 8002922:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800292a:	2b00      	cmp	r3, #0
 800292c:	f000 834a 	beq.w	8002fc4 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002934:	6878      	ldr	r0, [r7, #4]
 8002936:	4798      	blx	r3
          }
          return;
 8002938:	e344      	b.n	8002fc4 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002944:	2b00      	cmp	r3, #0
 8002946:	d018      	beq.n	800297a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002952:	2b00      	cmp	r3, #0
 8002954:	d108      	bne.n	8002968 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800295a:	2b00      	cmp	r3, #0
 800295c:	d02c      	beq.n	80029b8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002962:	6878      	ldr	r0, [r7, #4]
 8002964:	4798      	blx	r3
 8002966:	e027      	b.n	80029b8 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800296c:	2b00      	cmp	r3, #0
 800296e:	d023      	beq.n	80029b8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002974:	6878      	ldr	r0, [r7, #4]
 8002976:	4798      	blx	r3
 8002978:	e01e      	b.n	80029b8 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002984:	2b00      	cmp	r3, #0
 8002986:	d10f      	bne.n	80029a8 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f022 0210 	bic.w	r2, r2, #16
 8002996:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2201      	movs	r2, #1
 800299c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2200      	movs	r2, #0
 80029a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d003      	beq.n	80029b8 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029b4:	6878      	ldr	r0, [r7, #4]
 80029b6:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029bc:	2b00      	cmp	r3, #0
 80029be:	f000 8306 	beq.w	8002fce <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029c6:	f003 0301 	and.w	r3, r3, #1
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	f000 8088 	beq.w	8002ae0 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2204      	movs	r2, #4
 80029d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a7a      	ldr	r2, [pc, #488]	@ (8002bc8 <HAL_DMA_IRQHandler+0xa08>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d04a      	beq.n	8002a78 <HAL_DMA_IRQHandler+0x8b8>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a79      	ldr	r2, [pc, #484]	@ (8002bcc <HAL_DMA_IRQHandler+0xa0c>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d045      	beq.n	8002a78 <HAL_DMA_IRQHandler+0x8b8>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a77      	ldr	r2, [pc, #476]	@ (8002bd0 <HAL_DMA_IRQHandler+0xa10>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d040      	beq.n	8002a78 <HAL_DMA_IRQHandler+0x8b8>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a76      	ldr	r2, [pc, #472]	@ (8002bd4 <HAL_DMA_IRQHandler+0xa14>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d03b      	beq.n	8002a78 <HAL_DMA_IRQHandler+0x8b8>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a74      	ldr	r2, [pc, #464]	@ (8002bd8 <HAL_DMA_IRQHandler+0xa18>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d036      	beq.n	8002a78 <HAL_DMA_IRQHandler+0x8b8>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a73      	ldr	r2, [pc, #460]	@ (8002bdc <HAL_DMA_IRQHandler+0xa1c>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d031      	beq.n	8002a78 <HAL_DMA_IRQHandler+0x8b8>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a71      	ldr	r2, [pc, #452]	@ (8002be0 <HAL_DMA_IRQHandler+0xa20>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d02c      	beq.n	8002a78 <HAL_DMA_IRQHandler+0x8b8>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a70      	ldr	r2, [pc, #448]	@ (8002be4 <HAL_DMA_IRQHandler+0xa24>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d027      	beq.n	8002a78 <HAL_DMA_IRQHandler+0x8b8>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a6e      	ldr	r2, [pc, #440]	@ (8002be8 <HAL_DMA_IRQHandler+0xa28>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d022      	beq.n	8002a78 <HAL_DMA_IRQHandler+0x8b8>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a6d      	ldr	r2, [pc, #436]	@ (8002bec <HAL_DMA_IRQHandler+0xa2c>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d01d      	beq.n	8002a78 <HAL_DMA_IRQHandler+0x8b8>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a6b      	ldr	r2, [pc, #428]	@ (8002bf0 <HAL_DMA_IRQHandler+0xa30>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d018      	beq.n	8002a78 <HAL_DMA_IRQHandler+0x8b8>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a6a      	ldr	r2, [pc, #424]	@ (8002bf4 <HAL_DMA_IRQHandler+0xa34>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d013      	beq.n	8002a78 <HAL_DMA_IRQHandler+0x8b8>
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a68      	ldr	r2, [pc, #416]	@ (8002bf8 <HAL_DMA_IRQHandler+0xa38>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d00e      	beq.n	8002a78 <HAL_DMA_IRQHandler+0x8b8>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a67      	ldr	r2, [pc, #412]	@ (8002bfc <HAL_DMA_IRQHandler+0xa3c>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d009      	beq.n	8002a78 <HAL_DMA_IRQHandler+0x8b8>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a65      	ldr	r2, [pc, #404]	@ (8002c00 <HAL_DMA_IRQHandler+0xa40>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d004      	beq.n	8002a78 <HAL_DMA_IRQHandler+0x8b8>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a64      	ldr	r2, [pc, #400]	@ (8002c04 <HAL_DMA_IRQHandler+0xa44>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d108      	bne.n	8002a8a <HAL_DMA_IRQHandler+0x8ca>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	681a      	ldr	r2, [r3, #0]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f022 0201 	bic.w	r2, r2, #1
 8002a86:	601a      	str	r2, [r3, #0]
 8002a88:	e007      	b.n	8002a9a <HAL_DMA_IRQHandler+0x8da>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f022 0201 	bic.w	r2, r2, #1
 8002a98:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	3301      	adds	r3, #1
 8002a9e:	60fb      	str	r3, [r7, #12]
 8002aa0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002aa2:	429a      	cmp	r2, r3
 8002aa4:	d307      	bcc.n	8002ab6 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f003 0301 	and.w	r3, r3, #1
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d1f2      	bne.n	8002a9a <HAL_DMA_IRQHandler+0x8da>
 8002ab4:	e000      	b.n	8002ab8 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8002ab6:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f003 0301 	and.w	r3, r3, #1
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d004      	beq.n	8002ad0 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2203      	movs	r2, #3
 8002aca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8002ace:	e003      	b.n	8002ad8 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2200      	movs	r2, #0
 8002adc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	f000 8272 	beq.w	8002fce <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002aee:	6878      	ldr	r0, [r7, #4]
 8002af0:	4798      	blx	r3
 8002af2:	e26c      	b.n	8002fce <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a43      	ldr	r2, [pc, #268]	@ (8002c08 <HAL_DMA_IRQHandler+0xa48>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d022      	beq.n	8002b44 <HAL_DMA_IRQHandler+0x984>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a42      	ldr	r2, [pc, #264]	@ (8002c0c <HAL_DMA_IRQHandler+0xa4c>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d01d      	beq.n	8002b44 <HAL_DMA_IRQHandler+0x984>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a40      	ldr	r2, [pc, #256]	@ (8002c10 <HAL_DMA_IRQHandler+0xa50>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d018      	beq.n	8002b44 <HAL_DMA_IRQHandler+0x984>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a3f      	ldr	r2, [pc, #252]	@ (8002c14 <HAL_DMA_IRQHandler+0xa54>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d013      	beq.n	8002b44 <HAL_DMA_IRQHandler+0x984>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a3d      	ldr	r2, [pc, #244]	@ (8002c18 <HAL_DMA_IRQHandler+0xa58>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d00e      	beq.n	8002b44 <HAL_DMA_IRQHandler+0x984>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a3c      	ldr	r2, [pc, #240]	@ (8002c1c <HAL_DMA_IRQHandler+0xa5c>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d009      	beq.n	8002b44 <HAL_DMA_IRQHandler+0x984>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a3a      	ldr	r2, [pc, #232]	@ (8002c20 <HAL_DMA_IRQHandler+0xa60>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d004      	beq.n	8002b44 <HAL_DMA_IRQHandler+0x984>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a39      	ldr	r2, [pc, #228]	@ (8002c24 <HAL_DMA_IRQHandler+0xa64>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d101      	bne.n	8002b48 <HAL_DMA_IRQHandler+0x988>
 8002b44:	2301      	movs	r3, #1
 8002b46:	e000      	b.n	8002b4a <HAL_DMA_IRQHandler+0x98a>
 8002b48:	2300      	movs	r3, #0
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	f000 823f 	beq.w	8002fce <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b5c:	f003 031f 	and.w	r3, r3, #31
 8002b60:	2204      	movs	r2, #4
 8002b62:	409a      	lsls	r2, r3
 8002b64:	697b      	ldr	r3, [r7, #20]
 8002b66:	4013      	ands	r3, r2
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	f000 80cd 	beq.w	8002d08 <HAL_DMA_IRQHandler+0xb48>
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	f003 0304 	and.w	r3, r3, #4
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	f000 80c7 	beq.w	8002d08 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b7e:	f003 031f 	and.w	r3, r3, #31
 8002b82:	2204      	movs	r2, #4
 8002b84:	409a      	lsls	r2, r3
 8002b86:	69fb      	ldr	r3, [r7, #28]
 8002b88:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d049      	beq.n	8002c28 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002b94:	693b      	ldr	r3, [r7, #16]
 8002b96:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d109      	bne.n	8002bb2 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	f000 8210 	beq.w	8002fc8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002bac:	6878      	ldr	r0, [r7, #4]
 8002bae:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002bb0:	e20a      	b.n	8002fc8 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	f000 8206 	beq.w	8002fc8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bc0:	6878      	ldr	r0, [r7, #4]
 8002bc2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002bc4:	e200      	b.n	8002fc8 <HAL_DMA_IRQHandler+0xe08>
 8002bc6:	bf00      	nop
 8002bc8:	40020010 	.word	0x40020010
 8002bcc:	40020028 	.word	0x40020028
 8002bd0:	40020040 	.word	0x40020040
 8002bd4:	40020058 	.word	0x40020058
 8002bd8:	40020070 	.word	0x40020070
 8002bdc:	40020088 	.word	0x40020088
 8002be0:	400200a0 	.word	0x400200a0
 8002be4:	400200b8 	.word	0x400200b8
 8002be8:	40020410 	.word	0x40020410
 8002bec:	40020428 	.word	0x40020428
 8002bf0:	40020440 	.word	0x40020440
 8002bf4:	40020458 	.word	0x40020458
 8002bf8:	40020470 	.word	0x40020470
 8002bfc:	40020488 	.word	0x40020488
 8002c00:	400204a0 	.word	0x400204a0
 8002c04:	400204b8 	.word	0x400204b8
 8002c08:	58025408 	.word	0x58025408
 8002c0c:	5802541c 	.word	0x5802541c
 8002c10:	58025430 	.word	0x58025430
 8002c14:	58025444 	.word	0x58025444
 8002c18:	58025458 	.word	0x58025458
 8002c1c:	5802546c 	.word	0x5802546c
 8002c20:	58025480 	.word	0x58025480
 8002c24:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002c28:	693b      	ldr	r3, [r7, #16]
 8002c2a:	f003 0320 	and.w	r3, r3, #32
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d160      	bne.n	8002cf4 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a7f      	ldr	r2, [pc, #508]	@ (8002e34 <HAL_DMA_IRQHandler+0xc74>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d04a      	beq.n	8002cd2 <HAL_DMA_IRQHandler+0xb12>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a7d      	ldr	r2, [pc, #500]	@ (8002e38 <HAL_DMA_IRQHandler+0xc78>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d045      	beq.n	8002cd2 <HAL_DMA_IRQHandler+0xb12>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a7c      	ldr	r2, [pc, #496]	@ (8002e3c <HAL_DMA_IRQHandler+0xc7c>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d040      	beq.n	8002cd2 <HAL_DMA_IRQHandler+0xb12>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a7a      	ldr	r2, [pc, #488]	@ (8002e40 <HAL_DMA_IRQHandler+0xc80>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d03b      	beq.n	8002cd2 <HAL_DMA_IRQHandler+0xb12>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a79      	ldr	r2, [pc, #484]	@ (8002e44 <HAL_DMA_IRQHandler+0xc84>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d036      	beq.n	8002cd2 <HAL_DMA_IRQHandler+0xb12>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a77      	ldr	r2, [pc, #476]	@ (8002e48 <HAL_DMA_IRQHandler+0xc88>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d031      	beq.n	8002cd2 <HAL_DMA_IRQHandler+0xb12>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a76      	ldr	r2, [pc, #472]	@ (8002e4c <HAL_DMA_IRQHandler+0xc8c>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d02c      	beq.n	8002cd2 <HAL_DMA_IRQHandler+0xb12>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a74      	ldr	r2, [pc, #464]	@ (8002e50 <HAL_DMA_IRQHandler+0xc90>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d027      	beq.n	8002cd2 <HAL_DMA_IRQHandler+0xb12>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a73      	ldr	r2, [pc, #460]	@ (8002e54 <HAL_DMA_IRQHandler+0xc94>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d022      	beq.n	8002cd2 <HAL_DMA_IRQHandler+0xb12>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a71      	ldr	r2, [pc, #452]	@ (8002e58 <HAL_DMA_IRQHandler+0xc98>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d01d      	beq.n	8002cd2 <HAL_DMA_IRQHandler+0xb12>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a70      	ldr	r2, [pc, #448]	@ (8002e5c <HAL_DMA_IRQHandler+0xc9c>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d018      	beq.n	8002cd2 <HAL_DMA_IRQHandler+0xb12>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a6e      	ldr	r2, [pc, #440]	@ (8002e60 <HAL_DMA_IRQHandler+0xca0>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d013      	beq.n	8002cd2 <HAL_DMA_IRQHandler+0xb12>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4a6d      	ldr	r2, [pc, #436]	@ (8002e64 <HAL_DMA_IRQHandler+0xca4>)
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d00e      	beq.n	8002cd2 <HAL_DMA_IRQHandler+0xb12>
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a6b      	ldr	r2, [pc, #428]	@ (8002e68 <HAL_DMA_IRQHandler+0xca8>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d009      	beq.n	8002cd2 <HAL_DMA_IRQHandler+0xb12>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a6a      	ldr	r2, [pc, #424]	@ (8002e6c <HAL_DMA_IRQHandler+0xcac>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d004      	beq.n	8002cd2 <HAL_DMA_IRQHandler+0xb12>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a68      	ldr	r2, [pc, #416]	@ (8002e70 <HAL_DMA_IRQHandler+0xcb0>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d108      	bne.n	8002ce4 <HAL_DMA_IRQHandler+0xb24>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f022 0208 	bic.w	r2, r2, #8
 8002ce0:	601a      	str	r2, [r3, #0]
 8002ce2:	e007      	b.n	8002cf4 <HAL_DMA_IRQHandler+0xb34>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f022 0204 	bic.w	r2, r2, #4
 8002cf2:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	f000 8165 	beq.w	8002fc8 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002d06:	e15f      	b.n	8002fc8 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d0c:	f003 031f 	and.w	r3, r3, #31
 8002d10:	2202      	movs	r2, #2
 8002d12:	409a      	lsls	r2, r3
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	4013      	ands	r3, r2
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	f000 80c5 	beq.w	8002ea8 <HAL_DMA_IRQHandler+0xce8>
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	f003 0302 	and.w	r3, r3, #2
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	f000 80bf 	beq.w	8002ea8 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d2e:	f003 031f 	and.w	r3, r3, #31
 8002d32:	2202      	movs	r2, #2
 8002d34:	409a      	lsls	r2, r3
 8002d36:	69fb      	ldr	r3, [r7, #28]
 8002d38:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d018      	beq.n	8002d76 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d109      	bne.n	8002d62 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	f000 813a 	beq.w	8002fcc <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d5c:	6878      	ldr	r0, [r7, #4]
 8002d5e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002d60:	e134      	b.n	8002fcc <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	f000 8130 	beq.w	8002fcc <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d70:	6878      	ldr	r0, [r7, #4]
 8002d72:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002d74:	e12a      	b.n	8002fcc <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	f003 0320 	and.w	r3, r3, #32
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	f040 8089 	bne.w	8002e94 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4a2b      	ldr	r2, [pc, #172]	@ (8002e34 <HAL_DMA_IRQHandler+0xc74>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d04a      	beq.n	8002e22 <HAL_DMA_IRQHandler+0xc62>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a29      	ldr	r2, [pc, #164]	@ (8002e38 <HAL_DMA_IRQHandler+0xc78>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d045      	beq.n	8002e22 <HAL_DMA_IRQHandler+0xc62>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4a28      	ldr	r2, [pc, #160]	@ (8002e3c <HAL_DMA_IRQHandler+0xc7c>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d040      	beq.n	8002e22 <HAL_DMA_IRQHandler+0xc62>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a26      	ldr	r2, [pc, #152]	@ (8002e40 <HAL_DMA_IRQHandler+0xc80>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d03b      	beq.n	8002e22 <HAL_DMA_IRQHandler+0xc62>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a25      	ldr	r2, [pc, #148]	@ (8002e44 <HAL_DMA_IRQHandler+0xc84>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d036      	beq.n	8002e22 <HAL_DMA_IRQHandler+0xc62>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a23      	ldr	r2, [pc, #140]	@ (8002e48 <HAL_DMA_IRQHandler+0xc88>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d031      	beq.n	8002e22 <HAL_DMA_IRQHandler+0xc62>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a22      	ldr	r2, [pc, #136]	@ (8002e4c <HAL_DMA_IRQHandler+0xc8c>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d02c      	beq.n	8002e22 <HAL_DMA_IRQHandler+0xc62>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a20      	ldr	r2, [pc, #128]	@ (8002e50 <HAL_DMA_IRQHandler+0xc90>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d027      	beq.n	8002e22 <HAL_DMA_IRQHandler+0xc62>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a1f      	ldr	r2, [pc, #124]	@ (8002e54 <HAL_DMA_IRQHandler+0xc94>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d022      	beq.n	8002e22 <HAL_DMA_IRQHandler+0xc62>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a1d      	ldr	r2, [pc, #116]	@ (8002e58 <HAL_DMA_IRQHandler+0xc98>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d01d      	beq.n	8002e22 <HAL_DMA_IRQHandler+0xc62>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a1c      	ldr	r2, [pc, #112]	@ (8002e5c <HAL_DMA_IRQHandler+0xc9c>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d018      	beq.n	8002e22 <HAL_DMA_IRQHandler+0xc62>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a1a      	ldr	r2, [pc, #104]	@ (8002e60 <HAL_DMA_IRQHandler+0xca0>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d013      	beq.n	8002e22 <HAL_DMA_IRQHandler+0xc62>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a19      	ldr	r2, [pc, #100]	@ (8002e64 <HAL_DMA_IRQHandler+0xca4>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d00e      	beq.n	8002e22 <HAL_DMA_IRQHandler+0xc62>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a17      	ldr	r2, [pc, #92]	@ (8002e68 <HAL_DMA_IRQHandler+0xca8>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d009      	beq.n	8002e22 <HAL_DMA_IRQHandler+0xc62>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a16      	ldr	r2, [pc, #88]	@ (8002e6c <HAL_DMA_IRQHandler+0xcac>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d004      	beq.n	8002e22 <HAL_DMA_IRQHandler+0xc62>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a14      	ldr	r2, [pc, #80]	@ (8002e70 <HAL_DMA_IRQHandler+0xcb0>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d128      	bne.n	8002e74 <HAL_DMA_IRQHandler+0xcb4>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	681a      	ldr	r2, [r3, #0]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f022 0214 	bic.w	r2, r2, #20
 8002e30:	601a      	str	r2, [r3, #0]
 8002e32:	e027      	b.n	8002e84 <HAL_DMA_IRQHandler+0xcc4>
 8002e34:	40020010 	.word	0x40020010
 8002e38:	40020028 	.word	0x40020028
 8002e3c:	40020040 	.word	0x40020040
 8002e40:	40020058 	.word	0x40020058
 8002e44:	40020070 	.word	0x40020070
 8002e48:	40020088 	.word	0x40020088
 8002e4c:	400200a0 	.word	0x400200a0
 8002e50:	400200b8 	.word	0x400200b8
 8002e54:	40020410 	.word	0x40020410
 8002e58:	40020428 	.word	0x40020428
 8002e5c:	40020440 	.word	0x40020440
 8002e60:	40020458 	.word	0x40020458
 8002e64:	40020470 	.word	0x40020470
 8002e68:	40020488 	.word	0x40020488
 8002e6c:	400204a0 	.word	0x400204a0
 8002e70:	400204b8 	.word	0x400204b8
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f022 020a 	bic.w	r2, r2, #10
 8002e82:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2201      	movs	r2, #1
 8002e88:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2200      	movs	r2, #0
 8002e90:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	f000 8097 	beq.w	8002fcc <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ea2:	6878      	ldr	r0, [r7, #4]
 8002ea4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002ea6:	e091      	b.n	8002fcc <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eac:	f003 031f 	and.w	r3, r3, #31
 8002eb0:	2208      	movs	r2, #8
 8002eb2:	409a      	lsls	r2, r3
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	f000 8088 	beq.w	8002fce <HAL_DMA_IRQHandler+0xe0e>
 8002ebe:	693b      	ldr	r3, [r7, #16]
 8002ec0:	f003 0308 	and.w	r3, r3, #8
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	f000 8082 	beq.w	8002fce <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a41      	ldr	r2, [pc, #260]	@ (8002fd4 <HAL_DMA_IRQHandler+0xe14>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d04a      	beq.n	8002f6a <HAL_DMA_IRQHandler+0xdaa>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a3f      	ldr	r2, [pc, #252]	@ (8002fd8 <HAL_DMA_IRQHandler+0xe18>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d045      	beq.n	8002f6a <HAL_DMA_IRQHandler+0xdaa>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a3e      	ldr	r2, [pc, #248]	@ (8002fdc <HAL_DMA_IRQHandler+0xe1c>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d040      	beq.n	8002f6a <HAL_DMA_IRQHandler+0xdaa>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a3c      	ldr	r2, [pc, #240]	@ (8002fe0 <HAL_DMA_IRQHandler+0xe20>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d03b      	beq.n	8002f6a <HAL_DMA_IRQHandler+0xdaa>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a3b      	ldr	r2, [pc, #236]	@ (8002fe4 <HAL_DMA_IRQHandler+0xe24>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d036      	beq.n	8002f6a <HAL_DMA_IRQHandler+0xdaa>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a39      	ldr	r2, [pc, #228]	@ (8002fe8 <HAL_DMA_IRQHandler+0xe28>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d031      	beq.n	8002f6a <HAL_DMA_IRQHandler+0xdaa>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4a38      	ldr	r2, [pc, #224]	@ (8002fec <HAL_DMA_IRQHandler+0xe2c>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d02c      	beq.n	8002f6a <HAL_DMA_IRQHandler+0xdaa>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a36      	ldr	r2, [pc, #216]	@ (8002ff0 <HAL_DMA_IRQHandler+0xe30>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d027      	beq.n	8002f6a <HAL_DMA_IRQHandler+0xdaa>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a35      	ldr	r2, [pc, #212]	@ (8002ff4 <HAL_DMA_IRQHandler+0xe34>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d022      	beq.n	8002f6a <HAL_DMA_IRQHandler+0xdaa>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a33      	ldr	r2, [pc, #204]	@ (8002ff8 <HAL_DMA_IRQHandler+0xe38>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d01d      	beq.n	8002f6a <HAL_DMA_IRQHandler+0xdaa>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a32      	ldr	r2, [pc, #200]	@ (8002ffc <HAL_DMA_IRQHandler+0xe3c>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d018      	beq.n	8002f6a <HAL_DMA_IRQHandler+0xdaa>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a30      	ldr	r2, [pc, #192]	@ (8003000 <HAL_DMA_IRQHandler+0xe40>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d013      	beq.n	8002f6a <HAL_DMA_IRQHandler+0xdaa>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a2f      	ldr	r2, [pc, #188]	@ (8003004 <HAL_DMA_IRQHandler+0xe44>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d00e      	beq.n	8002f6a <HAL_DMA_IRQHandler+0xdaa>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a2d      	ldr	r2, [pc, #180]	@ (8003008 <HAL_DMA_IRQHandler+0xe48>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d009      	beq.n	8002f6a <HAL_DMA_IRQHandler+0xdaa>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4a2c      	ldr	r2, [pc, #176]	@ (800300c <HAL_DMA_IRQHandler+0xe4c>)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d004      	beq.n	8002f6a <HAL_DMA_IRQHandler+0xdaa>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a2a      	ldr	r2, [pc, #168]	@ (8003010 <HAL_DMA_IRQHandler+0xe50>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d108      	bne.n	8002f7c <HAL_DMA_IRQHandler+0xdbc>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f022 021c 	bic.w	r2, r2, #28
 8002f78:	601a      	str	r2, [r3, #0]
 8002f7a:	e007      	b.n	8002f8c <HAL_DMA_IRQHandler+0xdcc>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f022 020e 	bic.w	r2, r2, #14
 8002f8a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f90:	f003 031f 	and.w	r3, r3, #31
 8002f94:	2201      	movs	r2, #1
 8002f96:	409a      	lsls	r2, r3
 8002f98:	69fb      	ldr	r3, [r7, #28]
 8002f9a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2201      	movs	r2, #1
 8002fa6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2200      	movs	r2, #0
 8002fae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d009      	beq.n	8002fce <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fbe:	6878      	ldr	r0, [r7, #4]
 8002fc0:	4798      	blx	r3
 8002fc2:	e004      	b.n	8002fce <HAL_DMA_IRQHandler+0xe0e>
          return;
 8002fc4:	bf00      	nop
 8002fc6:	e002      	b.n	8002fce <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002fc8:	bf00      	nop
 8002fca:	e000      	b.n	8002fce <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002fcc:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8002fce:	3728      	adds	r7, #40	@ 0x28
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}
 8002fd4:	40020010 	.word	0x40020010
 8002fd8:	40020028 	.word	0x40020028
 8002fdc:	40020040 	.word	0x40020040
 8002fe0:	40020058 	.word	0x40020058
 8002fe4:	40020070 	.word	0x40020070
 8002fe8:	40020088 	.word	0x40020088
 8002fec:	400200a0 	.word	0x400200a0
 8002ff0:	400200b8 	.word	0x400200b8
 8002ff4:	40020410 	.word	0x40020410
 8002ff8:	40020428 	.word	0x40020428
 8002ffc:	40020440 	.word	0x40020440
 8003000:	40020458 	.word	0x40020458
 8003004:	40020470 	.word	0x40020470
 8003008:	40020488 	.word	0x40020488
 800300c:	400204a0 	.word	0x400204a0
 8003010:	400204b8 	.word	0x400204b8

08003014 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003014:	b480      	push	{r7}
 8003016:	b083      	sub	sp, #12
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8003020:	4618      	mov	r0, r3
 8003022:	370c      	adds	r7, #12
 8003024:	46bd      	mov	sp, r7
 8003026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302a:	4770      	bx	lr

0800302c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800302c:	b480      	push	{r7}
 800302e:	b087      	sub	sp, #28
 8003030:	af00      	add	r7, sp, #0
 8003032:	60f8      	str	r0, [r7, #12]
 8003034:	60b9      	str	r1, [r7, #8]
 8003036:	607a      	str	r2, [r7, #4]
 8003038:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800303e:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003044:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a7f      	ldr	r2, [pc, #508]	@ (8003248 <DMA_SetConfig+0x21c>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d072      	beq.n	8003136 <DMA_SetConfig+0x10a>
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a7d      	ldr	r2, [pc, #500]	@ (800324c <DMA_SetConfig+0x220>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d06d      	beq.n	8003136 <DMA_SetConfig+0x10a>
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a7c      	ldr	r2, [pc, #496]	@ (8003250 <DMA_SetConfig+0x224>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d068      	beq.n	8003136 <DMA_SetConfig+0x10a>
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a7a      	ldr	r2, [pc, #488]	@ (8003254 <DMA_SetConfig+0x228>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d063      	beq.n	8003136 <DMA_SetConfig+0x10a>
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a79      	ldr	r2, [pc, #484]	@ (8003258 <DMA_SetConfig+0x22c>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d05e      	beq.n	8003136 <DMA_SetConfig+0x10a>
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a77      	ldr	r2, [pc, #476]	@ (800325c <DMA_SetConfig+0x230>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d059      	beq.n	8003136 <DMA_SetConfig+0x10a>
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a76      	ldr	r2, [pc, #472]	@ (8003260 <DMA_SetConfig+0x234>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d054      	beq.n	8003136 <DMA_SetConfig+0x10a>
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a74      	ldr	r2, [pc, #464]	@ (8003264 <DMA_SetConfig+0x238>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d04f      	beq.n	8003136 <DMA_SetConfig+0x10a>
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a73      	ldr	r2, [pc, #460]	@ (8003268 <DMA_SetConfig+0x23c>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d04a      	beq.n	8003136 <DMA_SetConfig+0x10a>
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a71      	ldr	r2, [pc, #452]	@ (800326c <DMA_SetConfig+0x240>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d045      	beq.n	8003136 <DMA_SetConfig+0x10a>
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a70      	ldr	r2, [pc, #448]	@ (8003270 <DMA_SetConfig+0x244>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d040      	beq.n	8003136 <DMA_SetConfig+0x10a>
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a6e      	ldr	r2, [pc, #440]	@ (8003274 <DMA_SetConfig+0x248>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d03b      	beq.n	8003136 <DMA_SetConfig+0x10a>
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a6d      	ldr	r2, [pc, #436]	@ (8003278 <DMA_SetConfig+0x24c>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d036      	beq.n	8003136 <DMA_SetConfig+0x10a>
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a6b      	ldr	r2, [pc, #428]	@ (800327c <DMA_SetConfig+0x250>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d031      	beq.n	8003136 <DMA_SetConfig+0x10a>
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a6a      	ldr	r2, [pc, #424]	@ (8003280 <DMA_SetConfig+0x254>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d02c      	beq.n	8003136 <DMA_SetConfig+0x10a>
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a68      	ldr	r2, [pc, #416]	@ (8003284 <DMA_SetConfig+0x258>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d027      	beq.n	8003136 <DMA_SetConfig+0x10a>
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a67      	ldr	r2, [pc, #412]	@ (8003288 <DMA_SetConfig+0x25c>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d022      	beq.n	8003136 <DMA_SetConfig+0x10a>
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a65      	ldr	r2, [pc, #404]	@ (800328c <DMA_SetConfig+0x260>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d01d      	beq.n	8003136 <DMA_SetConfig+0x10a>
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a64      	ldr	r2, [pc, #400]	@ (8003290 <DMA_SetConfig+0x264>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d018      	beq.n	8003136 <DMA_SetConfig+0x10a>
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a62      	ldr	r2, [pc, #392]	@ (8003294 <DMA_SetConfig+0x268>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d013      	beq.n	8003136 <DMA_SetConfig+0x10a>
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a61      	ldr	r2, [pc, #388]	@ (8003298 <DMA_SetConfig+0x26c>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d00e      	beq.n	8003136 <DMA_SetConfig+0x10a>
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4a5f      	ldr	r2, [pc, #380]	@ (800329c <DMA_SetConfig+0x270>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d009      	beq.n	8003136 <DMA_SetConfig+0x10a>
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a5e      	ldr	r2, [pc, #376]	@ (80032a0 <DMA_SetConfig+0x274>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d004      	beq.n	8003136 <DMA_SetConfig+0x10a>
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a5c      	ldr	r2, [pc, #368]	@ (80032a4 <DMA_SetConfig+0x278>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d101      	bne.n	800313a <DMA_SetConfig+0x10e>
 8003136:	2301      	movs	r3, #1
 8003138:	e000      	b.n	800313c <DMA_SetConfig+0x110>
 800313a:	2300      	movs	r3, #0
 800313c:	2b00      	cmp	r3, #0
 800313e:	d00d      	beq.n	800315c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003144:	68fa      	ldr	r2, [r7, #12]
 8003146:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003148:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800314e:	2b00      	cmp	r3, #0
 8003150:	d004      	beq.n	800315c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003156:	68fa      	ldr	r2, [r7, #12]
 8003158:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800315a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a39      	ldr	r2, [pc, #228]	@ (8003248 <DMA_SetConfig+0x21c>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d04a      	beq.n	80031fc <DMA_SetConfig+0x1d0>
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a38      	ldr	r2, [pc, #224]	@ (800324c <DMA_SetConfig+0x220>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d045      	beq.n	80031fc <DMA_SetConfig+0x1d0>
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a36      	ldr	r2, [pc, #216]	@ (8003250 <DMA_SetConfig+0x224>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d040      	beq.n	80031fc <DMA_SetConfig+0x1d0>
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a35      	ldr	r2, [pc, #212]	@ (8003254 <DMA_SetConfig+0x228>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d03b      	beq.n	80031fc <DMA_SetConfig+0x1d0>
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a33      	ldr	r2, [pc, #204]	@ (8003258 <DMA_SetConfig+0x22c>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d036      	beq.n	80031fc <DMA_SetConfig+0x1d0>
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a32      	ldr	r2, [pc, #200]	@ (800325c <DMA_SetConfig+0x230>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d031      	beq.n	80031fc <DMA_SetConfig+0x1d0>
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a30      	ldr	r2, [pc, #192]	@ (8003260 <DMA_SetConfig+0x234>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d02c      	beq.n	80031fc <DMA_SetConfig+0x1d0>
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a2f      	ldr	r2, [pc, #188]	@ (8003264 <DMA_SetConfig+0x238>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d027      	beq.n	80031fc <DMA_SetConfig+0x1d0>
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a2d      	ldr	r2, [pc, #180]	@ (8003268 <DMA_SetConfig+0x23c>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d022      	beq.n	80031fc <DMA_SetConfig+0x1d0>
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a2c      	ldr	r2, [pc, #176]	@ (800326c <DMA_SetConfig+0x240>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d01d      	beq.n	80031fc <DMA_SetConfig+0x1d0>
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a2a      	ldr	r2, [pc, #168]	@ (8003270 <DMA_SetConfig+0x244>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d018      	beq.n	80031fc <DMA_SetConfig+0x1d0>
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a29      	ldr	r2, [pc, #164]	@ (8003274 <DMA_SetConfig+0x248>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d013      	beq.n	80031fc <DMA_SetConfig+0x1d0>
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a27      	ldr	r2, [pc, #156]	@ (8003278 <DMA_SetConfig+0x24c>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d00e      	beq.n	80031fc <DMA_SetConfig+0x1d0>
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a26      	ldr	r2, [pc, #152]	@ (800327c <DMA_SetConfig+0x250>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d009      	beq.n	80031fc <DMA_SetConfig+0x1d0>
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a24      	ldr	r2, [pc, #144]	@ (8003280 <DMA_SetConfig+0x254>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d004      	beq.n	80031fc <DMA_SetConfig+0x1d0>
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4a23      	ldr	r2, [pc, #140]	@ (8003284 <DMA_SetConfig+0x258>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d101      	bne.n	8003200 <DMA_SetConfig+0x1d4>
 80031fc:	2301      	movs	r3, #1
 80031fe:	e000      	b.n	8003202 <DMA_SetConfig+0x1d6>
 8003200:	2300      	movs	r3, #0
 8003202:	2b00      	cmp	r3, #0
 8003204:	d059      	beq.n	80032ba <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800320a:	f003 031f 	and.w	r3, r3, #31
 800320e:	223f      	movs	r2, #63	@ 0x3f
 8003210:	409a      	lsls	r2, r3
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	681a      	ldr	r2, [r3, #0]
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003224:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	683a      	ldr	r2, [r7, #0]
 800322c:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	689b      	ldr	r3, [r3, #8]
 8003232:	2b40      	cmp	r3, #64	@ 0x40
 8003234:	d138      	bne.n	80032a8 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	687a      	ldr	r2, [r7, #4]
 800323c:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	68ba      	ldr	r2, [r7, #8]
 8003244:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003246:	e086      	b.n	8003356 <DMA_SetConfig+0x32a>
 8003248:	40020010 	.word	0x40020010
 800324c:	40020028 	.word	0x40020028
 8003250:	40020040 	.word	0x40020040
 8003254:	40020058 	.word	0x40020058
 8003258:	40020070 	.word	0x40020070
 800325c:	40020088 	.word	0x40020088
 8003260:	400200a0 	.word	0x400200a0
 8003264:	400200b8 	.word	0x400200b8
 8003268:	40020410 	.word	0x40020410
 800326c:	40020428 	.word	0x40020428
 8003270:	40020440 	.word	0x40020440
 8003274:	40020458 	.word	0x40020458
 8003278:	40020470 	.word	0x40020470
 800327c:	40020488 	.word	0x40020488
 8003280:	400204a0 	.word	0x400204a0
 8003284:	400204b8 	.word	0x400204b8
 8003288:	58025408 	.word	0x58025408
 800328c:	5802541c 	.word	0x5802541c
 8003290:	58025430 	.word	0x58025430
 8003294:	58025444 	.word	0x58025444
 8003298:	58025458 	.word	0x58025458
 800329c:	5802546c 	.word	0x5802546c
 80032a0:	58025480 	.word	0x58025480
 80032a4:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	68ba      	ldr	r2, [r7, #8]
 80032ae:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	687a      	ldr	r2, [r7, #4]
 80032b6:	60da      	str	r2, [r3, #12]
}
 80032b8:	e04d      	b.n	8003356 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a29      	ldr	r2, [pc, #164]	@ (8003364 <DMA_SetConfig+0x338>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d022      	beq.n	800330a <DMA_SetConfig+0x2de>
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a27      	ldr	r2, [pc, #156]	@ (8003368 <DMA_SetConfig+0x33c>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d01d      	beq.n	800330a <DMA_SetConfig+0x2de>
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4a26      	ldr	r2, [pc, #152]	@ (800336c <DMA_SetConfig+0x340>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d018      	beq.n	800330a <DMA_SetConfig+0x2de>
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a24      	ldr	r2, [pc, #144]	@ (8003370 <DMA_SetConfig+0x344>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d013      	beq.n	800330a <DMA_SetConfig+0x2de>
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a23      	ldr	r2, [pc, #140]	@ (8003374 <DMA_SetConfig+0x348>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d00e      	beq.n	800330a <DMA_SetConfig+0x2de>
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a21      	ldr	r2, [pc, #132]	@ (8003378 <DMA_SetConfig+0x34c>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d009      	beq.n	800330a <DMA_SetConfig+0x2de>
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4a20      	ldr	r2, [pc, #128]	@ (800337c <DMA_SetConfig+0x350>)
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d004      	beq.n	800330a <DMA_SetConfig+0x2de>
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a1e      	ldr	r2, [pc, #120]	@ (8003380 <DMA_SetConfig+0x354>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d101      	bne.n	800330e <DMA_SetConfig+0x2e2>
 800330a:	2301      	movs	r3, #1
 800330c:	e000      	b.n	8003310 <DMA_SetConfig+0x2e4>
 800330e:	2300      	movs	r3, #0
 8003310:	2b00      	cmp	r3, #0
 8003312:	d020      	beq.n	8003356 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003318:	f003 031f 	and.w	r3, r3, #31
 800331c:	2201      	movs	r2, #1
 800331e:	409a      	lsls	r2, r3
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	683a      	ldr	r2, [r7, #0]
 800332a:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	2b40      	cmp	r3, #64	@ 0x40
 8003332:	d108      	bne.n	8003346 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	687a      	ldr	r2, [r7, #4]
 800333a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	68ba      	ldr	r2, [r7, #8]
 8003342:	60da      	str	r2, [r3, #12]
}
 8003344:	e007      	b.n	8003356 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	68ba      	ldr	r2, [r7, #8]
 800334c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	687a      	ldr	r2, [r7, #4]
 8003354:	60da      	str	r2, [r3, #12]
}
 8003356:	bf00      	nop
 8003358:	371c      	adds	r7, #28
 800335a:	46bd      	mov	sp, r7
 800335c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003360:	4770      	bx	lr
 8003362:	bf00      	nop
 8003364:	58025408 	.word	0x58025408
 8003368:	5802541c 	.word	0x5802541c
 800336c:	58025430 	.word	0x58025430
 8003370:	58025444 	.word	0x58025444
 8003374:	58025458 	.word	0x58025458
 8003378:	5802546c 	.word	0x5802546c
 800337c:	58025480 	.word	0x58025480
 8003380:	58025494 	.word	0x58025494

08003384 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003384:	b480      	push	{r7}
 8003386:	b085      	sub	sp, #20
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a42      	ldr	r2, [pc, #264]	@ (800349c <DMA_CalcBaseAndBitshift+0x118>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d04a      	beq.n	800342c <DMA_CalcBaseAndBitshift+0xa8>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4a41      	ldr	r2, [pc, #260]	@ (80034a0 <DMA_CalcBaseAndBitshift+0x11c>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d045      	beq.n	800342c <DMA_CalcBaseAndBitshift+0xa8>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a3f      	ldr	r2, [pc, #252]	@ (80034a4 <DMA_CalcBaseAndBitshift+0x120>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d040      	beq.n	800342c <DMA_CalcBaseAndBitshift+0xa8>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4a3e      	ldr	r2, [pc, #248]	@ (80034a8 <DMA_CalcBaseAndBitshift+0x124>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d03b      	beq.n	800342c <DMA_CalcBaseAndBitshift+0xa8>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a3c      	ldr	r2, [pc, #240]	@ (80034ac <DMA_CalcBaseAndBitshift+0x128>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d036      	beq.n	800342c <DMA_CalcBaseAndBitshift+0xa8>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a3b      	ldr	r2, [pc, #236]	@ (80034b0 <DMA_CalcBaseAndBitshift+0x12c>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d031      	beq.n	800342c <DMA_CalcBaseAndBitshift+0xa8>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a39      	ldr	r2, [pc, #228]	@ (80034b4 <DMA_CalcBaseAndBitshift+0x130>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d02c      	beq.n	800342c <DMA_CalcBaseAndBitshift+0xa8>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4a38      	ldr	r2, [pc, #224]	@ (80034b8 <DMA_CalcBaseAndBitshift+0x134>)
 80033d8:	4293      	cmp	r3, r2
 80033da:	d027      	beq.n	800342c <DMA_CalcBaseAndBitshift+0xa8>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a36      	ldr	r2, [pc, #216]	@ (80034bc <DMA_CalcBaseAndBitshift+0x138>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d022      	beq.n	800342c <DMA_CalcBaseAndBitshift+0xa8>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4a35      	ldr	r2, [pc, #212]	@ (80034c0 <DMA_CalcBaseAndBitshift+0x13c>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d01d      	beq.n	800342c <DMA_CalcBaseAndBitshift+0xa8>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a33      	ldr	r2, [pc, #204]	@ (80034c4 <DMA_CalcBaseAndBitshift+0x140>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d018      	beq.n	800342c <DMA_CalcBaseAndBitshift+0xa8>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a32      	ldr	r2, [pc, #200]	@ (80034c8 <DMA_CalcBaseAndBitshift+0x144>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d013      	beq.n	800342c <DMA_CalcBaseAndBitshift+0xa8>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a30      	ldr	r2, [pc, #192]	@ (80034cc <DMA_CalcBaseAndBitshift+0x148>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d00e      	beq.n	800342c <DMA_CalcBaseAndBitshift+0xa8>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a2f      	ldr	r2, [pc, #188]	@ (80034d0 <DMA_CalcBaseAndBitshift+0x14c>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d009      	beq.n	800342c <DMA_CalcBaseAndBitshift+0xa8>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a2d      	ldr	r2, [pc, #180]	@ (80034d4 <DMA_CalcBaseAndBitshift+0x150>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d004      	beq.n	800342c <DMA_CalcBaseAndBitshift+0xa8>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a2c      	ldr	r2, [pc, #176]	@ (80034d8 <DMA_CalcBaseAndBitshift+0x154>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d101      	bne.n	8003430 <DMA_CalcBaseAndBitshift+0xac>
 800342c:	2301      	movs	r3, #1
 800342e:	e000      	b.n	8003432 <DMA_CalcBaseAndBitshift+0xae>
 8003430:	2300      	movs	r3, #0
 8003432:	2b00      	cmp	r3, #0
 8003434:	d024      	beq.n	8003480 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	b2db      	uxtb	r3, r3
 800343c:	3b10      	subs	r3, #16
 800343e:	4a27      	ldr	r2, [pc, #156]	@ (80034dc <DMA_CalcBaseAndBitshift+0x158>)
 8003440:	fba2 2303 	umull	r2, r3, r2, r3
 8003444:	091b      	lsrs	r3, r3, #4
 8003446:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	f003 0307 	and.w	r3, r3, #7
 800344e:	4a24      	ldr	r2, [pc, #144]	@ (80034e0 <DMA_CalcBaseAndBitshift+0x15c>)
 8003450:	5cd3      	ldrb	r3, [r2, r3]
 8003452:	461a      	mov	r2, r3
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2b03      	cmp	r3, #3
 800345c:	d908      	bls.n	8003470 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	461a      	mov	r2, r3
 8003464:	4b1f      	ldr	r3, [pc, #124]	@ (80034e4 <DMA_CalcBaseAndBitshift+0x160>)
 8003466:	4013      	ands	r3, r2
 8003468:	1d1a      	adds	r2, r3, #4
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	659a      	str	r2, [r3, #88]	@ 0x58
 800346e:	e00d      	b.n	800348c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	461a      	mov	r2, r3
 8003476:	4b1b      	ldr	r3, [pc, #108]	@ (80034e4 <DMA_CalcBaseAndBitshift+0x160>)
 8003478:	4013      	ands	r3, r2
 800347a:	687a      	ldr	r2, [r7, #4]
 800347c:	6593      	str	r3, [r2, #88]	@ 0x58
 800347e:	e005      	b.n	800348c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003490:	4618      	mov	r0, r3
 8003492:	3714      	adds	r7, #20
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr
 800349c:	40020010 	.word	0x40020010
 80034a0:	40020028 	.word	0x40020028
 80034a4:	40020040 	.word	0x40020040
 80034a8:	40020058 	.word	0x40020058
 80034ac:	40020070 	.word	0x40020070
 80034b0:	40020088 	.word	0x40020088
 80034b4:	400200a0 	.word	0x400200a0
 80034b8:	400200b8 	.word	0x400200b8
 80034bc:	40020410 	.word	0x40020410
 80034c0:	40020428 	.word	0x40020428
 80034c4:	40020440 	.word	0x40020440
 80034c8:	40020458 	.word	0x40020458
 80034cc:	40020470 	.word	0x40020470
 80034d0:	40020488 	.word	0x40020488
 80034d4:	400204a0 	.word	0x400204a0
 80034d8:	400204b8 	.word	0x400204b8
 80034dc:	aaaaaaab 	.word	0xaaaaaaab
 80034e0:	0800ef94 	.word	0x0800ef94
 80034e4:	fffffc00 	.word	0xfffffc00

080034e8 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b085      	sub	sp, #20
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034f0:	2300      	movs	r3, #0
 80034f2:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	699b      	ldr	r3, [r3, #24]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d120      	bne.n	800353e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003500:	2b03      	cmp	r3, #3
 8003502:	d858      	bhi.n	80035b6 <DMA_CheckFifoParam+0xce>
 8003504:	a201      	add	r2, pc, #4	@ (adr r2, 800350c <DMA_CheckFifoParam+0x24>)
 8003506:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800350a:	bf00      	nop
 800350c:	0800351d 	.word	0x0800351d
 8003510:	0800352f 	.word	0x0800352f
 8003514:	0800351d 	.word	0x0800351d
 8003518:	080035b7 	.word	0x080035b7
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003520:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003524:	2b00      	cmp	r3, #0
 8003526:	d048      	beq.n	80035ba <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8003528:	2301      	movs	r3, #1
 800352a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800352c:	e045      	b.n	80035ba <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003532:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003536:	d142      	bne.n	80035be <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8003538:	2301      	movs	r3, #1
 800353a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800353c:	e03f      	b.n	80035be <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	699b      	ldr	r3, [r3, #24]
 8003542:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003546:	d123      	bne.n	8003590 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800354c:	2b03      	cmp	r3, #3
 800354e:	d838      	bhi.n	80035c2 <DMA_CheckFifoParam+0xda>
 8003550:	a201      	add	r2, pc, #4	@ (adr r2, 8003558 <DMA_CheckFifoParam+0x70>)
 8003552:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003556:	bf00      	nop
 8003558:	08003569 	.word	0x08003569
 800355c:	0800356f 	.word	0x0800356f
 8003560:	08003569 	.word	0x08003569
 8003564:	08003581 	.word	0x08003581
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	73fb      	strb	r3, [r7, #15]
        break;
 800356c:	e030      	b.n	80035d0 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003572:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003576:	2b00      	cmp	r3, #0
 8003578:	d025      	beq.n	80035c6 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800357a:	2301      	movs	r3, #1
 800357c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800357e:	e022      	b.n	80035c6 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003584:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003588:	d11f      	bne.n	80035ca <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800358a:	2301      	movs	r3, #1
 800358c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800358e:	e01c      	b.n	80035ca <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003594:	2b02      	cmp	r3, #2
 8003596:	d902      	bls.n	800359e <DMA_CheckFifoParam+0xb6>
 8003598:	2b03      	cmp	r3, #3
 800359a:	d003      	beq.n	80035a4 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800359c:	e018      	b.n	80035d0 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	73fb      	strb	r3, [r7, #15]
        break;
 80035a2:	e015      	b.n	80035d0 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d00e      	beq.n	80035ce <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80035b0:	2301      	movs	r3, #1
 80035b2:	73fb      	strb	r3, [r7, #15]
    break;
 80035b4:	e00b      	b.n	80035ce <DMA_CheckFifoParam+0xe6>
        break;
 80035b6:	bf00      	nop
 80035b8:	e00a      	b.n	80035d0 <DMA_CheckFifoParam+0xe8>
        break;
 80035ba:	bf00      	nop
 80035bc:	e008      	b.n	80035d0 <DMA_CheckFifoParam+0xe8>
        break;
 80035be:	bf00      	nop
 80035c0:	e006      	b.n	80035d0 <DMA_CheckFifoParam+0xe8>
        break;
 80035c2:	bf00      	nop
 80035c4:	e004      	b.n	80035d0 <DMA_CheckFifoParam+0xe8>
        break;
 80035c6:	bf00      	nop
 80035c8:	e002      	b.n	80035d0 <DMA_CheckFifoParam+0xe8>
        break;
 80035ca:	bf00      	nop
 80035cc:	e000      	b.n	80035d0 <DMA_CheckFifoParam+0xe8>
    break;
 80035ce:	bf00      	nop
    }
  }

  return status;
 80035d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	3714      	adds	r7, #20
 80035d6:	46bd      	mov	sp, r7
 80035d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035dc:	4770      	bx	lr
 80035de:	bf00      	nop

080035e0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80035e0:	b480      	push	{r7}
 80035e2:	b085      	sub	sp, #20
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a38      	ldr	r2, [pc, #224]	@ (80036d4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d022      	beq.n	800363e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a36      	ldr	r2, [pc, #216]	@ (80036d8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d01d      	beq.n	800363e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a35      	ldr	r2, [pc, #212]	@ (80036dc <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d018      	beq.n	800363e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a33      	ldr	r2, [pc, #204]	@ (80036e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d013      	beq.n	800363e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a32      	ldr	r2, [pc, #200]	@ (80036e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800361c:	4293      	cmp	r3, r2
 800361e:	d00e      	beq.n	800363e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a30      	ldr	r2, [pc, #192]	@ (80036e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d009      	beq.n	800363e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a2f      	ldr	r2, [pc, #188]	@ (80036ec <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d004      	beq.n	800363e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a2d      	ldr	r2, [pc, #180]	@ (80036f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d101      	bne.n	8003642 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800363e:	2301      	movs	r3, #1
 8003640:	e000      	b.n	8003644 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8003642:	2300      	movs	r3, #0
 8003644:	2b00      	cmp	r3, #0
 8003646:	d01a      	beq.n	800367e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	b2db      	uxtb	r3, r3
 800364e:	3b08      	subs	r3, #8
 8003650:	4a28      	ldr	r2, [pc, #160]	@ (80036f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8003652:	fba2 2303 	umull	r2, r3, r2, r3
 8003656:	091b      	lsrs	r3, r3, #4
 8003658:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800365a:	68fa      	ldr	r2, [r7, #12]
 800365c:	4b26      	ldr	r3, [pc, #152]	@ (80036f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800365e:	4413      	add	r3, r2
 8003660:	009b      	lsls	r3, r3, #2
 8003662:	461a      	mov	r2, r3
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	4a24      	ldr	r2, [pc, #144]	@ (80036fc <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800366c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	f003 031f 	and.w	r3, r3, #31
 8003674:	2201      	movs	r2, #1
 8003676:	409a      	lsls	r2, r3
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800367c:	e024      	b.n	80036c8 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	b2db      	uxtb	r3, r3
 8003684:	3b10      	subs	r3, #16
 8003686:	4a1e      	ldr	r2, [pc, #120]	@ (8003700 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8003688:	fba2 2303 	umull	r2, r3, r2, r3
 800368c:	091b      	lsrs	r3, r3, #4
 800368e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003690:	68bb      	ldr	r3, [r7, #8]
 8003692:	4a1c      	ldr	r2, [pc, #112]	@ (8003704 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d806      	bhi.n	80036a6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	4a1b      	ldr	r2, [pc, #108]	@ (8003708 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d902      	bls.n	80036a6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	3308      	adds	r3, #8
 80036a4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80036a6:	68fa      	ldr	r2, [r7, #12]
 80036a8:	4b18      	ldr	r3, [pc, #96]	@ (800370c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80036aa:	4413      	add	r3, r2
 80036ac:	009b      	lsls	r3, r3, #2
 80036ae:	461a      	mov	r2, r3
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	4a16      	ldr	r2, [pc, #88]	@ (8003710 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80036b8:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	f003 031f 	and.w	r3, r3, #31
 80036c0:	2201      	movs	r2, #1
 80036c2:	409a      	lsls	r2, r3
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80036c8:	bf00      	nop
 80036ca:	3714      	adds	r7, #20
 80036cc:	46bd      	mov	sp, r7
 80036ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d2:	4770      	bx	lr
 80036d4:	58025408 	.word	0x58025408
 80036d8:	5802541c 	.word	0x5802541c
 80036dc:	58025430 	.word	0x58025430
 80036e0:	58025444 	.word	0x58025444
 80036e4:	58025458 	.word	0x58025458
 80036e8:	5802546c 	.word	0x5802546c
 80036ec:	58025480 	.word	0x58025480
 80036f0:	58025494 	.word	0x58025494
 80036f4:	cccccccd 	.word	0xcccccccd
 80036f8:	16009600 	.word	0x16009600
 80036fc:	58025880 	.word	0x58025880
 8003700:	aaaaaaab 	.word	0xaaaaaaab
 8003704:	400204b8 	.word	0x400204b8
 8003708:	4002040f 	.word	0x4002040f
 800370c:	10008200 	.word	0x10008200
 8003710:	40020880 	.word	0x40020880

08003714 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003714:	b480      	push	{r7}
 8003716:	b085      	sub	sp, #20
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	b2db      	uxtb	r3, r3
 8003722:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d04a      	beq.n	80037c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	2b08      	cmp	r3, #8
 800372e:	d847      	bhi.n	80037c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4a25      	ldr	r2, [pc, #148]	@ (80037cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d022      	beq.n	8003780 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4a24      	ldr	r2, [pc, #144]	@ (80037d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d01d      	beq.n	8003780 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4a22      	ldr	r2, [pc, #136]	@ (80037d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d018      	beq.n	8003780 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a21      	ldr	r2, [pc, #132]	@ (80037d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d013      	beq.n	8003780 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a1f      	ldr	r2, [pc, #124]	@ (80037dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d00e      	beq.n	8003780 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4a1e      	ldr	r2, [pc, #120]	@ (80037e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d009      	beq.n	8003780 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a1c      	ldr	r2, [pc, #112]	@ (80037e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d004      	beq.n	8003780 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a1b      	ldr	r2, [pc, #108]	@ (80037e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d101      	bne.n	8003784 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8003780:	2301      	movs	r3, #1
 8003782:	e000      	b.n	8003786 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8003784:	2300      	movs	r3, #0
 8003786:	2b00      	cmp	r3, #0
 8003788:	d00a      	beq.n	80037a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800378a:	68fa      	ldr	r2, [r7, #12]
 800378c:	4b17      	ldr	r3, [pc, #92]	@ (80037ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800378e:	4413      	add	r3, r2
 8003790:	009b      	lsls	r3, r3, #2
 8003792:	461a      	mov	r2, r3
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	4a15      	ldr	r2, [pc, #84]	@ (80037f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800379c:	671a      	str	r2, [r3, #112]	@ 0x70
 800379e:	e009      	b.n	80037b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80037a0:	68fa      	ldr	r2, [r7, #12]
 80037a2:	4b14      	ldr	r3, [pc, #80]	@ (80037f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80037a4:	4413      	add	r3, r2
 80037a6:	009b      	lsls	r3, r3, #2
 80037a8:	461a      	mov	r2, r3
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	4a11      	ldr	r2, [pc, #68]	@ (80037f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80037b2:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	3b01      	subs	r3, #1
 80037b8:	2201      	movs	r2, #1
 80037ba:	409a      	lsls	r2, r3
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80037c0:	bf00      	nop
 80037c2:	3714      	adds	r7, #20
 80037c4:	46bd      	mov	sp, r7
 80037c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ca:	4770      	bx	lr
 80037cc:	58025408 	.word	0x58025408
 80037d0:	5802541c 	.word	0x5802541c
 80037d4:	58025430 	.word	0x58025430
 80037d8:	58025444 	.word	0x58025444
 80037dc:	58025458 	.word	0x58025458
 80037e0:	5802546c 	.word	0x5802546c
 80037e4:	58025480 	.word	0x58025480
 80037e8:	58025494 	.word	0x58025494
 80037ec:	1600963f 	.word	0x1600963f
 80037f0:	58025940 	.word	0x58025940
 80037f4:	1000823f 	.word	0x1000823f
 80037f8:	40020940 	.word	0x40020940

080037fc <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b084      	sub	sp, #16
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d101      	bne.n	800380e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e0e3      	b.n	80039d6 <HAL_ETH_Init+0x1da>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003814:	2b00      	cmp	r3, #0
 8003816:	d106      	bne.n	8003826 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2223      	movs	r2, #35	@ 0x23
 800381c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003820:	6878      	ldr	r0, [r7, #4]
 8003822:	f7fd fa13 	bl	8000c4c <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003826:	4b6e      	ldr	r3, [pc, #440]	@ (80039e0 <HAL_ETH_Init+0x1e4>)
 8003828:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800382c:	4a6c      	ldr	r2, [pc, #432]	@ (80039e0 <HAL_ETH_Init+0x1e4>)
 800382e:	f043 0302 	orr.w	r3, r3, #2
 8003832:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003836:	4b6a      	ldr	r3, [pc, #424]	@ (80039e0 <HAL_ETH_Init+0x1e4>)
 8003838:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800383c:	f003 0302 	and.w	r3, r3, #2
 8003840:	60bb      	str	r3, [r7, #8]
 8003842:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	7a1b      	ldrb	r3, [r3, #8]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d103      	bne.n	8003854 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 800384c:	2000      	movs	r0, #0
 800384e:	f7fd fdcd 	bl	80013ec <HAL_SYSCFG_ETHInterfaceSelect>
 8003852:	e003      	b.n	800385c <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8003854:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8003858:	f7fd fdc8 	bl	80013ec <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 800385c:	4b61      	ldr	r3, [pc, #388]	@ (80039e4 <HAL_ETH_Init+0x1e8>)
 800385e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	687a      	ldr	r2, [r7, #4]
 800386c:	6812      	ldr	r2, [r2, #0]
 800386e:	f043 0301 	orr.w	r3, r3, #1
 8003872:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003876:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003878:	f7fd fd7c 	bl	8001374 <HAL_GetTick>
 800387c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 800387e:	e011      	b.n	80038a4 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8003880:	f7fd fd78 	bl	8001374 <HAL_GetTick>
 8003884:	4602      	mov	r2, r0
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	1ad3      	subs	r3, r2, r3
 800388a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800388e:	d909      	bls.n	80038a4 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2204      	movs	r2, #4
 8003894:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	22e0      	movs	r2, #224	@ 0xe0
 800389c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80038a0:	2301      	movs	r3, #1
 80038a2:	e098      	b.n	80039d6 <HAL_ETH_Init+0x1da>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f003 0301 	and.w	r3, r3, #1
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d1e4      	bne.n	8003880 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 80038b6:	6878      	ldr	r0, [r7, #4]
 80038b8:	f000 f89e 	bl	80039f8 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 80038bc:	f003 f80e 	bl	80068dc <HAL_RCC_GetHCLKFreq>
 80038c0:	4603      	mov	r3, r0
 80038c2:	4a49      	ldr	r2, [pc, #292]	@ (80039e8 <HAL_ETH_Init+0x1ec>)
 80038c4:	fba2 2303 	umull	r2, r3, r2, r3
 80038c8:	0c9a      	lsrs	r2, r3, #18
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	3a01      	subs	r2, #1
 80038d0:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80038d4:	6878      	ldr	r0, [r7, #4]
 80038d6:	f000 fa81 	bl	8003ddc <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80038e2:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80038e6:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 80038ea:	687a      	ldr	r2, [r7, #4]
 80038ec:	6812      	ldr	r2, [r2, #0]
 80038ee:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80038f2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80038f6:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	695b      	ldr	r3, [r3, #20]
 80038fe:	f003 0303 	and.w	r3, r3, #3
 8003902:	2b00      	cmp	r3, #0
 8003904:	d009      	beq.n	800391a <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2201      	movs	r2, #1
 800390a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	22e0      	movs	r2, #224	@ 0xe0
 8003912:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Return Error */
    return HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	e05d      	b.n	80039d6 <HAL_ETH_Init+0x1da>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003922:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8003926:	4b31      	ldr	r3, [pc, #196]	@ (80039ec <HAL_ETH_Init+0x1f0>)
 8003928:	4013      	ands	r3, r2
 800392a:	687a      	ldr	r2, [r7, #4]
 800392c:	6952      	ldr	r2, [r2, #20]
 800392e:	0051      	lsls	r1, r2, #1
 8003930:	687a      	ldr	r2, [r7, #4]
 8003932:	6812      	ldr	r2, [r2, #0]
 8003934:	430b      	orrs	r3, r1
 8003936:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800393a:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800393e:	6878      	ldr	r0, [r7, #4]
 8003940:	f000 fae9 	bl	8003f16 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8003944:	6878      	ldr	r0, [r7, #4]
 8003946:	f000 fb2f 	bl	8003fa8 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	3305      	adds	r3, #5
 8003950:	781b      	ldrb	r3, [r3, #0]
 8003952:	021a      	lsls	r2, r3, #8
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	3304      	adds	r3, #4
 800395a:	781b      	ldrb	r3, [r3, #0]
 800395c:	4619      	mov	r1, r3
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	430a      	orrs	r2, r1
 8003964:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	3303      	adds	r3, #3
 800396e:	781b      	ldrb	r3, [r3, #0]
 8003970:	061a      	lsls	r2, r3, #24
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	3302      	adds	r3, #2
 8003978:	781b      	ldrb	r3, [r3, #0]
 800397a:	041b      	lsls	r3, r3, #16
 800397c:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	3301      	adds	r3, #1
 8003984:	781b      	ldrb	r3, [r3, #0]
 8003986:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8003988:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	781b      	ldrb	r3, [r3, #0]
 8003990:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8003996:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8003998:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f8d3 170c 	ldr.w	r1, [r3, #1804]	@ 0x70c
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681a      	ldr	r2, [r3, #0]
 80039a8:	4b11      	ldr	r3, [pc, #68]	@ (80039f0 <HAL_ETH_Init+0x1f4>)
 80039aa:	430b      	orrs	r3, r1
 80039ac:	f8c2 370c 	str.w	r3, [r2, #1804]	@ 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f8d3 1710 	ldr.w	r1, [r3, #1808]	@ 0x710
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	4b0d      	ldr	r3, [pc, #52]	@ (80039f4 <HAL_ETH_Init+0x1f8>)
 80039be:	430b      	orrs	r3, r1
 80039c0:	f8c2 3710 	str.w	r3, [r2, #1808]	@ 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2200      	movs	r2, #0
 80039c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2210      	movs	r2, #16
 80039d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80039d4:	2300      	movs	r3, #0
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	3710      	adds	r7, #16
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd80      	pop	{r7, pc}
 80039de:	bf00      	nop
 80039e0:	58024400 	.word	0x58024400
 80039e4:	58000400 	.word	0x58000400
 80039e8:	431bde83 	.word	0x431bde83
 80039ec:	ffff8001 	.word	0xffff8001
 80039f0:	0c020060 	.word	0x0c020060
 80039f4:	0c20c000 	.word	0x0c20c000

080039f8 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b084      	sub	sp, #16
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003a08:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003a10:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8003a12:	f002 ff63 	bl	80068dc <HAL_RCC_GetHCLKFreq>
 8003a16:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	4a1a      	ldr	r2, [pc, #104]	@ (8003a84 <HAL_ETH_SetMDIOClockRange+0x8c>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d804      	bhi.n	8003a2a <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003a26:	60fb      	str	r3, [r7, #12]
 8003a28:	e022      	b.n	8003a70 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	4a16      	ldr	r2, [pc, #88]	@ (8003a88 <HAL_ETH_SetMDIOClockRange+0x90>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d204      	bcs.n	8003a3c <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8003a38:	60fb      	str	r3, [r7, #12]
 8003a3a:	e019      	b.n	8003a70 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 8003a3c:	68bb      	ldr	r3, [r7, #8]
 8003a3e:	4a13      	ldr	r2, [pc, #76]	@ (8003a8c <HAL_ETH_SetMDIOClockRange+0x94>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d915      	bls.n	8003a70 <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 8003a44:	68bb      	ldr	r3, [r7, #8]
 8003a46:	4a12      	ldr	r2, [pc, #72]	@ (8003a90 <HAL_ETH_SetMDIOClockRange+0x98>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d804      	bhi.n	8003a56 <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a52:	60fb      	str	r3, [r7, #12]
 8003a54:	e00c      	b.n	8003a70 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	4a0e      	ldr	r2, [pc, #56]	@ (8003a94 <HAL_ETH_SetMDIOClockRange+0x9c>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d804      	bhi.n	8003a68 <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003a64:	60fb      	str	r3, [r7, #12]
 8003a66:	e003      	b.n	8003a70 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 8003a6e:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	68fa      	ldr	r2, [r7, #12]
 8003a76:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 8003a7a:	bf00      	nop
 8003a7c:	3710      	adds	r7, #16
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bd80      	pop	{r7, pc}
 8003a82:	bf00      	nop
 8003a84:	02160ebf 	.word	0x02160ebf
 8003a88:	03938700 	.word	0x03938700
 8003a8c:	05f5e0ff 	.word	0x05f5e0ff
 8003a90:	08f0d17f 	.word	0x08f0d17f
 8003a94:	0ee6b27f 	.word	0x0ee6b27f

08003a98 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b085      	sub	sp, #20
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
 8003aa0:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 8003aaa:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	791b      	ldrb	r3, [r3, #4]
 8003ab0:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8003ab2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	7b1b      	ldrb	r3, [r3, #12]
 8003ab8:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8003aba:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	7b5b      	ldrb	r3, [r3, #13]
 8003ac0:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8003ac2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	7b9b      	ldrb	r3, [r3, #14]
 8003ac8:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8003aca:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	7bdb      	ldrb	r3, [r3, #15]
 8003ad0:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8003ad2:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8003ad4:	683a      	ldr	r2, [r7, #0]
 8003ad6:	7c12      	ldrb	r2, [r2, #16]
 8003ad8:	2a00      	cmp	r2, #0
 8003ada:	d102      	bne.n	8003ae2 <ETH_SetMACConfig+0x4a>
 8003adc:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8003ae0:	e000      	b.n	8003ae4 <ETH_SetMACConfig+0x4c>
 8003ae2:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8003ae4:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8003ae6:	683a      	ldr	r2, [r7, #0]
 8003ae8:	7c52      	ldrb	r2, [r2, #17]
 8003aea:	2a00      	cmp	r2, #0
 8003aec:	d102      	bne.n	8003af4 <ETH_SetMACConfig+0x5c>
 8003aee:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003af2:	e000      	b.n	8003af6 <ETH_SetMACConfig+0x5e>
 8003af4:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8003af6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	7c9b      	ldrb	r3, [r3, #18]
 8003afc:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8003afe:	431a      	orrs	r2, r3
               macconf->Speed |
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8003b04:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 8003b0a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	7f1b      	ldrb	r3, [r3, #28]
 8003b10:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 8003b12:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	7f5b      	ldrb	r3, [r3, #29]
 8003b18:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 8003b1a:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8003b1c:	683a      	ldr	r2, [r7, #0]
 8003b1e:	7f92      	ldrb	r2, [r2, #30]
 8003b20:	2a00      	cmp	r2, #0
 8003b22:	d102      	bne.n	8003b2a <ETH_SetMACConfig+0x92>
 8003b24:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003b28:	e000      	b.n	8003b2c <ETH_SetMACConfig+0x94>
 8003b2a:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8003b2c:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	7fdb      	ldrb	r3, [r3, #31]
 8003b32:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8003b34:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8003b36:	683a      	ldr	r2, [r7, #0]
 8003b38:	f892 2020 	ldrb.w	r2, [r2, #32]
 8003b3c:	2a00      	cmp	r2, #0
 8003b3e:	d102      	bne.n	8003b46 <ETH_SetMACConfig+0xae>
 8003b40:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003b44:	e000      	b.n	8003b48 <ETH_SetMACConfig+0xb0>
 8003b46:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8003b48:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8003b4e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003b56:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8003b58:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	681a      	ldr	r2, [r3, #0]
 8003b68:	4b56      	ldr	r3, [pc, #344]	@ (8003cc4 <ETH_SetMACConfig+0x22c>)
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	687a      	ldr	r2, [r7, #4]
 8003b6e:	6812      	ldr	r2, [r2, #0]
 8003b70:	68f9      	ldr	r1, [r7, #12]
 8003b72:	430b      	orrs	r3, r1
 8003b74:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b7a:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003b82:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8003b84:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003b8c:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8003b8e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8003b96:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8003b98:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 8003b9a:	683a      	ldr	r2, [r7, #0]
 8003b9c:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8003ba0:	2a00      	cmp	r2, #0
 8003ba2:	d102      	bne.n	8003baa <ETH_SetMACConfig+0x112>
 8003ba4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003ba8:	e000      	b.n	8003bac <ETH_SetMACConfig+0x114>
 8003baa:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8003bac:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	685a      	ldr	r2, [r3, #4]
 8003bbc:	4b42      	ldr	r3, [pc, #264]	@ (8003cc8 <ETH_SetMACConfig+0x230>)
 8003bbe:	4013      	ands	r3, r2
 8003bc0:	687a      	ldr	r2, [r7, #4]
 8003bc2:	6812      	ldr	r2, [r2, #0]
 8003bc4:	68f9      	ldr	r1, [r7, #12]
 8003bc6:	430b      	orrs	r3, r1
 8003bc8:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003bd0:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	68da      	ldr	r2, [r3, #12]
 8003be0:	4b3a      	ldr	r3, [pc, #232]	@ (8003ccc <ETH_SetMACConfig+0x234>)
 8003be2:	4013      	ands	r3, r2
 8003be4:	687a      	ldr	r2, [r7, #4]
 8003be6:	6812      	ldr	r2, [r2, #0]
 8003be8:	68f9      	ldr	r1, [r7, #12]
 8003bea:	430b      	orrs	r3, r1
 8003bec:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003bf4:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8003bfa:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8003bfc:	683a      	ldr	r2, [r7, #0]
 8003bfe:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8003c02:	2a00      	cmp	r2, #0
 8003c04:	d101      	bne.n	8003c0a <ETH_SetMACConfig+0x172>
 8003c06:	2280      	movs	r2, #128	@ 0x80
 8003c08:	e000      	b.n	8003c0c <ETH_SetMACConfig+0x174>
 8003c0a:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8003c0c:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c12:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8003c14:	4313      	orrs	r3, r2
 8003c16:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003c1e:	f64f 730d 	movw	r3, #65293	@ 0xff0d
 8003c22:	4013      	ands	r3, r2
 8003c24:	687a      	ldr	r2, [r7, #4]
 8003c26:	6812      	ldr	r2, [r2, #0]
 8003c28:	68f9      	ldr	r1, [r7, #12]
 8003c2a:	430b      	orrs	r3, r1
 8003c2c:	6713      	str	r3, [r2, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8003c34:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8003c3c:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c4a:	f023 0103 	bic.w	r1, r3, #3
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	68fa      	ldr	r2, [r7, #12]
 8003c54:	430a      	orrs	r2, r1
 8003c56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 8003c62:	f023 0172 	bic.w	r1, r3, #114	@ 0x72
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	430a      	orrs	r2, r1
 8003c70:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8003c78:	683a      	ldr	r2, [r7, #0]
 8003c7a:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 8003c7e:	2a00      	cmp	r2, #0
 8003c80:	d101      	bne.n	8003c86 <ETH_SetMACConfig+0x1ee>
 8003c82:	2240      	movs	r2, #64	@ 0x40
 8003c84:	e000      	b.n	8003c88 <ETH_SetMACConfig+0x1f0>
 8003c86:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8003c88:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 8003c90:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8003c92:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8003c9a:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8003ca8:	f023 017b 	bic.w	r1, r3, #123	@ 0x7b
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	68fa      	ldr	r2, [r7, #12]
 8003cb2:	430a      	orrs	r2, r1
 8003cb4:	f8c3 2d30 	str.w	r2, [r3, #3376]	@ 0xd30
}
 8003cb8:	bf00      	nop
 8003cba:	3714      	adds	r7, #20
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr
 8003cc4:	00048083 	.word	0x00048083
 8003cc8:	c0f88000 	.word	0xc0f88000
 8003ccc:	fffffef0 	.word	0xfffffef0

08003cd0 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b085      	sub	sp, #20
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
 8003cd8:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003ce2:	681a      	ldr	r2, [r3, #0]
 8003ce4:	4b38      	ldr	r3, [pc, #224]	@ (8003dc8 <ETH_SetDMAConfig+0xf8>)
 8003ce6:	4013      	ands	r3, r2
 8003ce8:	683a      	ldr	r2, [r7, #0]
 8003cea:	6811      	ldr	r1, [r2, #0]
 8003cec:	687a      	ldr	r2, [r7, #4]
 8003cee:	6812      	ldr	r2, [r2, #0]
 8003cf0:	430b      	orrs	r3, r1
 8003cf2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003cf6:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	791b      	ldrb	r3, [r3, #4]
 8003cfc:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8003d02:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	7b1b      	ldrb	r3, [r3, #12]
 8003d08:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003d16:	685a      	ldr	r2, [r3, #4]
 8003d18:	4b2c      	ldr	r3, [pc, #176]	@ (8003dcc <ETH_SetDMAConfig+0xfc>)
 8003d1a:	4013      	ands	r3, r2
 8003d1c:	687a      	ldr	r2, [r7, #4]
 8003d1e:	6812      	ldr	r2, [r2, #0]
 8003d20:	68f9      	ldr	r1, [r7, #12]
 8003d22:	430b      	orrs	r3, r1
 8003d24:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003d28:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	7b5b      	ldrb	r3, [r3, #13]
 8003d2e:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8003d34:	4313      	orrs	r3, r2
 8003d36:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003d40:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 8003d44:	4b22      	ldr	r3, [pc, #136]	@ (8003dd0 <ETH_SetDMAConfig+0x100>)
 8003d46:	4013      	ands	r3, r2
 8003d48:	687a      	ldr	r2, [r7, #4]
 8003d4a:	6812      	ldr	r2, [r2, #0]
 8003d4c:	68f9      	ldr	r1, [r7, #12]
 8003d4e:	430b      	orrs	r3, r1
 8003d50:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003d54:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	7d1b      	ldrb	r3, [r3, #20]
 8003d60:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8003d62:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	7f5b      	ldrb	r3, [r3, #29]
 8003d68:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003d76:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 8003d7a:	4b16      	ldr	r3, [pc, #88]	@ (8003dd4 <ETH_SetDMAConfig+0x104>)
 8003d7c:	4013      	ands	r3, r2
 8003d7e:	687a      	ldr	r2, [r7, #4]
 8003d80:	6812      	ldr	r2, [r2, #0]
 8003d82:	68f9      	ldr	r1, [r7, #12]
 8003d84:	430b      	orrs	r3, r1
 8003d86:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003d8a:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	7f1b      	ldrb	r3, [r3, #28]
 8003d92:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003da4:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8003da8:	4b0b      	ldr	r3, [pc, #44]	@ (8003dd8 <ETH_SetDMAConfig+0x108>)
 8003daa:	4013      	ands	r3, r2
 8003dac:	687a      	ldr	r2, [r7, #4]
 8003dae:	6812      	ldr	r2, [r2, #0]
 8003db0:	68f9      	ldr	r1, [r7, #12]
 8003db2:	430b      	orrs	r3, r1
 8003db4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003db8:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 8003dbc:	bf00      	nop
 8003dbe:	3714      	adds	r7, #20
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc6:	4770      	bx	lr
 8003dc8:	ffff87fd 	.word	0xffff87fd
 8003dcc:	ffff2ffe 	.word	0xffff2ffe
 8003dd0:	fffec000 	.word	0xfffec000
 8003dd4:	ffc0efef 	.word	0xffc0efef
 8003dd8:	7fc0ffff 	.word	0x7fc0ffff

08003ddc <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b0a4      	sub	sp, #144	@ 0x90
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8003de4:	2301      	movs	r3, #1
 8003de6:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003dea:	2300      	movs	r3, #0
 8003dec:	653b      	str	r3, [r7, #80]	@ 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8003dee:	2300      	movs	r3, #0
 8003df0:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8003df4:	2300      	movs	r3, #0
 8003df6:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8003e00:	2301      	movs	r3, #1
 8003e02:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8003e06:	2301      	movs	r3, #1
 8003e08:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8003e12:	2301      	movs	r3, #1
 8003e14:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8003e18:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003e1c:	647b      	str	r3, [r7, #68]	@ 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 8003e24:	2300      	movs	r3, #0
 8003e26:	66bb      	str	r3, [r7, #104]	@ 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 8003e34:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 8003e38:	663b      	str	r3, [r7, #96]	@ 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8003e40:	2300      	movs	r3, #0
 8003e42:	637b      	str	r3, [r7, #52]	@ 0x34
  macDefaultConf.Jabber = ENABLE;
 8003e44:	2301      	movs	r3, #1
 8003e46:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8003e50:	2300      	movs	r3, #0
 8003e52:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8003e56:	2300      	movs	r3, #0
 8003e58:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.PauseTime = 0x0U;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	677b      	str	r3, [r7, #116]	@ 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8003e5e:	2300      	movs	r3, #0
 8003e60:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8003e62:	2300      	movs	r3, #0
 8003e64:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003e68:	2300      	movs	r3, #0
 8003e6a:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8003e74:	2320      	movs	r3, #32
 8003e76:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8003e80:	2300      	movs	r3, #0
 8003e82:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8003e86:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8003e8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003e8c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003e90:	643b      	str	r3, [r7, #64]	@ 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8003e92:	2300      	movs	r3, #0
 8003e94:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8003e98:	2302      	movs	r3, #2
 8003e9a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	673b      	str	r3, [r7, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003ec0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003ec4:	4619      	mov	r1, r3
 8003ec6:	6878      	ldr	r0, [r7, #4]
 8003ec8:	f7ff fde6 	bl	8003a98 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8003ed8:	2300      	movs	r3, #0
 8003eda:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8003ede:	2300      	movs	r3, #0
 8003ee0:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003ee6:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003eea:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8003eec:	2300      	movs	r3, #0
 8003eee:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003ef0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003ef4:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8003efc:	f44f 7306 	mov.w	r3, #536	@ 0x218
 8003f00:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8003f02:	f107 0308 	add.w	r3, r7, #8
 8003f06:	4619      	mov	r1, r3
 8003f08:	6878      	ldr	r0, [r7, #4]
 8003f0a:	f7ff fee1 	bl	8003cd0 <ETH_SetDMAConfig>
}
 8003f0e:	bf00      	nop
 8003f10:	3790      	adds	r7, #144	@ 0x90
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}

08003f16 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003f16:	b480      	push	{r7}
 8003f18:	b085      	sub	sp, #20
 8003f1a:	af00      	add	r7, sp, #0
 8003f1c:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003f1e:	2300      	movs	r3, #0
 8003f20:	60fb      	str	r3, [r7, #12]
 8003f22:	e01d      	b.n	8003f60 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	68d9      	ldr	r1, [r3, #12]
 8003f28:	68fa      	ldr	r2, [r7, #12]
 8003f2a:	4613      	mov	r3, r2
 8003f2c:	005b      	lsls	r3, r3, #1
 8003f2e:	4413      	add	r3, r2
 8003f30:	00db      	lsls	r3, r3, #3
 8003f32:	440b      	add	r3, r1
 8003f34:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8003f36:	68bb      	ldr	r3, [r7, #8]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	2200      	movs	r2, #0
 8003f40:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	2200      	movs	r2, #0
 8003f46:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8003f48:	68bb      	ldr	r3, [r7, #8]
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8003f4e:	68b9      	ldr	r1, [r7, #8]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	68fa      	ldr	r2, [r7, #12]
 8003f54:	3206      	adds	r2, #6
 8003f56:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	3301      	adds	r3, #1
 8003f5e:	60fb      	str	r3, [r7, #12]
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2b03      	cmp	r3, #3
 8003f64:	d9de      	bls.n	8003f24 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003f74:	461a      	mov	r2, r3
 8003f76:	2303      	movs	r3, #3
 8003f78:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	68da      	ldr	r2, [r3, #12]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003f88:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	68da      	ldr	r2, [r3, #12]
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003f98:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 8003f9c:	bf00      	nop
 8003f9e:	3714      	adds	r7, #20
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa6:	4770      	bx	lr

08003fa8 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b085      	sub	sp, #20
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	60fb      	str	r3, [r7, #12]
 8003fb4:	e023      	b.n	8003ffe <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6919      	ldr	r1, [r3, #16]
 8003fba:	68fa      	ldr	r2, [r7, #12]
 8003fbc:	4613      	mov	r3, r2
 8003fbe:	005b      	lsls	r3, r3, #1
 8003fc0:	4413      	add	r3, r2
 8003fc2:	00db      	lsls	r3, r3, #3
 8003fc4:	440b      	add	r3, r1
 8003fc6:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8003fce:	68bb      	ldr	r3, [r7, #8]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8003fe6:	68bb      	ldr	r3, [r7, #8]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003fec:	68b9      	ldr	r1, [r7, #8]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	68fa      	ldr	r2, [r7, #12]
 8003ff2:	3212      	adds	r2, #18
 8003ff4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	3301      	adds	r3, #1
 8003ffc:	60fb      	str	r3, [r7, #12]
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	2b03      	cmp	r3, #3
 8004002:	d9d8      	bls.n	8003fb6 <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2200      	movs	r2, #0
 8004008:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2200      	movs	r2, #0
 800400e:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2200      	movs	r2, #0
 8004014:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2200      	movs	r2, #0
 800401a:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2200      	movs	r2, #0
 8004020:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800402a:	461a      	mov	r2, r3
 800402c:	2303      	movs	r3, #3
 800402e:	f8c2 3130 	str.w	r3, [r2, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	691a      	ldr	r2, [r3, #16]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800403e:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	691b      	ldr	r3, [r3, #16]
 8004046:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004052:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 8004056:	bf00      	nop
 8004058:	3714      	adds	r7, #20
 800405a:	46bd      	mov	sp, r7
 800405c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004060:	4770      	bx	lr
	...

08004064 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004064:	b480      	push	{r7}
 8004066:	b089      	sub	sp, #36	@ 0x24
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
 800406c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800406e:	2300      	movs	r3, #0
 8004070:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004072:	4b89      	ldr	r3, [pc, #548]	@ (8004298 <HAL_GPIO_Init+0x234>)
 8004074:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004076:	e194      	b.n	80043a2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	2101      	movs	r1, #1
 800407e:	69fb      	ldr	r3, [r7, #28]
 8004080:	fa01 f303 	lsl.w	r3, r1, r3
 8004084:	4013      	ands	r3, r2
 8004086:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	2b00      	cmp	r3, #0
 800408c:	f000 8186 	beq.w	800439c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	f003 0303 	and.w	r3, r3, #3
 8004098:	2b01      	cmp	r3, #1
 800409a:	d005      	beq.n	80040a8 <HAL_GPIO_Init+0x44>
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	f003 0303 	and.w	r3, r3, #3
 80040a4:	2b02      	cmp	r3, #2
 80040a6:	d130      	bne.n	800410a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80040ae:	69fb      	ldr	r3, [r7, #28]
 80040b0:	005b      	lsls	r3, r3, #1
 80040b2:	2203      	movs	r2, #3
 80040b4:	fa02 f303 	lsl.w	r3, r2, r3
 80040b8:	43db      	mvns	r3, r3
 80040ba:	69ba      	ldr	r2, [r7, #24]
 80040bc:	4013      	ands	r3, r2
 80040be:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	68da      	ldr	r2, [r3, #12]
 80040c4:	69fb      	ldr	r3, [r7, #28]
 80040c6:	005b      	lsls	r3, r3, #1
 80040c8:	fa02 f303 	lsl.w	r3, r2, r3
 80040cc:	69ba      	ldr	r2, [r7, #24]
 80040ce:	4313      	orrs	r3, r2
 80040d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	69ba      	ldr	r2, [r7, #24]
 80040d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80040de:	2201      	movs	r2, #1
 80040e0:	69fb      	ldr	r3, [r7, #28]
 80040e2:	fa02 f303 	lsl.w	r3, r2, r3
 80040e6:	43db      	mvns	r3, r3
 80040e8:	69ba      	ldr	r2, [r7, #24]
 80040ea:	4013      	ands	r3, r2
 80040ec:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	091b      	lsrs	r3, r3, #4
 80040f4:	f003 0201 	and.w	r2, r3, #1
 80040f8:	69fb      	ldr	r3, [r7, #28]
 80040fa:	fa02 f303 	lsl.w	r3, r2, r3
 80040fe:	69ba      	ldr	r2, [r7, #24]
 8004100:	4313      	orrs	r3, r2
 8004102:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	69ba      	ldr	r2, [r7, #24]
 8004108:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	f003 0303 	and.w	r3, r3, #3
 8004112:	2b03      	cmp	r3, #3
 8004114:	d017      	beq.n	8004146 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	68db      	ldr	r3, [r3, #12]
 800411a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800411c:	69fb      	ldr	r3, [r7, #28]
 800411e:	005b      	lsls	r3, r3, #1
 8004120:	2203      	movs	r2, #3
 8004122:	fa02 f303 	lsl.w	r3, r2, r3
 8004126:	43db      	mvns	r3, r3
 8004128:	69ba      	ldr	r2, [r7, #24]
 800412a:	4013      	ands	r3, r2
 800412c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	689a      	ldr	r2, [r3, #8]
 8004132:	69fb      	ldr	r3, [r7, #28]
 8004134:	005b      	lsls	r3, r3, #1
 8004136:	fa02 f303 	lsl.w	r3, r2, r3
 800413a:	69ba      	ldr	r2, [r7, #24]
 800413c:	4313      	orrs	r3, r2
 800413e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	69ba      	ldr	r2, [r7, #24]
 8004144:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	f003 0303 	and.w	r3, r3, #3
 800414e:	2b02      	cmp	r3, #2
 8004150:	d123      	bne.n	800419a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004152:	69fb      	ldr	r3, [r7, #28]
 8004154:	08da      	lsrs	r2, r3, #3
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	3208      	adds	r2, #8
 800415a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800415e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004160:	69fb      	ldr	r3, [r7, #28]
 8004162:	f003 0307 	and.w	r3, r3, #7
 8004166:	009b      	lsls	r3, r3, #2
 8004168:	220f      	movs	r2, #15
 800416a:	fa02 f303 	lsl.w	r3, r2, r3
 800416e:	43db      	mvns	r3, r3
 8004170:	69ba      	ldr	r2, [r7, #24]
 8004172:	4013      	ands	r3, r2
 8004174:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	691a      	ldr	r2, [r3, #16]
 800417a:	69fb      	ldr	r3, [r7, #28]
 800417c:	f003 0307 	and.w	r3, r3, #7
 8004180:	009b      	lsls	r3, r3, #2
 8004182:	fa02 f303 	lsl.w	r3, r2, r3
 8004186:	69ba      	ldr	r2, [r7, #24]
 8004188:	4313      	orrs	r3, r2
 800418a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800418c:	69fb      	ldr	r3, [r7, #28]
 800418e:	08da      	lsrs	r2, r3, #3
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	3208      	adds	r2, #8
 8004194:	69b9      	ldr	r1, [r7, #24]
 8004196:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80041a0:	69fb      	ldr	r3, [r7, #28]
 80041a2:	005b      	lsls	r3, r3, #1
 80041a4:	2203      	movs	r2, #3
 80041a6:	fa02 f303 	lsl.w	r3, r2, r3
 80041aa:	43db      	mvns	r3, r3
 80041ac:	69ba      	ldr	r2, [r7, #24]
 80041ae:	4013      	ands	r3, r2
 80041b0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	f003 0203 	and.w	r2, r3, #3
 80041ba:	69fb      	ldr	r3, [r7, #28]
 80041bc:	005b      	lsls	r3, r3, #1
 80041be:	fa02 f303 	lsl.w	r3, r2, r3
 80041c2:	69ba      	ldr	r2, [r7, #24]
 80041c4:	4313      	orrs	r3, r2
 80041c6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	69ba      	ldr	r2, [r7, #24]
 80041cc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	f000 80e0 	beq.w	800439c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80041dc:	4b2f      	ldr	r3, [pc, #188]	@ (800429c <HAL_GPIO_Init+0x238>)
 80041de:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80041e2:	4a2e      	ldr	r2, [pc, #184]	@ (800429c <HAL_GPIO_Init+0x238>)
 80041e4:	f043 0302 	orr.w	r3, r3, #2
 80041e8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80041ec:	4b2b      	ldr	r3, [pc, #172]	@ (800429c <HAL_GPIO_Init+0x238>)
 80041ee:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80041f2:	f003 0302 	and.w	r3, r3, #2
 80041f6:	60fb      	str	r3, [r7, #12]
 80041f8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80041fa:	4a29      	ldr	r2, [pc, #164]	@ (80042a0 <HAL_GPIO_Init+0x23c>)
 80041fc:	69fb      	ldr	r3, [r7, #28]
 80041fe:	089b      	lsrs	r3, r3, #2
 8004200:	3302      	adds	r3, #2
 8004202:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004206:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004208:	69fb      	ldr	r3, [r7, #28]
 800420a:	f003 0303 	and.w	r3, r3, #3
 800420e:	009b      	lsls	r3, r3, #2
 8004210:	220f      	movs	r2, #15
 8004212:	fa02 f303 	lsl.w	r3, r2, r3
 8004216:	43db      	mvns	r3, r3
 8004218:	69ba      	ldr	r2, [r7, #24]
 800421a:	4013      	ands	r3, r2
 800421c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	4a20      	ldr	r2, [pc, #128]	@ (80042a4 <HAL_GPIO_Init+0x240>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d052      	beq.n	80042cc <HAL_GPIO_Init+0x268>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	4a1f      	ldr	r2, [pc, #124]	@ (80042a8 <HAL_GPIO_Init+0x244>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d031      	beq.n	8004292 <HAL_GPIO_Init+0x22e>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	4a1e      	ldr	r2, [pc, #120]	@ (80042ac <HAL_GPIO_Init+0x248>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d02b      	beq.n	800428e <HAL_GPIO_Init+0x22a>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	4a1d      	ldr	r2, [pc, #116]	@ (80042b0 <HAL_GPIO_Init+0x24c>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d025      	beq.n	800428a <HAL_GPIO_Init+0x226>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	4a1c      	ldr	r2, [pc, #112]	@ (80042b4 <HAL_GPIO_Init+0x250>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d01f      	beq.n	8004286 <HAL_GPIO_Init+0x222>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	4a1b      	ldr	r2, [pc, #108]	@ (80042b8 <HAL_GPIO_Init+0x254>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d019      	beq.n	8004282 <HAL_GPIO_Init+0x21e>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	4a1a      	ldr	r2, [pc, #104]	@ (80042bc <HAL_GPIO_Init+0x258>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d013      	beq.n	800427e <HAL_GPIO_Init+0x21a>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	4a19      	ldr	r2, [pc, #100]	@ (80042c0 <HAL_GPIO_Init+0x25c>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d00d      	beq.n	800427a <HAL_GPIO_Init+0x216>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	4a18      	ldr	r2, [pc, #96]	@ (80042c4 <HAL_GPIO_Init+0x260>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d007      	beq.n	8004276 <HAL_GPIO_Init+0x212>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	4a17      	ldr	r2, [pc, #92]	@ (80042c8 <HAL_GPIO_Init+0x264>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d101      	bne.n	8004272 <HAL_GPIO_Init+0x20e>
 800426e:	2309      	movs	r3, #9
 8004270:	e02d      	b.n	80042ce <HAL_GPIO_Init+0x26a>
 8004272:	230a      	movs	r3, #10
 8004274:	e02b      	b.n	80042ce <HAL_GPIO_Init+0x26a>
 8004276:	2308      	movs	r3, #8
 8004278:	e029      	b.n	80042ce <HAL_GPIO_Init+0x26a>
 800427a:	2307      	movs	r3, #7
 800427c:	e027      	b.n	80042ce <HAL_GPIO_Init+0x26a>
 800427e:	2306      	movs	r3, #6
 8004280:	e025      	b.n	80042ce <HAL_GPIO_Init+0x26a>
 8004282:	2305      	movs	r3, #5
 8004284:	e023      	b.n	80042ce <HAL_GPIO_Init+0x26a>
 8004286:	2304      	movs	r3, #4
 8004288:	e021      	b.n	80042ce <HAL_GPIO_Init+0x26a>
 800428a:	2303      	movs	r3, #3
 800428c:	e01f      	b.n	80042ce <HAL_GPIO_Init+0x26a>
 800428e:	2302      	movs	r3, #2
 8004290:	e01d      	b.n	80042ce <HAL_GPIO_Init+0x26a>
 8004292:	2301      	movs	r3, #1
 8004294:	e01b      	b.n	80042ce <HAL_GPIO_Init+0x26a>
 8004296:	bf00      	nop
 8004298:	58000080 	.word	0x58000080
 800429c:	58024400 	.word	0x58024400
 80042a0:	58000400 	.word	0x58000400
 80042a4:	58020000 	.word	0x58020000
 80042a8:	58020400 	.word	0x58020400
 80042ac:	58020800 	.word	0x58020800
 80042b0:	58020c00 	.word	0x58020c00
 80042b4:	58021000 	.word	0x58021000
 80042b8:	58021400 	.word	0x58021400
 80042bc:	58021800 	.word	0x58021800
 80042c0:	58021c00 	.word	0x58021c00
 80042c4:	58022000 	.word	0x58022000
 80042c8:	58022400 	.word	0x58022400
 80042cc:	2300      	movs	r3, #0
 80042ce:	69fa      	ldr	r2, [r7, #28]
 80042d0:	f002 0203 	and.w	r2, r2, #3
 80042d4:	0092      	lsls	r2, r2, #2
 80042d6:	4093      	lsls	r3, r2
 80042d8:	69ba      	ldr	r2, [r7, #24]
 80042da:	4313      	orrs	r3, r2
 80042dc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80042de:	4938      	ldr	r1, [pc, #224]	@ (80043c0 <HAL_GPIO_Init+0x35c>)
 80042e0:	69fb      	ldr	r3, [r7, #28]
 80042e2:	089b      	lsrs	r3, r3, #2
 80042e4:	3302      	adds	r3, #2
 80042e6:	69ba      	ldr	r2, [r7, #24]
 80042e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80042ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80042f4:	693b      	ldr	r3, [r7, #16]
 80042f6:	43db      	mvns	r3, r3
 80042f8:	69ba      	ldr	r2, [r7, #24]
 80042fa:	4013      	ands	r3, r2
 80042fc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004306:	2b00      	cmp	r3, #0
 8004308:	d003      	beq.n	8004312 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800430a:	69ba      	ldr	r2, [r7, #24]
 800430c:	693b      	ldr	r3, [r7, #16]
 800430e:	4313      	orrs	r3, r2
 8004310:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8004312:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004316:	69bb      	ldr	r3, [r7, #24]
 8004318:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800431a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004322:	693b      	ldr	r3, [r7, #16]
 8004324:	43db      	mvns	r3, r3
 8004326:	69ba      	ldr	r2, [r7, #24]
 8004328:	4013      	ands	r3, r2
 800432a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004334:	2b00      	cmp	r3, #0
 8004336:	d003      	beq.n	8004340 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004338:	69ba      	ldr	r2, [r7, #24]
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	4313      	orrs	r3, r2
 800433e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004340:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004344:	69bb      	ldr	r3, [r7, #24]
 8004346:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800434e:	693b      	ldr	r3, [r7, #16]
 8004350:	43db      	mvns	r3, r3
 8004352:	69ba      	ldr	r2, [r7, #24]
 8004354:	4013      	ands	r3, r2
 8004356:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004360:	2b00      	cmp	r3, #0
 8004362:	d003      	beq.n	800436c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8004364:	69ba      	ldr	r2, [r7, #24]
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	4313      	orrs	r3, r2
 800436a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	69ba      	ldr	r2, [r7, #24]
 8004370:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8004372:	697b      	ldr	r3, [r7, #20]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004378:	693b      	ldr	r3, [r7, #16]
 800437a:	43db      	mvns	r3, r3
 800437c:	69ba      	ldr	r2, [r7, #24]
 800437e:	4013      	ands	r3, r2
 8004380:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800438a:	2b00      	cmp	r3, #0
 800438c:	d003      	beq.n	8004396 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800438e:	69ba      	ldr	r2, [r7, #24]
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	4313      	orrs	r3, r2
 8004394:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004396:	697b      	ldr	r3, [r7, #20]
 8004398:	69ba      	ldr	r2, [r7, #24]
 800439a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800439c:	69fb      	ldr	r3, [r7, #28]
 800439e:	3301      	adds	r3, #1
 80043a0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	69fb      	ldr	r3, [r7, #28]
 80043a8:	fa22 f303 	lsr.w	r3, r2, r3
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	f47f ae63 	bne.w	8004078 <HAL_GPIO_Init+0x14>
  }
}
 80043b2:	bf00      	nop
 80043b4:	bf00      	nop
 80043b6:	3724      	adds	r7, #36	@ 0x24
 80043b8:	46bd      	mov	sp, r7
 80043ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043be:	4770      	bx	lr
 80043c0:	58000400 	.word	0x58000400

080043c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b083      	sub	sp, #12
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
 80043cc:	460b      	mov	r3, r1
 80043ce:	807b      	strh	r3, [r7, #2]
 80043d0:	4613      	mov	r3, r2
 80043d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80043d4:	787b      	ldrb	r3, [r7, #1]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d003      	beq.n	80043e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80043da:	887a      	ldrh	r2, [r7, #2]
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80043e0:	e003      	b.n	80043ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80043e2:	887b      	ldrh	r3, [r7, #2]
 80043e4:	041a      	lsls	r2, r3, #16
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	619a      	str	r2, [r3, #24]
}
 80043ea:	bf00      	nop
 80043ec:	370c      	adds	r7, #12
 80043ee:	46bd      	mov	sp, r7
 80043f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f4:	4770      	bx	lr

080043f6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80043f6:	b580      	push	{r7, lr}
 80043f8:	b086      	sub	sp, #24
 80043fa:	af02      	add	r7, sp, #8
 80043fc:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d101      	bne.n	8004408 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004404:	2301      	movs	r3, #1
 8004406:	e0fe      	b.n	8004606 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800440e:	b2db      	uxtb	r3, r3
 8004410:	2b00      	cmp	r3, #0
 8004412:	d106      	bne.n	8004422 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2200      	movs	r2, #0
 8004418:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800441c:	6878      	ldr	r0, [r7, #4]
 800441e:	f00a fa1d 	bl	800e85c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2203      	movs	r2, #3
 8004426:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4618      	mov	r0, r3
 8004430:	f006 ff73 	bl	800b31a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6818      	ldr	r0, [r3, #0]
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	7c1a      	ldrb	r2, [r3, #16]
 800443c:	f88d 2000 	strb.w	r2, [sp]
 8004440:	3304      	adds	r3, #4
 8004442:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004444:	f006 fe44 	bl	800b0d0 <USB_CoreInit>
 8004448:	4603      	mov	r3, r0
 800444a:	2b00      	cmp	r3, #0
 800444c:	d005      	beq.n	800445a <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2202      	movs	r2, #2
 8004452:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	e0d5      	b.n	8004606 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	2100      	movs	r1, #0
 8004460:	4618      	mov	r0, r3
 8004462:	f006 ff6b 	bl	800b33c <USB_SetCurrentMode>
 8004466:	4603      	mov	r3, r0
 8004468:	2b00      	cmp	r3, #0
 800446a:	d005      	beq.n	8004478 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2202      	movs	r2, #2
 8004470:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004474:	2301      	movs	r3, #1
 8004476:	e0c6      	b.n	8004606 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004478:	2300      	movs	r3, #0
 800447a:	73fb      	strb	r3, [r7, #15]
 800447c:	e04a      	b.n	8004514 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800447e:	7bfa      	ldrb	r2, [r7, #15]
 8004480:	6879      	ldr	r1, [r7, #4]
 8004482:	4613      	mov	r3, r2
 8004484:	00db      	lsls	r3, r3, #3
 8004486:	4413      	add	r3, r2
 8004488:	009b      	lsls	r3, r3, #2
 800448a:	440b      	add	r3, r1
 800448c:	3315      	adds	r3, #21
 800448e:	2201      	movs	r2, #1
 8004490:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004492:	7bfa      	ldrb	r2, [r7, #15]
 8004494:	6879      	ldr	r1, [r7, #4]
 8004496:	4613      	mov	r3, r2
 8004498:	00db      	lsls	r3, r3, #3
 800449a:	4413      	add	r3, r2
 800449c:	009b      	lsls	r3, r3, #2
 800449e:	440b      	add	r3, r1
 80044a0:	3314      	adds	r3, #20
 80044a2:	7bfa      	ldrb	r2, [r7, #15]
 80044a4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80044a6:	7bfa      	ldrb	r2, [r7, #15]
 80044a8:	7bfb      	ldrb	r3, [r7, #15]
 80044aa:	b298      	uxth	r0, r3
 80044ac:	6879      	ldr	r1, [r7, #4]
 80044ae:	4613      	mov	r3, r2
 80044b0:	00db      	lsls	r3, r3, #3
 80044b2:	4413      	add	r3, r2
 80044b4:	009b      	lsls	r3, r3, #2
 80044b6:	440b      	add	r3, r1
 80044b8:	332e      	adds	r3, #46	@ 0x2e
 80044ba:	4602      	mov	r2, r0
 80044bc:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80044be:	7bfa      	ldrb	r2, [r7, #15]
 80044c0:	6879      	ldr	r1, [r7, #4]
 80044c2:	4613      	mov	r3, r2
 80044c4:	00db      	lsls	r3, r3, #3
 80044c6:	4413      	add	r3, r2
 80044c8:	009b      	lsls	r3, r3, #2
 80044ca:	440b      	add	r3, r1
 80044cc:	3318      	adds	r3, #24
 80044ce:	2200      	movs	r2, #0
 80044d0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80044d2:	7bfa      	ldrb	r2, [r7, #15]
 80044d4:	6879      	ldr	r1, [r7, #4]
 80044d6:	4613      	mov	r3, r2
 80044d8:	00db      	lsls	r3, r3, #3
 80044da:	4413      	add	r3, r2
 80044dc:	009b      	lsls	r3, r3, #2
 80044de:	440b      	add	r3, r1
 80044e0:	331c      	adds	r3, #28
 80044e2:	2200      	movs	r2, #0
 80044e4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80044e6:	7bfa      	ldrb	r2, [r7, #15]
 80044e8:	6879      	ldr	r1, [r7, #4]
 80044ea:	4613      	mov	r3, r2
 80044ec:	00db      	lsls	r3, r3, #3
 80044ee:	4413      	add	r3, r2
 80044f0:	009b      	lsls	r3, r3, #2
 80044f2:	440b      	add	r3, r1
 80044f4:	3320      	adds	r3, #32
 80044f6:	2200      	movs	r2, #0
 80044f8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80044fa:	7bfa      	ldrb	r2, [r7, #15]
 80044fc:	6879      	ldr	r1, [r7, #4]
 80044fe:	4613      	mov	r3, r2
 8004500:	00db      	lsls	r3, r3, #3
 8004502:	4413      	add	r3, r2
 8004504:	009b      	lsls	r3, r3, #2
 8004506:	440b      	add	r3, r1
 8004508:	3324      	adds	r3, #36	@ 0x24
 800450a:	2200      	movs	r2, #0
 800450c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800450e:	7bfb      	ldrb	r3, [r7, #15]
 8004510:	3301      	adds	r3, #1
 8004512:	73fb      	strb	r3, [r7, #15]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	791b      	ldrb	r3, [r3, #4]
 8004518:	7bfa      	ldrb	r2, [r7, #15]
 800451a:	429a      	cmp	r2, r3
 800451c:	d3af      	bcc.n	800447e <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800451e:	2300      	movs	r3, #0
 8004520:	73fb      	strb	r3, [r7, #15]
 8004522:	e044      	b.n	80045ae <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004524:	7bfa      	ldrb	r2, [r7, #15]
 8004526:	6879      	ldr	r1, [r7, #4]
 8004528:	4613      	mov	r3, r2
 800452a:	00db      	lsls	r3, r3, #3
 800452c:	4413      	add	r3, r2
 800452e:	009b      	lsls	r3, r3, #2
 8004530:	440b      	add	r3, r1
 8004532:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004536:	2200      	movs	r2, #0
 8004538:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800453a:	7bfa      	ldrb	r2, [r7, #15]
 800453c:	6879      	ldr	r1, [r7, #4]
 800453e:	4613      	mov	r3, r2
 8004540:	00db      	lsls	r3, r3, #3
 8004542:	4413      	add	r3, r2
 8004544:	009b      	lsls	r3, r3, #2
 8004546:	440b      	add	r3, r1
 8004548:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800454c:	7bfa      	ldrb	r2, [r7, #15]
 800454e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004550:	7bfa      	ldrb	r2, [r7, #15]
 8004552:	6879      	ldr	r1, [r7, #4]
 8004554:	4613      	mov	r3, r2
 8004556:	00db      	lsls	r3, r3, #3
 8004558:	4413      	add	r3, r2
 800455a:	009b      	lsls	r3, r3, #2
 800455c:	440b      	add	r3, r1
 800455e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004562:	2200      	movs	r2, #0
 8004564:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004566:	7bfa      	ldrb	r2, [r7, #15]
 8004568:	6879      	ldr	r1, [r7, #4]
 800456a:	4613      	mov	r3, r2
 800456c:	00db      	lsls	r3, r3, #3
 800456e:	4413      	add	r3, r2
 8004570:	009b      	lsls	r3, r3, #2
 8004572:	440b      	add	r3, r1
 8004574:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004578:	2200      	movs	r2, #0
 800457a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800457c:	7bfa      	ldrb	r2, [r7, #15]
 800457e:	6879      	ldr	r1, [r7, #4]
 8004580:	4613      	mov	r3, r2
 8004582:	00db      	lsls	r3, r3, #3
 8004584:	4413      	add	r3, r2
 8004586:	009b      	lsls	r3, r3, #2
 8004588:	440b      	add	r3, r1
 800458a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800458e:	2200      	movs	r2, #0
 8004590:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004592:	7bfa      	ldrb	r2, [r7, #15]
 8004594:	6879      	ldr	r1, [r7, #4]
 8004596:	4613      	mov	r3, r2
 8004598:	00db      	lsls	r3, r3, #3
 800459a:	4413      	add	r3, r2
 800459c:	009b      	lsls	r3, r3, #2
 800459e:	440b      	add	r3, r1
 80045a0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80045a4:	2200      	movs	r2, #0
 80045a6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80045a8:	7bfb      	ldrb	r3, [r7, #15]
 80045aa:	3301      	adds	r3, #1
 80045ac:	73fb      	strb	r3, [r7, #15]
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	791b      	ldrb	r3, [r3, #4]
 80045b2:	7bfa      	ldrb	r2, [r7, #15]
 80045b4:	429a      	cmp	r2, r3
 80045b6:	d3b5      	bcc.n	8004524 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6818      	ldr	r0, [r3, #0]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	7c1a      	ldrb	r2, [r3, #16]
 80045c0:	f88d 2000 	strb.w	r2, [sp]
 80045c4:	3304      	adds	r3, #4
 80045c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80045c8:	f006 ff04 	bl	800b3d4 <USB_DevInit>
 80045cc:	4603      	mov	r3, r0
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d005      	beq.n	80045de <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2202      	movs	r2, #2
 80045d6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	e013      	b.n	8004606 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2200      	movs	r2, #0
 80045e2:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2201      	movs	r2, #1
 80045e8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	7b1b      	ldrb	r3, [r3, #12]
 80045f0:	2b01      	cmp	r3, #1
 80045f2:	d102      	bne.n	80045fa <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80045f4:	6878      	ldr	r0, [r7, #4]
 80045f6:	f001 f96d 	bl	80058d4 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4618      	mov	r0, r3
 8004600:	f007 ff43 	bl	800c48a <USB_DevDisconnect>

  return HAL_OK;
 8004604:	2300      	movs	r3, #0
}
 8004606:	4618      	mov	r0, r3
 8004608:	3710      	adds	r7, #16
 800460a:	46bd      	mov	sp, r7
 800460c:	bd80      	pop	{r7, pc}

0800460e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800460e:	b580      	push	{r7, lr}
 8004610:	b084      	sub	sp, #16
 8004612:	af00      	add	r7, sp, #0
 8004614:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004622:	2b01      	cmp	r3, #1
 8004624:	d101      	bne.n	800462a <HAL_PCD_Start+0x1c>
 8004626:	2302      	movs	r3, #2
 8004628:	e022      	b.n	8004670 <HAL_PCD_Start+0x62>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2201      	movs	r2, #1
 800462e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	68db      	ldr	r3, [r3, #12]
 8004636:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800463a:	2b00      	cmp	r3, #0
 800463c:	d009      	beq.n	8004652 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004642:	2b01      	cmp	r3, #1
 8004644:	d105      	bne.n	8004652 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800464a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4618      	mov	r0, r3
 8004658:	f006 fe4e 	bl	800b2f8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4618      	mov	r0, r3
 8004662:	f007 fef1 	bl	800c448 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2200      	movs	r2, #0
 800466a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800466e:	2300      	movs	r3, #0
}
 8004670:	4618      	mov	r0, r3
 8004672:	3710      	adds	r7, #16
 8004674:	46bd      	mov	sp, r7
 8004676:	bd80      	pop	{r7, pc}

08004678 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004678:	b590      	push	{r4, r7, lr}
 800467a:	b08d      	sub	sp, #52	@ 0x34
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004686:	6a3b      	ldr	r3, [r7, #32]
 8004688:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4618      	mov	r0, r3
 8004690:	f007 ffaf 	bl	800c5f2 <USB_GetMode>
 8004694:	4603      	mov	r3, r0
 8004696:	2b00      	cmp	r3, #0
 8004698:	f040 84b9 	bne.w	800500e <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4618      	mov	r0, r3
 80046a2:	f007 ff13 	bl	800c4cc <USB_ReadInterrupts>
 80046a6:	4603      	mov	r3, r0
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	f000 84af 	beq.w	800500c <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80046ae:	69fb      	ldr	r3, [r7, #28]
 80046b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	0a1b      	lsrs	r3, r3, #8
 80046b8:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4618      	mov	r0, r3
 80046c8:	f007 ff00 	bl	800c4cc <USB_ReadInterrupts>
 80046cc:	4603      	mov	r3, r0
 80046ce:	f003 0302 	and.w	r3, r3, #2
 80046d2:	2b02      	cmp	r3, #2
 80046d4:	d107      	bne.n	80046e6 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	695a      	ldr	r2, [r3, #20]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f002 0202 	and.w	r2, r2, #2
 80046e4:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4618      	mov	r0, r3
 80046ec:	f007 feee 	bl	800c4cc <USB_ReadInterrupts>
 80046f0:	4603      	mov	r3, r0
 80046f2:	f003 0310 	and.w	r3, r3, #16
 80046f6:	2b10      	cmp	r3, #16
 80046f8:	d161      	bne.n	80047be <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	699a      	ldr	r2, [r3, #24]
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f022 0210 	bic.w	r2, r2, #16
 8004708:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800470a:	6a3b      	ldr	r3, [r7, #32]
 800470c:	6a1b      	ldr	r3, [r3, #32]
 800470e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004710:	69bb      	ldr	r3, [r7, #24]
 8004712:	f003 020f 	and.w	r2, r3, #15
 8004716:	4613      	mov	r3, r2
 8004718:	00db      	lsls	r3, r3, #3
 800471a:	4413      	add	r3, r2
 800471c:	009b      	lsls	r3, r3, #2
 800471e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004722:	687a      	ldr	r2, [r7, #4]
 8004724:	4413      	add	r3, r2
 8004726:	3304      	adds	r3, #4
 8004728:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800472a:	69bb      	ldr	r3, [r7, #24]
 800472c:	0c5b      	lsrs	r3, r3, #17
 800472e:	f003 030f 	and.w	r3, r3, #15
 8004732:	2b02      	cmp	r3, #2
 8004734:	d124      	bne.n	8004780 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004736:	69ba      	ldr	r2, [r7, #24]
 8004738:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800473c:	4013      	ands	r3, r2
 800473e:	2b00      	cmp	r3, #0
 8004740:	d035      	beq.n	80047ae <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004742:	697b      	ldr	r3, [r7, #20]
 8004744:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004746:	69bb      	ldr	r3, [r7, #24]
 8004748:	091b      	lsrs	r3, r3, #4
 800474a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800474c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004750:	b29b      	uxth	r3, r3
 8004752:	461a      	mov	r2, r3
 8004754:	6a38      	ldr	r0, [r7, #32]
 8004756:	f007 fd25 	bl	800c1a4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800475a:	697b      	ldr	r3, [r7, #20]
 800475c:	68da      	ldr	r2, [r3, #12]
 800475e:	69bb      	ldr	r3, [r7, #24]
 8004760:	091b      	lsrs	r3, r3, #4
 8004762:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004766:	441a      	add	r2, r3
 8004768:	697b      	ldr	r3, [r7, #20]
 800476a:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	695a      	ldr	r2, [r3, #20]
 8004770:	69bb      	ldr	r3, [r7, #24]
 8004772:	091b      	lsrs	r3, r3, #4
 8004774:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004778:	441a      	add	r2, r3
 800477a:	697b      	ldr	r3, [r7, #20]
 800477c:	615a      	str	r2, [r3, #20]
 800477e:	e016      	b.n	80047ae <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004780:	69bb      	ldr	r3, [r7, #24]
 8004782:	0c5b      	lsrs	r3, r3, #17
 8004784:	f003 030f 	and.w	r3, r3, #15
 8004788:	2b06      	cmp	r3, #6
 800478a:	d110      	bne.n	80047ae <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004792:	2208      	movs	r2, #8
 8004794:	4619      	mov	r1, r3
 8004796:	6a38      	ldr	r0, [r7, #32]
 8004798:	f007 fd04 	bl	800c1a4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800479c:	697b      	ldr	r3, [r7, #20]
 800479e:	695a      	ldr	r2, [r3, #20]
 80047a0:	69bb      	ldr	r3, [r7, #24]
 80047a2:	091b      	lsrs	r3, r3, #4
 80047a4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80047a8:	441a      	add	r2, r3
 80047aa:	697b      	ldr	r3, [r7, #20]
 80047ac:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	699a      	ldr	r2, [r3, #24]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f042 0210 	orr.w	r2, r2, #16
 80047bc:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4618      	mov	r0, r3
 80047c4:	f007 fe82 	bl	800c4cc <USB_ReadInterrupts>
 80047c8:	4603      	mov	r3, r0
 80047ca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80047ce:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80047d2:	f040 80a7 	bne.w	8004924 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80047d6:	2300      	movs	r3, #0
 80047d8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4618      	mov	r0, r3
 80047e0:	f007 fe87 	bl	800c4f2 <USB_ReadDevAllOutEpInterrupt>
 80047e4:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80047e6:	e099      	b.n	800491c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80047e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047ea:	f003 0301 	and.w	r3, r3, #1
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	f000 808e 	beq.w	8004910 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047fa:	b2d2      	uxtb	r2, r2
 80047fc:	4611      	mov	r1, r2
 80047fe:	4618      	mov	r0, r3
 8004800:	f007 feab 	bl	800c55a <USB_ReadDevOutEPInterrupt>
 8004804:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004806:	693b      	ldr	r3, [r7, #16]
 8004808:	f003 0301 	and.w	r3, r3, #1
 800480c:	2b00      	cmp	r3, #0
 800480e:	d00c      	beq.n	800482a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004812:	015a      	lsls	r2, r3, #5
 8004814:	69fb      	ldr	r3, [r7, #28]
 8004816:	4413      	add	r3, r2
 8004818:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800481c:	461a      	mov	r2, r3
 800481e:	2301      	movs	r3, #1
 8004820:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004822:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004824:	6878      	ldr	r0, [r7, #4]
 8004826:	f000 fecf 	bl	80055c8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	f003 0308 	and.w	r3, r3, #8
 8004830:	2b00      	cmp	r3, #0
 8004832:	d00c      	beq.n	800484e <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004836:	015a      	lsls	r2, r3, #5
 8004838:	69fb      	ldr	r3, [r7, #28]
 800483a:	4413      	add	r3, r2
 800483c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004840:	461a      	mov	r2, r3
 8004842:	2308      	movs	r3, #8
 8004844:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004846:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004848:	6878      	ldr	r0, [r7, #4]
 800484a:	f000 ffa5 	bl	8005798 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800484e:	693b      	ldr	r3, [r7, #16]
 8004850:	f003 0310 	and.w	r3, r3, #16
 8004854:	2b00      	cmp	r3, #0
 8004856:	d008      	beq.n	800486a <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800485a:	015a      	lsls	r2, r3, #5
 800485c:	69fb      	ldr	r3, [r7, #28]
 800485e:	4413      	add	r3, r2
 8004860:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004864:	461a      	mov	r2, r3
 8004866:	2310      	movs	r3, #16
 8004868:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800486a:	693b      	ldr	r3, [r7, #16]
 800486c:	f003 0302 	and.w	r3, r3, #2
 8004870:	2b00      	cmp	r3, #0
 8004872:	d030      	beq.n	80048d6 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004874:	6a3b      	ldr	r3, [r7, #32]
 8004876:	695b      	ldr	r3, [r3, #20]
 8004878:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800487c:	2b80      	cmp	r3, #128	@ 0x80
 800487e:	d109      	bne.n	8004894 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004880:	69fb      	ldr	r3, [r7, #28]
 8004882:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	69fa      	ldr	r2, [r7, #28]
 800488a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800488e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004892:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004894:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004896:	4613      	mov	r3, r2
 8004898:	00db      	lsls	r3, r3, #3
 800489a:	4413      	add	r3, r2
 800489c:	009b      	lsls	r3, r3, #2
 800489e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80048a2:	687a      	ldr	r2, [r7, #4]
 80048a4:	4413      	add	r3, r2
 80048a6:	3304      	adds	r3, #4
 80048a8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	78db      	ldrb	r3, [r3, #3]
 80048ae:	2b01      	cmp	r3, #1
 80048b0:	d108      	bne.n	80048c4 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80048b2:	697b      	ldr	r3, [r7, #20]
 80048b4:	2200      	movs	r2, #0
 80048b6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80048b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ba:	b2db      	uxtb	r3, r3
 80048bc:	4619      	mov	r1, r3
 80048be:	6878      	ldr	r0, [r7, #4]
 80048c0:	f00a f8f2 	bl	800eaa8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80048c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048c6:	015a      	lsls	r2, r3, #5
 80048c8:	69fb      	ldr	r3, [r7, #28]
 80048ca:	4413      	add	r3, r2
 80048cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048d0:	461a      	mov	r2, r3
 80048d2:	2302      	movs	r3, #2
 80048d4:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80048d6:	693b      	ldr	r3, [r7, #16]
 80048d8:	f003 0320 	and.w	r3, r3, #32
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d008      	beq.n	80048f2 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80048e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e2:	015a      	lsls	r2, r3, #5
 80048e4:	69fb      	ldr	r3, [r7, #28]
 80048e6:	4413      	add	r3, r2
 80048e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048ec:	461a      	mov	r2, r3
 80048ee:	2320      	movs	r3, #32
 80048f0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d009      	beq.n	8004910 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80048fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048fe:	015a      	lsls	r2, r3, #5
 8004900:	69fb      	ldr	r3, [r7, #28]
 8004902:	4413      	add	r3, r2
 8004904:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004908:	461a      	mov	r2, r3
 800490a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800490e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004912:	3301      	adds	r3, #1
 8004914:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004918:	085b      	lsrs	r3, r3, #1
 800491a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800491c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800491e:	2b00      	cmp	r3, #0
 8004920:	f47f af62 	bne.w	80047e8 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4618      	mov	r0, r3
 800492a:	f007 fdcf 	bl	800c4cc <USB_ReadInterrupts>
 800492e:	4603      	mov	r3, r0
 8004930:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004934:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004938:	f040 80db 	bne.w	8004af2 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4618      	mov	r0, r3
 8004942:	f007 fdf0 	bl	800c526 <USB_ReadDevAllInEpInterrupt>
 8004946:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8004948:	2300      	movs	r3, #0
 800494a:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800494c:	e0cd      	b.n	8004aea <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800494e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004950:	f003 0301 	and.w	r3, r3, #1
 8004954:	2b00      	cmp	r3, #0
 8004956:	f000 80c2 	beq.w	8004ade <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004960:	b2d2      	uxtb	r2, r2
 8004962:	4611      	mov	r1, r2
 8004964:	4618      	mov	r0, r3
 8004966:	f007 fe16 	bl	800c596 <USB_ReadDevInEPInterrupt>
 800496a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800496c:	693b      	ldr	r3, [r7, #16]
 800496e:	f003 0301 	and.w	r3, r3, #1
 8004972:	2b00      	cmp	r3, #0
 8004974:	d057      	beq.n	8004a26 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004978:	f003 030f 	and.w	r3, r3, #15
 800497c:	2201      	movs	r2, #1
 800497e:	fa02 f303 	lsl.w	r3, r2, r3
 8004982:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004984:	69fb      	ldr	r3, [r7, #28]
 8004986:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800498a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	43db      	mvns	r3, r3
 8004990:	69f9      	ldr	r1, [r7, #28]
 8004992:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004996:	4013      	ands	r3, r2
 8004998:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800499a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800499c:	015a      	lsls	r2, r3, #5
 800499e:	69fb      	ldr	r3, [r7, #28]
 80049a0:	4413      	add	r3, r2
 80049a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049a6:	461a      	mov	r2, r3
 80049a8:	2301      	movs	r3, #1
 80049aa:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	799b      	ldrb	r3, [r3, #6]
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d132      	bne.n	8004a1a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80049b4:	6879      	ldr	r1, [r7, #4]
 80049b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049b8:	4613      	mov	r3, r2
 80049ba:	00db      	lsls	r3, r3, #3
 80049bc:	4413      	add	r3, r2
 80049be:	009b      	lsls	r3, r3, #2
 80049c0:	440b      	add	r3, r1
 80049c2:	3320      	adds	r3, #32
 80049c4:	6819      	ldr	r1, [r3, #0]
 80049c6:	6878      	ldr	r0, [r7, #4]
 80049c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049ca:	4613      	mov	r3, r2
 80049cc:	00db      	lsls	r3, r3, #3
 80049ce:	4413      	add	r3, r2
 80049d0:	009b      	lsls	r3, r3, #2
 80049d2:	4403      	add	r3, r0
 80049d4:	331c      	adds	r3, #28
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4419      	add	r1, r3
 80049da:	6878      	ldr	r0, [r7, #4]
 80049dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049de:	4613      	mov	r3, r2
 80049e0:	00db      	lsls	r3, r3, #3
 80049e2:	4413      	add	r3, r2
 80049e4:	009b      	lsls	r3, r3, #2
 80049e6:	4403      	add	r3, r0
 80049e8:	3320      	adds	r3, #32
 80049ea:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80049ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d113      	bne.n	8004a1a <HAL_PCD_IRQHandler+0x3a2>
 80049f2:	6879      	ldr	r1, [r7, #4]
 80049f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049f6:	4613      	mov	r3, r2
 80049f8:	00db      	lsls	r3, r3, #3
 80049fa:	4413      	add	r3, r2
 80049fc:	009b      	lsls	r3, r3, #2
 80049fe:	440b      	add	r3, r1
 8004a00:	3324      	adds	r3, #36	@ 0x24
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d108      	bne.n	8004a1a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6818      	ldr	r0, [r3, #0]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004a12:	461a      	mov	r2, r3
 8004a14:	2101      	movs	r1, #1
 8004a16:	f007 fe1f 	bl	800c658 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a1c:	b2db      	uxtb	r3, r3
 8004a1e:	4619      	mov	r1, r3
 8004a20:	6878      	ldr	r0, [r7, #4]
 8004a22:	f009 ffbc 	bl	800e99e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	f003 0308 	and.w	r3, r3, #8
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d008      	beq.n	8004a42 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a32:	015a      	lsls	r2, r3, #5
 8004a34:	69fb      	ldr	r3, [r7, #28]
 8004a36:	4413      	add	r3, r2
 8004a38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a3c:	461a      	mov	r2, r3
 8004a3e:	2308      	movs	r3, #8
 8004a40:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	f003 0310 	and.w	r3, r3, #16
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d008      	beq.n	8004a5e <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004a4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a4e:	015a      	lsls	r2, r3, #5
 8004a50:	69fb      	ldr	r3, [r7, #28]
 8004a52:	4413      	add	r3, r2
 8004a54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a58:	461a      	mov	r2, r3
 8004a5a:	2310      	movs	r3, #16
 8004a5c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004a5e:	693b      	ldr	r3, [r7, #16]
 8004a60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d008      	beq.n	8004a7a <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a6a:	015a      	lsls	r2, r3, #5
 8004a6c:	69fb      	ldr	r3, [r7, #28]
 8004a6e:	4413      	add	r3, r2
 8004a70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a74:	461a      	mov	r2, r3
 8004a76:	2340      	movs	r3, #64	@ 0x40
 8004a78:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004a7a:	693b      	ldr	r3, [r7, #16]
 8004a7c:	f003 0302 	and.w	r3, r3, #2
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d023      	beq.n	8004acc <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004a84:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004a86:	6a38      	ldr	r0, [r7, #32]
 8004a88:	f006 fe02 	bl	800b690 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004a8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a8e:	4613      	mov	r3, r2
 8004a90:	00db      	lsls	r3, r3, #3
 8004a92:	4413      	add	r3, r2
 8004a94:	009b      	lsls	r3, r3, #2
 8004a96:	3310      	adds	r3, #16
 8004a98:	687a      	ldr	r2, [r7, #4]
 8004a9a:	4413      	add	r3, r2
 8004a9c:	3304      	adds	r3, #4
 8004a9e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	78db      	ldrb	r3, [r3, #3]
 8004aa4:	2b01      	cmp	r3, #1
 8004aa6:	d108      	bne.n	8004aba <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ab0:	b2db      	uxtb	r3, r3
 8004ab2:	4619      	mov	r1, r3
 8004ab4:	6878      	ldr	r0, [r7, #4]
 8004ab6:	f00a f809 	bl	800eacc <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004abc:	015a      	lsls	r2, r3, #5
 8004abe:	69fb      	ldr	r3, [r7, #28]
 8004ac0:	4413      	add	r3, r2
 8004ac2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ac6:	461a      	mov	r2, r3
 8004ac8:	2302      	movs	r3, #2
 8004aca:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d003      	beq.n	8004ade <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004ad6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004ad8:	6878      	ldr	r0, [r7, #4]
 8004ada:	f000 fce8 	bl	80054ae <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ae0:	3301      	adds	r3, #1
 8004ae2:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004ae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ae6:	085b      	lsrs	r3, r3, #1
 8004ae8:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	f47f af2e 	bne.w	800494e <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4618      	mov	r0, r3
 8004af8:	f007 fce8 	bl	800c4cc <USB_ReadInterrupts>
 8004afc:	4603      	mov	r3, r0
 8004afe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004b02:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004b06:	d122      	bne.n	8004b4e <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004b08:	69fb      	ldr	r3, [r7, #28]
 8004b0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	69fa      	ldr	r2, [r7, #28]
 8004b12:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004b16:	f023 0301 	bic.w	r3, r3, #1
 8004b1a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8004b22:	2b01      	cmp	r3, #1
 8004b24:	d108      	bne.n	8004b38 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004b2e:	2100      	movs	r1, #0
 8004b30:	6878      	ldr	r0, [r7, #4]
 8004b32:	f000 fef3 	bl	800591c <HAL_PCDEx_LPM_Callback>
 8004b36:	e002      	b.n	8004b3e <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004b38:	6878      	ldr	r0, [r7, #4]
 8004b3a:	f009 ffa7 	bl	800ea8c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	695a      	ldr	r2, [r3, #20]
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004b4c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4618      	mov	r0, r3
 8004b54:	f007 fcba 	bl	800c4cc <USB_ReadInterrupts>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b5e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b62:	d112      	bne.n	8004b8a <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004b64:	69fb      	ldr	r3, [r7, #28]
 8004b66:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b6a:	689b      	ldr	r3, [r3, #8]
 8004b6c:	f003 0301 	and.w	r3, r3, #1
 8004b70:	2b01      	cmp	r3, #1
 8004b72:	d102      	bne.n	8004b7a <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004b74:	6878      	ldr	r0, [r7, #4]
 8004b76:	f009 ff63 	bl	800ea40 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	695a      	ldr	r2, [r3, #20]
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004b88:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f007 fc9c 	bl	800c4cc <USB_ReadInterrupts>
 8004b94:	4603      	mov	r3, r0
 8004b96:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b9a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b9e:	d121      	bne.n	8004be4 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	695a      	ldr	r2, [r3, #20]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8004bae:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d111      	bne.n	8004bde <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2201      	movs	r2, #1
 8004bbe:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bc8:	089b      	lsrs	r3, r3, #2
 8004bca:	f003 020f 	and.w	r2, r3, #15
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8004bd4:	2101      	movs	r1, #1
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	f000 fea0 	bl	800591c <HAL_PCDEx_LPM_Callback>
 8004bdc:	e002      	b.n	8004be4 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004bde:	6878      	ldr	r0, [r7, #4]
 8004be0:	f009 ff2e 	bl	800ea40 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4618      	mov	r0, r3
 8004bea:	f007 fc6f 	bl	800c4cc <USB_ReadInterrupts>
 8004bee:	4603      	mov	r3, r0
 8004bf0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004bf4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bf8:	f040 80b7 	bne.w	8004d6a <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004bfc:	69fb      	ldr	r3, [r7, #28]
 8004bfe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	69fa      	ldr	r2, [r7, #28]
 8004c06:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004c0a:	f023 0301 	bic.w	r3, r3, #1
 8004c0e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	2110      	movs	r1, #16
 8004c16:	4618      	mov	r0, r3
 8004c18:	f006 fd3a 	bl	800b690 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c20:	e046      	b.n	8004cb0 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004c22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c24:	015a      	lsls	r2, r3, #5
 8004c26:	69fb      	ldr	r3, [r7, #28]
 8004c28:	4413      	add	r3, r2
 8004c2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c2e:	461a      	mov	r2, r3
 8004c30:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004c34:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004c36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c38:	015a      	lsls	r2, r3, #5
 8004c3a:	69fb      	ldr	r3, [r7, #28]
 8004c3c:	4413      	add	r3, r2
 8004c3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c46:	0151      	lsls	r1, r2, #5
 8004c48:	69fa      	ldr	r2, [r7, #28]
 8004c4a:	440a      	add	r2, r1
 8004c4c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004c50:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004c54:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004c56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c58:	015a      	lsls	r2, r3, #5
 8004c5a:	69fb      	ldr	r3, [r7, #28]
 8004c5c:	4413      	add	r3, r2
 8004c5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c62:	461a      	mov	r2, r3
 8004c64:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004c68:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004c6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c6c:	015a      	lsls	r2, r3, #5
 8004c6e:	69fb      	ldr	r3, [r7, #28]
 8004c70:	4413      	add	r3, r2
 8004c72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c7a:	0151      	lsls	r1, r2, #5
 8004c7c:	69fa      	ldr	r2, [r7, #28]
 8004c7e:	440a      	add	r2, r1
 8004c80:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004c84:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004c88:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004c8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c8c:	015a      	lsls	r2, r3, #5
 8004c8e:	69fb      	ldr	r3, [r7, #28]
 8004c90:	4413      	add	r3, r2
 8004c92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c9a:	0151      	lsls	r1, r2, #5
 8004c9c:	69fa      	ldr	r2, [r7, #28]
 8004c9e:	440a      	add	r2, r1
 8004ca0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004ca4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004ca8:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004caa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cac:	3301      	adds	r3, #1
 8004cae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	791b      	ldrb	r3, [r3, #4]
 8004cb4:	461a      	mov	r2, r3
 8004cb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d3b2      	bcc.n	8004c22 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004cbc:	69fb      	ldr	r3, [r7, #28]
 8004cbe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cc2:	69db      	ldr	r3, [r3, #28]
 8004cc4:	69fa      	ldr	r2, [r7, #28]
 8004cc6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004cca:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004cce:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	7bdb      	ldrb	r3, [r3, #15]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d016      	beq.n	8004d06 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004cd8:	69fb      	ldr	r3, [r7, #28]
 8004cda:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cde:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ce2:	69fa      	ldr	r2, [r7, #28]
 8004ce4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004ce8:	f043 030b 	orr.w	r3, r3, #11
 8004cec:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004cf0:	69fb      	ldr	r3, [r7, #28]
 8004cf2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cf6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cf8:	69fa      	ldr	r2, [r7, #28]
 8004cfa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004cfe:	f043 030b 	orr.w	r3, r3, #11
 8004d02:	6453      	str	r3, [r2, #68]	@ 0x44
 8004d04:	e015      	b.n	8004d32 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004d06:	69fb      	ldr	r3, [r7, #28]
 8004d08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d0c:	695a      	ldr	r2, [r3, #20]
 8004d0e:	69fb      	ldr	r3, [r7, #28]
 8004d10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d14:	4619      	mov	r1, r3
 8004d16:	f242 032b 	movw	r3, #8235	@ 0x202b
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004d1e:	69fb      	ldr	r3, [r7, #28]
 8004d20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d24:	691b      	ldr	r3, [r3, #16]
 8004d26:	69fa      	ldr	r2, [r7, #28]
 8004d28:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004d2c:	f043 030b 	orr.w	r3, r3, #11
 8004d30:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004d32:	69fb      	ldr	r3, [r7, #28]
 8004d34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	69fa      	ldr	r2, [r7, #28]
 8004d3c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004d40:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004d44:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6818      	ldr	r0, [r3, #0]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004d54:	461a      	mov	r2, r3
 8004d56:	f007 fc7f 	bl	800c658 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	695a      	ldr	r2, [r3, #20]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8004d68:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f007 fbac 	bl	800c4cc <USB_ReadInterrupts>
 8004d74:	4603      	mov	r3, r0
 8004d76:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d7a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d7e:	d123      	bne.n	8004dc8 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4618      	mov	r0, r3
 8004d86:	f007 fc43 	bl	800c610 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4618      	mov	r0, r3
 8004d90:	f006 fcf7 	bl	800b782 <USB_GetDevSpeed>
 8004d94:	4603      	mov	r3, r0
 8004d96:	461a      	mov	r2, r3
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681c      	ldr	r4, [r3, #0]
 8004da0:	f001 fd9c 	bl	80068dc <HAL_RCC_GetHCLKFreq>
 8004da4:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004daa:	461a      	mov	r2, r3
 8004dac:	4620      	mov	r0, r4
 8004dae:	f006 fa01 	bl	800b1b4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004db2:	6878      	ldr	r0, [r7, #4]
 8004db4:	f009 fe1b 	bl	800e9ee <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	695a      	ldr	r2, [r3, #20]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004dc6:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4618      	mov	r0, r3
 8004dce:	f007 fb7d 	bl	800c4cc <USB_ReadInterrupts>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	f003 0308 	and.w	r3, r3, #8
 8004dd8:	2b08      	cmp	r3, #8
 8004dda:	d10a      	bne.n	8004df2 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004ddc:	6878      	ldr	r0, [r7, #4]
 8004dde:	f009 fdf8 	bl	800e9d2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	695a      	ldr	r2, [r3, #20]
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f002 0208 	and.w	r2, r2, #8
 8004df0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	4618      	mov	r0, r3
 8004df8:	f007 fb68 	bl	800c4cc <USB_ReadInterrupts>
 8004dfc:	4603      	mov	r3, r0
 8004dfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e02:	2b80      	cmp	r3, #128	@ 0x80
 8004e04:	d123      	bne.n	8004e4e <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004e06:	6a3b      	ldr	r3, [r7, #32]
 8004e08:	699b      	ldr	r3, [r3, #24]
 8004e0a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004e0e:	6a3b      	ldr	r3, [r7, #32]
 8004e10:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004e12:	2301      	movs	r3, #1
 8004e14:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e16:	e014      	b.n	8004e42 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004e18:	6879      	ldr	r1, [r7, #4]
 8004e1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e1c:	4613      	mov	r3, r2
 8004e1e:	00db      	lsls	r3, r3, #3
 8004e20:	4413      	add	r3, r2
 8004e22:	009b      	lsls	r3, r3, #2
 8004e24:	440b      	add	r3, r1
 8004e26:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004e2a:	781b      	ldrb	r3, [r3, #0]
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d105      	bne.n	8004e3c <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e32:	b2db      	uxtb	r3, r3
 8004e34:	4619      	mov	r1, r3
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	f000 fb08 	bl	800544c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e3e:	3301      	adds	r3, #1
 8004e40:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	791b      	ldrb	r3, [r3, #4]
 8004e46:	461a      	mov	r2, r3
 8004e48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d3e4      	bcc.n	8004e18 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4618      	mov	r0, r3
 8004e54:	f007 fb3a 	bl	800c4cc <USB_ReadInterrupts>
 8004e58:	4603      	mov	r3, r0
 8004e5a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e5e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e62:	d13c      	bne.n	8004ede <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004e64:	2301      	movs	r3, #1
 8004e66:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e68:	e02b      	b.n	8004ec2 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e6c:	015a      	lsls	r2, r3, #5
 8004e6e:	69fb      	ldr	r3, [r7, #28]
 8004e70:	4413      	add	r3, r2
 8004e72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004e7a:	6879      	ldr	r1, [r7, #4]
 8004e7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e7e:	4613      	mov	r3, r2
 8004e80:	00db      	lsls	r3, r3, #3
 8004e82:	4413      	add	r3, r2
 8004e84:	009b      	lsls	r3, r3, #2
 8004e86:	440b      	add	r3, r1
 8004e88:	3318      	adds	r3, #24
 8004e8a:	781b      	ldrb	r3, [r3, #0]
 8004e8c:	2b01      	cmp	r3, #1
 8004e8e:	d115      	bne.n	8004ebc <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004e90:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	da12      	bge.n	8004ebc <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004e96:	6879      	ldr	r1, [r7, #4]
 8004e98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e9a:	4613      	mov	r3, r2
 8004e9c:	00db      	lsls	r3, r3, #3
 8004e9e:	4413      	add	r3, r2
 8004ea0:	009b      	lsls	r3, r3, #2
 8004ea2:	440b      	add	r3, r1
 8004ea4:	3317      	adds	r3, #23
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eac:	b2db      	uxtb	r3, r3
 8004eae:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004eb2:	b2db      	uxtb	r3, r3
 8004eb4:	4619      	mov	r1, r3
 8004eb6:	6878      	ldr	r0, [r7, #4]
 8004eb8:	f000 fac8 	bl	800544c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004ebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ebe:	3301      	adds	r3, #1
 8004ec0:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	791b      	ldrb	r3, [r3, #4]
 8004ec6:	461a      	mov	r2, r3
 8004ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d3cd      	bcc.n	8004e6a <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	695a      	ldr	r2, [r3, #20]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004edc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f007 faf2 	bl	800c4cc <USB_ReadInterrupts>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004eee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004ef2:	d156      	bne.n	8004fa2 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ef8:	e045      	b.n	8004f86 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004efc:	015a      	lsls	r2, r3, #5
 8004efe:	69fb      	ldr	r3, [r7, #28]
 8004f00:	4413      	add	r3, r2
 8004f02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004f0a:	6879      	ldr	r1, [r7, #4]
 8004f0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f0e:	4613      	mov	r3, r2
 8004f10:	00db      	lsls	r3, r3, #3
 8004f12:	4413      	add	r3, r2
 8004f14:	009b      	lsls	r3, r3, #2
 8004f16:	440b      	add	r3, r1
 8004f18:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004f1c:	781b      	ldrb	r3, [r3, #0]
 8004f1e:	2b01      	cmp	r3, #1
 8004f20:	d12e      	bne.n	8004f80 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004f22:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	da2b      	bge.n	8004f80 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8004f28:	69bb      	ldr	r3, [r7, #24]
 8004f2a:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004f34:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004f38:	429a      	cmp	r2, r3
 8004f3a:	d121      	bne.n	8004f80 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004f3c:	6879      	ldr	r1, [r7, #4]
 8004f3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f40:	4613      	mov	r3, r2
 8004f42:	00db      	lsls	r3, r3, #3
 8004f44:	4413      	add	r3, r2
 8004f46:	009b      	lsls	r3, r3, #2
 8004f48:	440b      	add	r3, r1
 8004f4a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004f4e:	2201      	movs	r2, #1
 8004f50:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004f52:	6a3b      	ldr	r3, [r7, #32]
 8004f54:	699b      	ldr	r3, [r3, #24]
 8004f56:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004f5a:	6a3b      	ldr	r3, [r7, #32]
 8004f5c:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004f5e:	6a3b      	ldr	r3, [r7, #32]
 8004f60:	695b      	ldr	r3, [r3, #20]
 8004f62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d10a      	bne.n	8004f80 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004f6a:	69fb      	ldr	r3, [r7, #28]
 8004f6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	69fa      	ldr	r2, [r7, #28]
 8004f74:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004f78:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004f7c:	6053      	str	r3, [r2, #4]
            break;
 8004f7e:	e008      	b.n	8004f92 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f82:	3301      	adds	r3, #1
 8004f84:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	791b      	ldrb	r3, [r3, #4]
 8004f8a:	461a      	mov	r2, r3
 8004f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d3b3      	bcc.n	8004efa <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	695a      	ldr	r2, [r3, #20]
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004fa0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	f007 fa90 	bl	800c4cc <USB_ReadInterrupts>
 8004fac:	4603      	mov	r3, r0
 8004fae:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004fb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fb6:	d10a      	bne.n	8004fce <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004fb8:	6878      	ldr	r0, [r7, #4]
 8004fba:	f009 fd99 	bl	800eaf0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	695a      	ldr	r2, [r3, #20]
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004fcc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f007 fa7a 	bl	800c4cc <USB_ReadInterrupts>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	f003 0304 	and.w	r3, r3, #4
 8004fde:	2b04      	cmp	r3, #4
 8004fe0:	d115      	bne.n	800500e <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	685b      	ldr	r3, [r3, #4]
 8004fe8:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004fea:	69bb      	ldr	r3, [r7, #24]
 8004fec:	f003 0304 	and.w	r3, r3, #4
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d002      	beq.n	8004ffa <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004ff4:	6878      	ldr	r0, [r7, #4]
 8004ff6:	f009 fd89 	bl	800eb0c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	6859      	ldr	r1, [r3, #4]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	69ba      	ldr	r2, [r7, #24]
 8005006:	430a      	orrs	r2, r1
 8005008:	605a      	str	r2, [r3, #4]
 800500a:	e000      	b.n	800500e <HAL_PCD_IRQHandler+0x996>
      return;
 800500c:	bf00      	nop
    }
  }
}
 800500e:	3734      	adds	r7, #52	@ 0x34
 8005010:	46bd      	mov	sp, r7
 8005012:	bd90      	pop	{r4, r7, pc}

08005014 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b082      	sub	sp, #8
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
 800501c:	460b      	mov	r3, r1
 800501e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005026:	2b01      	cmp	r3, #1
 8005028:	d101      	bne.n	800502e <HAL_PCD_SetAddress+0x1a>
 800502a:	2302      	movs	r3, #2
 800502c:	e012      	b.n	8005054 <HAL_PCD_SetAddress+0x40>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2201      	movs	r2, #1
 8005032:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	78fa      	ldrb	r2, [r7, #3]
 800503a:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	78fa      	ldrb	r2, [r7, #3]
 8005042:	4611      	mov	r1, r2
 8005044:	4618      	mov	r0, r3
 8005046:	f007 f9d9 	bl	800c3fc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2200      	movs	r2, #0
 800504e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005052:	2300      	movs	r3, #0
}
 8005054:	4618      	mov	r0, r3
 8005056:	3708      	adds	r7, #8
 8005058:	46bd      	mov	sp, r7
 800505a:	bd80      	pop	{r7, pc}

0800505c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b084      	sub	sp, #16
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
 8005064:	4608      	mov	r0, r1
 8005066:	4611      	mov	r1, r2
 8005068:	461a      	mov	r2, r3
 800506a:	4603      	mov	r3, r0
 800506c:	70fb      	strb	r3, [r7, #3]
 800506e:	460b      	mov	r3, r1
 8005070:	803b      	strh	r3, [r7, #0]
 8005072:	4613      	mov	r3, r2
 8005074:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8005076:	2300      	movs	r3, #0
 8005078:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800507a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800507e:	2b00      	cmp	r3, #0
 8005080:	da0f      	bge.n	80050a2 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005082:	78fb      	ldrb	r3, [r7, #3]
 8005084:	f003 020f 	and.w	r2, r3, #15
 8005088:	4613      	mov	r3, r2
 800508a:	00db      	lsls	r3, r3, #3
 800508c:	4413      	add	r3, r2
 800508e:	009b      	lsls	r3, r3, #2
 8005090:	3310      	adds	r3, #16
 8005092:	687a      	ldr	r2, [r7, #4]
 8005094:	4413      	add	r3, r2
 8005096:	3304      	adds	r3, #4
 8005098:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	2201      	movs	r2, #1
 800509e:	705a      	strb	r2, [r3, #1]
 80050a0:	e00f      	b.n	80050c2 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80050a2:	78fb      	ldrb	r3, [r7, #3]
 80050a4:	f003 020f 	and.w	r2, r3, #15
 80050a8:	4613      	mov	r3, r2
 80050aa:	00db      	lsls	r3, r3, #3
 80050ac:	4413      	add	r3, r2
 80050ae:	009b      	lsls	r3, r3, #2
 80050b0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80050b4:	687a      	ldr	r2, [r7, #4]
 80050b6:	4413      	add	r3, r2
 80050b8:	3304      	adds	r3, #4
 80050ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	2200      	movs	r2, #0
 80050c0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80050c2:	78fb      	ldrb	r3, [r7, #3]
 80050c4:	f003 030f 	and.w	r3, r3, #15
 80050c8:	b2da      	uxtb	r2, r3
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80050ce:	883a      	ldrh	r2, [r7, #0]
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	78ba      	ldrb	r2, [r7, #2]
 80050d8:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	785b      	ldrb	r3, [r3, #1]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d004      	beq.n	80050ec <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	781b      	ldrb	r3, [r3, #0]
 80050e6:	461a      	mov	r2, r3
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80050ec:	78bb      	ldrb	r3, [r7, #2]
 80050ee:	2b02      	cmp	r3, #2
 80050f0:	d102      	bne.n	80050f8 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	2200      	movs	r2, #0
 80050f6:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80050fe:	2b01      	cmp	r3, #1
 8005100:	d101      	bne.n	8005106 <HAL_PCD_EP_Open+0xaa>
 8005102:	2302      	movs	r3, #2
 8005104:	e00e      	b.n	8005124 <HAL_PCD_EP_Open+0xc8>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2201      	movs	r2, #1
 800510a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	68f9      	ldr	r1, [r7, #12]
 8005114:	4618      	mov	r0, r3
 8005116:	f006 fb59 	bl	800b7cc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2200      	movs	r2, #0
 800511e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8005122:	7afb      	ldrb	r3, [r7, #11]
}
 8005124:	4618      	mov	r0, r3
 8005126:	3710      	adds	r7, #16
 8005128:	46bd      	mov	sp, r7
 800512a:	bd80      	pop	{r7, pc}

0800512c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b084      	sub	sp, #16
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
 8005134:	460b      	mov	r3, r1
 8005136:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005138:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800513c:	2b00      	cmp	r3, #0
 800513e:	da0f      	bge.n	8005160 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005140:	78fb      	ldrb	r3, [r7, #3]
 8005142:	f003 020f 	and.w	r2, r3, #15
 8005146:	4613      	mov	r3, r2
 8005148:	00db      	lsls	r3, r3, #3
 800514a:	4413      	add	r3, r2
 800514c:	009b      	lsls	r3, r3, #2
 800514e:	3310      	adds	r3, #16
 8005150:	687a      	ldr	r2, [r7, #4]
 8005152:	4413      	add	r3, r2
 8005154:	3304      	adds	r3, #4
 8005156:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	2201      	movs	r2, #1
 800515c:	705a      	strb	r2, [r3, #1]
 800515e:	e00f      	b.n	8005180 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005160:	78fb      	ldrb	r3, [r7, #3]
 8005162:	f003 020f 	and.w	r2, r3, #15
 8005166:	4613      	mov	r3, r2
 8005168:	00db      	lsls	r3, r3, #3
 800516a:	4413      	add	r3, r2
 800516c:	009b      	lsls	r3, r3, #2
 800516e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005172:	687a      	ldr	r2, [r7, #4]
 8005174:	4413      	add	r3, r2
 8005176:	3304      	adds	r3, #4
 8005178:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	2200      	movs	r2, #0
 800517e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8005180:	78fb      	ldrb	r3, [r7, #3]
 8005182:	f003 030f 	and.w	r3, r3, #15
 8005186:	b2da      	uxtb	r2, r3
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005192:	2b01      	cmp	r3, #1
 8005194:	d101      	bne.n	800519a <HAL_PCD_EP_Close+0x6e>
 8005196:	2302      	movs	r3, #2
 8005198:	e00e      	b.n	80051b8 <HAL_PCD_EP_Close+0x8c>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2201      	movs	r2, #1
 800519e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	68f9      	ldr	r1, [r7, #12]
 80051a8:	4618      	mov	r0, r3
 80051aa:	f006 fb97 	bl	800b8dc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2200      	movs	r2, #0
 80051b2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80051b6:	2300      	movs	r3, #0
}
 80051b8:	4618      	mov	r0, r3
 80051ba:	3710      	adds	r7, #16
 80051bc:	46bd      	mov	sp, r7
 80051be:	bd80      	pop	{r7, pc}

080051c0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b086      	sub	sp, #24
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	60f8      	str	r0, [r7, #12]
 80051c8:	607a      	str	r2, [r7, #4]
 80051ca:	603b      	str	r3, [r7, #0]
 80051cc:	460b      	mov	r3, r1
 80051ce:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80051d0:	7afb      	ldrb	r3, [r7, #11]
 80051d2:	f003 020f 	and.w	r2, r3, #15
 80051d6:	4613      	mov	r3, r2
 80051d8:	00db      	lsls	r3, r3, #3
 80051da:	4413      	add	r3, r2
 80051dc:	009b      	lsls	r3, r3, #2
 80051de:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80051e2:	68fa      	ldr	r2, [r7, #12]
 80051e4:	4413      	add	r3, r2
 80051e6:	3304      	adds	r3, #4
 80051e8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80051ea:	697b      	ldr	r3, [r7, #20]
 80051ec:	687a      	ldr	r2, [r7, #4]
 80051ee:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80051f0:	697b      	ldr	r3, [r7, #20]
 80051f2:	683a      	ldr	r2, [r7, #0]
 80051f4:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80051f6:	697b      	ldr	r3, [r7, #20]
 80051f8:	2200      	movs	r2, #0
 80051fa:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80051fc:	697b      	ldr	r3, [r7, #20]
 80051fe:	2200      	movs	r2, #0
 8005200:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005202:	7afb      	ldrb	r3, [r7, #11]
 8005204:	f003 030f 	and.w	r3, r3, #15
 8005208:	b2da      	uxtb	r2, r3
 800520a:	697b      	ldr	r3, [r7, #20]
 800520c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	799b      	ldrb	r3, [r3, #6]
 8005212:	2b01      	cmp	r3, #1
 8005214:	d102      	bne.n	800521c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005216:	687a      	ldr	r2, [r7, #4]
 8005218:	697b      	ldr	r3, [r7, #20]
 800521a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	6818      	ldr	r0, [r3, #0]
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	799b      	ldrb	r3, [r3, #6]
 8005224:	461a      	mov	r2, r3
 8005226:	6979      	ldr	r1, [r7, #20]
 8005228:	f006 fc34 	bl	800ba94 <USB_EPStartXfer>

  return HAL_OK;
 800522c:	2300      	movs	r3, #0
}
 800522e:	4618      	mov	r0, r3
 8005230:	3718      	adds	r7, #24
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}

08005236 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8005236:	b480      	push	{r7}
 8005238:	b083      	sub	sp, #12
 800523a:	af00      	add	r7, sp, #0
 800523c:	6078      	str	r0, [r7, #4]
 800523e:	460b      	mov	r3, r1
 8005240:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005242:	78fb      	ldrb	r3, [r7, #3]
 8005244:	f003 020f 	and.w	r2, r3, #15
 8005248:	6879      	ldr	r1, [r7, #4]
 800524a:	4613      	mov	r3, r2
 800524c:	00db      	lsls	r3, r3, #3
 800524e:	4413      	add	r3, r2
 8005250:	009b      	lsls	r3, r3, #2
 8005252:	440b      	add	r3, r1
 8005254:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8005258:	681b      	ldr	r3, [r3, #0]
}
 800525a:	4618      	mov	r0, r3
 800525c:	370c      	adds	r7, #12
 800525e:	46bd      	mov	sp, r7
 8005260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005264:	4770      	bx	lr

08005266 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005266:	b580      	push	{r7, lr}
 8005268:	b086      	sub	sp, #24
 800526a:	af00      	add	r7, sp, #0
 800526c:	60f8      	str	r0, [r7, #12]
 800526e:	607a      	str	r2, [r7, #4]
 8005270:	603b      	str	r3, [r7, #0]
 8005272:	460b      	mov	r3, r1
 8005274:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005276:	7afb      	ldrb	r3, [r7, #11]
 8005278:	f003 020f 	and.w	r2, r3, #15
 800527c:	4613      	mov	r3, r2
 800527e:	00db      	lsls	r3, r3, #3
 8005280:	4413      	add	r3, r2
 8005282:	009b      	lsls	r3, r3, #2
 8005284:	3310      	adds	r3, #16
 8005286:	68fa      	ldr	r2, [r7, #12]
 8005288:	4413      	add	r3, r2
 800528a:	3304      	adds	r3, #4
 800528c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800528e:	697b      	ldr	r3, [r7, #20]
 8005290:	687a      	ldr	r2, [r7, #4]
 8005292:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005294:	697b      	ldr	r3, [r7, #20]
 8005296:	683a      	ldr	r2, [r7, #0]
 8005298:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	2200      	movs	r2, #0
 800529e:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80052a0:	697b      	ldr	r3, [r7, #20]
 80052a2:	2201      	movs	r2, #1
 80052a4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80052a6:	7afb      	ldrb	r3, [r7, #11]
 80052a8:	f003 030f 	and.w	r3, r3, #15
 80052ac:	b2da      	uxtb	r2, r3
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	799b      	ldrb	r3, [r3, #6]
 80052b6:	2b01      	cmp	r3, #1
 80052b8:	d102      	bne.n	80052c0 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80052ba:	687a      	ldr	r2, [r7, #4]
 80052bc:	697b      	ldr	r3, [r7, #20]
 80052be:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	6818      	ldr	r0, [r3, #0]
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	799b      	ldrb	r3, [r3, #6]
 80052c8:	461a      	mov	r2, r3
 80052ca:	6979      	ldr	r1, [r7, #20]
 80052cc:	f006 fbe2 	bl	800ba94 <USB_EPStartXfer>

  return HAL_OK;
 80052d0:	2300      	movs	r3, #0
}
 80052d2:	4618      	mov	r0, r3
 80052d4:	3718      	adds	r7, #24
 80052d6:	46bd      	mov	sp, r7
 80052d8:	bd80      	pop	{r7, pc}

080052da <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80052da:	b580      	push	{r7, lr}
 80052dc:	b084      	sub	sp, #16
 80052de:	af00      	add	r7, sp, #0
 80052e0:	6078      	str	r0, [r7, #4]
 80052e2:	460b      	mov	r3, r1
 80052e4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80052e6:	78fb      	ldrb	r3, [r7, #3]
 80052e8:	f003 030f 	and.w	r3, r3, #15
 80052ec:	687a      	ldr	r2, [r7, #4]
 80052ee:	7912      	ldrb	r2, [r2, #4]
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d901      	bls.n	80052f8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80052f4:	2301      	movs	r3, #1
 80052f6:	e04f      	b.n	8005398 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80052f8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	da0f      	bge.n	8005320 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005300:	78fb      	ldrb	r3, [r7, #3]
 8005302:	f003 020f 	and.w	r2, r3, #15
 8005306:	4613      	mov	r3, r2
 8005308:	00db      	lsls	r3, r3, #3
 800530a:	4413      	add	r3, r2
 800530c:	009b      	lsls	r3, r3, #2
 800530e:	3310      	adds	r3, #16
 8005310:	687a      	ldr	r2, [r7, #4]
 8005312:	4413      	add	r3, r2
 8005314:	3304      	adds	r3, #4
 8005316:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2201      	movs	r2, #1
 800531c:	705a      	strb	r2, [r3, #1]
 800531e:	e00d      	b.n	800533c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005320:	78fa      	ldrb	r2, [r7, #3]
 8005322:	4613      	mov	r3, r2
 8005324:	00db      	lsls	r3, r3, #3
 8005326:	4413      	add	r3, r2
 8005328:	009b      	lsls	r3, r3, #2
 800532a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800532e:	687a      	ldr	r2, [r7, #4]
 8005330:	4413      	add	r3, r2
 8005332:	3304      	adds	r3, #4
 8005334:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	2200      	movs	r2, #0
 800533a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	2201      	movs	r2, #1
 8005340:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005342:	78fb      	ldrb	r3, [r7, #3]
 8005344:	f003 030f 	and.w	r3, r3, #15
 8005348:	b2da      	uxtb	r2, r3
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005354:	2b01      	cmp	r3, #1
 8005356:	d101      	bne.n	800535c <HAL_PCD_EP_SetStall+0x82>
 8005358:	2302      	movs	r3, #2
 800535a:	e01d      	b.n	8005398 <HAL_PCD_EP_SetStall+0xbe>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2201      	movs	r2, #1
 8005360:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	68f9      	ldr	r1, [r7, #12]
 800536a:	4618      	mov	r0, r3
 800536c:	f006 ff72 	bl	800c254 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005370:	78fb      	ldrb	r3, [r7, #3]
 8005372:	f003 030f 	and.w	r3, r3, #15
 8005376:	2b00      	cmp	r3, #0
 8005378:	d109      	bne.n	800538e <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6818      	ldr	r0, [r3, #0]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	7999      	ldrb	r1, [r3, #6]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005388:	461a      	mov	r2, r3
 800538a:	f007 f965 	bl	800c658 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2200      	movs	r2, #0
 8005392:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005396:	2300      	movs	r3, #0
}
 8005398:	4618      	mov	r0, r3
 800539a:	3710      	adds	r7, #16
 800539c:	46bd      	mov	sp, r7
 800539e:	bd80      	pop	{r7, pc}

080053a0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b084      	sub	sp, #16
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
 80053a8:	460b      	mov	r3, r1
 80053aa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80053ac:	78fb      	ldrb	r3, [r7, #3]
 80053ae:	f003 030f 	and.w	r3, r3, #15
 80053b2:	687a      	ldr	r2, [r7, #4]
 80053b4:	7912      	ldrb	r2, [r2, #4]
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d901      	bls.n	80053be <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80053ba:	2301      	movs	r3, #1
 80053bc:	e042      	b.n	8005444 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80053be:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	da0f      	bge.n	80053e6 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80053c6:	78fb      	ldrb	r3, [r7, #3]
 80053c8:	f003 020f 	and.w	r2, r3, #15
 80053cc:	4613      	mov	r3, r2
 80053ce:	00db      	lsls	r3, r3, #3
 80053d0:	4413      	add	r3, r2
 80053d2:	009b      	lsls	r3, r3, #2
 80053d4:	3310      	adds	r3, #16
 80053d6:	687a      	ldr	r2, [r7, #4]
 80053d8:	4413      	add	r3, r2
 80053da:	3304      	adds	r3, #4
 80053dc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2201      	movs	r2, #1
 80053e2:	705a      	strb	r2, [r3, #1]
 80053e4:	e00f      	b.n	8005406 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80053e6:	78fb      	ldrb	r3, [r7, #3]
 80053e8:	f003 020f 	and.w	r2, r3, #15
 80053ec:	4613      	mov	r3, r2
 80053ee:	00db      	lsls	r3, r3, #3
 80053f0:	4413      	add	r3, r2
 80053f2:	009b      	lsls	r3, r3, #2
 80053f4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80053f8:	687a      	ldr	r2, [r7, #4]
 80053fa:	4413      	add	r3, r2
 80053fc:	3304      	adds	r3, #4
 80053fe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	2200      	movs	r2, #0
 8005404:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2200      	movs	r2, #0
 800540a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800540c:	78fb      	ldrb	r3, [r7, #3]
 800540e:	f003 030f 	and.w	r3, r3, #15
 8005412:	b2da      	uxtb	r2, r3
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800541e:	2b01      	cmp	r3, #1
 8005420:	d101      	bne.n	8005426 <HAL_PCD_EP_ClrStall+0x86>
 8005422:	2302      	movs	r3, #2
 8005424:	e00e      	b.n	8005444 <HAL_PCD_EP_ClrStall+0xa4>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2201      	movs	r2, #1
 800542a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	68f9      	ldr	r1, [r7, #12]
 8005434:	4618      	mov	r0, r3
 8005436:	f006 ff7b 	bl	800c330 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2200      	movs	r2, #0
 800543e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005442:	2300      	movs	r3, #0
}
 8005444:	4618      	mov	r0, r3
 8005446:	3710      	adds	r7, #16
 8005448:	46bd      	mov	sp, r7
 800544a:	bd80      	pop	{r7, pc}

0800544c <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800544c:	b580      	push	{r7, lr}
 800544e:	b084      	sub	sp, #16
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
 8005454:	460b      	mov	r3, r1
 8005456:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005458:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800545c:	2b00      	cmp	r3, #0
 800545e:	da0c      	bge.n	800547a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005460:	78fb      	ldrb	r3, [r7, #3]
 8005462:	f003 020f 	and.w	r2, r3, #15
 8005466:	4613      	mov	r3, r2
 8005468:	00db      	lsls	r3, r3, #3
 800546a:	4413      	add	r3, r2
 800546c:	009b      	lsls	r3, r3, #2
 800546e:	3310      	adds	r3, #16
 8005470:	687a      	ldr	r2, [r7, #4]
 8005472:	4413      	add	r3, r2
 8005474:	3304      	adds	r3, #4
 8005476:	60fb      	str	r3, [r7, #12]
 8005478:	e00c      	b.n	8005494 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800547a:	78fb      	ldrb	r3, [r7, #3]
 800547c:	f003 020f 	and.w	r2, r3, #15
 8005480:	4613      	mov	r3, r2
 8005482:	00db      	lsls	r3, r3, #3
 8005484:	4413      	add	r3, r2
 8005486:	009b      	lsls	r3, r3, #2
 8005488:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800548c:	687a      	ldr	r2, [r7, #4]
 800548e:	4413      	add	r3, r2
 8005490:	3304      	adds	r3, #4
 8005492:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	68f9      	ldr	r1, [r7, #12]
 800549a:	4618      	mov	r0, r3
 800549c:	f006 fd9a 	bl	800bfd4 <USB_EPStopXfer>
 80054a0:	4603      	mov	r3, r0
 80054a2:	72fb      	strb	r3, [r7, #11]

  return ret;
 80054a4:	7afb      	ldrb	r3, [r7, #11]
}
 80054a6:	4618      	mov	r0, r3
 80054a8:	3710      	adds	r7, #16
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bd80      	pop	{r7, pc}

080054ae <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80054ae:	b580      	push	{r7, lr}
 80054b0:	b08a      	sub	sp, #40	@ 0x28
 80054b2:	af02      	add	r7, sp, #8
 80054b4:	6078      	str	r0, [r7, #4]
 80054b6:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054be:	697b      	ldr	r3, [r7, #20]
 80054c0:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80054c2:	683a      	ldr	r2, [r7, #0]
 80054c4:	4613      	mov	r3, r2
 80054c6:	00db      	lsls	r3, r3, #3
 80054c8:	4413      	add	r3, r2
 80054ca:	009b      	lsls	r3, r3, #2
 80054cc:	3310      	adds	r3, #16
 80054ce:	687a      	ldr	r2, [r7, #4]
 80054d0:	4413      	add	r3, r2
 80054d2:	3304      	adds	r3, #4
 80054d4:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	695a      	ldr	r2, [r3, #20]
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	691b      	ldr	r3, [r3, #16]
 80054de:	429a      	cmp	r2, r3
 80054e0:	d901      	bls.n	80054e6 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80054e2:	2301      	movs	r3, #1
 80054e4:	e06b      	b.n	80055be <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	691a      	ldr	r2, [r3, #16]
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	695b      	ldr	r3, [r3, #20]
 80054ee:	1ad3      	subs	r3, r2, r3
 80054f0:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	689b      	ldr	r3, [r3, #8]
 80054f6:	69fa      	ldr	r2, [r7, #28]
 80054f8:	429a      	cmp	r2, r3
 80054fa:	d902      	bls.n	8005502 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	689b      	ldr	r3, [r3, #8]
 8005500:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005502:	69fb      	ldr	r3, [r7, #28]
 8005504:	3303      	adds	r3, #3
 8005506:	089b      	lsrs	r3, r3, #2
 8005508:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800550a:	e02a      	b.n	8005562 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	691a      	ldr	r2, [r3, #16]
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	695b      	ldr	r3, [r3, #20]
 8005514:	1ad3      	subs	r3, r2, r3
 8005516:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	689b      	ldr	r3, [r3, #8]
 800551c:	69fa      	ldr	r2, [r7, #28]
 800551e:	429a      	cmp	r2, r3
 8005520:	d902      	bls.n	8005528 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	689b      	ldr	r3, [r3, #8]
 8005526:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005528:	69fb      	ldr	r3, [r7, #28]
 800552a:	3303      	adds	r3, #3
 800552c:	089b      	lsrs	r3, r3, #2
 800552e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	68d9      	ldr	r1, [r3, #12]
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	b2da      	uxtb	r2, r3
 8005538:	69fb      	ldr	r3, [r7, #28]
 800553a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005540:	9300      	str	r3, [sp, #0]
 8005542:	4603      	mov	r3, r0
 8005544:	6978      	ldr	r0, [r7, #20]
 8005546:	f006 fdef 	bl	800c128 <USB_WritePacket>

    ep->xfer_buff  += len;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	68da      	ldr	r2, [r3, #12]
 800554e:	69fb      	ldr	r3, [r7, #28]
 8005550:	441a      	add	r2, r3
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	695a      	ldr	r2, [r3, #20]
 800555a:	69fb      	ldr	r3, [r7, #28]
 800555c:	441a      	add	r2, r3
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	015a      	lsls	r2, r3, #5
 8005566:	693b      	ldr	r3, [r7, #16]
 8005568:	4413      	add	r3, r2
 800556a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800556e:	699b      	ldr	r3, [r3, #24]
 8005570:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005572:	69ba      	ldr	r2, [r7, #24]
 8005574:	429a      	cmp	r2, r3
 8005576:	d809      	bhi.n	800558c <PCD_WriteEmptyTxFifo+0xde>
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	695a      	ldr	r2, [r3, #20]
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005580:	429a      	cmp	r2, r3
 8005582:	d203      	bcs.n	800558c <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	691b      	ldr	r3, [r3, #16]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d1bf      	bne.n	800550c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	691a      	ldr	r2, [r3, #16]
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	695b      	ldr	r3, [r3, #20]
 8005594:	429a      	cmp	r2, r3
 8005596:	d811      	bhi.n	80055bc <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	f003 030f 	and.w	r3, r3, #15
 800559e:	2201      	movs	r2, #1
 80055a0:	fa02 f303 	lsl.w	r3, r2, r3
 80055a4:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80055a6:	693b      	ldr	r3, [r7, #16]
 80055a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80055ae:	68bb      	ldr	r3, [r7, #8]
 80055b0:	43db      	mvns	r3, r3
 80055b2:	6939      	ldr	r1, [r7, #16]
 80055b4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80055b8:	4013      	ands	r3, r2
 80055ba:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80055bc:	2300      	movs	r3, #0
}
 80055be:	4618      	mov	r0, r3
 80055c0:	3720      	adds	r7, #32
 80055c2:	46bd      	mov	sp, r7
 80055c4:	bd80      	pop	{r7, pc}
	...

080055c8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b088      	sub	sp, #32
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
 80055d0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055d8:	69fb      	ldr	r3, [r7, #28]
 80055da:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80055dc:	69fb      	ldr	r3, [r7, #28]
 80055de:	333c      	adds	r3, #60	@ 0x3c
 80055e0:	3304      	adds	r3, #4
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	015a      	lsls	r2, r3, #5
 80055ea:	69bb      	ldr	r3, [r7, #24]
 80055ec:	4413      	add	r3, r2
 80055ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055f2:	689b      	ldr	r3, [r3, #8]
 80055f4:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	799b      	ldrb	r3, [r3, #6]
 80055fa:	2b01      	cmp	r3, #1
 80055fc:	d17b      	bne.n	80056f6 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80055fe:	693b      	ldr	r3, [r7, #16]
 8005600:	f003 0308 	and.w	r3, r3, #8
 8005604:	2b00      	cmp	r3, #0
 8005606:	d015      	beq.n	8005634 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	4a61      	ldr	r2, [pc, #388]	@ (8005790 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800560c:	4293      	cmp	r3, r2
 800560e:	f240 80b9 	bls.w	8005784 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005612:	693b      	ldr	r3, [r7, #16]
 8005614:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005618:	2b00      	cmp	r3, #0
 800561a:	f000 80b3 	beq.w	8005784 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	015a      	lsls	r2, r3, #5
 8005622:	69bb      	ldr	r3, [r7, #24]
 8005624:	4413      	add	r3, r2
 8005626:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800562a:	461a      	mov	r2, r3
 800562c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005630:	6093      	str	r3, [r2, #8]
 8005632:	e0a7      	b.n	8005784 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005634:	693b      	ldr	r3, [r7, #16]
 8005636:	f003 0320 	and.w	r3, r3, #32
 800563a:	2b00      	cmp	r3, #0
 800563c:	d009      	beq.n	8005652 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	015a      	lsls	r2, r3, #5
 8005642:	69bb      	ldr	r3, [r7, #24]
 8005644:	4413      	add	r3, r2
 8005646:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800564a:	461a      	mov	r2, r3
 800564c:	2320      	movs	r3, #32
 800564e:	6093      	str	r3, [r2, #8]
 8005650:	e098      	b.n	8005784 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005652:	693b      	ldr	r3, [r7, #16]
 8005654:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005658:	2b00      	cmp	r3, #0
 800565a:	f040 8093 	bne.w	8005784 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	4a4b      	ldr	r2, [pc, #300]	@ (8005790 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d90f      	bls.n	8005686 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005666:	693b      	ldr	r3, [r7, #16]
 8005668:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800566c:	2b00      	cmp	r3, #0
 800566e:	d00a      	beq.n	8005686 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	015a      	lsls	r2, r3, #5
 8005674:	69bb      	ldr	r3, [r7, #24]
 8005676:	4413      	add	r3, r2
 8005678:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800567c:	461a      	mov	r2, r3
 800567e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005682:	6093      	str	r3, [r2, #8]
 8005684:	e07e      	b.n	8005784 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8005686:	683a      	ldr	r2, [r7, #0]
 8005688:	4613      	mov	r3, r2
 800568a:	00db      	lsls	r3, r3, #3
 800568c:	4413      	add	r3, r2
 800568e:	009b      	lsls	r3, r3, #2
 8005690:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005694:	687a      	ldr	r2, [r7, #4]
 8005696:	4413      	add	r3, r2
 8005698:	3304      	adds	r3, #4
 800569a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	6a1a      	ldr	r2, [r3, #32]
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	0159      	lsls	r1, r3, #5
 80056a4:	69bb      	ldr	r3, [r7, #24]
 80056a6:	440b      	add	r3, r1
 80056a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056ac:	691b      	ldr	r3, [r3, #16]
 80056ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80056b2:	1ad2      	subs	r2, r2, r3
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d114      	bne.n	80056e8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	691b      	ldr	r3, [r3, #16]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d109      	bne.n	80056da <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6818      	ldr	r0, [r3, #0]
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80056d0:	461a      	mov	r2, r3
 80056d2:	2101      	movs	r1, #1
 80056d4:	f006 ffc0 	bl	800c658 <USB_EP0_OutStart>
 80056d8:	e006      	b.n	80056e8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	68da      	ldr	r2, [r3, #12]
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	695b      	ldr	r3, [r3, #20]
 80056e2:	441a      	add	r2, r3
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	b2db      	uxtb	r3, r3
 80056ec:	4619      	mov	r1, r3
 80056ee:	6878      	ldr	r0, [r7, #4]
 80056f0:	f009 f93a 	bl	800e968 <HAL_PCD_DataOutStageCallback>
 80056f4:	e046      	b.n	8005784 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80056f6:	697b      	ldr	r3, [r7, #20]
 80056f8:	4a26      	ldr	r2, [pc, #152]	@ (8005794 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d124      	bne.n	8005748 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80056fe:	693b      	ldr	r3, [r7, #16]
 8005700:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005704:	2b00      	cmp	r3, #0
 8005706:	d00a      	beq.n	800571e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	015a      	lsls	r2, r3, #5
 800570c:	69bb      	ldr	r3, [r7, #24]
 800570e:	4413      	add	r3, r2
 8005710:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005714:	461a      	mov	r2, r3
 8005716:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800571a:	6093      	str	r3, [r2, #8]
 800571c:	e032      	b.n	8005784 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800571e:	693b      	ldr	r3, [r7, #16]
 8005720:	f003 0320 	and.w	r3, r3, #32
 8005724:	2b00      	cmp	r3, #0
 8005726:	d008      	beq.n	800573a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	015a      	lsls	r2, r3, #5
 800572c:	69bb      	ldr	r3, [r7, #24]
 800572e:	4413      	add	r3, r2
 8005730:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005734:	461a      	mov	r2, r3
 8005736:	2320      	movs	r3, #32
 8005738:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	b2db      	uxtb	r3, r3
 800573e:	4619      	mov	r1, r3
 8005740:	6878      	ldr	r0, [r7, #4]
 8005742:	f009 f911 	bl	800e968 <HAL_PCD_DataOutStageCallback>
 8005746:	e01d      	b.n	8005784 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d114      	bne.n	8005778 <PCD_EP_OutXfrComplete_int+0x1b0>
 800574e:	6879      	ldr	r1, [r7, #4]
 8005750:	683a      	ldr	r2, [r7, #0]
 8005752:	4613      	mov	r3, r2
 8005754:	00db      	lsls	r3, r3, #3
 8005756:	4413      	add	r3, r2
 8005758:	009b      	lsls	r3, r3, #2
 800575a:	440b      	add	r3, r1
 800575c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d108      	bne.n	8005778 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6818      	ldr	r0, [r3, #0]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005770:	461a      	mov	r2, r3
 8005772:	2100      	movs	r1, #0
 8005774:	f006 ff70 	bl	800c658 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	b2db      	uxtb	r3, r3
 800577c:	4619      	mov	r1, r3
 800577e:	6878      	ldr	r0, [r7, #4]
 8005780:	f009 f8f2 	bl	800e968 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005784:	2300      	movs	r3, #0
}
 8005786:	4618      	mov	r0, r3
 8005788:	3720      	adds	r7, #32
 800578a:	46bd      	mov	sp, r7
 800578c:	bd80      	pop	{r7, pc}
 800578e:	bf00      	nop
 8005790:	4f54300a 	.word	0x4f54300a
 8005794:	4f54310a 	.word	0x4f54310a

08005798 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b086      	sub	sp, #24
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
 80057a0:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80057ac:	697b      	ldr	r3, [r7, #20]
 80057ae:	333c      	adds	r3, #60	@ 0x3c
 80057b0:	3304      	adds	r3, #4
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	015a      	lsls	r2, r3, #5
 80057ba:	693b      	ldr	r3, [r7, #16]
 80057bc:	4413      	add	r3, r2
 80057be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057c2:	689b      	ldr	r3, [r3, #8]
 80057c4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	4a15      	ldr	r2, [pc, #84]	@ (8005820 <PCD_EP_OutSetupPacket_int+0x88>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d90e      	bls.n	80057ec <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80057ce:	68bb      	ldr	r3, [r7, #8]
 80057d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d009      	beq.n	80057ec <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	015a      	lsls	r2, r3, #5
 80057dc:	693b      	ldr	r3, [r7, #16]
 80057de:	4413      	add	r3, r2
 80057e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057e4:	461a      	mov	r2, r3
 80057e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80057ea:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80057ec:	6878      	ldr	r0, [r7, #4]
 80057ee:	f009 f8a9 	bl	800e944 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	4a0a      	ldr	r2, [pc, #40]	@ (8005820 <PCD_EP_OutSetupPacket_int+0x88>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d90c      	bls.n	8005814 <PCD_EP_OutSetupPacket_int+0x7c>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	799b      	ldrb	r3, [r3, #6]
 80057fe:	2b01      	cmp	r3, #1
 8005800:	d108      	bne.n	8005814 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6818      	ldr	r0, [r3, #0]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800580c:	461a      	mov	r2, r3
 800580e:	2101      	movs	r1, #1
 8005810:	f006 ff22 	bl	800c658 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005814:	2300      	movs	r3, #0
}
 8005816:	4618      	mov	r0, r3
 8005818:	3718      	adds	r7, #24
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}
 800581e:	bf00      	nop
 8005820:	4f54300a 	.word	0x4f54300a

08005824 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005824:	b480      	push	{r7}
 8005826:	b085      	sub	sp, #20
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
 800582c:	460b      	mov	r3, r1
 800582e:	70fb      	strb	r3, [r7, #3]
 8005830:	4613      	mov	r3, r2
 8005832:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800583a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800583c:	78fb      	ldrb	r3, [r7, #3]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d107      	bne.n	8005852 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005842:	883b      	ldrh	r3, [r7, #0]
 8005844:	0419      	lsls	r1, r3, #16
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	68ba      	ldr	r2, [r7, #8]
 800584c:	430a      	orrs	r2, r1
 800584e:	629a      	str	r2, [r3, #40]	@ 0x28
 8005850:	e028      	b.n	80058a4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005858:	0c1b      	lsrs	r3, r3, #16
 800585a:	68ba      	ldr	r2, [r7, #8]
 800585c:	4413      	add	r3, r2
 800585e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005860:	2300      	movs	r3, #0
 8005862:	73fb      	strb	r3, [r7, #15]
 8005864:	e00d      	b.n	8005882 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681a      	ldr	r2, [r3, #0]
 800586a:	7bfb      	ldrb	r3, [r7, #15]
 800586c:	3340      	adds	r3, #64	@ 0x40
 800586e:	009b      	lsls	r3, r3, #2
 8005870:	4413      	add	r3, r2
 8005872:	685b      	ldr	r3, [r3, #4]
 8005874:	0c1b      	lsrs	r3, r3, #16
 8005876:	68ba      	ldr	r2, [r7, #8]
 8005878:	4413      	add	r3, r2
 800587a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800587c:	7bfb      	ldrb	r3, [r7, #15]
 800587e:	3301      	adds	r3, #1
 8005880:	73fb      	strb	r3, [r7, #15]
 8005882:	7bfa      	ldrb	r2, [r7, #15]
 8005884:	78fb      	ldrb	r3, [r7, #3]
 8005886:	3b01      	subs	r3, #1
 8005888:	429a      	cmp	r2, r3
 800588a:	d3ec      	bcc.n	8005866 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800588c:	883b      	ldrh	r3, [r7, #0]
 800588e:	0418      	lsls	r0, r3, #16
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6819      	ldr	r1, [r3, #0]
 8005894:	78fb      	ldrb	r3, [r7, #3]
 8005896:	3b01      	subs	r3, #1
 8005898:	68ba      	ldr	r2, [r7, #8]
 800589a:	4302      	orrs	r2, r0
 800589c:	3340      	adds	r3, #64	@ 0x40
 800589e:	009b      	lsls	r3, r3, #2
 80058a0:	440b      	add	r3, r1
 80058a2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80058a4:	2300      	movs	r3, #0
}
 80058a6:	4618      	mov	r0, r3
 80058a8:	3714      	adds	r7, #20
 80058aa:	46bd      	mov	sp, r7
 80058ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b0:	4770      	bx	lr

080058b2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80058b2:	b480      	push	{r7}
 80058b4:	b083      	sub	sp, #12
 80058b6:	af00      	add	r7, sp, #0
 80058b8:	6078      	str	r0, [r7, #4]
 80058ba:	460b      	mov	r3, r1
 80058bc:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	887a      	ldrh	r2, [r7, #2]
 80058c4:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80058c6:	2300      	movs	r3, #0
}
 80058c8:	4618      	mov	r0, r3
 80058ca:	370c      	adds	r7, #12
 80058cc:	46bd      	mov	sp, r7
 80058ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d2:	4770      	bx	lr

080058d4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80058d4:	b480      	push	{r7}
 80058d6:	b085      	sub	sp, #20
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2201      	movs	r2, #1
 80058e6:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2200      	movs	r2, #0
 80058ee:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	699b      	ldr	r3, [r3, #24]
 80058f6:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005902:	4b05      	ldr	r3, [pc, #20]	@ (8005918 <HAL_PCDEx_ActivateLPM+0x44>)
 8005904:	4313      	orrs	r3, r2
 8005906:	68fa      	ldr	r2, [r7, #12]
 8005908:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800590a:	2300      	movs	r3, #0
}
 800590c:	4618      	mov	r0, r3
 800590e:	3714      	adds	r7, #20
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr
 8005918:	10000003 	.word	0x10000003

0800591c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800591c:	b480      	push	{r7}
 800591e:	b083      	sub	sp, #12
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
 8005924:	460b      	mov	r3, r1
 8005926:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005928:	bf00      	nop
 800592a:	370c      	adds	r7, #12
 800592c:	46bd      	mov	sp, r7
 800592e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005932:	4770      	bx	lr

08005934 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b084      	sub	sp, #16
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800593c:	4b19      	ldr	r3, [pc, #100]	@ (80059a4 <HAL_PWREx_ConfigSupply+0x70>)
 800593e:	68db      	ldr	r3, [r3, #12]
 8005940:	f003 0304 	and.w	r3, r3, #4
 8005944:	2b04      	cmp	r3, #4
 8005946:	d00a      	beq.n	800595e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005948:	4b16      	ldr	r3, [pc, #88]	@ (80059a4 <HAL_PWREx_ConfigSupply+0x70>)
 800594a:	68db      	ldr	r3, [r3, #12]
 800594c:	f003 0307 	and.w	r3, r3, #7
 8005950:	687a      	ldr	r2, [r7, #4]
 8005952:	429a      	cmp	r2, r3
 8005954:	d001      	beq.n	800595a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005956:	2301      	movs	r3, #1
 8005958:	e01f      	b.n	800599a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800595a:	2300      	movs	r3, #0
 800595c:	e01d      	b.n	800599a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800595e:	4b11      	ldr	r3, [pc, #68]	@ (80059a4 <HAL_PWREx_ConfigSupply+0x70>)
 8005960:	68db      	ldr	r3, [r3, #12]
 8005962:	f023 0207 	bic.w	r2, r3, #7
 8005966:	490f      	ldr	r1, [pc, #60]	@ (80059a4 <HAL_PWREx_ConfigSupply+0x70>)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	4313      	orrs	r3, r2
 800596c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800596e:	f7fb fd01 	bl	8001374 <HAL_GetTick>
 8005972:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005974:	e009      	b.n	800598a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005976:	f7fb fcfd 	bl	8001374 <HAL_GetTick>
 800597a:	4602      	mov	r2, r0
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	1ad3      	subs	r3, r2, r3
 8005980:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005984:	d901      	bls.n	800598a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005986:	2301      	movs	r3, #1
 8005988:	e007      	b.n	800599a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800598a:	4b06      	ldr	r3, [pc, #24]	@ (80059a4 <HAL_PWREx_ConfigSupply+0x70>)
 800598c:	685b      	ldr	r3, [r3, #4]
 800598e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005992:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005996:	d1ee      	bne.n	8005976 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005998:	2300      	movs	r3, #0
}
 800599a:	4618      	mov	r0, r3
 800599c:	3710      	adds	r7, #16
 800599e:	46bd      	mov	sp, r7
 80059a0:	bd80      	pop	{r7, pc}
 80059a2:	bf00      	nop
 80059a4:	58024800 	.word	0x58024800

080059a8 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 80059a8:	b480      	push	{r7}
 80059aa:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 80059ac:	4b05      	ldr	r3, [pc, #20]	@ (80059c4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80059ae:	68db      	ldr	r3, [r3, #12]
 80059b0:	4a04      	ldr	r2, [pc, #16]	@ (80059c4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80059b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80059b6:	60d3      	str	r3, [r2, #12]
}
 80059b8:	bf00      	nop
 80059ba:	46bd      	mov	sp, r7
 80059bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c0:	4770      	bx	lr
 80059c2:	bf00      	nop
 80059c4:	58024800 	.word	0x58024800

080059c8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b08c      	sub	sp, #48	@ 0x30
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d102      	bne.n	80059dc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80059d6:	2301      	movs	r3, #1
 80059d8:	f000 bc48 	b.w	800626c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f003 0301 	and.w	r3, r3, #1
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	f000 8088 	beq.w	8005afa <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80059ea:	4b99      	ldr	r3, [pc, #612]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 80059ec:	691b      	ldr	r3, [r3, #16]
 80059ee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80059f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80059f4:	4b96      	ldr	r3, [pc, #600]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 80059f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059f8:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80059fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059fc:	2b10      	cmp	r3, #16
 80059fe:	d007      	beq.n	8005a10 <HAL_RCC_OscConfig+0x48>
 8005a00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a02:	2b18      	cmp	r3, #24
 8005a04:	d111      	bne.n	8005a2a <HAL_RCC_OscConfig+0x62>
 8005a06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a08:	f003 0303 	and.w	r3, r3, #3
 8005a0c:	2b02      	cmp	r3, #2
 8005a0e:	d10c      	bne.n	8005a2a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a10:	4b8f      	ldr	r3, [pc, #572]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d06d      	beq.n	8005af8 <HAL_RCC_OscConfig+0x130>
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d169      	bne.n	8005af8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005a24:	2301      	movs	r3, #1
 8005a26:	f000 bc21 	b.w	800626c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	685b      	ldr	r3, [r3, #4]
 8005a2e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a32:	d106      	bne.n	8005a42 <HAL_RCC_OscConfig+0x7a>
 8005a34:	4b86      	ldr	r3, [pc, #536]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a85      	ldr	r2, [pc, #532]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 8005a3a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a3e:	6013      	str	r3, [r2, #0]
 8005a40:	e02e      	b.n	8005aa0 <HAL_RCC_OscConfig+0xd8>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	685b      	ldr	r3, [r3, #4]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d10c      	bne.n	8005a64 <HAL_RCC_OscConfig+0x9c>
 8005a4a:	4b81      	ldr	r3, [pc, #516]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	4a80      	ldr	r2, [pc, #512]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 8005a50:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a54:	6013      	str	r3, [r2, #0]
 8005a56:	4b7e      	ldr	r3, [pc, #504]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4a7d      	ldr	r2, [pc, #500]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 8005a5c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005a60:	6013      	str	r3, [r2, #0]
 8005a62:	e01d      	b.n	8005aa0 <HAL_RCC_OscConfig+0xd8>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	685b      	ldr	r3, [r3, #4]
 8005a68:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005a6c:	d10c      	bne.n	8005a88 <HAL_RCC_OscConfig+0xc0>
 8005a6e:	4b78      	ldr	r3, [pc, #480]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	4a77      	ldr	r2, [pc, #476]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 8005a74:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005a78:	6013      	str	r3, [r2, #0]
 8005a7a:	4b75      	ldr	r3, [pc, #468]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	4a74      	ldr	r2, [pc, #464]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 8005a80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a84:	6013      	str	r3, [r2, #0]
 8005a86:	e00b      	b.n	8005aa0 <HAL_RCC_OscConfig+0xd8>
 8005a88:	4b71      	ldr	r3, [pc, #452]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	4a70      	ldr	r2, [pc, #448]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 8005a8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a92:	6013      	str	r3, [r2, #0]
 8005a94:	4b6e      	ldr	r3, [pc, #440]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4a6d      	ldr	r2, [pc, #436]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 8005a9a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005a9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d013      	beq.n	8005ad0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005aa8:	f7fb fc64 	bl	8001374 <HAL_GetTick>
 8005aac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005aae:	e008      	b.n	8005ac2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ab0:	f7fb fc60 	bl	8001374 <HAL_GetTick>
 8005ab4:	4602      	mov	r2, r0
 8005ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ab8:	1ad3      	subs	r3, r2, r3
 8005aba:	2b64      	cmp	r3, #100	@ 0x64
 8005abc:	d901      	bls.n	8005ac2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005abe:	2303      	movs	r3, #3
 8005ac0:	e3d4      	b.n	800626c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005ac2:	4b63      	ldr	r3, [pc, #396]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d0f0      	beq.n	8005ab0 <HAL_RCC_OscConfig+0xe8>
 8005ace:	e014      	b.n	8005afa <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ad0:	f7fb fc50 	bl	8001374 <HAL_GetTick>
 8005ad4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005ad6:	e008      	b.n	8005aea <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ad8:	f7fb fc4c 	bl	8001374 <HAL_GetTick>
 8005adc:	4602      	mov	r2, r0
 8005ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ae0:	1ad3      	subs	r3, r2, r3
 8005ae2:	2b64      	cmp	r3, #100	@ 0x64
 8005ae4:	d901      	bls.n	8005aea <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005ae6:	2303      	movs	r3, #3
 8005ae8:	e3c0      	b.n	800626c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005aea:	4b59      	ldr	r3, [pc, #356]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d1f0      	bne.n	8005ad8 <HAL_RCC_OscConfig+0x110>
 8005af6:	e000      	b.n	8005afa <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005af8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f003 0302 	and.w	r3, r3, #2
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	f000 80ca 	beq.w	8005c9c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005b08:	4b51      	ldr	r3, [pc, #324]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 8005b0a:	691b      	ldr	r3, [r3, #16]
 8005b0c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005b10:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005b12:	4b4f      	ldr	r3, [pc, #316]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 8005b14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b16:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005b18:	6a3b      	ldr	r3, [r7, #32]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d007      	beq.n	8005b2e <HAL_RCC_OscConfig+0x166>
 8005b1e:	6a3b      	ldr	r3, [r7, #32]
 8005b20:	2b18      	cmp	r3, #24
 8005b22:	d156      	bne.n	8005bd2 <HAL_RCC_OscConfig+0x20a>
 8005b24:	69fb      	ldr	r3, [r7, #28]
 8005b26:	f003 0303 	and.w	r3, r3, #3
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d151      	bne.n	8005bd2 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005b2e:	4b48      	ldr	r3, [pc, #288]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f003 0304 	and.w	r3, r3, #4
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d005      	beq.n	8005b46 <HAL_RCC_OscConfig+0x17e>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	68db      	ldr	r3, [r3, #12]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d101      	bne.n	8005b46 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8005b42:	2301      	movs	r3, #1
 8005b44:	e392      	b.n	800626c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005b46:	4b42      	ldr	r3, [pc, #264]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f023 0219 	bic.w	r2, r3, #25
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	68db      	ldr	r3, [r3, #12]
 8005b52:	493f      	ldr	r1, [pc, #252]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 8005b54:	4313      	orrs	r3, r2
 8005b56:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b58:	f7fb fc0c 	bl	8001374 <HAL_GetTick>
 8005b5c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005b5e:	e008      	b.n	8005b72 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b60:	f7fb fc08 	bl	8001374 <HAL_GetTick>
 8005b64:	4602      	mov	r2, r0
 8005b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b68:	1ad3      	subs	r3, r2, r3
 8005b6a:	2b02      	cmp	r3, #2
 8005b6c:	d901      	bls.n	8005b72 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005b6e:	2303      	movs	r3, #3
 8005b70:	e37c      	b.n	800626c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005b72:	4b37      	ldr	r3, [pc, #220]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f003 0304 	and.w	r3, r3, #4
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d0f0      	beq.n	8005b60 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b7e:	f7fb fc29 	bl	80013d4 <HAL_GetREVID>
 8005b82:	4603      	mov	r3, r0
 8005b84:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d817      	bhi.n	8005bbc <HAL_RCC_OscConfig+0x1f4>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	691b      	ldr	r3, [r3, #16]
 8005b90:	2b40      	cmp	r3, #64	@ 0x40
 8005b92:	d108      	bne.n	8005ba6 <HAL_RCC_OscConfig+0x1de>
 8005b94:	4b2e      	ldr	r3, [pc, #184]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 8005b96:	685b      	ldr	r3, [r3, #4]
 8005b98:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8005b9c:	4a2c      	ldr	r2, [pc, #176]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 8005b9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005ba2:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005ba4:	e07a      	b.n	8005c9c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ba6:	4b2a      	ldr	r3, [pc, #168]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 8005ba8:	685b      	ldr	r3, [r3, #4]
 8005baa:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	691b      	ldr	r3, [r3, #16]
 8005bb2:	031b      	lsls	r3, r3, #12
 8005bb4:	4926      	ldr	r1, [pc, #152]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005bba:	e06f      	b.n	8005c9c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005bbc:	4b24      	ldr	r3, [pc, #144]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 8005bbe:	685b      	ldr	r3, [r3, #4]
 8005bc0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	691b      	ldr	r3, [r3, #16]
 8005bc8:	061b      	lsls	r3, r3, #24
 8005bca:	4921      	ldr	r1, [pc, #132]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005bd0:	e064      	b.n	8005c9c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	68db      	ldr	r3, [r3, #12]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d047      	beq.n	8005c6a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005bda:	4b1d      	ldr	r3, [pc, #116]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f023 0219 	bic.w	r2, r3, #25
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	68db      	ldr	r3, [r3, #12]
 8005be6:	491a      	ldr	r1, [pc, #104]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 8005be8:	4313      	orrs	r3, r2
 8005bea:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bec:	f7fb fbc2 	bl	8001374 <HAL_GetTick>
 8005bf0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005bf2:	e008      	b.n	8005c06 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005bf4:	f7fb fbbe 	bl	8001374 <HAL_GetTick>
 8005bf8:	4602      	mov	r2, r0
 8005bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bfc:	1ad3      	subs	r3, r2, r3
 8005bfe:	2b02      	cmp	r3, #2
 8005c00:	d901      	bls.n	8005c06 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8005c02:	2303      	movs	r3, #3
 8005c04:	e332      	b.n	800626c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005c06:	4b12      	ldr	r3, [pc, #72]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f003 0304 	and.w	r3, r3, #4
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d0f0      	beq.n	8005bf4 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c12:	f7fb fbdf 	bl	80013d4 <HAL_GetREVID>
 8005c16:	4603      	mov	r3, r0
 8005c18:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d819      	bhi.n	8005c54 <HAL_RCC_OscConfig+0x28c>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	691b      	ldr	r3, [r3, #16]
 8005c24:	2b40      	cmp	r3, #64	@ 0x40
 8005c26:	d108      	bne.n	8005c3a <HAL_RCC_OscConfig+0x272>
 8005c28:	4b09      	ldr	r3, [pc, #36]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 8005c2a:	685b      	ldr	r3, [r3, #4]
 8005c2c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8005c30:	4a07      	ldr	r2, [pc, #28]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 8005c32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c36:	6053      	str	r3, [r2, #4]
 8005c38:	e030      	b.n	8005c9c <HAL_RCC_OscConfig+0x2d4>
 8005c3a:	4b05      	ldr	r3, [pc, #20]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 8005c3c:	685b      	ldr	r3, [r3, #4]
 8005c3e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	691b      	ldr	r3, [r3, #16]
 8005c46:	031b      	lsls	r3, r3, #12
 8005c48:	4901      	ldr	r1, [pc, #4]	@ (8005c50 <HAL_RCC_OscConfig+0x288>)
 8005c4a:	4313      	orrs	r3, r2
 8005c4c:	604b      	str	r3, [r1, #4]
 8005c4e:	e025      	b.n	8005c9c <HAL_RCC_OscConfig+0x2d4>
 8005c50:	58024400 	.word	0x58024400
 8005c54:	4b9a      	ldr	r3, [pc, #616]	@ (8005ec0 <HAL_RCC_OscConfig+0x4f8>)
 8005c56:	685b      	ldr	r3, [r3, #4]
 8005c58:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	691b      	ldr	r3, [r3, #16]
 8005c60:	061b      	lsls	r3, r3, #24
 8005c62:	4997      	ldr	r1, [pc, #604]	@ (8005ec0 <HAL_RCC_OscConfig+0x4f8>)
 8005c64:	4313      	orrs	r3, r2
 8005c66:	604b      	str	r3, [r1, #4]
 8005c68:	e018      	b.n	8005c9c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c6a:	4b95      	ldr	r3, [pc, #596]	@ (8005ec0 <HAL_RCC_OscConfig+0x4f8>)
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	4a94      	ldr	r2, [pc, #592]	@ (8005ec0 <HAL_RCC_OscConfig+0x4f8>)
 8005c70:	f023 0301 	bic.w	r3, r3, #1
 8005c74:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c76:	f7fb fb7d 	bl	8001374 <HAL_GetTick>
 8005c7a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005c7c:	e008      	b.n	8005c90 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c7e:	f7fb fb79 	bl	8001374 <HAL_GetTick>
 8005c82:	4602      	mov	r2, r0
 8005c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c86:	1ad3      	subs	r3, r2, r3
 8005c88:	2b02      	cmp	r3, #2
 8005c8a:	d901      	bls.n	8005c90 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8005c8c:	2303      	movs	r3, #3
 8005c8e:	e2ed      	b.n	800626c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005c90:	4b8b      	ldr	r3, [pc, #556]	@ (8005ec0 <HAL_RCC_OscConfig+0x4f8>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f003 0304 	and.w	r3, r3, #4
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d1f0      	bne.n	8005c7e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f003 0310 	and.w	r3, r3, #16
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	f000 80a9 	beq.w	8005dfc <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005caa:	4b85      	ldr	r3, [pc, #532]	@ (8005ec0 <HAL_RCC_OscConfig+0x4f8>)
 8005cac:	691b      	ldr	r3, [r3, #16]
 8005cae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005cb2:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005cb4:	4b82      	ldr	r3, [pc, #520]	@ (8005ec0 <HAL_RCC_OscConfig+0x4f8>)
 8005cb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cb8:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005cba:	69bb      	ldr	r3, [r7, #24]
 8005cbc:	2b08      	cmp	r3, #8
 8005cbe:	d007      	beq.n	8005cd0 <HAL_RCC_OscConfig+0x308>
 8005cc0:	69bb      	ldr	r3, [r7, #24]
 8005cc2:	2b18      	cmp	r3, #24
 8005cc4:	d13a      	bne.n	8005d3c <HAL_RCC_OscConfig+0x374>
 8005cc6:	697b      	ldr	r3, [r7, #20]
 8005cc8:	f003 0303 	and.w	r3, r3, #3
 8005ccc:	2b01      	cmp	r3, #1
 8005cce:	d135      	bne.n	8005d3c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005cd0:	4b7b      	ldr	r3, [pc, #492]	@ (8005ec0 <HAL_RCC_OscConfig+0x4f8>)
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d005      	beq.n	8005ce8 <HAL_RCC_OscConfig+0x320>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	69db      	ldr	r3, [r3, #28]
 8005ce0:	2b80      	cmp	r3, #128	@ 0x80
 8005ce2:	d001      	beq.n	8005ce8 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	e2c1      	b.n	800626c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005ce8:	f7fb fb74 	bl	80013d4 <HAL_GetREVID>
 8005cec:	4603      	mov	r3, r0
 8005cee:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d817      	bhi.n	8005d26 <HAL_RCC_OscConfig+0x35e>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6a1b      	ldr	r3, [r3, #32]
 8005cfa:	2b20      	cmp	r3, #32
 8005cfc:	d108      	bne.n	8005d10 <HAL_RCC_OscConfig+0x348>
 8005cfe:	4b70      	ldr	r3, [pc, #448]	@ (8005ec0 <HAL_RCC_OscConfig+0x4f8>)
 8005d00:	685b      	ldr	r3, [r3, #4]
 8005d02:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8005d06:	4a6e      	ldr	r2, [pc, #440]	@ (8005ec0 <HAL_RCC_OscConfig+0x4f8>)
 8005d08:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005d0c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005d0e:	e075      	b.n	8005dfc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005d10:	4b6b      	ldr	r3, [pc, #428]	@ (8005ec0 <HAL_RCC_OscConfig+0x4f8>)
 8005d12:	685b      	ldr	r3, [r3, #4]
 8005d14:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6a1b      	ldr	r3, [r3, #32]
 8005d1c:	069b      	lsls	r3, r3, #26
 8005d1e:	4968      	ldr	r1, [pc, #416]	@ (8005ec0 <HAL_RCC_OscConfig+0x4f8>)
 8005d20:	4313      	orrs	r3, r2
 8005d22:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005d24:	e06a      	b.n	8005dfc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005d26:	4b66      	ldr	r3, [pc, #408]	@ (8005ec0 <HAL_RCC_OscConfig+0x4f8>)
 8005d28:	68db      	ldr	r3, [r3, #12]
 8005d2a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6a1b      	ldr	r3, [r3, #32]
 8005d32:	061b      	lsls	r3, r3, #24
 8005d34:	4962      	ldr	r1, [pc, #392]	@ (8005ec0 <HAL_RCC_OscConfig+0x4f8>)
 8005d36:	4313      	orrs	r3, r2
 8005d38:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005d3a:	e05f      	b.n	8005dfc <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	69db      	ldr	r3, [r3, #28]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d042      	beq.n	8005dca <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005d44:	4b5e      	ldr	r3, [pc, #376]	@ (8005ec0 <HAL_RCC_OscConfig+0x4f8>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4a5d      	ldr	r2, [pc, #372]	@ (8005ec0 <HAL_RCC_OscConfig+0x4f8>)
 8005d4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d50:	f7fb fb10 	bl	8001374 <HAL_GetTick>
 8005d54:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005d56:	e008      	b.n	8005d6a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005d58:	f7fb fb0c 	bl	8001374 <HAL_GetTick>
 8005d5c:	4602      	mov	r2, r0
 8005d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d60:	1ad3      	subs	r3, r2, r3
 8005d62:	2b02      	cmp	r3, #2
 8005d64:	d901      	bls.n	8005d6a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8005d66:	2303      	movs	r3, #3
 8005d68:	e280      	b.n	800626c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005d6a:	4b55      	ldr	r3, [pc, #340]	@ (8005ec0 <HAL_RCC_OscConfig+0x4f8>)
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d0f0      	beq.n	8005d58 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005d76:	f7fb fb2d 	bl	80013d4 <HAL_GetREVID>
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d817      	bhi.n	8005db4 <HAL_RCC_OscConfig+0x3ec>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6a1b      	ldr	r3, [r3, #32]
 8005d88:	2b20      	cmp	r3, #32
 8005d8a:	d108      	bne.n	8005d9e <HAL_RCC_OscConfig+0x3d6>
 8005d8c:	4b4c      	ldr	r3, [pc, #304]	@ (8005ec0 <HAL_RCC_OscConfig+0x4f8>)
 8005d8e:	685b      	ldr	r3, [r3, #4]
 8005d90:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8005d94:	4a4a      	ldr	r2, [pc, #296]	@ (8005ec0 <HAL_RCC_OscConfig+0x4f8>)
 8005d96:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005d9a:	6053      	str	r3, [r2, #4]
 8005d9c:	e02e      	b.n	8005dfc <HAL_RCC_OscConfig+0x434>
 8005d9e:	4b48      	ldr	r3, [pc, #288]	@ (8005ec0 <HAL_RCC_OscConfig+0x4f8>)
 8005da0:	685b      	ldr	r3, [r3, #4]
 8005da2:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6a1b      	ldr	r3, [r3, #32]
 8005daa:	069b      	lsls	r3, r3, #26
 8005dac:	4944      	ldr	r1, [pc, #272]	@ (8005ec0 <HAL_RCC_OscConfig+0x4f8>)
 8005dae:	4313      	orrs	r3, r2
 8005db0:	604b      	str	r3, [r1, #4]
 8005db2:	e023      	b.n	8005dfc <HAL_RCC_OscConfig+0x434>
 8005db4:	4b42      	ldr	r3, [pc, #264]	@ (8005ec0 <HAL_RCC_OscConfig+0x4f8>)
 8005db6:	68db      	ldr	r3, [r3, #12]
 8005db8:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6a1b      	ldr	r3, [r3, #32]
 8005dc0:	061b      	lsls	r3, r3, #24
 8005dc2:	493f      	ldr	r1, [pc, #252]	@ (8005ec0 <HAL_RCC_OscConfig+0x4f8>)
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	60cb      	str	r3, [r1, #12]
 8005dc8:	e018      	b.n	8005dfc <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005dca:	4b3d      	ldr	r3, [pc, #244]	@ (8005ec0 <HAL_RCC_OscConfig+0x4f8>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4a3c      	ldr	r2, [pc, #240]	@ (8005ec0 <HAL_RCC_OscConfig+0x4f8>)
 8005dd0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005dd4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dd6:	f7fb facd 	bl	8001374 <HAL_GetTick>
 8005dda:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005ddc:	e008      	b.n	8005df0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005dde:	f7fb fac9 	bl	8001374 <HAL_GetTick>
 8005de2:	4602      	mov	r2, r0
 8005de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005de6:	1ad3      	subs	r3, r2, r3
 8005de8:	2b02      	cmp	r3, #2
 8005dea:	d901      	bls.n	8005df0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005dec:	2303      	movs	r3, #3
 8005dee:	e23d      	b.n	800626c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005df0:	4b33      	ldr	r3, [pc, #204]	@ (8005ec0 <HAL_RCC_OscConfig+0x4f8>)
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d1f0      	bne.n	8005dde <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f003 0308 	and.w	r3, r3, #8
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d036      	beq.n	8005e76 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	695b      	ldr	r3, [r3, #20]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d019      	beq.n	8005e44 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e10:	4b2b      	ldr	r3, [pc, #172]	@ (8005ec0 <HAL_RCC_OscConfig+0x4f8>)
 8005e12:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e14:	4a2a      	ldr	r2, [pc, #168]	@ (8005ec0 <HAL_RCC_OscConfig+0x4f8>)
 8005e16:	f043 0301 	orr.w	r3, r3, #1
 8005e1a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e1c:	f7fb faaa 	bl	8001374 <HAL_GetTick>
 8005e20:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005e22:	e008      	b.n	8005e36 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e24:	f7fb faa6 	bl	8001374 <HAL_GetTick>
 8005e28:	4602      	mov	r2, r0
 8005e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e2c:	1ad3      	subs	r3, r2, r3
 8005e2e:	2b02      	cmp	r3, #2
 8005e30:	d901      	bls.n	8005e36 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8005e32:	2303      	movs	r3, #3
 8005e34:	e21a      	b.n	800626c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005e36:	4b22      	ldr	r3, [pc, #136]	@ (8005ec0 <HAL_RCC_OscConfig+0x4f8>)
 8005e38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e3a:	f003 0302 	and.w	r3, r3, #2
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d0f0      	beq.n	8005e24 <HAL_RCC_OscConfig+0x45c>
 8005e42:	e018      	b.n	8005e76 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005e44:	4b1e      	ldr	r3, [pc, #120]	@ (8005ec0 <HAL_RCC_OscConfig+0x4f8>)
 8005e46:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e48:	4a1d      	ldr	r2, [pc, #116]	@ (8005ec0 <HAL_RCC_OscConfig+0x4f8>)
 8005e4a:	f023 0301 	bic.w	r3, r3, #1
 8005e4e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e50:	f7fb fa90 	bl	8001374 <HAL_GetTick>
 8005e54:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005e56:	e008      	b.n	8005e6a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e58:	f7fb fa8c 	bl	8001374 <HAL_GetTick>
 8005e5c:	4602      	mov	r2, r0
 8005e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e60:	1ad3      	subs	r3, r2, r3
 8005e62:	2b02      	cmp	r3, #2
 8005e64:	d901      	bls.n	8005e6a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8005e66:	2303      	movs	r3, #3
 8005e68:	e200      	b.n	800626c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005e6a:	4b15      	ldr	r3, [pc, #84]	@ (8005ec0 <HAL_RCC_OscConfig+0x4f8>)
 8005e6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e6e:	f003 0302 	and.w	r3, r3, #2
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d1f0      	bne.n	8005e58 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f003 0320 	and.w	r3, r3, #32
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d039      	beq.n	8005ef6 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	699b      	ldr	r3, [r3, #24]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d01c      	beq.n	8005ec4 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005e8a:	4b0d      	ldr	r3, [pc, #52]	@ (8005ec0 <HAL_RCC_OscConfig+0x4f8>)
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	4a0c      	ldr	r2, [pc, #48]	@ (8005ec0 <HAL_RCC_OscConfig+0x4f8>)
 8005e90:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005e94:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005e96:	f7fb fa6d 	bl	8001374 <HAL_GetTick>
 8005e9a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005e9c:	e008      	b.n	8005eb0 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005e9e:	f7fb fa69 	bl	8001374 <HAL_GetTick>
 8005ea2:	4602      	mov	r2, r0
 8005ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ea6:	1ad3      	subs	r3, r2, r3
 8005ea8:	2b02      	cmp	r3, #2
 8005eaa:	d901      	bls.n	8005eb0 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8005eac:	2303      	movs	r3, #3
 8005eae:	e1dd      	b.n	800626c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005eb0:	4b03      	ldr	r3, [pc, #12]	@ (8005ec0 <HAL_RCC_OscConfig+0x4f8>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d0f0      	beq.n	8005e9e <HAL_RCC_OscConfig+0x4d6>
 8005ebc:	e01b      	b.n	8005ef6 <HAL_RCC_OscConfig+0x52e>
 8005ebe:	bf00      	nop
 8005ec0:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005ec4:	4b9b      	ldr	r3, [pc, #620]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	4a9a      	ldr	r2, [pc, #616]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 8005eca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005ece:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005ed0:	f7fb fa50 	bl	8001374 <HAL_GetTick>
 8005ed4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005ed6:	e008      	b.n	8005eea <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005ed8:	f7fb fa4c 	bl	8001374 <HAL_GetTick>
 8005edc:	4602      	mov	r2, r0
 8005ede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ee0:	1ad3      	subs	r3, r2, r3
 8005ee2:	2b02      	cmp	r3, #2
 8005ee4:	d901      	bls.n	8005eea <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8005ee6:	2303      	movs	r3, #3
 8005ee8:	e1c0      	b.n	800626c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005eea:	4b92      	ldr	r3, [pc, #584]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d1f0      	bne.n	8005ed8 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f003 0304 	and.w	r3, r3, #4
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	f000 8081 	beq.w	8006006 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005f04:	4b8c      	ldr	r3, [pc, #560]	@ (8006138 <HAL_RCC_OscConfig+0x770>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	4a8b      	ldr	r2, [pc, #556]	@ (8006138 <HAL_RCC_OscConfig+0x770>)
 8005f0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f0e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005f10:	f7fb fa30 	bl	8001374 <HAL_GetTick>
 8005f14:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005f16:	e008      	b.n	8005f2a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f18:	f7fb fa2c 	bl	8001374 <HAL_GetTick>
 8005f1c:	4602      	mov	r2, r0
 8005f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f20:	1ad3      	subs	r3, r2, r3
 8005f22:	2b64      	cmp	r3, #100	@ 0x64
 8005f24:	d901      	bls.n	8005f2a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8005f26:	2303      	movs	r3, #3
 8005f28:	e1a0      	b.n	800626c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005f2a:	4b83      	ldr	r3, [pc, #524]	@ (8006138 <HAL_RCC_OscConfig+0x770>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d0f0      	beq.n	8005f18 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	689b      	ldr	r3, [r3, #8]
 8005f3a:	2b01      	cmp	r3, #1
 8005f3c:	d106      	bne.n	8005f4c <HAL_RCC_OscConfig+0x584>
 8005f3e:	4b7d      	ldr	r3, [pc, #500]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 8005f40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f42:	4a7c      	ldr	r2, [pc, #496]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 8005f44:	f043 0301 	orr.w	r3, r3, #1
 8005f48:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f4a:	e02d      	b.n	8005fa8 <HAL_RCC_OscConfig+0x5e0>
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	689b      	ldr	r3, [r3, #8]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d10c      	bne.n	8005f6e <HAL_RCC_OscConfig+0x5a6>
 8005f54:	4b77      	ldr	r3, [pc, #476]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 8005f56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f58:	4a76      	ldr	r2, [pc, #472]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 8005f5a:	f023 0301 	bic.w	r3, r3, #1
 8005f5e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f60:	4b74      	ldr	r3, [pc, #464]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 8005f62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f64:	4a73      	ldr	r2, [pc, #460]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 8005f66:	f023 0304 	bic.w	r3, r3, #4
 8005f6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f6c:	e01c      	b.n	8005fa8 <HAL_RCC_OscConfig+0x5e0>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	689b      	ldr	r3, [r3, #8]
 8005f72:	2b05      	cmp	r3, #5
 8005f74:	d10c      	bne.n	8005f90 <HAL_RCC_OscConfig+0x5c8>
 8005f76:	4b6f      	ldr	r3, [pc, #444]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 8005f78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f7a:	4a6e      	ldr	r2, [pc, #440]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 8005f7c:	f043 0304 	orr.w	r3, r3, #4
 8005f80:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f82:	4b6c      	ldr	r3, [pc, #432]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 8005f84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f86:	4a6b      	ldr	r2, [pc, #428]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 8005f88:	f043 0301 	orr.w	r3, r3, #1
 8005f8c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f8e:	e00b      	b.n	8005fa8 <HAL_RCC_OscConfig+0x5e0>
 8005f90:	4b68      	ldr	r3, [pc, #416]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 8005f92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f94:	4a67      	ldr	r2, [pc, #412]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 8005f96:	f023 0301 	bic.w	r3, r3, #1
 8005f9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f9c:	4b65      	ldr	r3, [pc, #404]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 8005f9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fa0:	4a64      	ldr	r2, [pc, #400]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 8005fa2:	f023 0304 	bic.w	r3, r3, #4
 8005fa6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	689b      	ldr	r3, [r3, #8]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d015      	beq.n	8005fdc <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fb0:	f7fb f9e0 	bl	8001374 <HAL_GetTick>
 8005fb4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005fb6:	e00a      	b.n	8005fce <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fb8:	f7fb f9dc 	bl	8001374 <HAL_GetTick>
 8005fbc:	4602      	mov	r2, r0
 8005fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fc0:	1ad3      	subs	r3, r2, r3
 8005fc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d901      	bls.n	8005fce <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8005fca:	2303      	movs	r3, #3
 8005fcc:	e14e      	b.n	800626c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005fce:	4b59      	ldr	r3, [pc, #356]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 8005fd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fd2:	f003 0302 	and.w	r3, r3, #2
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d0ee      	beq.n	8005fb8 <HAL_RCC_OscConfig+0x5f0>
 8005fda:	e014      	b.n	8006006 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fdc:	f7fb f9ca 	bl	8001374 <HAL_GetTick>
 8005fe0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005fe2:	e00a      	b.n	8005ffa <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fe4:	f7fb f9c6 	bl	8001374 <HAL_GetTick>
 8005fe8:	4602      	mov	r2, r0
 8005fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fec:	1ad3      	subs	r3, r2, r3
 8005fee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d901      	bls.n	8005ffa <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8005ff6:	2303      	movs	r3, #3
 8005ff8:	e138      	b.n	800626c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005ffa:	4b4e      	ldr	r3, [pc, #312]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 8005ffc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ffe:	f003 0302 	and.w	r3, r3, #2
 8006002:	2b00      	cmp	r3, #0
 8006004:	d1ee      	bne.n	8005fe4 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800600a:	2b00      	cmp	r3, #0
 800600c:	f000 812d 	beq.w	800626a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006010:	4b48      	ldr	r3, [pc, #288]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 8006012:	691b      	ldr	r3, [r3, #16]
 8006014:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006018:	2b18      	cmp	r3, #24
 800601a:	f000 80bd 	beq.w	8006198 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006022:	2b02      	cmp	r3, #2
 8006024:	f040 809e 	bne.w	8006164 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006028:	4b42      	ldr	r3, [pc, #264]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	4a41      	ldr	r2, [pc, #260]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 800602e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006032:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006034:	f7fb f99e 	bl	8001374 <HAL_GetTick>
 8006038:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800603a:	e008      	b.n	800604e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800603c:	f7fb f99a 	bl	8001374 <HAL_GetTick>
 8006040:	4602      	mov	r2, r0
 8006042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006044:	1ad3      	subs	r3, r2, r3
 8006046:	2b02      	cmp	r3, #2
 8006048:	d901      	bls.n	800604e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800604a:	2303      	movs	r3, #3
 800604c:	e10e      	b.n	800626c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800604e:	4b39      	ldr	r3, [pc, #228]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006056:	2b00      	cmp	r3, #0
 8006058:	d1f0      	bne.n	800603c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800605a:	4b36      	ldr	r3, [pc, #216]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 800605c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800605e:	4b37      	ldr	r3, [pc, #220]	@ (800613c <HAL_RCC_OscConfig+0x774>)
 8006060:	4013      	ands	r3, r2
 8006062:	687a      	ldr	r2, [r7, #4]
 8006064:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8006066:	687a      	ldr	r2, [r7, #4]
 8006068:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800606a:	0112      	lsls	r2, r2, #4
 800606c:	430a      	orrs	r2, r1
 800606e:	4931      	ldr	r1, [pc, #196]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 8006070:	4313      	orrs	r3, r2
 8006072:	628b      	str	r3, [r1, #40]	@ 0x28
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006078:	3b01      	subs	r3, #1
 800607a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006082:	3b01      	subs	r3, #1
 8006084:	025b      	lsls	r3, r3, #9
 8006086:	b29b      	uxth	r3, r3
 8006088:	431a      	orrs	r2, r3
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800608e:	3b01      	subs	r3, #1
 8006090:	041b      	lsls	r3, r3, #16
 8006092:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006096:	431a      	orrs	r2, r3
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800609c:	3b01      	subs	r3, #1
 800609e:	061b      	lsls	r3, r3, #24
 80060a0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80060a4:	4923      	ldr	r1, [pc, #140]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 80060a6:	4313      	orrs	r3, r2
 80060a8:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80060aa:	4b22      	ldr	r3, [pc, #136]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 80060ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060ae:	4a21      	ldr	r2, [pc, #132]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 80060b0:	f023 0301 	bic.w	r3, r3, #1
 80060b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80060b6:	4b1f      	ldr	r3, [pc, #124]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 80060b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80060ba:	4b21      	ldr	r3, [pc, #132]	@ (8006140 <HAL_RCC_OscConfig+0x778>)
 80060bc:	4013      	ands	r3, r2
 80060be:	687a      	ldr	r2, [r7, #4]
 80060c0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80060c2:	00d2      	lsls	r2, r2, #3
 80060c4:	491b      	ldr	r1, [pc, #108]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 80060c6:	4313      	orrs	r3, r2
 80060c8:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80060ca:	4b1a      	ldr	r3, [pc, #104]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 80060cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060ce:	f023 020c 	bic.w	r2, r3, #12
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060d6:	4917      	ldr	r1, [pc, #92]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 80060d8:	4313      	orrs	r3, r2
 80060da:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80060dc:	4b15      	ldr	r3, [pc, #84]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 80060de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060e0:	f023 0202 	bic.w	r2, r3, #2
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060e8:	4912      	ldr	r1, [pc, #72]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 80060ea:	4313      	orrs	r3, r2
 80060ec:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80060ee:	4b11      	ldr	r3, [pc, #68]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 80060f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060f2:	4a10      	ldr	r2, [pc, #64]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 80060f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80060f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80060fa:	4b0e      	ldr	r3, [pc, #56]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 80060fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060fe:	4a0d      	ldr	r2, [pc, #52]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 8006100:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006104:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006106:	4b0b      	ldr	r3, [pc, #44]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 8006108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800610a:	4a0a      	ldr	r2, [pc, #40]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 800610c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006110:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8006112:	4b08      	ldr	r3, [pc, #32]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 8006114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006116:	4a07      	ldr	r2, [pc, #28]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 8006118:	f043 0301 	orr.w	r3, r3, #1
 800611c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800611e:	4b05      	ldr	r3, [pc, #20]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	4a04      	ldr	r2, [pc, #16]	@ (8006134 <HAL_RCC_OscConfig+0x76c>)
 8006124:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006128:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800612a:	f7fb f923 	bl	8001374 <HAL_GetTick>
 800612e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006130:	e011      	b.n	8006156 <HAL_RCC_OscConfig+0x78e>
 8006132:	bf00      	nop
 8006134:	58024400 	.word	0x58024400
 8006138:	58024800 	.word	0x58024800
 800613c:	fffffc0c 	.word	0xfffffc0c
 8006140:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006144:	f7fb f916 	bl	8001374 <HAL_GetTick>
 8006148:	4602      	mov	r2, r0
 800614a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800614c:	1ad3      	subs	r3, r2, r3
 800614e:	2b02      	cmp	r3, #2
 8006150:	d901      	bls.n	8006156 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8006152:	2303      	movs	r3, #3
 8006154:	e08a      	b.n	800626c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006156:	4b47      	ldr	r3, [pc, #284]	@ (8006274 <HAL_RCC_OscConfig+0x8ac>)
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800615e:	2b00      	cmp	r3, #0
 8006160:	d0f0      	beq.n	8006144 <HAL_RCC_OscConfig+0x77c>
 8006162:	e082      	b.n	800626a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006164:	4b43      	ldr	r3, [pc, #268]	@ (8006274 <HAL_RCC_OscConfig+0x8ac>)
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	4a42      	ldr	r2, [pc, #264]	@ (8006274 <HAL_RCC_OscConfig+0x8ac>)
 800616a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800616e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006170:	f7fb f900 	bl	8001374 <HAL_GetTick>
 8006174:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006176:	e008      	b.n	800618a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006178:	f7fb f8fc 	bl	8001374 <HAL_GetTick>
 800617c:	4602      	mov	r2, r0
 800617e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006180:	1ad3      	subs	r3, r2, r3
 8006182:	2b02      	cmp	r3, #2
 8006184:	d901      	bls.n	800618a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8006186:	2303      	movs	r3, #3
 8006188:	e070      	b.n	800626c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800618a:	4b3a      	ldr	r3, [pc, #232]	@ (8006274 <HAL_RCC_OscConfig+0x8ac>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006192:	2b00      	cmp	r3, #0
 8006194:	d1f0      	bne.n	8006178 <HAL_RCC_OscConfig+0x7b0>
 8006196:	e068      	b.n	800626a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006198:	4b36      	ldr	r3, [pc, #216]	@ (8006274 <HAL_RCC_OscConfig+0x8ac>)
 800619a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800619c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800619e:	4b35      	ldr	r3, [pc, #212]	@ (8006274 <HAL_RCC_OscConfig+0x8ac>)
 80061a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061a2:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061a8:	2b01      	cmp	r3, #1
 80061aa:	d031      	beq.n	8006210 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80061ac:	693b      	ldr	r3, [r7, #16]
 80061ae:	f003 0203 	and.w	r2, r3, #3
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80061b6:	429a      	cmp	r2, r3
 80061b8:	d12a      	bne.n	8006210 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80061ba:	693b      	ldr	r3, [r7, #16]
 80061bc:	091b      	lsrs	r3, r3, #4
 80061be:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80061c6:	429a      	cmp	r2, r3
 80061c8:	d122      	bne.n	8006210 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061d4:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80061d6:	429a      	cmp	r2, r3
 80061d8:	d11a      	bne.n	8006210 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	0a5b      	lsrs	r3, r3, #9
 80061de:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061e6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80061e8:	429a      	cmp	r2, r3
 80061ea:	d111      	bne.n	8006210 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	0c1b      	lsrs	r3, r3, #16
 80061f0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061f8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80061fa:	429a      	cmp	r2, r3
 80061fc:	d108      	bne.n	8006210 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	0e1b      	lsrs	r3, r3, #24
 8006202:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800620a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800620c:	429a      	cmp	r2, r3
 800620e:	d001      	beq.n	8006214 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8006210:	2301      	movs	r3, #1
 8006212:	e02b      	b.n	800626c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8006214:	4b17      	ldr	r3, [pc, #92]	@ (8006274 <HAL_RCC_OscConfig+0x8ac>)
 8006216:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006218:	08db      	lsrs	r3, r3, #3
 800621a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800621e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006224:	693a      	ldr	r2, [r7, #16]
 8006226:	429a      	cmp	r2, r3
 8006228:	d01f      	beq.n	800626a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800622a:	4b12      	ldr	r3, [pc, #72]	@ (8006274 <HAL_RCC_OscConfig+0x8ac>)
 800622c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800622e:	4a11      	ldr	r2, [pc, #68]	@ (8006274 <HAL_RCC_OscConfig+0x8ac>)
 8006230:	f023 0301 	bic.w	r3, r3, #1
 8006234:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006236:	f7fb f89d 	bl	8001374 <HAL_GetTick>
 800623a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800623c:	bf00      	nop
 800623e:	f7fb f899 	bl	8001374 <HAL_GetTick>
 8006242:	4602      	mov	r2, r0
 8006244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006246:	4293      	cmp	r3, r2
 8006248:	d0f9      	beq.n	800623e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800624a:	4b0a      	ldr	r3, [pc, #40]	@ (8006274 <HAL_RCC_OscConfig+0x8ac>)
 800624c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800624e:	4b0a      	ldr	r3, [pc, #40]	@ (8006278 <HAL_RCC_OscConfig+0x8b0>)
 8006250:	4013      	ands	r3, r2
 8006252:	687a      	ldr	r2, [r7, #4]
 8006254:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006256:	00d2      	lsls	r2, r2, #3
 8006258:	4906      	ldr	r1, [pc, #24]	@ (8006274 <HAL_RCC_OscConfig+0x8ac>)
 800625a:	4313      	orrs	r3, r2
 800625c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800625e:	4b05      	ldr	r3, [pc, #20]	@ (8006274 <HAL_RCC_OscConfig+0x8ac>)
 8006260:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006262:	4a04      	ldr	r2, [pc, #16]	@ (8006274 <HAL_RCC_OscConfig+0x8ac>)
 8006264:	f043 0301 	orr.w	r3, r3, #1
 8006268:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800626a:	2300      	movs	r3, #0
}
 800626c:	4618      	mov	r0, r3
 800626e:	3730      	adds	r7, #48	@ 0x30
 8006270:	46bd      	mov	sp, r7
 8006272:	bd80      	pop	{r7, pc}
 8006274:	58024400 	.word	0x58024400
 8006278:	ffff0007 	.word	0xffff0007

0800627c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800627c:	b580      	push	{r7, lr}
 800627e:	b086      	sub	sp, #24
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
 8006284:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d101      	bne.n	8006290 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800628c:	2301      	movs	r3, #1
 800628e:	e19c      	b.n	80065ca <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006290:	4b8a      	ldr	r3, [pc, #552]	@ (80064bc <HAL_RCC_ClockConfig+0x240>)
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f003 030f 	and.w	r3, r3, #15
 8006298:	683a      	ldr	r2, [r7, #0]
 800629a:	429a      	cmp	r2, r3
 800629c:	d910      	bls.n	80062c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800629e:	4b87      	ldr	r3, [pc, #540]	@ (80064bc <HAL_RCC_ClockConfig+0x240>)
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f023 020f 	bic.w	r2, r3, #15
 80062a6:	4985      	ldr	r1, [pc, #532]	@ (80064bc <HAL_RCC_ClockConfig+0x240>)
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	4313      	orrs	r3, r2
 80062ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80062ae:	4b83      	ldr	r3, [pc, #524]	@ (80064bc <HAL_RCC_ClockConfig+0x240>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f003 030f 	and.w	r3, r3, #15
 80062b6:	683a      	ldr	r2, [r7, #0]
 80062b8:	429a      	cmp	r2, r3
 80062ba:	d001      	beq.n	80062c0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80062bc:	2301      	movs	r3, #1
 80062be:	e184      	b.n	80065ca <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f003 0304 	and.w	r3, r3, #4
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d010      	beq.n	80062ee <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	691a      	ldr	r2, [r3, #16]
 80062d0:	4b7b      	ldr	r3, [pc, #492]	@ (80064c0 <HAL_RCC_ClockConfig+0x244>)
 80062d2:	699b      	ldr	r3, [r3, #24]
 80062d4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80062d8:	429a      	cmp	r2, r3
 80062da:	d908      	bls.n	80062ee <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80062dc:	4b78      	ldr	r3, [pc, #480]	@ (80064c0 <HAL_RCC_ClockConfig+0x244>)
 80062de:	699b      	ldr	r3, [r3, #24]
 80062e0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	691b      	ldr	r3, [r3, #16]
 80062e8:	4975      	ldr	r1, [pc, #468]	@ (80064c0 <HAL_RCC_ClockConfig+0x244>)
 80062ea:	4313      	orrs	r3, r2
 80062ec:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f003 0308 	and.w	r3, r3, #8
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d010      	beq.n	800631c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	695a      	ldr	r2, [r3, #20]
 80062fe:	4b70      	ldr	r3, [pc, #448]	@ (80064c0 <HAL_RCC_ClockConfig+0x244>)
 8006300:	69db      	ldr	r3, [r3, #28]
 8006302:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006306:	429a      	cmp	r2, r3
 8006308:	d908      	bls.n	800631c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800630a:	4b6d      	ldr	r3, [pc, #436]	@ (80064c0 <HAL_RCC_ClockConfig+0x244>)
 800630c:	69db      	ldr	r3, [r3, #28]
 800630e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	695b      	ldr	r3, [r3, #20]
 8006316:	496a      	ldr	r1, [pc, #424]	@ (80064c0 <HAL_RCC_ClockConfig+0x244>)
 8006318:	4313      	orrs	r3, r2
 800631a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f003 0310 	and.w	r3, r3, #16
 8006324:	2b00      	cmp	r3, #0
 8006326:	d010      	beq.n	800634a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	699a      	ldr	r2, [r3, #24]
 800632c:	4b64      	ldr	r3, [pc, #400]	@ (80064c0 <HAL_RCC_ClockConfig+0x244>)
 800632e:	69db      	ldr	r3, [r3, #28]
 8006330:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006334:	429a      	cmp	r2, r3
 8006336:	d908      	bls.n	800634a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006338:	4b61      	ldr	r3, [pc, #388]	@ (80064c0 <HAL_RCC_ClockConfig+0x244>)
 800633a:	69db      	ldr	r3, [r3, #28]
 800633c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	699b      	ldr	r3, [r3, #24]
 8006344:	495e      	ldr	r1, [pc, #376]	@ (80064c0 <HAL_RCC_ClockConfig+0x244>)
 8006346:	4313      	orrs	r3, r2
 8006348:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f003 0320 	and.w	r3, r3, #32
 8006352:	2b00      	cmp	r3, #0
 8006354:	d010      	beq.n	8006378 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	69da      	ldr	r2, [r3, #28]
 800635a:	4b59      	ldr	r3, [pc, #356]	@ (80064c0 <HAL_RCC_ClockConfig+0x244>)
 800635c:	6a1b      	ldr	r3, [r3, #32]
 800635e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006362:	429a      	cmp	r2, r3
 8006364:	d908      	bls.n	8006378 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006366:	4b56      	ldr	r3, [pc, #344]	@ (80064c0 <HAL_RCC_ClockConfig+0x244>)
 8006368:	6a1b      	ldr	r3, [r3, #32]
 800636a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	69db      	ldr	r3, [r3, #28]
 8006372:	4953      	ldr	r1, [pc, #332]	@ (80064c0 <HAL_RCC_ClockConfig+0x244>)
 8006374:	4313      	orrs	r3, r2
 8006376:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f003 0302 	and.w	r3, r3, #2
 8006380:	2b00      	cmp	r3, #0
 8006382:	d010      	beq.n	80063a6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	68da      	ldr	r2, [r3, #12]
 8006388:	4b4d      	ldr	r3, [pc, #308]	@ (80064c0 <HAL_RCC_ClockConfig+0x244>)
 800638a:	699b      	ldr	r3, [r3, #24]
 800638c:	f003 030f 	and.w	r3, r3, #15
 8006390:	429a      	cmp	r2, r3
 8006392:	d908      	bls.n	80063a6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006394:	4b4a      	ldr	r3, [pc, #296]	@ (80064c0 <HAL_RCC_ClockConfig+0x244>)
 8006396:	699b      	ldr	r3, [r3, #24]
 8006398:	f023 020f 	bic.w	r2, r3, #15
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	68db      	ldr	r3, [r3, #12]
 80063a0:	4947      	ldr	r1, [pc, #284]	@ (80064c0 <HAL_RCC_ClockConfig+0x244>)
 80063a2:	4313      	orrs	r3, r2
 80063a4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f003 0301 	and.w	r3, r3, #1
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d055      	beq.n	800645e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80063b2:	4b43      	ldr	r3, [pc, #268]	@ (80064c0 <HAL_RCC_ClockConfig+0x244>)
 80063b4:	699b      	ldr	r3, [r3, #24]
 80063b6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	689b      	ldr	r3, [r3, #8]
 80063be:	4940      	ldr	r1, [pc, #256]	@ (80064c0 <HAL_RCC_ClockConfig+0x244>)
 80063c0:	4313      	orrs	r3, r2
 80063c2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	685b      	ldr	r3, [r3, #4]
 80063c8:	2b02      	cmp	r3, #2
 80063ca:	d107      	bne.n	80063dc <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80063cc:	4b3c      	ldr	r3, [pc, #240]	@ (80064c0 <HAL_RCC_ClockConfig+0x244>)
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d121      	bne.n	800641c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80063d8:	2301      	movs	r3, #1
 80063da:	e0f6      	b.n	80065ca <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	685b      	ldr	r3, [r3, #4]
 80063e0:	2b03      	cmp	r3, #3
 80063e2:	d107      	bne.n	80063f4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80063e4:	4b36      	ldr	r3, [pc, #216]	@ (80064c0 <HAL_RCC_ClockConfig+0x244>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d115      	bne.n	800641c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80063f0:	2301      	movs	r3, #1
 80063f2:	e0ea      	b.n	80065ca <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	685b      	ldr	r3, [r3, #4]
 80063f8:	2b01      	cmp	r3, #1
 80063fa:	d107      	bne.n	800640c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80063fc:	4b30      	ldr	r3, [pc, #192]	@ (80064c0 <HAL_RCC_ClockConfig+0x244>)
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006404:	2b00      	cmp	r3, #0
 8006406:	d109      	bne.n	800641c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006408:	2301      	movs	r3, #1
 800640a:	e0de      	b.n	80065ca <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800640c:	4b2c      	ldr	r3, [pc, #176]	@ (80064c0 <HAL_RCC_ClockConfig+0x244>)
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f003 0304 	and.w	r3, r3, #4
 8006414:	2b00      	cmp	r3, #0
 8006416:	d101      	bne.n	800641c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006418:	2301      	movs	r3, #1
 800641a:	e0d6      	b.n	80065ca <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800641c:	4b28      	ldr	r3, [pc, #160]	@ (80064c0 <HAL_RCC_ClockConfig+0x244>)
 800641e:	691b      	ldr	r3, [r3, #16]
 8006420:	f023 0207 	bic.w	r2, r3, #7
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	685b      	ldr	r3, [r3, #4]
 8006428:	4925      	ldr	r1, [pc, #148]	@ (80064c0 <HAL_RCC_ClockConfig+0x244>)
 800642a:	4313      	orrs	r3, r2
 800642c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800642e:	f7fa ffa1 	bl	8001374 <HAL_GetTick>
 8006432:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006434:	e00a      	b.n	800644c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006436:	f7fa ff9d 	bl	8001374 <HAL_GetTick>
 800643a:	4602      	mov	r2, r0
 800643c:	697b      	ldr	r3, [r7, #20]
 800643e:	1ad3      	subs	r3, r2, r3
 8006440:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006444:	4293      	cmp	r3, r2
 8006446:	d901      	bls.n	800644c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8006448:	2303      	movs	r3, #3
 800644a:	e0be      	b.n	80065ca <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800644c:	4b1c      	ldr	r3, [pc, #112]	@ (80064c0 <HAL_RCC_ClockConfig+0x244>)
 800644e:	691b      	ldr	r3, [r3, #16]
 8006450:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	685b      	ldr	r3, [r3, #4]
 8006458:	00db      	lsls	r3, r3, #3
 800645a:	429a      	cmp	r2, r3
 800645c:	d1eb      	bne.n	8006436 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f003 0302 	and.w	r3, r3, #2
 8006466:	2b00      	cmp	r3, #0
 8006468:	d010      	beq.n	800648c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	68da      	ldr	r2, [r3, #12]
 800646e:	4b14      	ldr	r3, [pc, #80]	@ (80064c0 <HAL_RCC_ClockConfig+0x244>)
 8006470:	699b      	ldr	r3, [r3, #24]
 8006472:	f003 030f 	and.w	r3, r3, #15
 8006476:	429a      	cmp	r2, r3
 8006478:	d208      	bcs.n	800648c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800647a:	4b11      	ldr	r3, [pc, #68]	@ (80064c0 <HAL_RCC_ClockConfig+0x244>)
 800647c:	699b      	ldr	r3, [r3, #24]
 800647e:	f023 020f 	bic.w	r2, r3, #15
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	68db      	ldr	r3, [r3, #12]
 8006486:	490e      	ldr	r1, [pc, #56]	@ (80064c0 <HAL_RCC_ClockConfig+0x244>)
 8006488:	4313      	orrs	r3, r2
 800648a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800648c:	4b0b      	ldr	r3, [pc, #44]	@ (80064bc <HAL_RCC_ClockConfig+0x240>)
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f003 030f 	and.w	r3, r3, #15
 8006494:	683a      	ldr	r2, [r7, #0]
 8006496:	429a      	cmp	r2, r3
 8006498:	d214      	bcs.n	80064c4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800649a:	4b08      	ldr	r3, [pc, #32]	@ (80064bc <HAL_RCC_ClockConfig+0x240>)
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f023 020f 	bic.w	r2, r3, #15
 80064a2:	4906      	ldr	r1, [pc, #24]	@ (80064bc <HAL_RCC_ClockConfig+0x240>)
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	4313      	orrs	r3, r2
 80064a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80064aa:	4b04      	ldr	r3, [pc, #16]	@ (80064bc <HAL_RCC_ClockConfig+0x240>)
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f003 030f 	and.w	r3, r3, #15
 80064b2:	683a      	ldr	r2, [r7, #0]
 80064b4:	429a      	cmp	r2, r3
 80064b6:	d005      	beq.n	80064c4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80064b8:	2301      	movs	r3, #1
 80064ba:	e086      	b.n	80065ca <HAL_RCC_ClockConfig+0x34e>
 80064bc:	52002000 	.word	0x52002000
 80064c0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f003 0304 	and.w	r3, r3, #4
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d010      	beq.n	80064f2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	691a      	ldr	r2, [r3, #16]
 80064d4:	4b3f      	ldr	r3, [pc, #252]	@ (80065d4 <HAL_RCC_ClockConfig+0x358>)
 80064d6:	699b      	ldr	r3, [r3, #24]
 80064d8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80064dc:	429a      	cmp	r2, r3
 80064de:	d208      	bcs.n	80064f2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80064e0:	4b3c      	ldr	r3, [pc, #240]	@ (80065d4 <HAL_RCC_ClockConfig+0x358>)
 80064e2:	699b      	ldr	r3, [r3, #24]
 80064e4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	691b      	ldr	r3, [r3, #16]
 80064ec:	4939      	ldr	r1, [pc, #228]	@ (80065d4 <HAL_RCC_ClockConfig+0x358>)
 80064ee:	4313      	orrs	r3, r2
 80064f0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f003 0308 	and.w	r3, r3, #8
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d010      	beq.n	8006520 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	695a      	ldr	r2, [r3, #20]
 8006502:	4b34      	ldr	r3, [pc, #208]	@ (80065d4 <HAL_RCC_ClockConfig+0x358>)
 8006504:	69db      	ldr	r3, [r3, #28]
 8006506:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800650a:	429a      	cmp	r2, r3
 800650c:	d208      	bcs.n	8006520 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800650e:	4b31      	ldr	r3, [pc, #196]	@ (80065d4 <HAL_RCC_ClockConfig+0x358>)
 8006510:	69db      	ldr	r3, [r3, #28]
 8006512:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	695b      	ldr	r3, [r3, #20]
 800651a:	492e      	ldr	r1, [pc, #184]	@ (80065d4 <HAL_RCC_ClockConfig+0x358>)
 800651c:	4313      	orrs	r3, r2
 800651e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f003 0310 	and.w	r3, r3, #16
 8006528:	2b00      	cmp	r3, #0
 800652a:	d010      	beq.n	800654e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	699a      	ldr	r2, [r3, #24]
 8006530:	4b28      	ldr	r3, [pc, #160]	@ (80065d4 <HAL_RCC_ClockConfig+0x358>)
 8006532:	69db      	ldr	r3, [r3, #28]
 8006534:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006538:	429a      	cmp	r2, r3
 800653a:	d208      	bcs.n	800654e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800653c:	4b25      	ldr	r3, [pc, #148]	@ (80065d4 <HAL_RCC_ClockConfig+0x358>)
 800653e:	69db      	ldr	r3, [r3, #28]
 8006540:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	699b      	ldr	r3, [r3, #24]
 8006548:	4922      	ldr	r1, [pc, #136]	@ (80065d4 <HAL_RCC_ClockConfig+0x358>)
 800654a:	4313      	orrs	r3, r2
 800654c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f003 0320 	and.w	r3, r3, #32
 8006556:	2b00      	cmp	r3, #0
 8006558:	d010      	beq.n	800657c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	69da      	ldr	r2, [r3, #28]
 800655e:	4b1d      	ldr	r3, [pc, #116]	@ (80065d4 <HAL_RCC_ClockConfig+0x358>)
 8006560:	6a1b      	ldr	r3, [r3, #32]
 8006562:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006566:	429a      	cmp	r2, r3
 8006568:	d208      	bcs.n	800657c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800656a:	4b1a      	ldr	r3, [pc, #104]	@ (80065d4 <HAL_RCC_ClockConfig+0x358>)
 800656c:	6a1b      	ldr	r3, [r3, #32]
 800656e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	69db      	ldr	r3, [r3, #28]
 8006576:	4917      	ldr	r1, [pc, #92]	@ (80065d4 <HAL_RCC_ClockConfig+0x358>)
 8006578:	4313      	orrs	r3, r2
 800657a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800657c:	f000 f834 	bl	80065e8 <HAL_RCC_GetSysClockFreq>
 8006580:	4602      	mov	r2, r0
 8006582:	4b14      	ldr	r3, [pc, #80]	@ (80065d4 <HAL_RCC_ClockConfig+0x358>)
 8006584:	699b      	ldr	r3, [r3, #24]
 8006586:	0a1b      	lsrs	r3, r3, #8
 8006588:	f003 030f 	and.w	r3, r3, #15
 800658c:	4912      	ldr	r1, [pc, #72]	@ (80065d8 <HAL_RCC_ClockConfig+0x35c>)
 800658e:	5ccb      	ldrb	r3, [r1, r3]
 8006590:	f003 031f 	and.w	r3, r3, #31
 8006594:	fa22 f303 	lsr.w	r3, r2, r3
 8006598:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800659a:	4b0e      	ldr	r3, [pc, #56]	@ (80065d4 <HAL_RCC_ClockConfig+0x358>)
 800659c:	699b      	ldr	r3, [r3, #24]
 800659e:	f003 030f 	and.w	r3, r3, #15
 80065a2:	4a0d      	ldr	r2, [pc, #52]	@ (80065d8 <HAL_RCC_ClockConfig+0x35c>)
 80065a4:	5cd3      	ldrb	r3, [r2, r3]
 80065a6:	f003 031f 	and.w	r3, r3, #31
 80065aa:	693a      	ldr	r2, [r7, #16]
 80065ac:	fa22 f303 	lsr.w	r3, r2, r3
 80065b0:	4a0a      	ldr	r2, [pc, #40]	@ (80065dc <HAL_RCC_ClockConfig+0x360>)
 80065b2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80065b4:	4a0a      	ldr	r2, [pc, #40]	@ (80065e0 <HAL_RCC_ClockConfig+0x364>)
 80065b6:	693b      	ldr	r3, [r7, #16]
 80065b8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80065ba:	4b0a      	ldr	r3, [pc, #40]	@ (80065e4 <HAL_RCC_ClockConfig+0x368>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	4618      	mov	r0, r3
 80065c0:	f7fa fe8e 	bl	80012e0 <HAL_InitTick>
 80065c4:	4603      	mov	r3, r0
 80065c6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80065c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80065ca:	4618      	mov	r0, r3
 80065cc:	3718      	adds	r7, #24
 80065ce:	46bd      	mov	sp, r7
 80065d0:	bd80      	pop	{r7, pc}
 80065d2:	bf00      	nop
 80065d4:	58024400 	.word	0x58024400
 80065d8:	0800ef84 	.word	0x0800ef84
 80065dc:	24000004 	.word	0x24000004
 80065e0:	24000000 	.word	0x24000000
 80065e4:	24000008 	.word	0x24000008

080065e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80065e8:	b480      	push	{r7}
 80065ea:	b089      	sub	sp, #36	@ 0x24
 80065ec:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80065ee:	4bb3      	ldr	r3, [pc, #716]	@ (80068bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80065f0:	691b      	ldr	r3, [r3, #16]
 80065f2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80065f6:	2b18      	cmp	r3, #24
 80065f8:	f200 8155 	bhi.w	80068a6 <HAL_RCC_GetSysClockFreq+0x2be>
 80065fc:	a201      	add	r2, pc, #4	@ (adr r2, 8006604 <HAL_RCC_GetSysClockFreq+0x1c>)
 80065fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006602:	bf00      	nop
 8006604:	08006669 	.word	0x08006669
 8006608:	080068a7 	.word	0x080068a7
 800660c:	080068a7 	.word	0x080068a7
 8006610:	080068a7 	.word	0x080068a7
 8006614:	080068a7 	.word	0x080068a7
 8006618:	080068a7 	.word	0x080068a7
 800661c:	080068a7 	.word	0x080068a7
 8006620:	080068a7 	.word	0x080068a7
 8006624:	0800668f 	.word	0x0800668f
 8006628:	080068a7 	.word	0x080068a7
 800662c:	080068a7 	.word	0x080068a7
 8006630:	080068a7 	.word	0x080068a7
 8006634:	080068a7 	.word	0x080068a7
 8006638:	080068a7 	.word	0x080068a7
 800663c:	080068a7 	.word	0x080068a7
 8006640:	080068a7 	.word	0x080068a7
 8006644:	08006695 	.word	0x08006695
 8006648:	080068a7 	.word	0x080068a7
 800664c:	080068a7 	.word	0x080068a7
 8006650:	080068a7 	.word	0x080068a7
 8006654:	080068a7 	.word	0x080068a7
 8006658:	080068a7 	.word	0x080068a7
 800665c:	080068a7 	.word	0x080068a7
 8006660:	080068a7 	.word	0x080068a7
 8006664:	0800669b 	.word	0x0800669b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006668:	4b94      	ldr	r3, [pc, #592]	@ (80068bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f003 0320 	and.w	r3, r3, #32
 8006670:	2b00      	cmp	r3, #0
 8006672:	d009      	beq.n	8006688 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006674:	4b91      	ldr	r3, [pc, #580]	@ (80068bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	08db      	lsrs	r3, r3, #3
 800667a:	f003 0303 	and.w	r3, r3, #3
 800667e:	4a90      	ldr	r2, [pc, #576]	@ (80068c0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006680:	fa22 f303 	lsr.w	r3, r2, r3
 8006684:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006686:	e111      	b.n	80068ac <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006688:	4b8d      	ldr	r3, [pc, #564]	@ (80068c0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800668a:	61bb      	str	r3, [r7, #24]
      break;
 800668c:	e10e      	b.n	80068ac <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800668e:	4b8d      	ldr	r3, [pc, #564]	@ (80068c4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006690:	61bb      	str	r3, [r7, #24]
      break;
 8006692:	e10b      	b.n	80068ac <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006694:	4b8c      	ldr	r3, [pc, #560]	@ (80068c8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006696:	61bb      	str	r3, [r7, #24]
      break;
 8006698:	e108      	b.n	80068ac <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800669a:	4b88      	ldr	r3, [pc, #544]	@ (80068bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800669c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800669e:	f003 0303 	and.w	r3, r3, #3
 80066a2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80066a4:	4b85      	ldr	r3, [pc, #532]	@ (80068bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80066a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066a8:	091b      	lsrs	r3, r3, #4
 80066aa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80066ae:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80066b0:	4b82      	ldr	r3, [pc, #520]	@ (80068bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80066b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066b4:	f003 0301 	and.w	r3, r3, #1
 80066b8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80066ba:	4b80      	ldr	r3, [pc, #512]	@ (80068bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80066bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066be:	08db      	lsrs	r3, r3, #3
 80066c0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80066c4:	68fa      	ldr	r2, [r7, #12]
 80066c6:	fb02 f303 	mul.w	r3, r2, r3
 80066ca:	ee07 3a90 	vmov	s15, r3
 80066ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066d2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80066d6:	693b      	ldr	r3, [r7, #16]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	f000 80e1 	beq.w	80068a0 <HAL_RCC_GetSysClockFreq+0x2b8>
 80066de:	697b      	ldr	r3, [r7, #20]
 80066e0:	2b02      	cmp	r3, #2
 80066e2:	f000 8083 	beq.w	80067ec <HAL_RCC_GetSysClockFreq+0x204>
 80066e6:	697b      	ldr	r3, [r7, #20]
 80066e8:	2b02      	cmp	r3, #2
 80066ea:	f200 80a1 	bhi.w	8006830 <HAL_RCC_GetSysClockFreq+0x248>
 80066ee:	697b      	ldr	r3, [r7, #20]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d003      	beq.n	80066fc <HAL_RCC_GetSysClockFreq+0x114>
 80066f4:	697b      	ldr	r3, [r7, #20]
 80066f6:	2b01      	cmp	r3, #1
 80066f8:	d056      	beq.n	80067a8 <HAL_RCC_GetSysClockFreq+0x1c0>
 80066fa:	e099      	b.n	8006830 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80066fc:	4b6f      	ldr	r3, [pc, #444]	@ (80068bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f003 0320 	and.w	r3, r3, #32
 8006704:	2b00      	cmp	r3, #0
 8006706:	d02d      	beq.n	8006764 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006708:	4b6c      	ldr	r3, [pc, #432]	@ (80068bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	08db      	lsrs	r3, r3, #3
 800670e:	f003 0303 	and.w	r3, r3, #3
 8006712:	4a6b      	ldr	r2, [pc, #428]	@ (80068c0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006714:	fa22 f303 	lsr.w	r3, r2, r3
 8006718:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	ee07 3a90 	vmov	s15, r3
 8006720:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006724:	693b      	ldr	r3, [r7, #16]
 8006726:	ee07 3a90 	vmov	s15, r3
 800672a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800672e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006732:	4b62      	ldr	r3, [pc, #392]	@ (80068bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006736:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800673a:	ee07 3a90 	vmov	s15, r3
 800673e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006742:	ed97 6a02 	vldr	s12, [r7, #8]
 8006746:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80068cc <HAL_RCC_GetSysClockFreq+0x2e4>
 800674a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800674e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006752:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006756:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800675a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800675e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8006762:	e087      	b.n	8006874 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006764:	693b      	ldr	r3, [r7, #16]
 8006766:	ee07 3a90 	vmov	s15, r3
 800676a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800676e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80068d0 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006772:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006776:	4b51      	ldr	r3, [pc, #324]	@ (80068bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800677a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800677e:	ee07 3a90 	vmov	s15, r3
 8006782:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006786:	ed97 6a02 	vldr	s12, [r7, #8]
 800678a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80068cc <HAL_RCC_GetSysClockFreq+0x2e4>
 800678e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006792:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006796:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800679a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800679e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067a2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80067a6:	e065      	b.n	8006874 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80067a8:	693b      	ldr	r3, [r7, #16]
 80067aa:	ee07 3a90 	vmov	s15, r3
 80067ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067b2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80068d4 <HAL_RCC_GetSysClockFreq+0x2ec>
 80067b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80067ba:	4b40      	ldr	r3, [pc, #256]	@ (80068bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80067bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067c2:	ee07 3a90 	vmov	s15, r3
 80067c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067ca:	ed97 6a02 	vldr	s12, [r7, #8]
 80067ce:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80068cc <HAL_RCC_GetSysClockFreq+0x2e4>
 80067d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80067de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067e6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80067ea:	e043      	b.n	8006874 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80067ec:	693b      	ldr	r3, [r7, #16]
 80067ee:	ee07 3a90 	vmov	s15, r3
 80067f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067f6:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80068d8 <HAL_RCC_GetSysClockFreq+0x2f0>
 80067fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80067fe:	4b2f      	ldr	r3, [pc, #188]	@ (80068bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006802:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006806:	ee07 3a90 	vmov	s15, r3
 800680a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800680e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006812:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80068cc <HAL_RCC_GetSysClockFreq+0x2e4>
 8006816:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800681a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800681e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006822:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006826:	ee67 7a27 	vmul.f32	s15, s14, s15
 800682a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800682e:	e021      	b.n	8006874 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006830:	693b      	ldr	r3, [r7, #16]
 8006832:	ee07 3a90 	vmov	s15, r3
 8006836:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800683a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80068d4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800683e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006842:	4b1e      	ldr	r3, [pc, #120]	@ (80068bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006846:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800684a:	ee07 3a90 	vmov	s15, r3
 800684e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006852:	ed97 6a02 	vldr	s12, [r7, #8]
 8006856:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80068cc <HAL_RCC_GetSysClockFreq+0x2e4>
 800685a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800685e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006862:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006866:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800686a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800686e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006872:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006874:	4b11      	ldr	r3, [pc, #68]	@ (80068bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006876:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006878:	0a5b      	lsrs	r3, r3, #9
 800687a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800687e:	3301      	adds	r3, #1
 8006880:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	ee07 3a90 	vmov	s15, r3
 8006888:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800688c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006890:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006894:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006898:	ee17 3a90 	vmov	r3, s15
 800689c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800689e:	e005      	b.n	80068ac <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80068a0:	2300      	movs	r3, #0
 80068a2:	61bb      	str	r3, [r7, #24]
      break;
 80068a4:	e002      	b.n	80068ac <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80068a6:	4b07      	ldr	r3, [pc, #28]	@ (80068c4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80068a8:	61bb      	str	r3, [r7, #24]
      break;
 80068aa:	bf00      	nop
  }

  return sysclockfreq;
 80068ac:	69bb      	ldr	r3, [r7, #24]
}
 80068ae:	4618      	mov	r0, r3
 80068b0:	3724      	adds	r7, #36	@ 0x24
 80068b2:	46bd      	mov	sp, r7
 80068b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b8:	4770      	bx	lr
 80068ba:	bf00      	nop
 80068bc:	58024400 	.word	0x58024400
 80068c0:	03d09000 	.word	0x03d09000
 80068c4:	003d0900 	.word	0x003d0900
 80068c8:	007a1200 	.word	0x007a1200
 80068cc:	46000000 	.word	0x46000000
 80068d0:	4c742400 	.word	0x4c742400
 80068d4:	4a742400 	.word	0x4a742400
 80068d8:	4af42400 	.word	0x4af42400

080068dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b082      	sub	sp, #8
 80068e0:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80068e2:	f7ff fe81 	bl	80065e8 <HAL_RCC_GetSysClockFreq>
 80068e6:	4602      	mov	r2, r0
 80068e8:	4b10      	ldr	r3, [pc, #64]	@ (800692c <HAL_RCC_GetHCLKFreq+0x50>)
 80068ea:	699b      	ldr	r3, [r3, #24]
 80068ec:	0a1b      	lsrs	r3, r3, #8
 80068ee:	f003 030f 	and.w	r3, r3, #15
 80068f2:	490f      	ldr	r1, [pc, #60]	@ (8006930 <HAL_RCC_GetHCLKFreq+0x54>)
 80068f4:	5ccb      	ldrb	r3, [r1, r3]
 80068f6:	f003 031f 	and.w	r3, r3, #31
 80068fa:	fa22 f303 	lsr.w	r3, r2, r3
 80068fe:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006900:	4b0a      	ldr	r3, [pc, #40]	@ (800692c <HAL_RCC_GetHCLKFreq+0x50>)
 8006902:	699b      	ldr	r3, [r3, #24]
 8006904:	f003 030f 	and.w	r3, r3, #15
 8006908:	4a09      	ldr	r2, [pc, #36]	@ (8006930 <HAL_RCC_GetHCLKFreq+0x54>)
 800690a:	5cd3      	ldrb	r3, [r2, r3]
 800690c:	f003 031f 	and.w	r3, r3, #31
 8006910:	687a      	ldr	r2, [r7, #4]
 8006912:	fa22 f303 	lsr.w	r3, r2, r3
 8006916:	4a07      	ldr	r2, [pc, #28]	@ (8006934 <HAL_RCC_GetHCLKFreq+0x58>)
 8006918:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800691a:	4a07      	ldr	r2, [pc, #28]	@ (8006938 <HAL_RCC_GetHCLKFreq+0x5c>)
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006920:	4b04      	ldr	r3, [pc, #16]	@ (8006934 <HAL_RCC_GetHCLKFreq+0x58>)
 8006922:	681b      	ldr	r3, [r3, #0]
}
 8006924:	4618      	mov	r0, r3
 8006926:	3708      	adds	r7, #8
 8006928:	46bd      	mov	sp, r7
 800692a:	bd80      	pop	{r7, pc}
 800692c:	58024400 	.word	0x58024400
 8006930:	0800ef84 	.word	0x0800ef84
 8006934:	24000004 	.word	0x24000004
 8006938:	24000000 	.word	0x24000000

0800693c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800693c:	b580      	push	{r7, lr}
 800693e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006940:	f7ff ffcc 	bl	80068dc <HAL_RCC_GetHCLKFreq>
 8006944:	4602      	mov	r2, r0
 8006946:	4b06      	ldr	r3, [pc, #24]	@ (8006960 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006948:	69db      	ldr	r3, [r3, #28]
 800694a:	091b      	lsrs	r3, r3, #4
 800694c:	f003 0307 	and.w	r3, r3, #7
 8006950:	4904      	ldr	r1, [pc, #16]	@ (8006964 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006952:	5ccb      	ldrb	r3, [r1, r3]
 8006954:	f003 031f 	and.w	r3, r3, #31
 8006958:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800695c:	4618      	mov	r0, r3
 800695e:	bd80      	pop	{r7, pc}
 8006960:	58024400 	.word	0x58024400
 8006964:	0800ef84 	.word	0x0800ef84

08006968 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006968:	b580      	push	{r7, lr}
 800696a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800696c:	f7ff ffb6 	bl	80068dc <HAL_RCC_GetHCLKFreq>
 8006970:	4602      	mov	r2, r0
 8006972:	4b06      	ldr	r3, [pc, #24]	@ (800698c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006974:	69db      	ldr	r3, [r3, #28]
 8006976:	0a1b      	lsrs	r3, r3, #8
 8006978:	f003 0307 	and.w	r3, r3, #7
 800697c:	4904      	ldr	r1, [pc, #16]	@ (8006990 <HAL_RCC_GetPCLK2Freq+0x28>)
 800697e:	5ccb      	ldrb	r3, [r1, r3]
 8006980:	f003 031f 	and.w	r3, r3, #31
 8006984:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006988:	4618      	mov	r0, r3
 800698a:	bd80      	pop	{r7, pc}
 800698c:	58024400 	.word	0x58024400
 8006990:	0800ef84 	.word	0x0800ef84

08006994 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006994:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006998:	b0ca      	sub	sp, #296	@ 0x128
 800699a:	af00      	add	r7, sp, #0
 800699c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80069a0:	2300      	movs	r3, #0
 80069a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80069a6:	2300      	movs	r3, #0
 80069a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80069ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069b4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80069b8:	2500      	movs	r5, #0
 80069ba:	ea54 0305 	orrs.w	r3, r4, r5
 80069be:	d049      	beq.n	8006a54 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80069c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069c4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80069c6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80069ca:	d02f      	beq.n	8006a2c <HAL_RCCEx_PeriphCLKConfig+0x98>
 80069cc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80069d0:	d828      	bhi.n	8006a24 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80069d2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80069d6:	d01a      	beq.n	8006a0e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80069d8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80069dc:	d822      	bhi.n	8006a24 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d003      	beq.n	80069ea <HAL_RCCEx_PeriphCLKConfig+0x56>
 80069e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80069e6:	d007      	beq.n	80069f8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80069e8:	e01c      	b.n	8006a24 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80069ea:	4bb8      	ldr	r3, [pc, #736]	@ (8006ccc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80069ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069ee:	4ab7      	ldr	r2, [pc, #732]	@ (8006ccc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80069f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80069f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80069f6:	e01a      	b.n	8006a2e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80069f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069fc:	3308      	adds	r3, #8
 80069fe:	2102      	movs	r1, #2
 8006a00:	4618      	mov	r0, r3
 8006a02:	f002 fb61 	bl	80090c8 <RCCEx_PLL2_Config>
 8006a06:	4603      	mov	r3, r0
 8006a08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006a0c:	e00f      	b.n	8006a2e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006a0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a12:	3328      	adds	r3, #40	@ 0x28
 8006a14:	2102      	movs	r1, #2
 8006a16:	4618      	mov	r0, r3
 8006a18:	f002 fc08 	bl	800922c <RCCEx_PLL3_Config>
 8006a1c:	4603      	mov	r3, r0
 8006a1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006a22:	e004      	b.n	8006a2e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006a24:	2301      	movs	r3, #1
 8006a26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006a2a:	e000      	b.n	8006a2e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8006a2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d10a      	bne.n	8006a4c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006a36:	4ba5      	ldr	r3, [pc, #660]	@ (8006ccc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006a38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a3a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006a3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a42:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006a44:	4aa1      	ldr	r2, [pc, #644]	@ (8006ccc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006a46:	430b      	orrs	r3, r1
 8006a48:	6513      	str	r3, [r2, #80]	@ 0x50
 8006a4a:	e003      	b.n	8006a54 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a50:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006a54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a5c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8006a60:	f04f 0900 	mov.w	r9, #0
 8006a64:	ea58 0309 	orrs.w	r3, r8, r9
 8006a68:	d047      	beq.n	8006afa <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8006a6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a70:	2b04      	cmp	r3, #4
 8006a72:	d82a      	bhi.n	8006aca <HAL_RCCEx_PeriphCLKConfig+0x136>
 8006a74:	a201      	add	r2, pc, #4	@ (adr r2, 8006a7c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006a76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a7a:	bf00      	nop
 8006a7c:	08006a91 	.word	0x08006a91
 8006a80:	08006a9f 	.word	0x08006a9f
 8006a84:	08006ab5 	.word	0x08006ab5
 8006a88:	08006ad3 	.word	0x08006ad3
 8006a8c:	08006ad3 	.word	0x08006ad3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006a90:	4b8e      	ldr	r3, [pc, #568]	@ (8006ccc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a94:	4a8d      	ldr	r2, [pc, #564]	@ (8006ccc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006a96:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006a9a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006a9c:	e01a      	b.n	8006ad4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006a9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006aa2:	3308      	adds	r3, #8
 8006aa4:	2100      	movs	r1, #0
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f002 fb0e 	bl	80090c8 <RCCEx_PLL2_Config>
 8006aac:	4603      	mov	r3, r0
 8006aae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006ab2:	e00f      	b.n	8006ad4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006ab4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ab8:	3328      	adds	r3, #40	@ 0x28
 8006aba:	2100      	movs	r1, #0
 8006abc:	4618      	mov	r0, r3
 8006abe:	f002 fbb5 	bl	800922c <RCCEx_PLL3_Config>
 8006ac2:	4603      	mov	r3, r0
 8006ac4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006ac8:	e004      	b.n	8006ad4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006aca:	2301      	movs	r3, #1
 8006acc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006ad0:	e000      	b.n	8006ad4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8006ad2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ad4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d10a      	bne.n	8006af2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006adc:	4b7b      	ldr	r3, [pc, #492]	@ (8006ccc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006ade:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ae0:	f023 0107 	bic.w	r1, r3, #7
 8006ae4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ae8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006aea:	4a78      	ldr	r2, [pc, #480]	@ (8006ccc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006aec:	430b      	orrs	r3, r1
 8006aee:	6513      	str	r3, [r2, #80]	@ 0x50
 8006af0:	e003      	b.n	8006afa <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006af2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006af6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8006afa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b02:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8006b06:	f04f 0b00 	mov.w	fp, #0
 8006b0a:	ea5a 030b 	orrs.w	r3, sl, fp
 8006b0e:	d04c      	beq.n	8006baa <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8006b10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b1a:	d030      	beq.n	8006b7e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8006b1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b20:	d829      	bhi.n	8006b76 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006b22:	2bc0      	cmp	r3, #192	@ 0xc0
 8006b24:	d02d      	beq.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8006b26:	2bc0      	cmp	r3, #192	@ 0xc0
 8006b28:	d825      	bhi.n	8006b76 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006b2a:	2b80      	cmp	r3, #128	@ 0x80
 8006b2c:	d018      	beq.n	8006b60 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8006b2e:	2b80      	cmp	r3, #128	@ 0x80
 8006b30:	d821      	bhi.n	8006b76 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d002      	beq.n	8006b3c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8006b36:	2b40      	cmp	r3, #64	@ 0x40
 8006b38:	d007      	beq.n	8006b4a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8006b3a:	e01c      	b.n	8006b76 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b3c:	4b63      	ldr	r3, [pc, #396]	@ (8006ccc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006b3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b40:	4a62      	ldr	r2, [pc, #392]	@ (8006ccc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006b42:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006b46:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006b48:	e01c      	b.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006b4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b4e:	3308      	adds	r3, #8
 8006b50:	2100      	movs	r1, #0
 8006b52:	4618      	mov	r0, r3
 8006b54:	f002 fab8 	bl	80090c8 <RCCEx_PLL2_Config>
 8006b58:	4603      	mov	r3, r0
 8006b5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006b5e:	e011      	b.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006b60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b64:	3328      	adds	r3, #40	@ 0x28
 8006b66:	2100      	movs	r1, #0
 8006b68:	4618      	mov	r0, r3
 8006b6a:	f002 fb5f 	bl	800922c <RCCEx_PLL3_Config>
 8006b6e:	4603      	mov	r3, r0
 8006b70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006b74:	e006      	b.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006b76:	2301      	movs	r3, #1
 8006b78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006b7c:	e002      	b.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8006b7e:	bf00      	nop
 8006b80:	e000      	b.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8006b82:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d10a      	bne.n	8006ba2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8006b8c:	4b4f      	ldr	r3, [pc, #316]	@ (8006ccc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006b8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b90:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8006b94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b9a:	4a4c      	ldr	r2, [pc, #304]	@ (8006ccc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006b9c:	430b      	orrs	r3, r1
 8006b9e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006ba0:	e003      	b.n	8006baa <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ba2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ba6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006baa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bb2:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8006bb6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8006bba:	2300      	movs	r3, #0
 8006bbc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8006bc0:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8006bc4:	460b      	mov	r3, r1
 8006bc6:	4313      	orrs	r3, r2
 8006bc8:	d053      	beq.n	8006c72 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8006bca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bce:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006bd2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006bd6:	d035      	beq.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8006bd8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006bdc:	d82e      	bhi.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006bde:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006be2:	d031      	beq.n	8006c48 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8006be4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006be8:	d828      	bhi.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006bea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006bee:	d01a      	beq.n	8006c26 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8006bf0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006bf4:	d822      	bhi.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d003      	beq.n	8006c02 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8006bfa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006bfe:	d007      	beq.n	8006c10 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8006c00:	e01c      	b.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006c02:	4b32      	ldr	r3, [pc, #200]	@ (8006ccc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006c04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c06:	4a31      	ldr	r2, [pc, #196]	@ (8006ccc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006c08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006c0c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006c0e:	e01c      	b.n	8006c4a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006c10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c14:	3308      	adds	r3, #8
 8006c16:	2100      	movs	r1, #0
 8006c18:	4618      	mov	r0, r3
 8006c1a:	f002 fa55 	bl	80090c8 <RCCEx_PLL2_Config>
 8006c1e:	4603      	mov	r3, r0
 8006c20:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006c24:	e011      	b.n	8006c4a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006c26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c2a:	3328      	adds	r3, #40	@ 0x28
 8006c2c:	2100      	movs	r1, #0
 8006c2e:	4618      	mov	r0, r3
 8006c30:	f002 fafc 	bl	800922c <RCCEx_PLL3_Config>
 8006c34:	4603      	mov	r3, r0
 8006c36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006c3a:	e006      	b.n	8006c4a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006c3c:	2301      	movs	r3, #1
 8006c3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006c42:	e002      	b.n	8006c4a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8006c44:	bf00      	nop
 8006c46:	e000      	b.n	8006c4a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8006c48:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d10b      	bne.n	8006c6a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8006c52:	4b1e      	ldr	r3, [pc, #120]	@ (8006ccc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006c54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c56:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8006c5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c5e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006c62:	4a1a      	ldr	r2, [pc, #104]	@ (8006ccc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006c64:	430b      	orrs	r3, r1
 8006c66:	6593      	str	r3, [r2, #88]	@ 0x58
 8006c68:	e003      	b.n	8006c72 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c6e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006c72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c7a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8006c7e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006c82:	2300      	movs	r3, #0
 8006c84:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8006c88:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8006c8c:	460b      	mov	r3, r1
 8006c8e:	4313      	orrs	r3, r2
 8006c90:	d056      	beq.n	8006d40 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8006c92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c96:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006c9a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006c9e:	d038      	beq.n	8006d12 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8006ca0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006ca4:	d831      	bhi.n	8006d0a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006ca6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006caa:	d034      	beq.n	8006d16 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8006cac:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006cb0:	d82b      	bhi.n	8006d0a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006cb2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006cb6:	d01d      	beq.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8006cb8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006cbc:	d825      	bhi.n	8006d0a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d006      	beq.n	8006cd0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8006cc2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006cc6:	d00a      	beq.n	8006cde <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8006cc8:	e01f      	b.n	8006d0a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006cca:	bf00      	nop
 8006ccc:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006cd0:	4ba2      	ldr	r3, [pc, #648]	@ (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006cd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cd4:	4aa1      	ldr	r2, [pc, #644]	@ (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006cd6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006cda:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006cdc:	e01c      	b.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006cde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ce2:	3308      	adds	r3, #8
 8006ce4:	2100      	movs	r1, #0
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	f002 f9ee 	bl	80090c8 <RCCEx_PLL2_Config>
 8006cec:	4603      	mov	r3, r0
 8006cee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006cf2:	e011      	b.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006cf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cf8:	3328      	adds	r3, #40	@ 0x28
 8006cfa:	2100      	movs	r1, #0
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	f002 fa95 	bl	800922c <RCCEx_PLL3_Config>
 8006d02:	4603      	mov	r3, r0
 8006d04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006d08:	e006      	b.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006d0a:	2301      	movs	r3, #1
 8006d0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006d10:	e002      	b.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8006d12:	bf00      	nop
 8006d14:	e000      	b.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8006d16:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d10b      	bne.n	8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006d20:	4b8e      	ldr	r3, [pc, #568]	@ (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006d22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d24:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006d28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d2c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006d30:	4a8a      	ldr	r2, [pc, #552]	@ (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006d32:	430b      	orrs	r3, r1
 8006d34:	6593      	str	r3, [r2, #88]	@ 0x58
 8006d36:	e003      	b.n	8006d40 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d3c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006d40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d48:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006d4c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006d50:	2300      	movs	r3, #0
 8006d52:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006d56:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8006d5a:	460b      	mov	r3, r1
 8006d5c:	4313      	orrs	r3, r2
 8006d5e:	d03a      	beq.n	8006dd6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8006d60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d66:	2b30      	cmp	r3, #48	@ 0x30
 8006d68:	d01f      	beq.n	8006daa <HAL_RCCEx_PeriphCLKConfig+0x416>
 8006d6a:	2b30      	cmp	r3, #48	@ 0x30
 8006d6c:	d819      	bhi.n	8006da2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8006d6e:	2b20      	cmp	r3, #32
 8006d70:	d00c      	beq.n	8006d8c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8006d72:	2b20      	cmp	r3, #32
 8006d74:	d815      	bhi.n	8006da2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d019      	beq.n	8006dae <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8006d7a:	2b10      	cmp	r3, #16
 8006d7c:	d111      	bne.n	8006da2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d7e:	4b77      	ldr	r3, [pc, #476]	@ (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006d80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d82:	4a76      	ldr	r2, [pc, #472]	@ (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006d84:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006d88:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006d8a:	e011      	b.n	8006db0 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006d8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d90:	3308      	adds	r3, #8
 8006d92:	2102      	movs	r1, #2
 8006d94:	4618      	mov	r0, r3
 8006d96:	f002 f997 	bl	80090c8 <RCCEx_PLL2_Config>
 8006d9a:	4603      	mov	r3, r0
 8006d9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006da0:	e006      	b.n	8006db0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006da2:	2301      	movs	r3, #1
 8006da4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006da8:	e002      	b.n	8006db0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8006daa:	bf00      	nop
 8006dac:	e000      	b.n	8006db0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8006dae:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006db0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d10a      	bne.n	8006dce <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006db8:	4b68      	ldr	r3, [pc, #416]	@ (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006dba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006dbc:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006dc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006dc6:	4a65      	ldr	r2, [pc, #404]	@ (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006dc8:	430b      	orrs	r3, r1
 8006dca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006dcc:	e003      	b.n	8006dd6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006dd2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006dd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dde:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006de2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006de6:	2300      	movs	r3, #0
 8006de8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006dec:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8006df0:	460b      	mov	r3, r1
 8006df2:	4313      	orrs	r3, r2
 8006df4:	d051      	beq.n	8006e9a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8006df6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dfa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006dfc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006e00:	d035      	beq.n	8006e6e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8006e02:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006e06:	d82e      	bhi.n	8006e66 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006e08:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006e0c:	d031      	beq.n	8006e72 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8006e0e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006e12:	d828      	bhi.n	8006e66 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006e14:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e18:	d01a      	beq.n	8006e50 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8006e1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e1e:	d822      	bhi.n	8006e66 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d003      	beq.n	8006e2c <HAL_RCCEx_PeriphCLKConfig+0x498>
 8006e24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e28:	d007      	beq.n	8006e3a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8006e2a:	e01c      	b.n	8006e66 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e2c:	4b4b      	ldr	r3, [pc, #300]	@ (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006e2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e30:	4a4a      	ldr	r2, [pc, #296]	@ (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006e32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006e36:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006e38:	e01c      	b.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006e3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e3e:	3308      	adds	r3, #8
 8006e40:	2100      	movs	r1, #0
 8006e42:	4618      	mov	r0, r3
 8006e44:	f002 f940 	bl	80090c8 <RCCEx_PLL2_Config>
 8006e48:	4603      	mov	r3, r0
 8006e4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006e4e:	e011      	b.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006e50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e54:	3328      	adds	r3, #40	@ 0x28
 8006e56:	2100      	movs	r1, #0
 8006e58:	4618      	mov	r0, r3
 8006e5a:	f002 f9e7 	bl	800922c <RCCEx_PLL3_Config>
 8006e5e:	4603      	mov	r3, r0
 8006e60:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006e64:	e006      	b.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e66:	2301      	movs	r3, #1
 8006e68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006e6c:	e002      	b.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8006e6e:	bf00      	nop
 8006e70:	e000      	b.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8006e72:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d10a      	bne.n	8006e92 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006e7c:	4b37      	ldr	r3, [pc, #220]	@ (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006e7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e80:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006e84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e8a:	4a34      	ldr	r2, [pc, #208]	@ (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006e8c:	430b      	orrs	r3, r1
 8006e8e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006e90:	e003      	b.n	8006e9a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006e9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ea2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8006ea6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006eaa:	2300      	movs	r3, #0
 8006eac:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006eb0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8006eb4:	460b      	mov	r3, r1
 8006eb6:	4313      	orrs	r3, r2
 8006eb8:	d056      	beq.n	8006f68 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8006eba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ebe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ec0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006ec4:	d033      	beq.n	8006f2e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8006ec6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006eca:	d82c      	bhi.n	8006f26 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006ecc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006ed0:	d02f      	beq.n	8006f32 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8006ed2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006ed6:	d826      	bhi.n	8006f26 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006ed8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006edc:	d02b      	beq.n	8006f36 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8006ede:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006ee2:	d820      	bhi.n	8006f26 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006ee4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006ee8:	d012      	beq.n	8006f10 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8006eea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006eee:	d81a      	bhi.n	8006f26 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d022      	beq.n	8006f3a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8006ef4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ef8:	d115      	bne.n	8006f26 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006efa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006efe:	3308      	adds	r3, #8
 8006f00:	2101      	movs	r1, #1
 8006f02:	4618      	mov	r0, r3
 8006f04:	f002 f8e0 	bl	80090c8 <RCCEx_PLL2_Config>
 8006f08:	4603      	mov	r3, r0
 8006f0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006f0e:	e015      	b.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006f10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f14:	3328      	adds	r3, #40	@ 0x28
 8006f16:	2101      	movs	r1, #1
 8006f18:	4618      	mov	r0, r3
 8006f1a:	f002 f987 	bl	800922c <RCCEx_PLL3_Config>
 8006f1e:	4603      	mov	r3, r0
 8006f20:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006f24:	e00a      	b.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006f26:	2301      	movs	r3, #1
 8006f28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006f2c:	e006      	b.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006f2e:	bf00      	nop
 8006f30:	e004      	b.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006f32:	bf00      	nop
 8006f34:	e002      	b.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006f36:	bf00      	nop
 8006f38:	e000      	b.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006f3a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d10d      	bne.n	8006f60 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006f44:	4b05      	ldr	r3, [pc, #20]	@ (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006f46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f48:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8006f4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f50:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006f52:	4a02      	ldr	r2, [pc, #8]	@ (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006f54:	430b      	orrs	r3, r1
 8006f56:	6513      	str	r3, [r2, #80]	@ 0x50
 8006f58:	e006      	b.n	8006f68 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8006f5a:	bf00      	nop
 8006f5c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f60:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f64:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006f68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f70:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8006f74:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006f78:	2300      	movs	r3, #0
 8006f7a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006f7e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8006f82:	460b      	mov	r3, r1
 8006f84:	4313      	orrs	r3, r2
 8006f86:	d055      	beq.n	8007034 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8006f88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f8c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006f90:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006f94:	d033      	beq.n	8006ffe <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8006f96:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006f9a:	d82c      	bhi.n	8006ff6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006f9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fa0:	d02f      	beq.n	8007002 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8006fa2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fa6:	d826      	bhi.n	8006ff6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006fa8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006fac:	d02b      	beq.n	8007006 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8006fae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006fb2:	d820      	bhi.n	8006ff6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006fb4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006fb8:	d012      	beq.n	8006fe0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8006fba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006fbe:	d81a      	bhi.n	8006ff6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d022      	beq.n	800700a <HAL_RCCEx_PeriphCLKConfig+0x676>
 8006fc4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006fc8:	d115      	bne.n	8006ff6 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006fca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fce:	3308      	adds	r3, #8
 8006fd0:	2101      	movs	r1, #1
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	f002 f878 	bl	80090c8 <RCCEx_PLL2_Config>
 8006fd8:	4603      	mov	r3, r0
 8006fda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006fde:	e015      	b.n	800700c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006fe0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fe4:	3328      	adds	r3, #40	@ 0x28
 8006fe6:	2101      	movs	r1, #1
 8006fe8:	4618      	mov	r0, r3
 8006fea:	f002 f91f 	bl	800922c <RCCEx_PLL3_Config>
 8006fee:	4603      	mov	r3, r0
 8006ff0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006ff4:	e00a      	b.n	800700c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006ffc:	e006      	b.n	800700c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006ffe:	bf00      	nop
 8007000:	e004      	b.n	800700c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007002:	bf00      	nop
 8007004:	e002      	b.n	800700c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007006:	bf00      	nop
 8007008:	e000      	b.n	800700c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800700a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800700c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007010:	2b00      	cmp	r3, #0
 8007012:	d10b      	bne.n	800702c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8007014:	4ba3      	ldr	r3, [pc, #652]	@ (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007016:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007018:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800701c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007020:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007024:	4a9f      	ldr	r2, [pc, #636]	@ (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007026:	430b      	orrs	r3, r1
 8007028:	6593      	str	r3, [r2, #88]	@ 0x58
 800702a:	e003      	b.n	8007034 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800702c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007030:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007034:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800703c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8007040:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007044:	2300      	movs	r3, #0
 8007046:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800704a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800704e:	460b      	mov	r3, r1
 8007050:	4313      	orrs	r3, r2
 8007052:	d037      	beq.n	80070c4 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8007054:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007058:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800705a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800705e:	d00e      	beq.n	800707e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8007060:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007064:	d816      	bhi.n	8007094 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8007066:	2b00      	cmp	r3, #0
 8007068:	d018      	beq.n	800709c <HAL_RCCEx_PeriphCLKConfig+0x708>
 800706a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800706e:	d111      	bne.n	8007094 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007070:	4b8c      	ldr	r3, [pc, #560]	@ (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007072:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007074:	4a8b      	ldr	r2, [pc, #556]	@ (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007076:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800707a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800707c:	e00f      	b.n	800709e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800707e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007082:	3308      	adds	r3, #8
 8007084:	2101      	movs	r1, #1
 8007086:	4618      	mov	r0, r3
 8007088:	f002 f81e 	bl	80090c8 <RCCEx_PLL2_Config>
 800708c:	4603      	mov	r3, r0
 800708e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007092:	e004      	b.n	800709e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007094:	2301      	movs	r3, #1
 8007096:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800709a:	e000      	b.n	800709e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800709c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800709e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d10a      	bne.n	80070bc <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80070a6:	4b7f      	ldr	r3, [pc, #508]	@ (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80070a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80070aa:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80070ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070b4:	4a7b      	ldr	r2, [pc, #492]	@ (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80070b6:	430b      	orrs	r3, r1
 80070b8:	6513      	str	r3, [r2, #80]	@ 0x50
 80070ba:	e003      	b.n	80070c4 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80070c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070cc:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80070d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80070d4:	2300      	movs	r3, #0
 80070d6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80070da:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80070de:	460b      	mov	r3, r1
 80070e0:	4313      	orrs	r3, r2
 80070e2:	d039      	beq.n	8007158 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80070e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80070ea:	2b03      	cmp	r3, #3
 80070ec:	d81c      	bhi.n	8007128 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80070ee:	a201      	add	r2, pc, #4	@ (adr r2, 80070f4 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80070f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070f4:	08007131 	.word	0x08007131
 80070f8:	08007105 	.word	0x08007105
 80070fc:	08007113 	.word	0x08007113
 8007100:	08007131 	.word	0x08007131
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007104:	4b67      	ldr	r3, [pc, #412]	@ (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007108:	4a66      	ldr	r2, [pc, #408]	@ (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800710a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800710e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007110:	e00f      	b.n	8007132 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007112:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007116:	3308      	adds	r3, #8
 8007118:	2102      	movs	r1, #2
 800711a:	4618      	mov	r0, r3
 800711c:	f001 ffd4 	bl	80090c8 <RCCEx_PLL2_Config>
 8007120:	4603      	mov	r3, r0
 8007122:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007126:	e004      	b.n	8007132 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007128:	2301      	movs	r3, #1
 800712a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800712e:	e000      	b.n	8007132 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8007130:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007132:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007136:	2b00      	cmp	r3, #0
 8007138:	d10a      	bne.n	8007150 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800713a:	4b5a      	ldr	r3, [pc, #360]	@ (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800713c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800713e:	f023 0103 	bic.w	r1, r3, #3
 8007142:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007146:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007148:	4a56      	ldr	r2, [pc, #344]	@ (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800714a:	430b      	orrs	r3, r1
 800714c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800714e:	e003      	b.n	8007158 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007150:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007154:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007158:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800715c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007160:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8007164:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007168:	2300      	movs	r3, #0
 800716a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800716e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8007172:	460b      	mov	r3, r1
 8007174:	4313      	orrs	r3, r2
 8007176:	f000 809f 	beq.w	80072b8 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800717a:	4b4b      	ldr	r3, [pc, #300]	@ (80072a8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	4a4a      	ldr	r2, [pc, #296]	@ (80072a8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8007180:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007184:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007186:	f7fa f8f5 	bl	8001374 <HAL_GetTick>
 800718a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800718e:	e00b      	b.n	80071a8 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007190:	f7fa f8f0 	bl	8001374 <HAL_GetTick>
 8007194:	4602      	mov	r2, r0
 8007196:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800719a:	1ad3      	subs	r3, r2, r3
 800719c:	2b64      	cmp	r3, #100	@ 0x64
 800719e:	d903      	bls.n	80071a8 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80071a0:	2303      	movs	r3, #3
 80071a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80071a6:	e005      	b.n	80071b4 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80071a8:	4b3f      	ldr	r3, [pc, #252]	@ (80072a8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d0ed      	beq.n	8007190 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80071b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d179      	bne.n	80072b0 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80071bc:	4b39      	ldr	r3, [pc, #228]	@ (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80071be:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80071c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071c4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80071c8:	4053      	eors	r3, r2
 80071ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d015      	beq.n	80071fe <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80071d2:	4b34      	ldr	r3, [pc, #208]	@ (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80071d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80071da:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80071de:	4b31      	ldr	r3, [pc, #196]	@ (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80071e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071e2:	4a30      	ldr	r2, [pc, #192]	@ (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80071e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80071e8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80071ea:	4b2e      	ldr	r3, [pc, #184]	@ (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80071ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071ee:	4a2d      	ldr	r2, [pc, #180]	@ (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80071f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80071f4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80071f6:	4a2b      	ldr	r2, [pc, #172]	@ (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80071f8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80071fc:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80071fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007202:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007206:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800720a:	d118      	bne.n	800723e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800720c:	f7fa f8b2 	bl	8001374 <HAL_GetTick>
 8007210:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007214:	e00d      	b.n	8007232 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007216:	f7fa f8ad 	bl	8001374 <HAL_GetTick>
 800721a:	4602      	mov	r2, r0
 800721c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8007220:	1ad2      	subs	r2, r2, r3
 8007222:	f241 3388 	movw	r3, #5000	@ 0x1388
 8007226:	429a      	cmp	r2, r3
 8007228:	d903      	bls.n	8007232 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800722a:	2303      	movs	r3, #3
 800722c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8007230:	e005      	b.n	800723e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007232:	4b1c      	ldr	r3, [pc, #112]	@ (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007234:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007236:	f003 0302 	and.w	r3, r3, #2
 800723a:	2b00      	cmp	r3, #0
 800723c:	d0eb      	beq.n	8007216 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800723e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007242:	2b00      	cmp	r3, #0
 8007244:	d129      	bne.n	800729a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007246:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800724a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800724e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007252:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007256:	d10e      	bne.n	8007276 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8007258:	4b12      	ldr	r3, [pc, #72]	@ (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800725a:	691b      	ldr	r3, [r3, #16]
 800725c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8007260:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007264:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007268:	091a      	lsrs	r2, r3, #4
 800726a:	4b10      	ldr	r3, [pc, #64]	@ (80072ac <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800726c:	4013      	ands	r3, r2
 800726e:	4a0d      	ldr	r2, [pc, #52]	@ (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007270:	430b      	orrs	r3, r1
 8007272:	6113      	str	r3, [r2, #16]
 8007274:	e005      	b.n	8007282 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8007276:	4b0b      	ldr	r3, [pc, #44]	@ (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007278:	691b      	ldr	r3, [r3, #16]
 800727a:	4a0a      	ldr	r2, [pc, #40]	@ (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800727c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007280:	6113      	str	r3, [r2, #16]
 8007282:	4b08      	ldr	r3, [pc, #32]	@ (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007284:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8007286:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800728a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800728e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007292:	4a04      	ldr	r2, [pc, #16]	@ (80072a4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007294:	430b      	orrs	r3, r1
 8007296:	6713      	str	r3, [r2, #112]	@ 0x70
 8007298:	e00e      	b.n	80072b8 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800729a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800729e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80072a2:	e009      	b.n	80072b8 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80072a4:	58024400 	.word	0x58024400
 80072a8:	58024800 	.word	0x58024800
 80072ac:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80072b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80072b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072c0:	f002 0301 	and.w	r3, r2, #1
 80072c4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80072c8:	2300      	movs	r3, #0
 80072ca:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80072ce:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80072d2:	460b      	mov	r3, r1
 80072d4:	4313      	orrs	r3, r2
 80072d6:	f000 8089 	beq.w	80073ec <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80072da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072de:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80072e0:	2b28      	cmp	r3, #40	@ 0x28
 80072e2:	d86b      	bhi.n	80073bc <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80072e4:	a201      	add	r2, pc, #4	@ (adr r2, 80072ec <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80072e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072ea:	bf00      	nop
 80072ec:	080073c5 	.word	0x080073c5
 80072f0:	080073bd 	.word	0x080073bd
 80072f4:	080073bd 	.word	0x080073bd
 80072f8:	080073bd 	.word	0x080073bd
 80072fc:	080073bd 	.word	0x080073bd
 8007300:	080073bd 	.word	0x080073bd
 8007304:	080073bd 	.word	0x080073bd
 8007308:	080073bd 	.word	0x080073bd
 800730c:	08007391 	.word	0x08007391
 8007310:	080073bd 	.word	0x080073bd
 8007314:	080073bd 	.word	0x080073bd
 8007318:	080073bd 	.word	0x080073bd
 800731c:	080073bd 	.word	0x080073bd
 8007320:	080073bd 	.word	0x080073bd
 8007324:	080073bd 	.word	0x080073bd
 8007328:	080073bd 	.word	0x080073bd
 800732c:	080073a7 	.word	0x080073a7
 8007330:	080073bd 	.word	0x080073bd
 8007334:	080073bd 	.word	0x080073bd
 8007338:	080073bd 	.word	0x080073bd
 800733c:	080073bd 	.word	0x080073bd
 8007340:	080073bd 	.word	0x080073bd
 8007344:	080073bd 	.word	0x080073bd
 8007348:	080073bd 	.word	0x080073bd
 800734c:	080073c5 	.word	0x080073c5
 8007350:	080073bd 	.word	0x080073bd
 8007354:	080073bd 	.word	0x080073bd
 8007358:	080073bd 	.word	0x080073bd
 800735c:	080073bd 	.word	0x080073bd
 8007360:	080073bd 	.word	0x080073bd
 8007364:	080073bd 	.word	0x080073bd
 8007368:	080073bd 	.word	0x080073bd
 800736c:	080073c5 	.word	0x080073c5
 8007370:	080073bd 	.word	0x080073bd
 8007374:	080073bd 	.word	0x080073bd
 8007378:	080073bd 	.word	0x080073bd
 800737c:	080073bd 	.word	0x080073bd
 8007380:	080073bd 	.word	0x080073bd
 8007384:	080073bd 	.word	0x080073bd
 8007388:	080073bd 	.word	0x080073bd
 800738c:	080073c5 	.word	0x080073c5
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007390:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007394:	3308      	adds	r3, #8
 8007396:	2101      	movs	r1, #1
 8007398:	4618      	mov	r0, r3
 800739a:	f001 fe95 	bl	80090c8 <RCCEx_PLL2_Config>
 800739e:	4603      	mov	r3, r0
 80073a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80073a4:	e00f      	b.n	80073c6 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80073a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073aa:	3328      	adds	r3, #40	@ 0x28
 80073ac:	2101      	movs	r1, #1
 80073ae:	4618      	mov	r0, r3
 80073b0:	f001 ff3c 	bl	800922c <RCCEx_PLL3_Config>
 80073b4:	4603      	mov	r3, r0
 80073b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80073ba:	e004      	b.n	80073c6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80073bc:	2301      	movs	r3, #1
 80073be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80073c2:	e000      	b.n	80073c6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80073c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80073c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d10a      	bne.n	80073e4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80073ce:	4bbf      	ldr	r3, [pc, #764]	@ (80076cc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80073d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073d2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80073d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073da:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80073dc:	4abb      	ldr	r2, [pc, #748]	@ (80076cc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80073de:	430b      	orrs	r3, r1
 80073e0:	6553      	str	r3, [r2, #84]	@ 0x54
 80073e2:	e003      	b.n	80073ec <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80073ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073f4:	f002 0302 	and.w	r3, r2, #2
 80073f8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80073fc:	2300      	movs	r3, #0
 80073fe:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8007402:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8007406:	460b      	mov	r3, r1
 8007408:	4313      	orrs	r3, r2
 800740a:	d041      	beq.n	8007490 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800740c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007410:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007412:	2b05      	cmp	r3, #5
 8007414:	d824      	bhi.n	8007460 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8007416:	a201      	add	r2, pc, #4	@ (adr r2, 800741c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8007418:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800741c:	08007469 	.word	0x08007469
 8007420:	08007435 	.word	0x08007435
 8007424:	0800744b 	.word	0x0800744b
 8007428:	08007469 	.word	0x08007469
 800742c:	08007469 	.word	0x08007469
 8007430:	08007469 	.word	0x08007469
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007434:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007438:	3308      	adds	r3, #8
 800743a:	2101      	movs	r1, #1
 800743c:	4618      	mov	r0, r3
 800743e:	f001 fe43 	bl	80090c8 <RCCEx_PLL2_Config>
 8007442:	4603      	mov	r3, r0
 8007444:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007448:	e00f      	b.n	800746a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800744a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800744e:	3328      	adds	r3, #40	@ 0x28
 8007450:	2101      	movs	r1, #1
 8007452:	4618      	mov	r0, r3
 8007454:	f001 feea 	bl	800922c <RCCEx_PLL3_Config>
 8007458:	4603      	mov	r3, r0
 800745a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800745e:	e004      	b.n	800746a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007460:	2301      	movs	r3, #1
 8007462:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007466:	e000      	b.n	800746a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8007468:	bf00      	nop
    }

    if (ret == HAL_OK)
 800746a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800746e:	2b00      	cmp	r3, #0
 8007470:	d10a      	bne.n	8007488 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007472:	4b96      	ldr	r3, [pc, #600]	@ (80076cc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007474:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007476:	f023 0107 	bic.w	r1, r3, #7
 800747a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800747e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007480:	4a92      	ldr	r2, [pc, #584]	@ (80076cc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007482:	430b      	orrs	r3, r1
 8007484:	6553      	str	r3, [r2, #84]	@ 0x54
 8007486:	e003      	b.n	8007490 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007488:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800748c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007490:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007494:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007498:	f002 0304 	and.w	r3, r2, #4
 800749c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80074a0:	2300      	movs	r3, #0
 80074a2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80074a6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80074aa:	460b      	mov	r3, r1
 80074ac:	4313      	orrs	r3, r2
 80074ae:	d044      	beq.n	800753a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80074b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80074b8:	2b05      	cmp	r3, #5
 80074ba:	d825      	bhi.n	8007508 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80074bc:	a201      	add	r2, pc, #4	@ (adr r2, 80074c4 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80074be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074c2:	bf00      	nop
 80074c4:	08007511 	.word	0x08007511
 80074c8:	080074dd 	.word	0x080074dd
 80074cc:	080074f3 	.word	0x080074f3
 80074d0:	08007511 	.word	0x08007511
 80074d4:	08007511 	.word	0x08007511
 80074d8:	08007511 	.word	0x08007511
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80074dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074e0:	3308      	adds	r3, #8
 80074e2:	2101      	movs	r1, #1
 80074e4:	4618      	mov	r0, r3
 80074e6:	f001 fdef 	bl	80090c8 <RCCEx_PLL2_Config>
 80074ea:	4603      	mov	r3, r0
 80074ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80074f0:	e00f      	b.n	8007512 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80074f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074f6:	3328      	adds	r3, #40	@ 0x28
 80074f8:	2101      	movs	r1, #1
 80074fa:	4618      	mov	r0, r3
 80074fc:	f001 fe96 	bl	800922c <RCCEx_PLL3_Config>
 8007500:	4603      	mov	r3, r0
 8007502:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007506:	e004      	b.n	8007512 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007508:	2301      	movs	r3, #1
 800750a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800750e:	e000      	b.n	8007512 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8007510:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007512:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007516:	2b00      	cmp	r3, #0
 8007518:	d10b      	bne.n	8007532 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800751a:	4b6c      	ldr	r3, [pc, #432]	@ (80076cc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800751c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800751e:	f023 0107 	bic.w	r1, r3, #7
 8007522:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007526:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800752a:	4a68      	ldr	r2, [pc, #416]	@ (80076cc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800752c:	430b      	orrs	r3, r1
 800752e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007530:	e003      	b.n	800753a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007532:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007536:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800753a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800753e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007542:	f002 0320 	and.w	r3, r2, #32
 8007546:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800754a:	2300      	movs	r3, #0
 800754c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007550:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007554:	460b      	mov	r3, r1
 8007556:	4313      	orrs	r3, r2
 8007558:	d055      	beq.n	8007606 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800755a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800755e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007562:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007566:	d033      	beq.n	80075d0 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8007568:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800756c:	d82c      	bhi.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800756e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007572:	d02f      	beq.n	80075d4 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8007574:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007578:	d826      	bhi.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800757a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800757e:	d02b      	beq.n	80075d8 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8007580:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007584:	d820      	bhi.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007586:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800758a:	d012      	beq.n	80075b2 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800758c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007590:	d81a      	bhi.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007592:	2b00      	cmp	r3, #0
 8007594:	d022      	beq.n	80075dc <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8007596:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800759a:	d115      	bne.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800759c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075a0:	3308      	adds	r3, #8
 80075a2:	2100      	movs	r1, #0
 80075a4:	4618      	mov	r0, r3
 80075a6:	f001 fd8f 	bl	80090c8 <RCCEx_PLL2_Config>
 80075aa:	4603      	mov	r3, r0
 80075ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80075b0:	e015      	b.n	80075de <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80075b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075b6:	3328      	adds	r3, #40	@ 0x28
 80075b8:	2102      	movs	r1, #2
 80075ba:	4618      	mov	r0, r3
 80075bc:	f001 fe36 	bl	800922c <RCCEx_PLL3_Config>
 80075c0:	4603      	mov	r3, r0
 80075c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80075c6:	e00a      	b.n	80075de <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80075c8:	2301      	movs	r3, #1
 80075ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80075ce:	e006      	b.n	80075de <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80075d0:	bf00      	nop
 80075d2:	e004      	b.n	80075de <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80075d4:	bf00      	nop
 80075d6:	e002      	b.n	80075de <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80075d8:	bf00      	nop
 80075da:	e000      	b.n	80075de <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80075dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80075de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d10b      	bne.n	80075fe <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80075e6:	4b39      	ldr	r3, [pc, #228]	@ (80076cc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80075e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075ea:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80075ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075f6:	4a35      	ldr	r2, [pc, #212]	@ (80076cc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80075f8:	430b      	orrs	r3, r1
 80075fa:	6553      	str	r3, [r2, #84]	@ 0x54
 80075fc:	e003      	b.n	8007606 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007602:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007606:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800760a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800760e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8007612:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007616:	2300      	movs	r3, #0
 8007618:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800761c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007620:	460b      	mov	r3, r1
 8007622:	4313      	orrs	r3, r2
 8007624:	d058      	beq.n	80076d8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007626:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800762a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800762e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007632:	d033      	beq.n	800769c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8007634:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007638:	d82c      	bhi.n	8007694 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800763a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800763e:	d02f      	beq.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8007640:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007644:	d826      	bhi.n	8007694 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007646:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800764a:	d02b      	beq.n	80076a4 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800764c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007650:	d820      	bhi.n	8007694 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007652:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007656:	d012      	beq.n	800767e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8007658:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800765c:	d81a      	bhi.n	8007694 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800765e:	2b00      	cmp	r3, #0
 8007660:	d022      	beq.n	80076a8 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8007662:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007666:	d115      	bne.n	8007694 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007668:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800766c:	3308      	adds	r3, #8
 800766e:	2100      	movs	r1, #0
 8007670:	4618      	mov	r0, r3
 8007672:	f001 fd29 	bl	80090c8 <RCCEx_PLL2_Config>
 8007676:	4603      	mov	r3, r0
 8007678:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800767c:	e015      	b.n	80076aa <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800767e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007682:	3328      	adds	r3, #40	@ 0x28
 8007684:	2102      	movs	r1, #2
 8007686:	4618      	mov	r0, r3
 8007688:	f001 fdd0 	bl	800922c <RCCEx_PLL3_Config>
 800768c:	4603      	mov	r3, r0
 800768e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007692:	e00a      	b.n	80076aa <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007694:	2301      	movs	r3, #1
 8007696:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800769a:	e006      	b.n	80076aa <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800769c:	bf00      	nop
 800769e:	e004      	b.n	80076aa <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80076a0:	bf00      	nop
 80076a2:	e002      	b.n	80076aa <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80076a4:	bf00      	nop
 80076a6:	e000      	b.n	80076aa <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80076a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80076aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d10e      	bne.n	80076d0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80076b2:	4b06      	ldr	r3, [pc, #24]	@ (80076cc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80076b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076b6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80076ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076be:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80076c2:	4a02      	ldr	r2, [pc, #8]	@ (80076cc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80076c4:	430b      	orrs	r3, r1
 80076c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80076c8:	e006      	b.n	80076d8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80076ca:	bf00      	nop
 80076cc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80076d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076e0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80076e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80076e8:	2300      	movs	r3, #0
 80076ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80076ee:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80076f2:	460b      	mov	r3, r1
 80076f4:	4313      	orrs	r3, r2
 80076f6:	d055      	beq.n	80077a4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80076f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076fc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007700:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007704:	d033      	beq.n	800776e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8007706:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800770a:	d82c      	bhi.n	8007766 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800770c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007710:	d02f      	beq.n	8007772 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8007712:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007716:	d826      	bhi.n	8007766 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007718:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800771c:	d02b      	beq.n	8007776 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800771e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007722:	d820      	bhi.n	8007766 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007724:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007728:	d012      	beq.n	8007750 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800772a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800772e:	d81a      	bhi.n	8007766 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007730:	2b00      	cmp	r3, #0
 8007732:	d022      	beq.n	800777a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8007734:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007738:	d115      	bne.n	8007766 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800773a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800773e:	3308      	adds	r3, #8
 8007740:	2100      	movs	r1, #0
 8007742:	4618      	mov	r0, r3
 8007744:	f001 fcc0 	bl	80090c8 <RCCEx_PLL2_Config>
 8007748:	4603      	mov	r3, r0
 800774a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800774e:	e015      	b.n	800777c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007750:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007754:	3328      	adds	r3, #40	@ 0x28
 8007756:	2102      	movs	r1, #2
 8007758:	4618      	mov	r0, r3
 800775a:	f001 fd67 	bl	800922c <RCCEx_PLL3_Config>
 800775e:	4603      	mov	r3, r0
 8007760:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007764:	e00a      	b.n	800777c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007766:	2301      	movs	r3, #1
 8007768:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800776c:	e006      	b.n	800777c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800776e:	bf00      	nop
 8007770:	e004      	b.n	800777c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007772:	bf00      	nop
 8007774:	e002      	b.n	800777c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007776:	bf00      	nop
 8007778:	e000      	b.n	800777c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800777a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800777c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007780:	2b00      	cmp	r3, #0
 8007782:	d10b      	bne.n	800779c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007784:	4ba1      	ldr	r3, [pc, #644]	@ (8007a0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007786:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007788:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800778c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007790:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007794:	4a9d      	ldr	r2, [pc, #628]	@ (8007a0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007796:	430b      	orrs	r3, r1
 8007798:	6593      	str	r3, [r2, #88]	@ 0x58
 800779a:	e003      	b.n	80077a4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800779c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80077a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077ac:	f002 0308 	and.w	r3, r2, #8
 80077b0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80077b4:	2300      	movs	r3, #0
 80077b6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80077ba:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80077be:	460b      	mov	r3, r1
 80077c0:	4313      	orrs	r3, r2
 80077c2:	d01e      	beq.n	8007802 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80077c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80077cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80077d0:	d10c      	bne.n	80077ec <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80077d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077d6:	3328      	adds	r3, #40	@ 0x28
 80077d8:	2102      	movs	r1, #2
 80077da:	4618      	mov	r0, r3
 80077dc:	f001 fd26 	bl	800922c <RCCEx_PLL3_Config>
 80077e0:	4603      	mov	r3, r0
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d002      	beq.n	80077ec <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80077e6:	2301      	movs	r3, #1
 80077e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80077ec:	4b87      	ldr	r3, [pc, #540]	@ (8007a0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80077ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077f0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80077f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80077fc:	4a83      	ldr	r2, [pc, #524]	@ (8007a0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80077fe:	430b      	orrs	r3, r1
 8007800:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007802:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800780a:	f002 0310 	and.w	r3, r2, #16
 800780e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007812:	2300      	movs	r3, #0
 8007814:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007818:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800781c:	460b      	mov	r3, r1
 800781e:	4313      	orrs	r3, r2
 8007820:	d01e      	beq.n	8007860 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8007822:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007826:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800782a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800782e:	d10c      	bne.n	800784a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007830:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007834:	3328      	adds	r3, #40	@ 0x28
 8007836:	2102      	movs	r1, #2
 8007838:	4618      	mov	r0, r3
 800783a:	f001 fcf7 	bl	800922c <RCCEx_PLL3_Config>
 800783e:	4603      	mov	r3, r0
 8007840:	2b00      	cmp	r3, #0
 8007842:	d002      	beq.n	800784a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8007844:	2301      	movs	r3, #1
 8007846:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800784a:	4b70      	ldr	r3, [pc, #448]	@ (8007a0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800784c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800784e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007852:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007856:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800785a:	4a6c      	ldr	r2, [pc, #432]	@ (8007a0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800785c:	430b      	orrs	r3, r1
 800785e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007860:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007868:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800786c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007870:	2300      	movs	r3, #0
 8007872:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007876:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800787a:	460b      	mov	r3, r1
 800787c:	4313      	orrs	r3, r2
 800787e:	d03e      	beq.n	80078fe <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007880:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007884:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007888:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800788c:	d022      	beq.n	80078d4 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800788e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007892:	d81b      	bhi.n	80078cc <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8007894:	2b00      	cmp	r3, #0
 8007896:	d003      	beq.n	80078a0 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8007898:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800789c:	d00b      	beq.n	80078b6 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800789e:	e015      	b.n	80078cc <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80078a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078a4:	3308      	adds	r3, #8
 80078a6:	2100      	movs	r1, #0
 80078a8:	4618      	mov	r0, r3
 80078aa:	f001 fc0d 	bl	80090c8 <RCCEx_PLL2_Config>
 80078ae:	4603      	mov	r3, r0
 80078b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80078b4:	e00f      	b.n	80078d6 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80078b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078ba:	3328      	adds	r3, #40	@ 0x28
 80078bc:	2102      	movs	r1, #2
 80078be:	4618      	mov	r0, r3
 80078c0:	f001 fcb4 	bl	800922c <RCCEx_PLL3_Config>
 80078c4:	4603      	mov	r3, r0
 80078c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80078ca:	e004      	b.n	80078d6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80078cc:	2301      	movs	r3, #1
 80078ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80078d2:	e000      	b.n	80078d6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80078d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80078d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d10b      	bne.n	80078f6 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80078de:	4b4b      	ldr	r3, [pc, #300]	@ (8007a0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80078e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078e2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80078e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078ea:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80078ee:	4a47      	ldr	r2, [pc, #284]	@ (8007a0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80078f0:	430b      	orrs	r3, r1
 80078f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80078f4:	e003      	b.n	80078fe <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80078fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80078fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007906:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800790a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800790c:	2300      	movs	r3, #0
 800790e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007910:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007914:	460b      	mov	r3, r1
 8007916:	4313      	orrs	r3, r2
 8007918:	d03b      	beq.n	8007992 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800791a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800791e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007922:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007926:	d01f      	beq.n	8007968 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8007928:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800792c:	d818      	bhi.n	8007960 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800792e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007932:	d003      	beq.n	800793c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8007934:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007938:	d007      	beq.n	800794a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800793a:	e011      	b.n	8007960 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800793c:	4b33      	ldr	r3, [pc, #204]	@ (8007a0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800793e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007940:	4a32      	ldr	r2, [pc, #200]	@ (8007a0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007942:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007946:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8007948:	e00f      	b.n	800796a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800794a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800794e:	3328      	adds	r3, #40	@ 0x28
 8007950:	2101      	movs	r1, #1
 8007952:	4618      	mov	r0, r3
 8007954:	f001 fc6a 	bl	800922c <RCCEx_PLL3_Config>
 8007958:	4603      	mov	r3, r0
 800795a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800795e:	e004      	b.n	800796a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007960:	2301      	movs	r3, #1
 8007962:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007966:	e000      	b.n	800796a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8007968:	bf00      	nop
    }

    if (ret == HAL_OK)
 800796a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800796e:	2b00      	cmp	r3, #0
 8007970:	d10b      	bne.n	800798a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007972:	4b26      	ldr	r3, [pc, #152]	@ (8007a0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007974:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007976:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800797a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800797e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007982:	4a22      	ldr	r2, [pc, #136]	@ (8007a0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007984:	430b      	orrs	r3, r1
 8007986:	6553      	str	r3, [r2, #84]	@ 0x54
 8007988:	e003      	b.n	8007992 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800798a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800798e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007992:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800799a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800799e:	673b      	str	r3, [r7, #112]	@ 0x70
 80079a0:	2300      	movs	r3, #0
 80079a2:	677b      	str	r3, [r7, #116]	@ 0x74
 80079a4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80079a8:	460b      	mov	r3, r1
 80079aa:	4313      	orrs	r3, r2
 80079ac:	d034      	beq.n	8007a18 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80079ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d003      	beq.n	80079c0 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80079b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80079bc:	d007      	beq.n	80079ce <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80079be:	e011      	b.n	80079e4 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80079c0:	4b12      	ldr	r3, [pc, #72]	@ (8007a0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80079c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079c4:	4a11      	ldr	r2, [pc, #68]	@ (8007a0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80079c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80079ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80079cc:	e00e      	b.n	80079ec <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80079ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079d2:	3308      	adds	r3, #8
 80079d4:	2102      	movs	r1, #2
 80079d6:	4618      	mov	r0, r3
 80079d8:	f001 fb76 	bl	80090c8 <RCCEx_PLL2_Config>
 80079dc:	4603      	mov	r3, r0
 80079de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80079e2:	e003      	b.n	80079ec <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80079e4:	2301      	movs	r3, #1
 80079e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80079ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80079ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d10d      	bne.n	8007a10 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80079f4:	4b05      	ldr	r3, [pc, #20]	@ (8007a0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80079f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079f8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80079fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a02:	4a02      	ldr	r2, [pc, #8]	@ (8007a0c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007a04:	430b      	orrs	r3, r1
 8007a06:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007a08:	e006      	b.n	8007a18 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8007a0a:	bf00      	nop
 8007a0c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a14:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007a18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a20:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8007a24:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007a26:	2300      	movs	r3, #0
 8007a28:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007a2a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007a2e:	460b      	mov	r3, r1
 8007a30:	4313      	orrs	r3, r2
 8007a32:	d00c      	beq.n	8007a4e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007a34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a38:	3328      	adds	r3, #40	@ 0x28
 8007a3a:	2102      	movs	r1, #2
 8007a3c:	4618      	mov	r0, r3
 8007a3e:	f001 fbf5 	bl	800922c <RCCEx_PLL3_Config>
 8007a42:	4603      	mov	r3, r0
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d002      	beq.n	8007a4e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8007a48:	2301      	movs	r3, #1
 8007a4a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007a4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a56:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8007a5a:	663b      	str	r3, [r7, #96]	@ 0x60
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	667b      	str	r3, [r7, #100]	@ 0x64
 8007a60:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007a64:	460b      	mov	r3, r1
 8007a66:	4313      	orrs	r3, r2
 8007a68:	d038      	beq.n	8007adc <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8007a6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007a72:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a76:	d018      	beq.n	8007aaa <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8007a78:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a7c:	d811      	bhi.n	8007aa2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8007a7e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a82:	d014      	beq.n	8007aae <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8007a84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a88:	d80b      	bhi.n	8007aa2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d011      	beq.n	8007ab2 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8007a8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a92:	d106      	bne.n	8007aa2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007a94:	4bc3      	ldr	r3, [pc, #780]	@ (8007da4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007a96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a98:	4ac2      	ldr	r2, [pc, #776]	@ (8007da4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007a9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007a9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8007aa0:	e008      	b.n	8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007aa2:	2301      	movs	r3, #1
 8007aa4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007aa8:	e004      	b.n	8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007aaa:	bf00      	nop
 8007aac:	e002      	b.n	8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007aae:	bf00      	nop
 8007ab0:	e000      	b.n	8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007ab2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ab4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d10b      	bne.n	8007ad4 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007abc:	4bb9      	ldr	r3, [pc, #740]	@ (8007da4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007abe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ac0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007ac4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ac8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007acc:	4ab5      	ldr	r2, [pc, #724]	@ (8007da4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007ace:	430b      	orrs	r3, r1
 8007ad0:	6553      	str	r3, [r2, #84]	@ 0x54
 8007ad2:	e003      	b.n	8007adc <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ad4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ad8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007adc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ae4:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007ae8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007aea:	2300      	movs	r3, #0
 8007aec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007aee:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8007af2:	460b      	mov	r3, r1
 8007af4:	4313      	orrs	r3, r2
 8007af6:	d009      	beq.n	8007b0c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007af8:	4baa      	ldr	r3, [pc, #680]	@ (8007da4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007afa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007afc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007b00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b06:	4aa7      	ldr	r2, [pc, #668]	@ (8007da4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007b08:	430b      	orrs	r3, r1
 8007b0a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8007b0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b14:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8007b18:	653b      	str	r3, [r7, #80]	@ 0x50
 8007b1a:	2300      	movs	r3, #0
 8007b1c:	657b      	str	r3, [r7, #84]	@ 0x54
 8007b1e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8007b22:	460b      	mov	r3, r1
 8007b24:	4313      	orrs	r3, r2
 8007b26:	d00a      	beq.n	8007b3e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8007b28:	4b9e      	ldr	r3, [pc, #632]	@ (8007da4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007b2a:	691b      	ldr	r3, [r3, #16]
 8007b2c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8007b30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b34:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007b38:	4a9a      	ldr	r2, [pc, #616]	@ (8007da4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007b3a:	430b      	orrs	r3, r1
 8007b3c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007b3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b46:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007b4a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b50:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8007b54:	460b      	mov	r3, r1
 8007b56:	4313      	orrs	r3, r2
 8007b58:	d009      	beq.n	8007b6e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007b5a:	4b92      	ldr	r3, [pc, #584]	@ (8007da4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007b5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b5e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8007b62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007b68:	4a8e      	ldr	r2, [pc, #568]	@ (8007da4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007b6a:	430b      	orrs	r3, r1
 8007b6c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007b6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b76:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8007b7a:	643b      	str	r3, [r7, #64]	@ 0x40
 8007b7c:	2300      	movs	r3, #0
 8007b7e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b80:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007b84:	460b      	mov	r3, r1
 8007b86:	4313      	orrs	r3, r2
 8007b88:	d00e      	beq.n	8007ba8 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007b8a:	4b86      	ldr	r3, [pc, #536]	@ (8007da4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007b8c:	691b      	ldr	r3, [r3, #16]
 8007b8e:	4a85      	ldr	r2, [pc, #532]	@ (8007da4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007b90:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007b94:	6113      	str	r3, [r2, #16]
 8007b96:	4b83      	ldr	r3, [pc, #524]	@ (8007da4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007b98:	6919      	ldr	r1, [r3, #16]
 8007b9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b9e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007ba2:	4a80      	ldr	r2, [pc, #512]	@ (8007da4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007ba4:	430b      	orrs	r3, r1
 8007ba6:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007ba8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bb0:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8007bb4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007bba:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8007bbe:	460b      	mov	r3, r1
 8007bc0:	4313      	orrs	r3, r2
 8007bc2:	d009      	beq.n	8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007bc4:	4b77      	ldr	r3, [pc, #476]	@ (8007da4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007bc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007bc8:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007bcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007bd2:	4a74      	ldr	r2, [pc, #464]	@ (8007da4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007bd4:	430b      	orrs	r3, r1
 8007bd6:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007bd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007be0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8007be4:	633b      	str	r3, [r7, #48]	@ 0x30
 8007be6:	2300      	movs	r3, #0
 8007be8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bea:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007bee:	460b      	mov	r3, r1
 8007bf0:	4313      	orrs	r3, r2
 8007bf2:	d00a      	beq.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007bf4:	4b6b      	ldr	r3, [pc, #428]	@ (8007da4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007bf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007bf8:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8007bfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c00:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c04:	4a67      	ldr	r2, [pc, #412]	@ (8007da4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007c06:	430b      	orrs	r3, r1
 8007c08:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8007c0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c12:	2100      	movs	r1, #0
 8007c14:	62b9      	str	r1, [r7, #40]	@ 0x28
 8007c16:	f003 0301 	and.w	r3, r3, #1
 8007c1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007c1c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8007c20:	460b      	mov	r3, r1
 8007c22:	4313      	orrs	r3, r2
 8007c24:	d011      	beq.n	8007c4a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007c26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c2a:	3308      	adds	r3, #8
 8007c2c:	2100      	movs	r1, #0
 8007c2e:	4618      	mov	r0, r3
 8007c30:	f001 fa4a 	bl	80090c8 <RCCEx_PLL2_Config>
 8007c34:	4603      	mov	r3, r0
 8007c36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007c3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d003      	beq.n	8007c4a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c46:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8007c4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c52:	2100      	movs	r1, #0
 8007c54:	6239      	str	r1, [r7, #32]
 8007c56:	f003 0302 	and.w	r3, r3, #2
 8007c5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8007c5c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007c60:	460b      	mov	r3, r1
 8007c62:	4313      	orrs	r3, r2
 8007c64:	d011      	beq.n	8007c8a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007c66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c6a:	3308      	adds	r3, #8
 8007c6c:	2101      	movs	r1, #1
 8007c6e:	4618      	mov	r0, r3
 8007c70:	f001 fa2a 	bl	80090c8 <RCCEx_PLL2_Config>
 8007c74:	4603      	mov	r3, r0
 8007c76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007c7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d003      	beq.n	8007c8a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8007c8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c92:	2100      	movs	r1, #0
 8007c94:	61b9      	str	r1, [r7, #24]
 8007c96:	f003 0304 	and.w	r3, r3, #4
 8007c9a:	61fb      	str	r3, [r7, #28]
 8007c9c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007ca0:	460b      	mov	r3, r1
 8007ca2:	4313      	orrs	r3, r2
 8007ca4:	d011      	beq.n	8007cca <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007ca6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007caa:	3308      	adds	r3, #8
 8007cac:	2102      	movs	r1, #2
 8007cae:	4618      	mov	r0, r3
 8007cb0:	f001 fa0a 	bl	80090c8 <RCCEx_PLL2_Config>
 8007cb4:	4603      	mov	r3, r0
 8007cb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007cba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d003      	beq.n	8007cca <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007cc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007cc6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8007cca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cd2:	2100      	movs	r1, #0
 8007cd4:	6139      	str	r1, [r7, #16]
 8007cd6:	f003 0308 	and.w	r3, r3, #8
 8007cda:	617b      	str	r3, [r7, #20]
 8007cdc:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007ce0:	460b      	mov	r3, r1
 8007ce2:	4313      	orrs	r3, r2
 8007ce4:	d011      	beq.n	8007d0a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007ce6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cea:	3328      	adds	r3, #40	@ 0x28
 8007cec:	2100      	movs	r1, #0
 8007cee:	4618      	mov	r0, r3
 8007cf0:	f001 fa9c 	bl	800922c <RCCEx_PLL3_Config>
 8007cf4:	4603      	mov	r3, r0
 8007cf6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8007cfa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d003      	beq.n	8007d0a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d06:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8007d0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d12:	2100      	movs	r1, #0
 8007d14:	60b9      	str	r1, [r7, #8]
 8007d16:	f003 0310 	and.w	r3, r3, #16
 8007d1a:	60fb      	str	r3, [r7, #12]
 8007d1c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007d20:	460b      	mov	r3, r1
 8007d22:	4313      	orrs	r3, r2
 8007d24:	d011      	beq.n	8007d4a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007d26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d2a:	3328      	adds	r3, #40	@ 0x28
 8007d2c:	2101      	movs	r1, #1
 8007d2e:	4618      	mov	r0, r3
 8007d30:	f001 fa7c 	bl	800922c <RCCEx_PLL3_Config>
 8007d34:	4603      	mov	r3, r0
 8007d36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007d3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d003      	beq.n	8007d4a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d46:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8007d4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d52:	2100      	movs	r1, #0
 8007d54:	6039      	str	r1, [r7, #0]
 8007d56:	f003 0320 	and.w	r3, r3, #32
 8007d5a:	607b      	str	r3, [r7, #4]
 8007d5c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007d60:	460b      	mov	r3, r1
 8007d62:	4313      	orrs	r3, r2
 8007d64:	d011      	beq.n	8007d8a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007d66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d6a:	3328      	adds	r3, #40	@ 0x28
 8007d6c:	2102      	movs	r1, #2
 8007d6e:	4618      	mov	r0, r3
 8007d70:	f001 fa5c 	bl	800922c <RCCEx_PLL3_Config>
 8007d74:	4603      	mov	r3, r0
 8007d76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007d7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d003      	beq.n	8007d8a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8007d8a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d101      	bne.n	8007d96 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8007d92:	2300      	movs	r3, #0
 8007d94:	e000      	b.n	8007d98 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8007d96:	2301      	movs	r3, #1
}
 8007d98:	4618      	mov	r0, r3
 8007d9a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8007d9e:	46bd      	mov	sp, r7
 8007da0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007da4:	58024400 	.word	0x58024400

08007da8 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b090      	sub	sp, #64	@ 0x40
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8007db2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007db6:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8007dba:	430b      	orrs	r3, r1
 8007dbc:	f040 8094 	bne.w	8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8007dc0:	4b9e      	ldr	r3, [pc, #632]	@ (800803c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007dc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007dc4:	f003 0307 	and.w	r3, r3, #7
 8007dc8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8007dca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dcc:	2b04      	cmp	r3, #4
 8007dce:	f200 8087 	bhi.w	8007ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8007dd2:	a201      	add	r2, pc, #4	@ (adr r2, 8007dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8007dd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dd8:	08007ded 	.word	0x08007ded
 8007ddc:	08007e15 	.word	0x08007e15
 8007de0:	08007e3d 	.word	0x08007e3d
 8007de4:	08007ed9 	.word	0x08007ed9
 8007de8:	08007e65 	.word	0x08007e65
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007dec:	4b93      	ldr	r3, [pc, #588]	@ (800803c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007df4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007df8:	d108      	bne.n	8007e0c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007dfa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007dfe:	4618      	mov	r0, r3
 8007e00:	f001 f810 	bl	8008e24 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007e04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007e08:	f000 bd45 	b.w	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e10:	f000 bd41 	b.w	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007e14:	4b89      	ldr	r3, [pc, #548]	@ (800803c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007e1c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007e20:	d108      	bne.n	8007e34 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007e22:	f107 0318 	add.w	r3, r7, #24
 8007e26:	4618      	mov	r0, r3
 8007e28:	f000 fd54 	bl	80088d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007e2c:	69bb      	ldr	r3, [r7, #24]
 8007e2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007e30:	f000 bd31 	b.w	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007e34:	2300      	movs	r3, #0
 8007e36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e38:	f000 bd2d 	b.w	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007e3c:	4b7f      	ldr	r3, [pc, #508]	@ (800803c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007e44:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e48:	d108      	bne.n	8007e5c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007e4a:	f107 030c 	add.w	r3, r7, #12
 8007e4e:	4618      	mov	r0, r3
 8007e50:	f000 fe94 	bl	8008b7c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007e58:	f000 bd1d 	b.w	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e60:	f000 bd19 	b.w	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007e64:	4b75      	ldr	r3, [pc, #468]	@ (800803c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007e66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e68:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007e6c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007e6e:	4b73      	ldr	r3, [pc, #460]	@ (800803c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	f003 0304 	and.w	r3, r3, #4
 8007e76:	2b04      	cmp	r3, #4
 8007e78:	d10c      	bne.n	8007e94 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8007e7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d109      	bne.n	8007e94 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007e80:	4b6e      	ldr	r3, [pc, #440]	@ (800803c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	08db      	lsrs	r3, r3, #3
 8007e86:	f003 0303 	and.w	r3, r3, #3
 8007e8a:	4a6d      	ldr	r2, [pc, #436]	@ (8008040 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007e8c:	fa22 f303 	lsr.w	r3, r2, r3
 8007e90:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007e92:	e01f      	b.n	8007ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007e94:	4b69      	ldr	r3, [pc, #420]	@ (800803c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e9c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007ea0:	d106      	bne.n	8007eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8007ea2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ea4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ea8:	d102      	bne.n	8007eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007eaa:	4b66      	ldr	r3, [pc, #408]	@ (8008044 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8007eac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007eae:	e011      	b.n	8007ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007eb0:	4b62      	ldr	r3, [pc, #392]	@ (800803c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007eb8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007ebc:	d106      	bne.n	8007ecc <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8007ebe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ec0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007ec4:	d102      	bne.n	8007ecc <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007ec6:	4b60      	ldr	r3, [pc, #384]	@ (8008048 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8007ec8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007eca:	e003      	b.n	8007ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007ecc:	2300      	movs	r3, #0
 8007ece:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007ed0:	f000 bce1 	b.w	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007ed4:	f000 bcdf 	b.w	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007ed8:	4b5c      	ldr	r3, [pc, #368]	@ (800804c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8007eda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007edc:	f000 bcdb 	b.w	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007ee4:	f000 bcd7 	b.w	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8007ee8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007eec:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8007ef0:	430b      	orrs	r3, r1
 8007ef2:	f040 80ad 	bne.w	8008050 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8007ef6:	4b51      	ldr	r3, [pc, #324]	@ (800803c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007ef8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007efa:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8007efe:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8007f00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007f06:	d056      	beq.n	8007fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8007f08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007f0e:	f200 8090 	bhi.w	8008032 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8007f12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f14:	2bc0      	cmp	r3, #192	@ 0xc0
 8007f16:	f000 8088 	beq.w	800802a <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8007f1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f1c:	2bc0      	cmp	r3, #192	@ 0xc0
 8007f1e:	f200 8088 	bhi.w	8008032 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8007f22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f24:	2b80      	cmp	r3, #128	@ 0x80
 8007f26:	d032      	beq.n	8007f8e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8007f28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f2a:	2b80      	cmp	r3, #128	@ 0x80
 8007f2c:	f200 8081 	bhi.w	8008032 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8007f30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d003      	beq.n	8007f3e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8007f36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f38:	2b40      	cmp	r3, #64	@ 0x40
 8007f3a:	d014      	beq.n	8007f66 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8007f3c:	e079      	b.n	8008032 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007f3e:	4b3f      	ldr	r3, [pc, #252]	@ (800803c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007f46:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007f4a:	d108      	bne.n	8007f5e <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007f4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007f50:	4618      	mov	r0, r3
 8007f52:	f000 ff67 	bl	8008e24 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007f56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007f5a:	f000 bc9c 	b.w	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007f5e:	2300      	movs	r3, #0
 8007f60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007f62:	f000 bc98 	b.w	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007f66:	4b35      	ldr	r3, [pc, #212]	@ (800803c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007f6e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007f72:	d108      	bne.n	8007f86 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007f74:	f107 0318 	add.w	r3, r7, #24
 8007f78:	4618      	mov	r0, r3
 8007f7a:	f000 fcab 	bl	80088d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007f7e:	69bb      	ldr	r3, [r7, #24]
 8007f80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007f82:	f000 bc88 	b.w	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007f86:	2300      	movs	r3, #0
 8007f88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007f8a:	f000 bc84 	b.w	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007f8e:	4b2b      	ldr	r3, [pc, #172]	@ (800803c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007f96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007f9a:	d108      	bne.n	8007fae <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007f9c:	f107 030c 	add.w	r3, r7, #12
 8007fa0:	4618      	mov	r0, r3
 8007fa2:	f000 fdeb 	bl	8008b7c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007faa:	f000 bc74 	b.w	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007fae:	2300      	movs	r3, #0
 8007fb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007fb2:	f000 bc70 	b.w	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007fb6:	4b21      	ldr	r3, [pc, #132]	@ (800803c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007fb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007fba:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007fbe:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007fc0:	4b1e      	ldr	r3, [pc, #120]	@ (800803c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	f003 0304 	and.w	r3, r3, #4
 8007fc8:	2b04      	cmp	r3, #4
 8007fca:	d10c      	bne.n	8007fe6 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8007fcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d109      	bne.n	8007fe6 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007fd2:	4b1a      	ldr	r3, [pc, #104]	@ (800803c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	08db      	lsrs	r3, r3, #3
 8007fd8:	f003 0303 	and.w	r3, r3, #3
 8007fdc:	4a18      	ldr	r2, [pc, #96]	@ (8008040 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007fde:	fa22 f303 	lsr.w	r3, r2, r3
 8007fe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007fe4:	e01f      	b.n	8008026 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007fe6:	4b15      	ldr	r3, [pc, #84]	@ (800803c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007fee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007ff2:	d106      	bne.n	8008002 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8007ff4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ff6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ffa:	d102      	bne.n	8008002 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007ffc:	4b11      	ldr	r3, [pc, #68]	@ (8008044 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8007ffe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008000:	e011      	b.n	8008026 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008002:	4b0e      	ldr	r3, [pc, #56]	@ (800803c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800800a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800800e:	d106      	bne.n	800801e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8008010:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008012:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008016:	d102      	bne.n	800801e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008018:	4b0b      	ldr	r3, [pc, #44]	@ (8008048 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800801a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800801c:	e003      	b.n	8008026 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800801e:	2300      	movs	r3, #0
 8008020:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008022:	f000 bc38 	b.w	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008026:	f000 bc36 	b.w	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800802a:	4b08      	ldr	r3, [pc, #32]	@ (800804c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800802c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800802e:	f000 bc32 	b.w	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008032:	2300      	movs	r3, #0
 8008034:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008036:	f000 bc2e 	b.w	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800803a:	bf00      	nop
 800803c:	58024400 	.word	0x58024400
 8008040:	03d09000 	.word	0x03d09000
 8008044:	003d0900 	.word	0x003d0900
 8008048:	007a1200 	.word	0x007a1200
 800804c:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8008050:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008054:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8008058:	430b      	orrs	r3, r1
 800805a:	f040 809c 	bne.w	8008196 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800805e:	4b9e      	ldr	r3, [pc, #632]	@ (80082d8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008060:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008062:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8008066:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008068:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800806a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800806e:	d054      	beq.n	800811a <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8008070:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008072:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008076:	f200 808b 	bhi.w	8008190 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800807a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800807c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008080:	f000 8083 	beq.w	800818a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8008084:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008086:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800808a:	f200 8081 	bhi.w	8008190 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800808e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008090:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008094:	d02f      	beq.n	80080f6 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8008096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008098:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800809c:	d878      	bhi.n	8008190 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800809e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d004      	beq.n	80080ae <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 80080a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080a6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80080aa:	d012      	beq.n	80080d2 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 80080ac:	e070      	b.n	8008190 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80080ae:	4b8a      	ldr	r3, [pc, #552]	@ (80082d8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80080b6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80080ba:	d107      	bne.n	80080cc <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80080bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80080c0:	4618      	mov	r0, r3
 80080c2:	f000 feaf 	bl	8008e24 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80080c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80080ca:	e3e4      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80080cc:	2300      	movs	r3, #0
 80080ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80080d0:	e3e1      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80080d2:	4b81      	ldr	r3, [pc, #516]	@ (80082d8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80080da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80080de:	d107      	bne.n	80080f0 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80080e0:	f107 0318 	add.w	r3, r7, #24
 80080e4:	4618      	mov	r0, r3
 80080e6:	f000 fbf5 	bl	80088d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80080ea:	69bb      	ldr	r3, [r7, #24]
 80080ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80080ee:	e3d2      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80080f0:	2300      	movs	r3, #0
 80080f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80080f4:	e3cf      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80080f6:	4b78      	ldr	r3, [pc, #480]	@ (80082d8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80080fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008102:	d107      	bne.n	8008114 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008104:	f107 030c 	add.w	r3, r7, #12
 8008108:	4618      	mov	r0, r3
 800810a:	f000 fd37 	bl	8008b7c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008112:	e3c0      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008114:	2300      	movs	r3, #0
 8008116:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008118:	e3bd      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800811a:	4b6f      	ldr	r3, [pc, #444]	@ (80082d8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800811c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800811e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008122:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008124:	4b6c      	ldr	r3, [pc, #432]	@ (80082d8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f003 0304 	and.w	r3, r3, #4
 800812c:	2b04      	cmp	r3, #4
 800812e:	d10c      	bne.n	800814a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8008130:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008132:	2b00      	cmp	r3, #0
 8008134:	d109      	bne.n	800814a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008136:	4b68      	ldr	r3, [pc, #416]	@ (80082d8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	08db      	lsrs	r3, r3, #3
 800813c:	f003 0303 	and.w	r3, r3, #3
 8008140:	4a66      	ldr	r2, [pc, #408]	@ (80082dc <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8008142:	fa22 f303 	lsr.w	r3, r2, r3
 8008146:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008148:	e01e      	b.n	8008188 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800814a:	4b63      	ldr	r3, [pc, #396]	@ (80082d8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008152:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008156:	d106      	bne.n	8008166 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8008158:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800815a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800815e:	d102      	bne.n	8008166 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008160:	4b5f      	ldr	r3, [pc, #380]	@ (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8008162:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008164:	e010      	b.n	8008188 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008166:	4b5c      	ldr	r3, [pc, #368]	@ (80082d8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800816e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008172:	d106      	bne.n	8008182 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8008174:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008176:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800817a:	d102      	bne.n	8008182 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800817c:	4b59      	ldr	r3, [pc, #356]	@ (80082e4 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800817e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008180:	e002      	b.n	8008188 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008182:	2300      	movs	r3, #0
 8008184:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008186:	e386      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008188:	e385      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800818a:	4b57      	ldr	r3, [pc, #348]	@ (80082e8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800818c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800818e:	e382      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8008190:	2300      	movs	r3, #0
 8008192:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008194:	e37f      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8008196:	e9d7 2300 	ldrd	r2, r3, [r7]
 800819a:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800819e:	430b      	orrs	r3, r1
 80081a0:	f040 80a7 	bne.w	80082f2 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 80081a4:	4b4c      	ldr	r3, [pc, #304]	@ (80082d8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80081a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081a8:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80081ac:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80081ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081b0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80081b4:	d055      	beq.n	8008262 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 80081b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081b8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80081bc:	f200 8096 	bhi.w	80082ec <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80081c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081c2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80081c6:	f000 8084 	beq.w	80082d2 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 80081ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081cc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80081d0:	f200 808c 	bhi.w	80082ec <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80081d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081d6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80081da:	d030      	beq.n	800823e <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 80081dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081de:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80081e2:	f200 8083 	bhi.w	80082ec <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80081e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d004      	beq.n	80081f6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 80081ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081ee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80081f2:	d012      	beq.n	800821a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 80081f4:	e07a      	b.n	80082ec <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80081f6:	4b38      	ldr	r3, [pc, #224]	@ (80082d8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80081fe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008202:	d107      	bne.n	8008214 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008204:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008208:	4618      	mov	r0, r3
 800820a:	f000 fe0b 	bl	8008e24 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800820e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008210:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008212:	e340      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008214:	2300      	movs	r3, #0
 8008216:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008218:	e33d      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800821a:	4b2f      	ldr	r3, [pc, #188]	@ (80082d8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008222:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008226:	d107      	bne.n	8008238 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008228:	f107 0318 	add.w	r3, r7, #24
 800822c:	4618      	mov	r0, r3
 800822e:	f000 fb51 	bl	80088d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008232:	69bb      	ldr	r3, [r7, #24]
 8008234:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008236:	e32e      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008238:	2300      	movs	r3, #0
 800823a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800823c:	e32b      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800823e:	4b26      	ldr	r3, [pc, #152]	@ (80082d8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008246:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800824a:	d107      	bne.n	800825c <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800824c:	f107 030c 	add.w	r3, r7, #12
 8008250:	4618      	mov	r0, r3
 8008252:	f000 fc93 	bl	8008b7c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800825a:	e31c      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800825c:	2300      	movs	r3, #0
 800825e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008260:	e319      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008262:	4b1d      	ldr	r3, [pc, #116]	@ (80082d8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008264:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008266:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800826a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800826c:	4b1a      	ldr	r3, [pc, #104]	@ (80082d8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	f003 0304 	and.w	r3, r3, #4
 8008274:	2b04      	cmp	r3, #4
 8008276:	d10c      	bne.n	8008292 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8008278:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800827a:	2b00      	cmp	r3, #0
 800827c:	d109      	bne.n	8008292 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800827e:	4b16      	ldr	r3, [pc, #88]	@ (80082d8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	08db      	lsrs	r3, r3, #3
 8008284:	f003 0303 	and.w	r3, r3, #3
 8008288:	4a14      	ldr	r2, [pc, #80]	@ (80082dc <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800828a:	fa22 f303 	lsr.w	r3, r2, r3
 800828e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008290:	e01e      	b.n	80082d0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008292:	4b11      	ldr	r3, [pc, #68]	@ (80082d8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800829a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800829e:	d106      	bne.n	80082ae <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 80082a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082a2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80082a6:	d102      	bne.n	80082ae <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80082a8:	4b0d      	ldr	r3, [pc, #52]	@ (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80082aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80082ac:	e010      	b.n	80082d0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80082ae:	4b0a      	ldr	r3, [pc, #40]	@ (80082d8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80082b6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80082ba:	d106      	bne.n	80082ca <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 80082bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80082c2:	d102      	bne.n	80082ca <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80082c4:	4b07      	ldr	r3, [pc, #28]	@ (80082e4 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 80082c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80082c8:	e002      	b.n	80082d0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80082ca:	2300      	movs	r3, #0
 80082cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80082ce:	e2e2      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80082d0:	e2e1      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80082d2:	4b05      	ldr	r3, [pc, #20]	@ (80082e8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80082d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80082d6:	e2de      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80082d8:	58024400 	.word	0x58024400
 80082dc:	03d09000 	.word	0x03d09000
 80082e0:	003d0900 	.word	0x003d0900
 80082e4:	007a1200 	.word	0x007a1200
 80082e8:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 80082ec:	2300      	movs	r3, #0
 80082ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80082f0:	e2d1      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80082f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80082f6:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 80082fa:	430b      	orrs	r3, r1
 80082fc:	f040 809c 	bne.w	8008438 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8008300:	4b93      	ldr	r3, [pc, #588]	@ (8008550 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008302:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008304:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008308:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800830a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800830c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008310:	d054      	beq.n	80083bc <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8008312:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008314:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008318:	f200 808b 	bhi.w	8008432 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800831c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800831e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008322:	f000 8083 	beq.w	800842c <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8008326:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008328:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800832c:	f200 8081 	bhi.w	8008432 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8008330:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008332:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008336:	d02f      	beq.n	8008398 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8008338:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800833a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800833e:	d878      	bhi.n	8008432 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8008340:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008342:	2b00      	cmp	r3, #0
 8008344:	d004      	beq.n	8008350 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8008346:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008348:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800834c:	d012      	beq.n	8008374 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800834e:	e070      	b.n	8008432 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008350:	4b7f      	ldr	r3, [pc, #508]	@ (8008550 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008358:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800835c:	d107      	bne.n	800836e <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800835e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008362:	4618      	mov	r0, r3
 8008364:	f000 fd5e 	bl	8008e24 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800836a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800836c:	e293      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800836e:	2300      	movs	r3, #0
 8008370:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008372:	e290      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008374:	4b76      	ldr	r3, [pc, #472]	@ (8008550 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800837c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008380:	d107      	bne.n	8008392 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008382:	f107 0318 	add.w	r3, r7, #24
 8008386:	4618      	mov	r0, r3
 8008388:	f000 faa4 	bl	80088d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800838c:	69bb      	ldr	r3, [r7, #24]
 800838e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008390:	e281      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008392:	2300      	movs	r3, #0
 8008394:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008396:	e27e      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008398:	4b6d      	ldr	r3, [pc, #436]	@ (8008550 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80083a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80083a4:	d107      	bne.n	80083b6 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80083a6:	f107 030c 	add.w	r3, r7, #12
 80083aa:	4618      	mov	r0, r3
 80083ac:	f000 fbe6 	bl	8008b7c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80083b4:	e26f      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80083b6:	2300      	movs	r3, #0
 80083b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80083ba:	e26c      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80083bc:	4b64      	ldr	r3, [pc, #400]	@ (8008550 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80083be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80083c0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80083c4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80083c6:	4b62      	ldr	r3, [pc, #392]	@ (8008550 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	f003 0304 	and.w	r3, r3, #4
 80083ce:	2b04      	cmp	r3, #4
 80083d0:	d10c      	bne.n	80083ec <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 80083d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d109      	bne.n	80083ec <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80083d8:	4b5d      	ldr	r3, [pc, #372]	@ (8008550 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	08db      	lsrs	r3, r3, #3
 80083de:	f003 0303 	and.w	r3, r3, #3
 80083e2:	4a5c      	ldr	r2, [pc, #368]	@ (8008554 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80083e4:	fa22 f303 	lsr.w	r3, r2, r3
 80083e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80083ea:	e01e      	b.n	800842a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80083ec:	4b58      	ldr	r3, [pc, #352]	@ (8008550 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80083f8:	d106      	bne.n	8008408 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 80083fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008400:	d102      	bne.n	8008408 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008402:	4b55      	ldr	r3, [pc, #340]	@ (8008558 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8008404:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008406:	e010      	b.n	800842a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008408:	4b51      	ldr	r3, [pc, #324]	@ (8008550 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008410:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008414:	d106      	bne.n	8008424 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8008416:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008418:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800841c:	d102      	bne.n	8008424 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800841e:	4b4f      	ldr	r3, [pc, #316]	@ (800855c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8008420:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008422:	e002      	b.n	800842a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008424:	2300      	movs	r3, #0
 8008426:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008428:	e235      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800842a:	e234      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800842c:	4b4c      	ldr	r3, [pc, #304]	@ (8008560 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800842e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008430:	e231      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008432:	2300      	movs	r3, #0
 8008434:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008436:	e22e      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8008438:	e9d7 2300 	ldrd	r2, r3, [r7]
 800843c:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8008440:	430b      	orrs	r3, r1
 8008442:	f040 808f 	bne.w	8008564 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8008446:	4b42      	ldr	r3, [pc, #264]	@ (8008550 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008448:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800844a:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800844e:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8008450:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008452:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008456:	d06b      	beq.n	8008530 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8008458:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800845a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800845e:	d874      	bhi.n	800854a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008460:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008462:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008466:	d056      	beq.n	8008516 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8008468:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800846a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800846e:	d86c      	bhi.n	800854a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008470:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008472:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008476:	d03b      	beq.n	80084f0 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8008478:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800847a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800847e:	d864      	bhi.n	800854a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008480:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008482:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008486:	d021      	beq.n	80084cc <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8008488:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800848a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800848e:	d85c      	bhi.n	800854a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008490:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008492:	2b00      	cmp	r3, #0
 8008494:	d004      	beq.n	80084a0 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8008496:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008498:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800849c:	d004      	beq.n	80084a8 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800849e:	e054      	b.n	800854a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 80084a0:	f7fe fa4c 	bl	800693c <HAL_RCC_GetPCLK1Freq>
 80084a4:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80084a6:	e1f6      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80084a8:	4b29      	ldr	r3, [pc, #164]	@ (8008550 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80084b0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80084b4:	d107      	bne.n	80084c6 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80084b6:	f107 0318 	add.w	r3, r7, #24
 80084ba:	4618      	mov	r0, r3
 80084bc:	f000 fa0a 	bl	80088d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80084c0:	69fb      	ldr	r3, [r7, #28]
 80084c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80084c4:	e1e7      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80084c6:	2300      	movs	r3, #0
 80084c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084ca:	e1e4      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80084cc:	4b20      	ldr	r3, [pc, #128]	@ (8008550 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80084d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80084d8:	d107      	bne.n	80084ea <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80084da:	f107 030c 	add.w	r3, r7, #12
 80084de:	4618      	mov	r0, r3
 80084e0:	f000 fb4c 	bl	8008b7c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80084e4:	693b      	ldr	r3, [r7, #16]
 80084e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80084e8:	e1d5      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80084ea:	2300      	movs	r3, #0
 80084ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084ee:	e1d2      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80084f0:	4b17      	ldr	r3, [pc, #92]	@ (8008550 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	f003 0304 	and.w	r3, r3, #4
 80084f8:	2b04      	cmp	r3, #4
 80084fa:	d109      	bne.n	8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80084fc:	4b14      	ldr	r3, [pc, #80]	@ (8008550 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	08db      	lsrs	r3, r3, #3
 8008502:	f003 0303 	and.w	r3, r3, #3
 8008506:	4a13      	ldr	r2, [pc, #76]	@ (8008554 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8008508:	fa22 f303 	lsr.w	r3, r2, r3
 800850c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800850e:	e1c2      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008510:	2300      	movs	r3, #0
 8008512:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008514:	e1bf      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008516:	4b0e      	ldr	r3, [pc, #56]	@ (8008550 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800851e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008522:	d102      	bne.n	800852a <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8008524:	4b0c      	ldr	r3, [pc, #48]	@ (8008558 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8008526:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008528:	e1b5      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800852a:	2300      	movs	r3, #0
 800852c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800852e:	e1b2      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008530:	4b07      	ldr	r3, [pc, #28]	@ (8008550 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008538:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800853c:	d102      	bne.n	8008544 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800853e:	4b07      	ldr	r3, [pc, #28]	@ (800855c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8008540:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008542:	e1a8      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008544:	2300      	movs	r3, #0
 8008546:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008548:	e1a5      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800854a:	2300      	movs	r3, #0
 800854c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800854e:	e1a2      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008550:	58024400 	.word	0x58024400
 8008554:	03d09000 	.word	0x03d09000
 8008558:	003d0900 	.word	0x003d0900
 800855c:	007a1200 	.word	0x007a1200
 8008560:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8008564:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008568:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800856c:	430b      	orrs	r3, r1
 800856e:	d173      	bne.n	8008658 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8008570:	4b9c      	ldr	r3, [pc, #624]	@ (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008572:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008574:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008578:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800857a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800857c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008580:	d02f      	beq.n	80085e2 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8008582:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008584:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008588:	d863      	bhi.n	8008652 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800858a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800858c:	2b00      	cmp	r3, #0
 800858e:	d004      	beq.n	800859a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8008590:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008592:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008596:	d012      	beq.n	80085be <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8008598:	e05b      	b.n	8008652 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800859a:	4b92      	ldr	r3, [pc, #584]	@ (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80085a2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80085a6:	d107      	bne.n	80085b8 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80085a8:	f107 0318 	add.w	r3, r7, #24
 80085ac:	4618      	mov	r0, r3
 80085ae:	f000 f991 	bl	80088d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80085b2:	69bb      	ldr	r3, [r7, #24]
 80085b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80085b6:	e16e      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80085b8:	2300      	movs	r3, #0
 80085ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085bc:	e16b      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80085be:	4b89      	ldr	r3, [pc, #548]	@ (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80085c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80085ca:	d107      	bne.n	80085dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80085cc:	f107 030c 	add.w	r3, r7, #12
 80085d0:	4618      	mov	r0, r3
 80085d2:	f000 fad3 	bl	8008b7c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80085d6:	697b      	ldr	r3, [r7, #20]
 80085d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80085da:	e15c      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80085dc:	2300      	movs	r3, #0
 80085de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085e0:	e159      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80085e2:	4b80      	ldr	r3, [pc, #512]	@ (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80085e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80085e6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80085ea:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80085ec:	4b7d      	ldr	r3, [pc, #500]	@ (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	f003 0304 	and.w	r3, r3, #4
 80085f4:	2b04      	cmp	r3, #4
 80085f6:	d10c      	bne.n	8008612 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 80085f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d109      	bne.n	8008612 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80085fe:	4b79      	ldr	r3, [pc, #484]	@ (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	08db      	lsrs	r3, r3, #3
 8008604:	f003 0303 	and.w	r3, r3, #3
 8008608:	4a77      	ldr	r2, [pc, #476]	@ (80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800860a:	fa22 f303 	lsr.w	r3, r2, r3
 800860e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008610:	e01e      	b.n	8008650 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008612:	4b74      	ldr	r3, [pc, #464]	@ (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800861a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800861e:	d106      	bne.n	800862e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8008620:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008622:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008626:	d102      	bne.n	800862e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008628:	4b70      	ldr	r3, [pc, #448]	@ (80087ec <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800862a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800862c:	e010      	b.n	8008650 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800862e:	4b6d      	ldr	r3, [pc, #436]	@ (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008636:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800863a:	d106      	bne.n	800864a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800863c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800863e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008642:	d102      	bne.n	800864a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008644:	4b6a      	ldr	r3, [pc, #424]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8008646:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008648:	e002      	b.n	8008650 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800864a:	2300      	movs	r3, #0
 800864c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800864e:	e122      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008650:	e121      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8008652:	2300      	movs	r3, #0
 8008654:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008656:	e11e      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8008658:	e9d7 2300 	ldrd	r2, r3, [r7]
 800865c:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8008660:	430b      	orrs	r3, r1
 8008662:	d133      	bne.n	80086cc <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8008664:	4b5f      	ldr	r3, [pc, #380]	@ (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008666:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008668:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800866c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800866e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008670:	2b00      	cmp	r3, #0
 8008672:	d004      	beq.n	800867e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8008674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008676:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800867a:	d012      	beq.n	80086a2 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800867c:	e023      	b.n	80086c6 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800867e:	4b59      	ldr	r3, [pc, #356]	@ (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008686:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800868a:	d107      	bne.n	800869c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800868c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008690:	4618      	mov	r0, r3
 8008692:	f000 fbc7 	bl	8008e24 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008696:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008698:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800869a:	e0fc      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800869c:	2300      	movs	r3, #0
 800869e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086a0:	e0f9      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80086a2:	4b50      	ldr	r3, [pc, #320]	@ (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80086aa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80086ae:	d107      	bne.n	80086c0 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80086b0:	f107 0318 	add.w	r3, r7, #24
 80086b4:	4618      	mov	r0, r3
 80086b6:	f000 f90d 	bl	80088d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80086ba:	6a3b      	ldr	r3, [r7, #32]
 80086bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80086be:	e0ea      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80086c0:	2300      	movs	r3, #0
 80086c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086c4:	e0e7      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80086c6:	2300      	movs	r3, #0
 80086c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086ca:	e0e4      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80086cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80086d0:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 80086d4:	430b      	orrs	r3, r1
 80086d6:	f040 808d 	bne.w	80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 80086da:	4b42      	ldr	r3, [pc, #264]	@ (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80086dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80086de:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 80086e2:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80086e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086e6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80086ea:	d06b      	beq.n	80087c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 80086ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80086f2:	d874      	bhi.n	80087de <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80086f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80086fa:	d056      	beq.n	80087aa <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 80086fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008702:	d86c      	bhi.n	80087de <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008706:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800870a:	d03b      	beq.n	8008784 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800870c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800870e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008712:	d864      	bhi.n	80087de <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008714:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008716:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800871a:	d021      	beq.n	8008760 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800871c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800871e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008722:	d85c      	bhi.n	80087de <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008724:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008726:	2b00      	cmp	r3, #0
 8008728:	d004      	beq.n	8008734 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800872a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800872c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008730:	d004      	beq.n	800873c <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8008732:	e054      	b.n	80087de <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8008734:	f000 f8b8 	bl	80088a8 <HAL_RCCEx_GetD3PCLK1Freq>
 8008738:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800873a:	e0ac      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800873c:	4b29      	ldr	r3, [pc, #164]	@ (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008744:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008748:	d107      	bne.n	800875a <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800874a:	f107 0318 	add.w	r3, r7, #24
 800874e:	4618      	mov	r0, r3
 8008750:	f000 f8c0 	bl	80088d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008754:	69fb      	ldr	r3, [r7, #28]
 8008756:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008758:	e09d      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800875a:	2300      	movs	r3, #0
 800875c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800875e:	e09a      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008760:	4b20      	ldr	r3, [pc, #128]	@ (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008768:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800876c:	d107      	bne.n	800877e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800876e:	f107 030c 	add.w	r3, r7, #12
 8008772:	4618      	mov	r0, r3
 8008774:	f000 fa02 	bl	8008b7c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008778:	693b      	ldr	r3, [r7, #16]
 800877a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800877c:	e08b      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800877e:	2300      	movs	r3, #0
 8008780:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008782:	e088      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008784:	4b17      	ldr	r3, [pc, #92]	@ (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	f003 0304 	and.w	r3, r3, #4
 800878c:	2b04      	cmp	r3, #4
 800878e:	d109      	bne.n	80087a4 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008790:	4b14      	ldr	r3, [pc, #80]	@ (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	08db      	lsrs	r3, r3, #3
 8008796:	f003 0303 	and.w	r3, r3, #3
 800879a:	4a13      	ldr	r2, [pc, #76]	@ (80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800879c:	fa22 f303 	lsr.w	r3, r2, r3
 80087a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80087a2:	e078      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80087a4:	2300      	movs	r3, #0
 80087a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80087a8:	e075      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80087aa:	4b0e      	ldr	r3, [pc, #56]	@ (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80087b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80087b6:	d102      	bne.n	80087be <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 80087b8:	4b0c      	ldr	r3, [pc, #48]	@ (80087ec <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 80087ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80087bc:	e06b      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80087be:	2300      	movs	r3, #0
 80087c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80087c2:	e068      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80087c4:	4b07      	ldr	r3, [pc, #28]	@ (80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80087cc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80087d0:	d102      	bne.n	80087d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 80087d2:	4b07      	ldr	r3, [pc, #28]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 80087d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80087d6:	e05e      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80087d8:	2300      	movs	r3, #0
 80087da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80087dc:	e05b      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 80087de:	2300      	movs	r3, #0
 80087e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80087e2:	e058      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80087e4:	58024400 	.word	0x58024400
 80087e8:	03d09000 	.word	0x03d09000
 80087ec:	003d0900 	.word	0x003d0900
 80087f0:	007a1200 	.word	0x007a1200
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80087f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80087f8:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80087fc:	430b      	orrs	r3, r1
 80087fe:	d148      	bne.n	8008892 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8008800:	4b27      	ldr	r3, [pc, #156]	@ (80088a0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008802:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008804:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008808:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800880a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800880c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008810:	d02a      	beq.n	8008868 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8008812:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008814:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008818:	d838      	bhi.n	800888c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800881a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800881c:	2b00      	cmp	r3, #0
 800881e:	d004      	beq.n	800882a <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8008820:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008822:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008826:	d00d      	beq.n	8008844 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8008828:	e030      	b.n	800888c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800882a:	4b1d      	ldr	r3, [pc, #116]	@ (80088a0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008832:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008836:	d102      	bne.n	800883e <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8008838:	4b1a      	ldr	r3, [pc, #104]	@ (80088a4 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800883a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800883c:	e02b      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800883e:	2300      	movs	r3, #0
 8008840:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008842:	e028      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008844:	4b16      	ldr	r3, [pc, #88]	@ (80088a0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800884c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008850:	d107      	bne.n	8008862 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008852:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008856:	4618      	mov	r0, r3
 8008858:	f000 fae4 	bl	8008e24 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800885c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800885e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008860:	e019      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008862:	2300      	movs	r3, #0
 8008864:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008866:	e016      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008868:	4b0d      	ldr	r3, [pc, #52]	@ (80088a0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008870:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008874:	d107      	bne.n	8008886 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008876:	f107 0318 	add.w	r3, r7, #24
 800887a:	4618      	mov	r0, r3
 800887c:	f000 f82a 	bl	80088d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008880:	69fb      	ldr	r3, [r7, #28]
 8008882:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008884:	e007      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008886:	2300      	movs	r3, #0
 8008888:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800888a:	e004      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800888c:	2300      	movs	r3, #0
 800888e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008890:	e001      	b.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8008892:	2300      	movs	r3, #0
 8008894:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8008896:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008898:	4618      	mov	r0, r3
 800889a:	3740      	adds	r7, #64	@ 0x40
 800889c:	46bd      	mov	sp, r7
 800889e:	bd80      	pop	{r7, pc}
 80088a0:	58024400 	.word	0x58024400
 80088a4:	007a1200 	.word	0x007a1200

080088a8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80088ac:	f7fe f816 	bl	80068dc <HAL_RCC_GetHCLKFreq>
 80088b0:	4602      	mov	r2, r0
 80088b2:	4b06      	ldr	r3, [pc, #24]	@ (80088cc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80088b4:	6a1b      	ldr	r3, [r3, #32]
 80088b6:	091b      	lsrs	r3, r3, #4
 80088b8:	f003 0307 	and.w	r3, r3, #7
 80088bc:	4904      	ldr	r1, [pc, #16]	@ (80088d0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80088be:	5ccb      	ldrb	r3, [r1, r3]
 80088c0:	f003 031f 	and.w	r3, r3, #31
 80088c4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80088c8:	4618      	mov	r0, r3
 80088ca:	bd80      	pop	{r7, pc}
 80088cc:	58024400 	.word	0x58024400
 80088d0:	0800ef84 	.word	0x0800ef84

080088d4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80088d4:	b480      	push	{r7}
 80088d6:	b089      	sub	sp, #36	@ 0x24
 80088d8:	af00      	add	r7, sp, #0
 80088da:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80088dc:	4ba1      	ldr	r3, [pc, #644]	@ (8008b64 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80088de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088e0:	f003 0303 	and.w	r3, r3, #3
 80088e4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80088e6:	4b9f      	ldr	r3, [pc, #636]	@ (8008b64 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80088e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088ea:	0b1b      	lsrs	r3, r3, #12
 80088ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80088f0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80088f2:	4b9c      	ldr	r3, [pc, #624]	@ (8008b64 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80088f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088f6:	091b      	lsrs	r3, r3, #4
 80088f8:	f003 0301 	and.w	r3, r3, #1
 80088fc:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80088fe:	4b99      	ldr	r3, [pc, #612]	@ (8008b64 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008900:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008902:	08db      	lsrs	r3, r3, #3
 8008904:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008908:	693a      	ldr	r2, [r7, #16]
 800890a:	fb02 f303 	mul.w	r3, r2, r3
 800890e:	ee07 3a90 	vmov	s15, r3
 8008912:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008916:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800891a:	697b      	ldr	r3, [r7, #20]
 800891c:	2b00      	cmp	r3, #0
 800891e:	f000 8111 	beq.w	8008b44 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8008922:	69bb      	ldr	r3, [r7, #24]
 8008924:	2b02      	cmp	r3, #2
 8008926:	f000 8083 	beq.w	8008a30 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800892a:	69bb      	ldr	r3, [r7, #24]
 800892c:	2b02      	cmp	r3, #2
 800892e:	f200 80a1 	bhi.w	8008a74 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8008932:	69bb      	ldr	r3, [r7, #24]
 8008934:	2b00      	cmp	r3, #0
 8008936:	d003      	beq.n	8008940 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008938:	69bb      	ldr	r3, [r7, #24]
 800893a:	2b01      	cmp	r3, #1
 800893c:	d056      	beq.n	80089ec <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800893e:	e099      	b.n	8008a74 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008940:	4b88      	ldr	r3, [pc, #544]	@ (8008b64 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	f003 0320 	and.w	r3, r3, #32
 8008948:	2b00      	cmp	r3, #0
 800894a:	d02d      	beq.n	80089a8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800894c:	4b85      	ldr	r3, [pc, #532]	@ (8008b64 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	08db      	lsrs	r3, r3, #3
 8008952:	f003 0303 	and.w	r3, r3, #3
 8008956:	4a84      	ldr	r2, [pc, #528]	@ (8008b68 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8008958:	fa22 f303 	lsr.w	r3, r2, r3
 800895c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800895e:	68bb      	ldr	r3, [r7, #8]
 8008960:	ee07 3a90 	vmov	s15, r3
 8008964:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008968:	697b      	ldr	r3, [r7, #20]
 800896a:	ee07 3a90 	vmov	s15, r3
 800896e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008972:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008976:	4b7b      	ldr	r3, [pc, #492]	@ (8008b64 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008978:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800897a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800897e:	ee07 3a90 	vmov	s15, r3
 8008982:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008986:	ed97 6a03 	vldr	s12, [r7, #12]
 800898a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008b6c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800898e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008992:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008996:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800899a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800899e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80089a2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80089a6:	e087      	b.n	8008ab8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80089a8:	697b      	ldr	r3, [r7, #20]
 80089aa:	ee07 3a90 	vmov	s15, r3
 80089ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089b2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8008b70 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80089b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80089ba:	4b6a      	ldr	r3, [pc, #424]	@ (8008b64 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80089bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80089c2:	ee07 3a90 	vmov	s15, r3
 80089c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80089ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80089ce:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8008b6c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80089d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80089d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80089da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80089de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80089e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80089e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80089ea:	e065      	b.n	8008ab8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80089ec:	697b      	ldr	r3, [r7, #20]
 80089ee:	ee07 3a90 	vmov	s15, r3
 80089f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089f6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8008b74 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80089fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80089fe:	4b59      	ldr	r3, [pc, #356]	@ (8008b64 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008a00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a06:	ee07 3a90 	vmov	s15, r3
 8008a0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a0e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008a12:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8008b6c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008a16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a1e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008a22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a2a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008a2e:	e043      	b.n	8008ab8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008a30:	697b      	ldr	r3, [r7, #20]
 8008a32:	ee07 3a90 	vmov	s15, r3
 8008a36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a3a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8008b78 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8008a3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a42:	4b48      	ldr	r3, [pc, #288]	@ (8008b64 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008a44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a4a:	ee07 3a90 	vmov	s15, r3
 8008a4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a52:	ed97 6a03 	vldr	s12, [r7, #12]
 8008a56:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8008b6c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008a5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008a66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a6e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008a72:	e021      	b.n	8008ab8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008a74:	697b      	ldr	r3, [r7, #20]
 8008a76:	ee07 3a90 	vmov	s15, r3
 8008a7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a7e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8008b74 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008a82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a86:	4b37      	ldr	r3, [pc, #220]	@ (8008b64 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008a88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a8e:	ee07 3a90 	vmov	s15, r3
 8008a92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a96:	ed97 6a03 	vldr	s12, [r7, #12]
 8008a9a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8008b6c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008a9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008aa2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008aa6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008aaa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008aae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ab2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008ab6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8008ab8:	4b2a      	ldr	r3, [pc, #168]	@ (8008b64 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008aba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008abc:	0a5b      	lsrs	r3, r3, #9
 8008abe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008ac2:	ee07 3a90 	vmov	s15, r3
 8008ac6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008aca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008ace:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008ad2:	edd7 6a07 	vldr	s13, [r7, #28]
 8008ad6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008ada:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008ade:	ee17 2a90 	vmov	r2, s15
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8008ae6:	4b1f      	ldr	r3, [pc, #124]	@ (8008b64 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ae8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008aea:	0c1b      	lsrs	r3, r3, #16
 8008aec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008af0:	ee07 3a90 	vmov	s15, r3
 8008af4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008af8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008afc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008b00:	edd7 6a07 	vldr	s13, [r7, #28]
 8008b04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b08:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008b0c:	ee17 2a90 	vmov	r2, s15
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8008b14:	4b13      	ldr	r3, [pc, #76]	@ (8008b64 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008b16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b18:	0e1b      	lsrs	r3, r3, #24
 8008b1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008b1e:	ee07 3a90 	vmov	s15, r3
 8008b22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b26:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008b2a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008b2e:	edd7 6a07 	vldr	s13, [r7, #28]
 8008b32:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008b3a:	ee17 2a90 	vmov	r2, s15
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8008b42:	e008      	b.n	8008b56 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	2200      	movs	r2, #0
 8008b48:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	2200      	movs	r2, #0
 8008b54:	609a      	str	r2, [r3, #8]
}
 8008b56:	bf00      	nop
 8008b58:	3724      	adds	r7, #36	@ 0x24
 8008b5a:	46bd      	mov	sp, r7
 8008b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b60:	4770      	bx	lr
 8008b62:	bf00      	nop
 8008b64:	58024400 	.word	0x58024400
 8008b68:	03d09000 	.word	0x03d09000
 8008b6c:	46000000 	.word	0x46000000
 8008b70:	4c742400 	.word	0x4c742400
 8008b74:	4a742400 	.word	0x4a742400
 8008b78:	4af42400 	.word	0x4af42400

08008b7c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8008b7c:	b480      	push	{r7}
 8008b7e:	b089      	sub	sp, #36	@ 0x24
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008b84:	4ba1      	ldr	r3, [pc, #644]	@ (8008e0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008b86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b88:	f003 0303 	and.w	r3, r3, #3
 8008b8c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8008b8e:	4b9f      	ldr	r3, [pc, #636]	@ (8008e0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008b90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b92:	0d1b      	lsrs	r3, r3, #20
 8008b94:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008b98:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8008b9a:	4b9c      	ldr	r3, [pc, #624]	@ (8008e0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008b9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b9e:	0a1b      	lsrs	r3, r3, #8
 8008ba0:	f003 0301 	and.w	r3, r3, #1
 8008ba4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8008ba6:	4b99      	ldr	r3, [pc, #612]	@ (8008e0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008ba8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008baa:	08db      	lsrs	r3, r3, #3
 8008bac:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008bb0:	693a      	ldr	r2, [r7, #16]
 8008bb2:	fb02 f303 	mul.w	r3, r2, r3
 8008bb6:	ee07 3a90 	vmov	s15, r3
 8008bba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008bbe:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8008bc2:	697b      	ldr	r3, [r7, #20]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	f000 8111 	beq.w	8008dec <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8008bca:	69bb      	ldr	r3, [r7, #24]
 8008bcc:	2b02      	cmp	r3, #2
 8008bce:	f000 8083 	beq.w	8008cd8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8008bd2:	69bb      	ldr	r3, [r7, #24]
 8008bd4:	2b02      	cmp	r3, #2
 8008bd6:	f200 80a1 	bhi.w	8008d1c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8008bda:	69bb      	ldr	r3, [r7, #24]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d003      	beq.n	8008be8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8008be0:	69bb      	ldr	r3, [r7, #24]
 8008be2:	2b01      	cmp	r3, #1
 8008be4:	d056      	beq.n	8008c94 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8008be6:	e099      	b.n	8008d1c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008be8:	4b88      	ldr	r3, [pc, #544]	@ (8008e0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	f003 0320 	and.w	r3, r3, #32
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d02d      	beq.n	8008c50 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008bf4:	4b85      	ldr	r3, [pc, #532]	@ (8008e0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	08db      	lsrs	r3, r3, #3
 8008bfa:	f003 0303 	and.w	r3, r3, #3
 8008bfe:	4a84      	ldr	r2, [pc, #528]	@ (8008e10 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8008c00:	fa22 f303 	lsr.w	r3, r2, r3
 8008c04:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008c06:	68bb      	ldr	r3, [r7, #8]
 8008c08:	ee07 3a90 	vmov	s15, r3
 8008c0c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c10:	697b      	ldr	r3, [r7, #20]
 8008c12:	ee07 3a90 	vmov	s15, r3
 8008c16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c1e:	4b7b      	ldr	r3, [pc, #492]	@ (8008e0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c26:	ee07 3a90 	vmov	s15, r3
 8008c2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c2e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008c32:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008e14 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008c36:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c3e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008c42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c4a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008c4e:	e087      	b.n	8008d60 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008c50:	697b      	ldr	r3, [r7, #20]
 8008c52:	ee07 3a90 	vmov	s15, r3
 8008c56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c5a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8008e18 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8008c5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c62:	4b6a      	ldr	r3, [pc, #424]	@ (8008e0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c6a:	ee07 3a90 	vmov	s15, r3
 8008c6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c72:	ed97 6a03 	vldr	s12, [r7, #12]
 8008c76:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8008e14 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008c7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c82:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008c86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c8e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008c92:	e065      	b.n	8008d60 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008c94:	697b      	ldr	r3, [r7, #20]
 8008c96:	ee07 3a90 	vmov	s15, r3
 8008c9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c9e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8008e1c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008ca2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ca6:	4b59      	ldr	r3, [pc, #356]	@ (8008e0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008caa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008cae:	ee07 3a90 	vmov	s15, r3
 8008cb2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008cb6:	ed97 6a03 	vldr	s12, [r7, #12]
 8008cba:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8008e14 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008cbe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008cc2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008cc6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008cca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008cce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008cd2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008cd6:	e043      	b.n	8008d60 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008cd8:	697b      	ldr	r3, [r7, #20]
 8008cda:	ee07 3a90 	vmov	s15, r3
 8008cde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ce2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8008e20 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8008ce6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008cea:	4b48      	ldr	r3, [pc, #288]	@ (8008e0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008cf2:	ee07 3a90 	vmov	s15, r3
 8008cf6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008cfa:	ed97 6a03 	vldr	s12, [r7, #12]
 8008cfe:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8008e14 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008d02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008d0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d16:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008d1a:	e021      	b.n	8008d60 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008d1c:	697b      	ldr	r3, [r7, #20]
 8008d1e:	ee07 3a90 	vmov	s15, r3
 8008d22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d26:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8008e1c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008d2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008d2e:	4b37      	ldr	r3, [pc, #220]	@ (8008e0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d36:	ee07 3a90 	vmov	s15, r3
 8008d3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d3e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008d42:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8008e14 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008d46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d4e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008d52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d5a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008d5e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8008d60:	4b2a      	ldr	r3, [pc, #168]	@ (8008e0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008d62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d64:	0a5b      	lsrs	r3, r3, #9
 8008d66:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008d6a:	ee07 3a90 	vmov	s15, r3
 8008d6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d72:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008d76:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008d7a:	edd7 6a07 	vldr	s13, [r7, #28]
 8008d7e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008d82:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008d86:	ee17 2a90 	vmov	r2, s15
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8008d8e:	4b1f      	ldr	r3, [pc, #124]	@ (8008e0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d92:	0c1b      	lsrs	r3, r3, #16
 8008d94:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008d98:	ee07 3a90 	vmov	s15, r3
 8008d9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008da0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008da4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008da8:	edd7 6a07 	vldr	s13, [r7, #28]
 8008dac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008db0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008db4:	ee17 2a90 	vmov	r2, s15
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8008dbc:	4b13      	ldr	r3, [pc, #76]	@ (8008e0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008dbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008dc0:	0e1b      	lsrs	r3, r3, #24
 8008dc2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008dc6:	ee07 3a90 	vmov	s15, r3
 8008dca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008dce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008dd2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008dd6:	edd7 6a07 	vldr	s13, [r7, #28]
 8008dda:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008dde:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008de2:	ee17 2a90 	vmov	r2, s15
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8008dea:	e008      	b.n	8008dfe <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	2200      	movs	r2, #0
 8008df0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	2200      	movs	r2, #0
 8008df6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	609a      	str	r2, [r3, #8]
}
 8008dfe:	bf00      	nop
 8008e00:	3724      	adds	r7, #36	@ 0x24
 8008e02:	46bd      	mov	sp, r7
 8008e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e08:	4770      	bx	lr
 8008e0a:	bf00      	nop
 8008e0c:	58024400 	.word	0x58024400
 8008e10:	03d09000 	.word	0x03d09000
 8008e14:	46000000 	.word	0x46000000
 8008e18:	4c742400 	.word	0x4c742400
 8008e1c:	4a742400 	.word	0x4a742400
 8008e20:	4af42400 	.word	0x4af42400

08008e24 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8008e24:	b480      	push	{r7}
 8008e26:	b089      	sub	sp, #36	@ 0x24
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008e2c:	4ba0      	ldr	r3, [pc, #640]	@ (80090b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008e2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e30:	f003 0303 	and.w	r3, r3, #3
 8008e34:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8008e36:	4b9e      	ldr	r3, [pc, #632]	@ (80090b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008e38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e3a:	091b      	lsrs	r3, r3, #4
 8008e3c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008e40:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8008e42:	4b9b      	ldr	r3, [pc, #620]	@ (80090b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008e44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e46:	f003 0301 	and.w	r3, r3, #1
 8008e4a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008e4c:	4b98      	ldr	r3, [pc, #608]	@ (80090b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008e4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e50:	08db      	lsrs	r3, r3, #3
 8008e52:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008e56:	693a      	ldr	r2, [r7, #16]
 8008e58:	fb02 f303 	mul.w	r3, r2, r3
 8008e5c:	ee07 3a90 	vmov	s15, r3
 8008e60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e64:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8008e68:	697b      	ldr	r3, [r7, #20]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	f000 8111 	beq.w	8009092 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8008e70:	69bb      	ldr	r3, [r7, #24]
 8008e72:	2b02      	cmp	r3, #2
 8008e74:	f000 8083 	beq.w	8008f7e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8008e78:	69bb      	ldr	r3, [r7, #24]
 8008e7a:	2b02      	cmp	r3, #2
 8008e7c:	f200 80a1 	bhi.w	8008fc2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8008e80:	69bb      	ldr	r3, [r7, #24]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d003      	beq.n	8008e8e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8008e86:	69bb      	ldr	r3, [r7, #24]
 8008e88:	2b01      	cmp	r3, #1
 8008e8a:	d056      	beq.n	8008f3a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8008e8c:	e099      	b.n	8008fc2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008e8e:	4b88      	ldr	r3, [pc, #544]	@ (80090b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	f003 0320 	and.w	r3, r3, #32
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d02d      	beq.n	8008ef6 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008e9a:	4b85      	ldr	r3, [pc, #532]	@ (80090b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	08db      	lsrs	r3, r3, #3
 8008ea0:	f003 0303 	and.w	r3, r3, #3
 8008ea4:	4a83      	ldr	r2, [pc, #524]	@ (80090b4 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8008ea6:	fa22 f303 	lsr.w	r3, r2, r3
 8008eaa:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008eac:	68bb      	ldr	r3, [r7, #8]
 8008eae:	ee07 3a90 	vmov	s15, r3
 8008eb2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008eb6:	697b      	ldr	r3, [r7, #20]
 8008eb8:	ee07 3a90 	vmov	s15, r3
 8008ebc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ec0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ec4:	4b7a      	ldr	r3, [pc, #488]	@ (80090b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008ec6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ec8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ecc:	ee07 3a90 	vmov	s15, r3
 8008ed0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ed4:	ed97 6a03 	vldr	s12, [r7, #12]
 8008ed8:	eddf 5a77 	vldr	s11, [pc, #476]	@ 80090b8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008edc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008ee0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008ee4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008ee8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008eec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ef0:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008ef4:	e087      	b.n	8009006 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008ef6:	697b      	ldr	r3, [r7, #20]
 8008ef8:	ee07 3a90 	vmov	s15, r3
 8008efc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f00:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 80090bc <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8008f04:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f08:	4b69      	ldr	r3, [pc, #420]	@ (80090b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008f0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f10:	ee07 3a90 	vmov	s15, r3
 8008f14:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f18:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f1c:	eddf 5a66 	vldr	s11, [pc, #408]	@ 80090b8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008f20:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f24:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f28:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008f2c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f34:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008f38:	e065      	b.n	8009006 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008f3a:	697b      	ldr	r3, [r7, #20]
 8008f3c:	ee07 3a90 	vmov	s15, r3
 8008f40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f44:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 80090c0 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8008f48:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f4c:	4b58      	ldr	r3, [pc, #352]	@ (80090b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008f4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f54:	ee07 3a90 	vmov	s15, r3
 8008f58:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f5c:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f60:	eddf 5a55 	vldr	s11, [pc, #340]	@ 80090b8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008f64:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f68:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f6c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008f70:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f78:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008f7c:	e043      	b.n	8009006 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008f7e:	697b      	ldr	r3, [r7, #20]
 8008f80:	ee07 3a90 	vmov	s15, r3
 8008f84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f88:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 80090c4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8008f8c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f90:	4b47      	ldr	r3, [pc, #284]	@ (80090b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008f92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f98:	ee07 3a90 	vmov	s15, r3
 8008f9c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008fa0:	ed97 6a03 	vldr	s12, [r7, #12]
 8008fa4:	eddf 5a44 	vldr	s11, [pc, #272]	@ 80090b8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008fa8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008fac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008fb0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008fb4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008fb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008fbc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008fc0:	e021      	b.n	8009006 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008fc2:	697b      	ldr	r3, [r7, #20]
 8008fc4:	ee07 3a90 	vmov	s15, r3
 8008fc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fcc:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80090bc <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8008fd0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008fd4:	4b36      	ldr	r3, [pc, #216]	@ (80090b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008fd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008fd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008fdc:	ee07 3a90 	vmov	s15, r3
 8008fe0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008fe4:	ed97 6a03 	vldr	s12, [r7, #12]
 8008fe8:	eddf 5a33 	vldr	s11, [pc, #204]	@ 80090b8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008fec:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008ff0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008ff4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008ff8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ffc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009000:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009004:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8009006:	4b2a      	ldr	r3, [pc, #168]	@ (80090b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800900a:	0a5b      	lsrs	r3, r3, #9
 800900c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009010:	ee07 3a90 	vmov	s15, r3
 8009014:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009018:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800901c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009020:	edd7 6a07 	vldr	s13, [r7, #28]
 8009024:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009028:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800902c:	ee17 2a90 	vmov	r2, s15
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8009034:	4b1e      	ldr	r3, [pc, #120]	@ (80090b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009036:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009038:	0c1b      	lsrs	r3, r3, #16
 800903a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800903e:	ee07 3a90 	vmov	s15, r3
 8009042:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009046:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800904a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800904e:	edd7 6a07 	vldr	s13, [r7, #28]
 8009052:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009056:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800905a:	ee17 2a90 	vmov	r2, s15
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8009062:	4b13      	ldr	r3, [pc, #76]	@ (80090b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009066:	0e1b      	lsrs	r3, r3, #24
 8009068:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800906c:	ee07 3a90 	vmov	s15, r3
 8009070:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009074:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009078:	ee37 7a87 	vadd.f32	s14, s15, s14
 800907c:	edd7 6a07 	vldr	s13, [r7, #28]
 8009080:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009084:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009088:	ee17 2a90 	vmov	r2, s15
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8009090:	e008      	b.n	80090a4 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	2200      	movs	r2, #0
 8009096:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	2200      	movs	r2, #0
 800909c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	2200      	movs	r2, #0
 80090a2:	609a      	str	r2, [r3, #8]
}
 80090a4:	bf00      	nop
 80090a6:	3724      	adds	r7, #36	@ 0x24
 80090a8:	46bd      	mov	sp, r7
 80090aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ae:	4770      	bx	lr
 80090b0:	58024400 	.word	0x58024400
 80090b4:	03d09000 	.word	0x03d09000
 80090b8:	46000000 	.word	0x46000000
 80090bc:	4c742400 	.word	0x4c742400
 80090c0:	4a742400 	.word	0x4a742400
 80090c4:	4af42400 	.word	0x4af42400

080090c8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80090c8:	b580      	push	{r7, lr}
 80090ca:	b084      	sub	sp, #16
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
 80090d0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80090d2:	2300      	movs	r3, #0
 80090d4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80090d6:	4b53      	ldr	r3, [pc, #332]	@ (8009224 <RCCEx_PLL2_Config+0x15c>)
 80090d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090da:	f003 0303 	and.w	r3, r3, #3
 80090de:	2b03      	cmp	r3, #3
 80090e0:	d101      	bne.n	80090e6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80090e2:	2301      	movs	r3, #1
 80090e4:	e099      	b.n	800921a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80090e6:	4b4f      	ldr	r3, [pc, #316]	@ (8009224 <RCCEx_PLL2_Config+0x15c>)
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	4a4e      	ldr	r2, [pc, #312]	@ (8009224 <RCCEx_PLL2_Config+0x15c>)
 80090ec:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80090f0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80090f2:	f7f8 f93f 	bl	8001374 <HAL_GetTick>
 80090f6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80090f8:	e008      	b.n	800910c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80090fa:	f7f8 f93b 	bl	8001374 <HAL_GetTick>
 80090fe:	4602      	mov	r2, r0
 8009100:	68bb      	ldr	r3, [r7, #8]
 8009102:	1ad3      	subs	r3, r2, r3
 8009104:	2b02      	cmp	r3, #2
 8009106:	d901      	bls.n	800910c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009108:	2303      	movs	r3, #3
 800910a:	e086      	b.n	800921a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800910c:	4b45      	ldr	r3, [pc, #276]	@ (8009224 <RCCEx_PLL2_Config+0x15c>)
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009114:	2b00      	cmp	r3, #0
 8009116:	d1f0      	bne.n	80090fa <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8009118:	4b42      	ldr	r3, [pc, #264]	@ (8009224 <RCCEx_PLL2_Config+0x15c>)
 800911a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800911c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	031b      	lsls	r3, r3, #12
 8009126:	493f      	ldr	r1, [pc, #252]	@ (8009224 <RCCEx_PLL2_Config+0x15c>)
 8009128:	4313      	orrs	r3, r2
 800912a:	628b      	str	r3, [r1, #40]	@ 0x28
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	685b      	ldr	r3, [r3, #4]
 8009130:	3b01      	subs	r3, #1
 8009132:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	689b      	ldr	r3, [r3, #8]
 800913a:	3b01      	subs	r3, #1
 800913c:	025b      	lsls	r3, r3, #9
 800913e:	b29b      	uxth	r3, r3
 8009140:	431a      	orrs	r2, r3
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	68db      	ldr	r3, [r3, #12]
 8009146:	3b01      	subs	r3, #1
 8009148:	041b      	lsls	r3, r3, #16
 800914a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800914e:	431a      	orrs	r2, r3
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	691b      	ldr	r3, [r3, #16]
 8009154:	3b01      	subs	r3, #1
 8009156:	061b      	lsls	r3, r3, #24
 8009158:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800915c:	4931      	ldr	r1, [pc, #196]	@ (8009224 <RCCEx_PLL2_Config+0x15c>)
 800915e:	4313      	orrs	r3, r2
 8009160:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8009162:	4b30      	ldr	r3, [pc, #192]	@ (8009224 <RCCEx_PLL2_Config+0x15c>)
 8009164:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009166:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	695b      	ldr	r3, [r3, #20]
 800916e:	492d      	ldr	r1, [pc, #180]	@ (8009224 <RCCEx_PLL2_Config+0x15c>)
 8009170:	4313      	orrs	r3, r2
 8009172:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8009174:	4b2b      	ldr	r3, [pc, #172]	@ (8009224 <RCCEx_PLL2_Config+0x15c>)
 8009176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009178:	f023 0220 	bic.w	r2, r3, #32
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	699b      	ldr	r3, [r3, #24]
 8009180:	4928      	ldr	r1, [pc, #160]	@ (8009224 <RCCEx_PLL2_Config+0x15c>)
 8009182:	4313      	orrs	r3, r2
 8009184:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8009186:	4b27      	ldr	r3, [pc, #156]	@ (8009224 <RCCEx_PLL2_Config+0x15c>)
 8009188:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800918a:	4a26      	ldr	r2, [pc, #152]	@ (8009224 <RCCEx_PLL2_Config+0x15c>)
 800918c:	f023 0310 	bic.w	r3, r3, #16
 8009190:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8009192:	4b24      	ldr	r3, [pc, #144]	@ (8009224 <RCCEx_PLL2_Config+0x15c>)
 8009194:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009196:	4b24      	ldr	r3, [pc, #144]	@ (8009228 <RCCEx_PLL2_Config+0x160>)
 8009198:	4013      	ands	r3, r2
 800919a:	687a      	ldr	r2, [r7, #4]
 800919c:	69d2      	ldr	r2, [r2, #28]
 800919e:	00d2      	lsls	r2, r2, #3
 80091a0:	4920      	ldr	r1, [pc, #128]	@ (8009224 <RCCEx_PLL2_Config+0x15c>)
 80091a2:	4313      	orrs	r3, r2
 80091a4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80091a6:	4b1f      	ldr	r3, [pc, #124]	@ (8009224 <RCCEx_PLL2_Config+0x15c>)
 80091a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091aa:	4a1e      	ldr	r2, [pc, #120]	@ (8009224 <RCCEx_PLL2_Config+0x15c>)
 80091ac:	f043 0310 	orr.w	r3, r3, #16
 80091b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80091b2:	683b      	ldr	r3, [r7, #0]
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d106      	bne.n	80091c6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80091b8:	4b1a      	ldr	r3, [pc, #104]	@ (8009224 <RCCEx_PLL2_Config+0x15c>)
 80091ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091bc:	4a19      	ldr	r2, [pc, #100]	@ (8009224 <RCCEx_PLL2_Config+0x15c>)
 80091be:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80091c2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80091c4:	e00f      	b.n	80091e6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80091c6:	683b      	ldr	r3, [r7, #0]
 80091c8:	2b01      	cmp	r3, #1
 80091ca:	d106      	bne.n	80091da <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80091cc:	4b15      	ldr	r3, [pc, #84]	@ (8009224 <RCCEx_PLL2_Config+0x15c>)
 80091ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091d0:	4a14      	ldr	r2, [pc, #80]	@ (8009224 <RCCEx_PLL2_Config+0x15c>)
 80091d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80091d6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80091d8:	e005      	b.n	80091e6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80091da:	4b12      	ldr	r3, [pc, #72]	@ (8009224 <RCCEx_PLL2_Config+0x15c>)
 80091dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091de:	4a11      	ldr	r2, [pc, #68]	@ (8009224 <RCCEx_PLL2_Config+0x15c>)
 80091e0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80091e4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80091e6:	4b0f      	ldr	r3, [pc, #60]	@ (8009224 <RCCEx_PLL2_Config+0x15c>)
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	4a0e      	ldr	r2, [pc, #56]	@ (8009224 <RCCEx_PLL2_Config+0x15c>)
 80091ec:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80091f0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80091f2:	f7f8 f8bf 	bl	8001374 <HAL_GetTick>
 80091f6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80091f8:	e008      	b.n	800920c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80091fa:	f7f8 f8bb 	bl	8001374 <HAL_GetTick>
 80091fe:	4602      	mov	r2, r0
 8009200:	68bb      	ldr	r3, [r7, #8]
 8009202:	1ad3      	subs	r3, r2, r3
 8009204:	2b02      	cmp	r3, #2
 8009206:	d901      	bls.n	800920c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009208:	2303      	movs	r3, #3
 800920a:	e006      	b.n	800921a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800920c:	4b05      	ldr	r3, [pc, #20]	@ (8009224 <RCCEx_PLL2_Config+0x15c>)
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009214:	2b00      	cmp	r3, #0
 8009216:	d0f0      	beq.n	80091fa <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8009218:	7bfb      	ldrb	r3, [r7, #15]
}
 800921a:	4618      	mov	r0, r3
 800921c:	3710      	adds	r7, #16
 800921e:	46bd      	mov	sp, r7
 8009220:	bd80      	pop	{r7, pc}
 8009222:	bf00      	nop
 8009224:	58024400 	.word	0x58024400
 8009228:	ffff0007 	.word	0xffff0007

0800922c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800922c:	b580      	push	{r7, lr}
 800922e:	b084      	sub	sp, #16
 8009230:	af00      	add	r7, sp, #0
 8009232:	6078      	str	r0, [r7, #4]
 8009234:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009236:	2300      	movs	r3, #0
 8009238:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800923a:	4b53      	ldr	r3, [pc, #332]	@ (8009388 <RCCEx_PLL3_Config+0x15c>)
 800923c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800923e:	f003 0303 	and.w	r3, r3, #3
 8009242:	2b03      	cmp	r3, #3
 8009244:	d101      	bne.n	800924a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8009246:	2301      	movs	r3, #1
 8009248:	e099      	b.n	800937e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800924a:	4b4f      	ldr	r3, [pc, #316]	@ (8009388 <RCCEx_PLL3_Config+0x15c>)
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	4a4e      	ldr	r2, [pc, #312]	@ (8009388 <RCCEx_PLL3_Config+0x15c>)
 8009250:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009254:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009256:	f7f8 f88d 	bl	8001374 <HAL_GetTick>
 800925a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800925c:	e008      	b.n	8009270 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800925e:	f7f8 f889 	bl	8001374 <HAL_GetTick>
 8009262:	4602      	mov	r2, r0
 8009264:	68bb      	ldr	r3, [r7, #8]
 8009266:	1ad3      	subs	r3, r2, r3
 8009268:	2b02      	cmp	r3, #2
 800926a:	d901      	bls.n	8009270 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800926c:	2303      	movs	r3, #3
 800926e:	e086      	b.n	800937e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009270:	4b45      	ldr	r3, [pc, #276]	@ (8009388 <RCCEx_PLL3_Config+0x15c>)
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009278:	2b00      	cmp	r3, #0
 800927a:	d1f0      	bne.n	800925e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800927c:	4b42      	ldr	r3, [pc, #264]	@ (8009388 <RCCEx_PLL3_Config+0x15c>)
 800927e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009280:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	051b      	lsls	r3, r3, #20
 800928a:	493f      	ldr	r1, [pc, #252]	@ (8009388 <RCCEx_PLL3_Config+0x15c>)
 800928c:	4313      	orrs	r3, r2
 800928e:	628b      	str	r3, [r1, #40]	@ 0x28
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	685b      	ldr	r3, [r3, #4]
 8009294:	3b01      	subs	r3, #1
 8009296:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	689b      	ldr	r3, [r3, #8]
 800929e:	3b01      	subs	r3, #1
 80092a0:	025b      	lsls	r3, r3, #9
 80092a2:	b29b      	uxth	r3, r3
 80092a4:	431a      	orrs	r2, r3
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	68db      	ldr	r3, [r3, #12]
 80092aa:	3b01      	subs	r3, #1
 80092ac:	041b      	lsls	r3, r3, #16
 80092ae:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80092b2:	431a      	orrs	r2, r3
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	691b      	ldr	r3, [r3, #16]
 80092b8:	3b01      	subs	r3, #1
 80092ba:	061b      	lsls	r3, r3, #24
 80092bc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80092c0:	4931      	ldr	r1, [pc, #196]	@ (8009388 <RCCEx_PLL3_Config+0x15c>)
 80092c2:	4313      	orrs	r3, r2
 80092c4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80092c6:	4b30      	ldr	r3, [pc, #192]	@ (8009388 <RCCEx_PLL3_Config+0x15c>)
 80092c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092ca:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	695b      	ldr	r3, [r3, #20]
 80092d2:	492d      	ldr	r1, [pc, #180]	@ (8009388 <RCCEx_PLL3_Config+0x15c>)
 80092d4:	4313      	orrs	r3, r2
 80092d6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80092d8:	4b2b      	ldr	r3, [pc, #172]	@ (8009388 <RCCEx_PLL3_Config+0x15c>)
 80092da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092dc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	699b      	ldr	r3, [r3, #24]
 80092e4:	4928      	ldr	r1, [pc, #160]	@ (8009388 <RCCEx_PLL3_Config+0x15c>)
 80092e6:	4313      	orrs	r3, r2
 80092e8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80092ea:	4b27      	ldr	r3, [pc, #156]	@ (8009388 <RCCEx_PLL3_Config+0x15c>)
 80092ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092ee:	4a26      	ldr	r2, [pc, #152]	@ (8009388 <RCCEx_PLL3_Config+0x15c>)
 80092f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80092f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80092f6:	4b24      	ldr	r3, [pc, #144]	@ (8009388 <RCCEx_PLL3_Config+0x15c>)
 80092f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80092fa:	4b24      	ldr	r3, [pc, #144]	@ (800938c <RCCEx_PLL3_Config+0x160>)
 80092fc:	4013      	ands	r3, r2
 80092fe:	687a      	ldr	r2, [r7, #4]
 8009300:	69d2      	ldr	r2, [r2, #28]
 8009302:	00d2      	lsls	r2, r2, #3
 8009304:	4920      	ldr	r1, [pc, #128]	@ (8009388 <RCCEx_PLL3_Config+0x15c>)
 8009306:	4313      	orrs	r3, r2
 8009308:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800930a:	4b1f      	ldr	r3, [pc, #124]	@ (8009388 <RCCEx_PLL3_Config+0x15c>)
 800930c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800930e:	4a1e      	ldr	r2, [pc, #120]	@ (8009388 <RCCEx_PLL3_Config+0x15c>)
 8009310:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009314:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8009316:	683b      	ldr	r3, [r7, #0]
 8009318:	2b00      	cmp	r3, #0
 800931a:	d106      	bne.n	800932a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800931c:	4b1a      	ldr	r3, [pc, #104]	@ (8009388 <RCCEx_PLL3_Config+0x15c>)
 800931e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009320:	4a19      	ldr	r2, [pc, #100]	@ (8009388 <RCCEx_PLL3_Config+0x15c>)
 8009322:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8009326:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009328:	e00f      	b.n	800934a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800932a:	683b      	ldr	r3, [r7, #0]
 800932c:	2b01      	cmp	r3, #1
 800932e:	d106      	bne.n	800933e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8009330:	4b15      	ldr	r3, [pc, #84]	@ (8009388 <RCCEx_PLL3_Config+0x15c>)
 8009332:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009334:	4a14      	ldr	r2, [pc, #80]	@ (8009388 <RCCEx_PLL3_Config+0x15c>)
 8009336:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800933a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800933c:	e005      	b.n	800934a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800933e:	4b12      	ldr	r3, [pc, #72]	@ (8009388 <RCCEx_PLL3_Config+0x15c>)
 8009340:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009342:	4a11      	ldr	r2, [pc, #68]	@ (8009388 <RCCEx_PLL3_Config+0x15c>)
 8009344:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009348:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800934a:	4b0f      	ldr	r3, [pc, #60]	@ (8009388 <RCCEx_PLL3_Config+0x15c>)
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	4a0e      	ldr	r2, [pc, #56]	@ (8009388 <RCCEx_PLL3_Config+0x15c>)
 8009350:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009354:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009356:	f7f8 f80d 	bl	8001374 <HAL_GetTick>
 800935a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800935c:	e008      	b.n	8009370 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800935e:	f7f8 f809 	bl	8001374 <HAL_GetTick>
 8009362:	4602      	mov	r2, r0
 8009364:	68bb      	ldr	r3, [r7, #8]
 8009366:	1ad3      	subs	r3, r2, r3
 8009368:	2b02      	cmp	r3, #2
 800936a:	d901      	bls.n	8009370 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800936c:	2303      	movs	r3, #3
 800936e:	e006      	b.n	800937e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009370:	4b05      	ldr	r3, [pc, #20]	@ (8009388 <RCCEx_PLL3_Config+0x15c>)
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009378:	2b00      	cmp	r3, #0
 800937a:	d0f0      	beq.n	800935e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800937c:	7bfb      	ldrb	r3, [r7, #15]
}
 800937e:	4618      	mov	r0, r3
 8009380:	3710      	adds	r7, #16
 8009382:	46bd      	mov	sp, r7
 8009384:	bd80      	pop	{r7, pc}
 8009386:	bf00      	nop
 8009388:	58024400 	.word	0x58024400
 800938c:	ffff0007 	.word	0xffff0007

08009390 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8009390:	b580      	push	{r7, lr}
 8009392:	b086      	sub	sp, #24
 8009394:	af00      	add	r7, sp, #0
 8009396:	60f8      	str	r0, [r7, #12]
 8009398:	60b9      	str	r1, [r7, #8]
 800939a:	607a      	str	r2, [r7, #4]
 800939c:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800939e:	68bb      	ldr	r3, [r7, #8]
 80093a0:	2b02      	cmp	r3, #2
 80093a2:	d904      	bls.n	80093ae <HAL_SAI_InitProtocol+0x1e>
 80093a4:	68bb      	ldr	r3, [r7, #8]
 80093a6:	3b03      	subs	r3, #3
 80093a8:	2b01      	cmp	r3, #1
 80093aa:	d812      	bhi.n	80093d2 <HAL_SAI_InitProtocol+0x42>
 80093ac:	e008      	b.n	80093c0 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 80093ae:	683b      	ldr	r3, [r7, #0]
 80093b0:	687a      	ldr	r2, [r7, #4]
 80093b2:	68b9      	ldr	r1, [r7, #8]
 80093b4:	68f8      	ldr	r0, [r7, #12]
 80093b6:	f000 fb9b 	bl	8009af0 <SAI_InitI2S>
 80093ba:	4603      	mov	r3, r0
 80093bc:	75fb      	strb	r3, [r7, #23]
      break;
 80093be:	e00b      	b.n	80093d8 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 80093c0:	683b      	ldr	r3, [r7, #0]
 80093c2:	687a      	ldr	r2, [r7, #4]
 80093c4:	68b9      	ldr	r1, [r7, #8]
 80093c6:	68f8      	ldr	r0, [r7, #12]
 80093c8:	f000 fc44 	bl	8009c54 <SAI_InitPCM>
 80093cc:	4603      	mov	r3, r0
 80093ce:	75fb      	strb	r3, [r7, #23]
      break;
 80093d0:	e002      	b.n	80093d8 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 80093d2:	2301      	movs	r3, #1
 80093d4:	75fb      	strb	r3, [r7, #23]
      break;
 80093d6:	bf00      	nop
  }

  if (status == HAL_OK)
 80093d8:	7dfb      	ldrb	r3, [r7, #23]
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d104      	bne.n	80093e8 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 80093de:	68f8      	ldr	r0, [r7, #12]
 80093e0:	f000 f808 	bl	80093f4 <HAL_SAI_Init>
 80093e4:	4603      	mov	r3, r0
 80093e6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80093e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80093ea:	4618      	mov	r0, r3
 80093ec:	3718      	adds	r7, #24
 80093ee:	46bd      	mov	sp, r7
 80093f0:	bd80      	pop	{r7, pc}
	...

080093f4 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 80093f4:	b580      	push	{r7, lr}
 80093f6:	b08a      	sub	sp, #40	@ 0x28
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d101      	bne.n	8009406 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8009402:	2301      	movs	r3, #1
 8009404:	e28e      	b.n	8009924 <HAL_SAI_Init+0x530>
  assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit));
  assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing));
  assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro));
#if defined(SAI_VER_V2_X)
  /* SAI Peripheral version depends on STM32H7 device revision ID */
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 8009406:	f7f7 ffe5 	bl	80013d4 <HAL_GetREVID>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009410:	2b01      	cmp	r3, #1
 8009412:	d113      	bne.n	800943c <HAL_SAI_Init+0x48>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	4a96      	ldr	r2, [pc, #600]	@ (8009674 <HAL_SAI_Init+0x280>)
 800941a:	4293      	cmp	r3, r2
 800941c:	d004      	beq.n	8009428 <HAL_SAI_Init+0x34>
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	4a95      	ldr	r2, [pc, #596]	@ (8009678 <HAL_SAI_Init+0x284>)
 8009424:	4293      	cmp	r3, r2
 8009426:	d107      	bne.n	8009438 <HAL_SAI_Init+0x44>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 800942c:	2b01      	cmp	r3, #1
 800942e:	d103      	bne.n	8009438 <HAL_SAI_Init+0x44>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8009434:	2b00      	cmp	r3, #0
 8009436:	d001      	beq.n	800943c <HAL_SAI_Init+0x48>
    {
      return HAL_ERROR;
 8009438:	2301      	movs	r3, #1
 800943a:	e273      	b.n	8009924 <HAL_SAI_Init+0x530>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	4a8c      	ldr	r2, [pc, #560]	@ (8009674 <HAL_SAI_Init+0x280>)
 8009442:	4293      	cmp	r3, r2
 8009444:	d004      	beq.n	8009450 <HAL_SAI_Init+0x5c>
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	4a8c      	ldr	r2, [pc, #560]	@ (800967c <HAL_SAI_Init+0x288>)
 800944c:	4293      	cmp	r3, r2
 800944e:	d102      	bne.n	8009456 <HAL_SAI_Init+0x62>
  {
    SaiBaseAddress = SAI1;
 8009450:	4b8b      	ldr	r3, [pc, #556]	@ (8009680 <HAL_SAI_Init+0x28c>)
 8009452:	61bb      	str	r3, [r7, #24]
 8009454:	e028      	b.n	80094a8 <HAL_SAI_Init+0xb4>
  }
#if defined(SAI2)
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	4a8a      	ldr	r2, [pc, #552]	@ (8009684 <HAL_SAI_Init+0x290>)
 800945c:	4293      	cmp	r3, r2
 800945e:	d004      	beq.n	800946a <HAL_SAI_Init+0x76>
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	4a88      	ldr	r2, [pc, #544]	@ (8009688 <HAL_SAI_Init+0x294>)
 8009466:	4293      	cmp	r3, r2
 8009468:	d102      	bne.n	8009470 <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI2;
 800946a:	4b88      	ldr	r3, [pc, #544]	@ (800968c <HAL_SAI_Init+0x298>)
 800946c:	61bb      	str	r3, [r7, #24]
 800946e:	e01b      	b.n	80094a8 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI2 */
#if defined(SAI3)
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	4a86      	ldr	r2, [pc, #536]	@ (8009690 <HAL_SAI_Init+0x29c>)
 8009476:	4293      	cmp	r3, r2
 8009478:	d004      	beq.n	8009484 <HAL_SAI_Init+0x90>
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	4a85      	ldr	r2, [pc, #532]	@ (8009694 <HAL_SAI_Init+0x2a0>)
 8009480:	4293      	cmp	r3, r2
 8009482:	d102      	bne.n	800948a <HAL_SAI_Init+0x96>
  {
    SaiBaseAddress = SAI3;
 8009484:	4b84      	ldr	r3, [pc, #528]	@ (8009698 <HAL_SAI_Init+0x2a4>)
 8009486:	61bb      	str	r3, [r7, #24]
 8009488:	e00e      	b.n	80094a8 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	4a7a      	ldr	r2, [pc, #488]	@ (8009678 <HAL_SAI_Init+0x284>)
 8009490:	4293      	cmp	r3, r2
 8009492:	d004      	beq.n	800949e <HAL_SAI_Init+0xaa>
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	4a80      	ldr	r2, [pc, #512]	@ (800969c <HAL_SAI_Init+0x2a8>)
 800949a:	4293      	cmp	r3, r2
 800949c:	d102      	bne.n	80094a4 <HAL_SAI_Init+0xb0>
  {
    SaiBaseAddress = SAI4;
 800949e:	4b80      	ldr	r3, [pc, #512]	@ (80096a0 <HAL_SAI_Init+0x2ac>)
 80094a0:	61bb      	str	r3, [r7, #24]
 80094a2:	e001      	b.n	80094a8 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 80094a4:	2301      	movs	r3, #1
 80094a6:	e23d      	b.n	8009924 <HAL_SAI_Init+0x530>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 80094ae:	b2db      	uxtb	r3, r3
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d106      	bne.n	80094c2 <HAL_SAI_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	2200      	movs	r2, #0
 80094b8:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80094bc:	6878      	ldr	r0, [r7, #4]
 80094be:	f7f7 fcdd 	bl	8000e7c <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 80094c2:	6878      	ldr	r0, [r7, #4]
 80094c4:	f000 fc80 	bl	8009dc8 <SAI_Disable>
 80094c8:	4603      	mov	r3, r0
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d001      	beq.n	80094d2 <HAL_SAI_Init+0xde>
  {
    return HAL_ERROR;
 80094ce:	2301      	movs	r3, #1
 80094d0:	e228      	b.n	8009924 <HAL_SAI_Init+0x530>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	2202      	movs	r2, #2
 80094d6:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	68db      	ldr	r3, [r3, #12]
 80094de:	2b02      	cmp	r3, #2
 80094e0:	d00c      	beq.n	80094fc <HAL_SAI_Init+0x108>
 80094e2:	2b02      	cmp	r3, #2
 80094e4:	d80d      	bhi.n	8009502 <HAL_SAI_Init+0x10e>
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d002      	beq.n	80094f0 <HAL_SAI_Init+0xfc>
 80094ea:	2b01      	cmp	r3, #1
 80094ec:	d003      	beq.n	80094f6 <HAL_SAI_Init+0x102>
 80094ee:	e008      	b.n	8009502 <HAL_SAI_Init+0x10e>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 80094f0:	2300      	movs	r3, #0
 80094f2:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80094f4:	e008      	b.n	8009508 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80094f6:	2310      	movs	r3, #16
 80094f8:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80094fa:	e005      	b.n	8009508 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80094fc:	2320      	movs	r3, #32
 80094fe:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8009500:	e002      	b.n	8009508 <HAL_SAI_Init+0x114>
    default:
      tmpregisterGCR = 0;
 8009502:	2300      	movs	r3, #0
 8009504:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8009506:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	689b      	ldr	r3, [r3, #8]
 800950c:	2b05      	cmp	r3, #5
 800950e:	d832      	bhi.n	8009576 <HAL_SAI_Init+0x182>
 8009510:	a201      	add	r2, pc, #4	@ (adr r2, 8009518 <HAL_SAI_Init+0x124>)
 8009512:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009516:	bf00      	nop
 8009518:	08009531 	.word	0x08009531
 800951c:	08009537 	.word	0x08009537
 8009520:	0800953f 	.word	0x0800953f
 8009524:	08009547 	.word	0x08009547
 8009528:	08009557 	.word	0x08009557
 800952c:	08009567 	.word	0x08009567
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8009530:	2300      	movs	r3, #0
 8009532:	61fb      	str	r3, [r7, #28]
      break;
 8009534:	e022      	b.n	800957c <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8009536:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800953a:	61fb      	str	r3, [r7, #28]
      break;
 800953c:	e01e      	b.n	800957c <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800953e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009542:	61fb      	str	r3, [r7, #28]
      break;
 8009544:	e01a      	b.n	800957c <HAL_SAI_Init+0x188>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8009546:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800954a:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800954c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800954e:	f043 0301 	orr.w	r3, r3, #1
 8009552:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8009554:	e012      	b.n	800957c <HAL_SAI_Init+0x188>
#endif /* SAI2 */
#if defined(SAI3)
    case SAI_SYNCHRONOUS_EXT_SAI3 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8009556:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800955a:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 800955c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800955e:	f043 0302 	orr.w	r3, r3, #2
 8009562:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8009564:	e00a      	b.n	800957c <HAL_SAI_Init+0x188>
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8009566:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800956a:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 800956c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800956e:	f043 0303 	orr.w	r3, r3, #3
 8009572:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8009574:	e002      	b.n	800957c <HAL_SAI_Init+0x188>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 8009576:	2300      	movs	r3, #0
 8009578:	61fb      	str	r3, [r7, #28]
      break;
 800957a:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 800957c:	69bb      	ldr	r3, [r7, #24]
 800957e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009580:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	6a1b      	ldr	r3, [r3, #32]
 8009586:	2b00      	cmp	r3, #0
 8009588:	f000 80c5 	beq.w	8009716 <HAL_SAI_Init+0x322>
  {
    uint32_t freq = 0;
 800958c:	2300      	movs	r3, #0
 800958e:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	4a37      	ldr	r2, [pc, #220]	@ (8009674 <HAL_SAI_Init+0x280>)
 8009596:	4293      	cmp	r3, r2
 8009598:	d004      	beq.n	80095a4 <HAL_SAI_Init+0x1b0>
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	4a37      	ldr	r2, [pc, #220]	@ (800967c <HAL_SAI_Init+0x288>)
 80095a0:	4293      	cmp	r3, r2
 80095a2:	d106      	bne.n	80095b2 <HAL_SAI_Init+0x1be>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 80095a4:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80095a8:	f04f 0100 	mov.w	r1, #0
 80095ac:	f7fe fbfc 	bl	8007da8 <HAL_RCCEx_GetPeriphCLKFreq>
 80095b0:	6178      	str	r0, [r7, #20]
    }

#if defined(SAI2)
#if defined(RCC_PERIPHCLK_SAI2)
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	4a33      	ldr	r2, [pc, #204]	@ (8009684 <HAL_SAI_Init+0x290>)
 80095b8:	4293      	cmp	r3, r2
 80095ba:	d004      	beq.n	80095c6 <HAL_SAI_Init+0x1d2>
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	4a31      	ldr	r2, [pc, #196]	@ (8009688 <HAL_SAI_Init+0x294>)
 80095c2:	4293      	cmp	r3, r2
 80095c4:	d106      	bne.n	80095d4 <HAL_SAI_Init+0x1e0>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 80095c6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80095ca:	f04f 0100 	mov.w	r1, #0
 80095ce:	f7fe fbeb 	bl	8007da8 <HAL_RCCEx_GetPeriphCLKFreq>
 80095d2:	6178      	str	r0, [r7, #20]
    }
#endif /* RCC_PERIPHCLK_SAI2 */
#endif /* SAI2 */

#if defined(SAI3)
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	4a2d      	ldr	r2, [pc, #180]	@ (8009690 <HAL_SAI_Init+0x29c>)
 80095da:	4293      	cmp	r3, r2
 80095dc:	d004      	beq.n	80095e8 <HAL_SAI_Init+0x1f4>
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	4a2c      	ldr	r2, [pc, #176]	@ (8009694 <HAL_SAI_Init+0x2a0>)
 80095e4:	4293      	cmp	r3, r2
 80095e6:	d106      	bne.n	80095f6 <HAL_SAI_Init+0x202>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 80095e8:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80095ec:	f04f 0100 	mov.w	r1, #0
 80095f0:	f7fe fbda 	bl	8007da8 <HAL_RCCEx_GetPeriphCLKFreq>
 80095f4:	6178      	str	r0, [r7, #20]
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	4a1f      	ldr	r2, [pc, #124]	@ (8009678 <HAL_SAI_Init+0x284>)
 80095fc:	4293      	cmp	r3, r2
 80095fe:	d106      	bne.n	800960e <HAL_SAI_Init+0x21a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 8009600:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8009604:	f04f 0100 	mov.w	r1, #0
 8009608:	f7fe fbce 	bl	8007da8 <HAL_RCCEx_GetPeriphCLKFreq>
 800960c:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	4a22      	ldr	r2, [pc, #136]	@ (800969c <HAL_SAI_Init+0x2a8>)
 8009614:	4293      	cmp	r3, r2
 8009616:	d106      	bne.n	8009626 <HAL_SAI_Init+0x232>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 8009618:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800961c:	f04f 0100 	mov.w	r1, #0
 8009620:	f7fe fbc2 	bl	8007da8 <HAL_RCCEx_GetPeriphCLKFreq>
 8009624:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	699b      	ldr	r3, [r3, #24]
 800962a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800962e:	d139      	bne.n	80096a4 <HAL_SAI_Init+0x2b0>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009634:	2b04      	cmp	r3, #4
 8009636:	d102      	bne.n	800963e <HAL_SAI_Init+0x24a>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 8009638:	2340      	movs	r3, #64	@ 0x40
 800963a:	60fb      	str	r3, [r7, #12]
 800963c:	e00a      	b.n	8009654 <HAL_SAI_Init+0x260>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009642:	2b08      	cmp	r3, #8
 8009644:	d103      	bne.n	800964e <HAL_SAI_Init+0x25a>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 8009646:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800964a:	60fb      	str	r3, [r7, #12]
 800964c:	e002      	b.n	8009654 <HAL_SAI_Init+0x260>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009652:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 8009654:	697a      	ldr	r2, [r7, #20]
 8009656:	4613      	mov	r3, r2
 8009658:	009b      	lsls	r3, r3, #2
 800965a:	4413      	add	r3, r2
 800965c:	005b      	lsls	r3, r3, #1
 800965e:	4619      	mov	r1, r3
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	6a1b      	ldr	r3, [r3, #32]
 8009664:	68fa      	ldr	r2, [r7, #12]
 8009666:	fb02 f303 	mul.w	r3, r2, r3
 800966a:	fbb1 f3f3 	udiv	r3, r1, r3
 800966e:	613b      	str	r3, [r7, #16]
 8009670:	e030      	b.n	80096d4 <HAL_SAI_Init+0x2e0>
 8009672:	bf00      	nop
 8009674:	40015804 	.word	0x40015804
 8009678:	58005404 	.word	0x58005404
 800967c:	40015824 	.word	0x40015824
 8009680:	40015800 	.word	0x40015800
 8009684:	40015c04 	.word	0x40015c04
 8009688:	40015c24 	.word	0x40015c24
 800968c:	40015c00 	.word	0x40015c00
 8009690:	40016004 	.word	0x40016004
 8009694:	40016024 	.word	0x40016024
 8009698:	40016000 	.word	0x40016000
 800969c:	58005424 	.word	0x58005424
 80096a0:	58005400 	.word	0x58005400
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096a8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80096ac:	d101      	bne.n	80096b2 <HAL_SAI_Init+0x2be>
 80096ae:	2302      	movs	r3, #2
 80096b0:	e000      	b.n	80096b4 <HAL_SAI_Init+0x2c0>
 80096b2:	2301      	movs	r3, #1
 80096b4:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 80096b6:	697a      	ldr	r2, [r7, #20]
 80096b8:	4613      	mov	r3, r2
 80096ba:	009b      	lsls	r3, r3, #2
 80096bc:	4413      	add	r3, r2
 80096be:	005b      	lsls	r3, r3, #1
 80096c0:	4619      	mov	r1, r3
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	6a1b      	ldr	r3, [r3, #32]
 80096c6:	68ba      	ldr	r2, [r7, #8]
 80096c8:	fb02 f303 	mul.w	r3, r2, r3
 80096cc:	021b      	lsls	r3, r3, #8
 80096ce:	fbb1 f3f3 	udiv	r3, r1, r3
 80096d2:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 80096d4:	693b      	ldr	r3, [r7, #16]
 80096d6:	4a95      	ldr	r2, [pc, #596]	@ (800992c <HAL_SAI_Init+0x538>)
 80096d8:	fba2 2303 	umull	r2, r3, r2, r3
 80096dc:	08da      	lsrs	r2, r3, #3
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 80096e2:	6939      	ldr	r1, [r7, #16]
 80096e4:	4b91      	ldr	r3, [pc, #580]	@ (800992c <HAL_SAI_Init+0x538>)
 80096e6:	fba3 2301 	umull	r2, r3, r3, r1
 80096ea:	08da      	lsrs	r2, r3, #3
 80096ec:	4613      	mov	r3, r2
 80096ee:	009b      	lsls	r3, r3, #2
 80096f0:	4413      	add	r3, r2
 80096f2:	005b      	lsls	r3, r3, #1
 80096f4:	1aca      	subs	r2, r1, r3
 80096f6:	2a08      	cmp	r2, #8
 80096f8:	d904      	bls.n	8009704 <HAL_SAI_Init+0x310>
    {
      hsai->Init.Mckdiv += 1U;
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096fe:	1c5a      	adds	r2, r3, #1
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009708:	2b04      	cmp	r3, #4
 800970a:	d104      	bne.n	8009716 <HAL_SAI_Init+0x322>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009710:	085a      	lsrs	r2, r3, #1
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	685b      	ldr	r3, [r3, #4]
 800971a:	2b00      	cmp	r3, #0
 800971c:	d003      	beq.n	8009726 <HAL_SAI_Init+0x332>
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	685b      	ldr	r3, [r3, #4]
 8009722:	2b02      	cmp	r3, #2
 8009724:	d109      	bne.n	800973a <HAL_SAI_Init+0x346>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800972a:	2b01      	cmp	r3, #1
 800972c:	d101      	bne.n	8009732 <HAL_SAI_Init+0x33e>
 800972e:	2300      	movs	r3, #0
 8009730:	e001      	b.n	8009736 <HAL_SAI_Init+0x342>
 8009732:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009736:	623b      	str	r3, [r7, #32]
 8009738:	e008      	b.n	800974c <HAL_SAI_Init+0x358>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800973e:	2b01      	cmp	r3, #1
 8009740:	d102      	bne.n	8009748 <HAL_SAI_Init+0x354>
 8009742:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009746:	e000      	b.n	800974a <HAL_SAI_Init+0x356>
 8009748:	2300      	movs	r3, #0
 800974a:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(SAI_VER_V2_X) /* SAI Peripheral version depends on STM32H7 device revision ID */

  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 800974c:	f7f7 fe42 	bl	80013d4 <HAL_GetREVID>
 8009750:	4603      	mov	r3, r0
 8009752:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009756:	d331      	bcc.n	80097bc <HAL_SAI_Init+0x3c8>
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	6819      	ldr	r1, [r3, #0]
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681a      	ldr	r2, [r3, #0]
 8009762:	4b73      	ldr	r3, [pc, #460]	@ (8009930 <HAL_SAI_Init+0x53c>)
 8009764:	400b      	ands	r3, r1
 8009766:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                             SAI_xCR1_MCKEN);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	6819      	ldr	r1, [r3, #0]
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	685a      	ldr	r2, [r3, #4]
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009776:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800977c:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009782:	431a      	orrs	r2, r3
 8009784:	6a3b      	ldr	r3, [r7, #32]
 8009786:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 8009788:	69fb      	ldr	r3, [r7, #28]
 800978a:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 8009790:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	695b      	ldr	r3, [r3, #20]
 8009796:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800979c:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097a2:	051b      	lsls	r3, r3, #20
 80097a4:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80097aa:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	691b      	ldr	r3, [r3, #16]
 80097b0:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	430a      	orrs	r2, r1
 80097b8:	601a      	str	r2, [r3, #0]
 80097ba:	e02d      	b.n	8009818 <HAL_SAI_Init+0x424>
  }
  else /* STM32H7xx Rev.Y */
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	6819      	ldr	r1, [r3, #0]
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681a      	ldr	r2, [r3, #0]
 80097c6:	4b5b      	ldr	r3, [pc, #364]	@ (8009934 <HAL_SAI_Init+0x540>)
 80097c8:	400b      	ands	r3, r1
 80097ca:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	6819      	ldr	r1, [r3, #0]
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	685a      	ldr	r2, [r3, #4]
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097da:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80097e0:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80097e6:	431a      	orrs	r2, r3
 80097e8:	6a3b      	ldr	r3, [r7, #32]
 80097ea:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 80097ec:	69fb      	ldr	r3, [r7, #28]
 80097ee:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 80097f4:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	695b      	ldr	r3, [r3, #20]
 80097fa:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009800:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009806:	051b      	lsls	r3, r3, #20
 8009808:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling);
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800980e:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	430a      	orrs	r2, r1
 8009816:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	6859      	ldr	r1, [r3, #4]
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681a      	ldr	r2, [r3, #0]
 8009822:	4b45      	ldr	r3, [pc, #276]	@ (8009938 <HAL_SAI_Init+0x544>)
 8009824:	400b      	ands	r3, r1
 8009826:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	6859      	ldr	r1, [r3, #4]
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	69da      	ldr	r2, [r3, #28]
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009836:	431a      	orrs	r2, r3
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800983c:	431a      	orrs	r2, r3
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	430a      	orrs	r2, r1
 8009844:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	6899      	ldr	r1, [r3, #8]
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681a      	ldr	r2, [r3, #0]
 8009850:	4b3a      	ldr	r3, [pc, #232]	@ (800993c <HAL_SAI_Init+0x548>)
 8009852:	400b      	ands	r3, r1
 8009854:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	6899      	ldr	r1, [r3, #8]
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009860:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8009866:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
 800986c:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
 8009872:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009878:	3b01      	subs	r3, #1
 800987a:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800987c:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	430a      	orrs	r2, r1
 8009884:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	68d9      	ldr	r1, [r3, #12]
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681a      	ldr	r2, [r3, #0]
 8009890:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8009894:	400b      	ands	r3, r1
 8009896:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	68d9      	ldr	r1, [r3, #12]
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80098a6:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80098ac:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80098ae:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80098b4:	3b01      	subs	r3, #1
 80098b6:	021b      	lsls	r3, r3, #8
 80098b8:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	430a      	orrs	r2, r1
 80098c0:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	4a1e      	ldr	r2, [pc, #120]	@ (8009940 <HAL_SAI_Init+0x54c>)
 80098c8:	4293      	cmp	r3, r2
 80098ca:	d004      	beq.n	80098d6 <HAL_SAI_Init+0x4e2>
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	4a1c      	ldr	r2, [pc, #112]	@ (8009944 <HAL_SAI_Init+0x550>)
 80098d2:	4293      	cmp	r3, r2
 80098d4:	d119      	bne.n	800990a <HAL_SAI_Init+0x516>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 80098d6:	69bb      	ldr	r3, [r7, #24]
 80098d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80098da:	f023 0201 	bic.w	r2, r3, #1
 80098de:	69bb      	ldr	r3, [r7, #24]
 80098e0:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80098e8:	2b01      	cmp	r3, #1
 80098ea:	d10e      	bne.n	800990a <HAL_SAI_Init+0x516>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098f4:	3b01      	subs	r3, #1
 80098f6:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 80098f8:	431a      	orrs	r2, r3
 80098fa:	69bb      	ldr	r3, [r7, #24]
 80098fc:	645a      	str	r2, [r3, #68]	@ 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 80098fe:	69bb      	ldr	r3, [r7, #24]
 8009900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009902:	f043 0201 	orr.w	r2, r3, #1
 8009906:	69bb      	ldr	r3, [r7, #24]
 8009908:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	2200      	movs	r2, #0
 800990e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	2201      	movs	r2, #1
 8009916:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	2200      	movs	r2, #0
 800991e:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 8009922:	2300      	movs	r3, #0
}
 8009924:	4618      	mov	r0, r3
 8009926:	3728      	adds	r7, #40	@ 0x28
 8009928:	46bd      	mov	sp, r7
 800992a:	bd80      	pop	{r7, pc}
 800992c:	cccccccd 	.word	0xcccccccd
 8009930:	f005c010 	.word	0xf005c010
 8009934:	f805c010 	.word	0xf805c010
 8009938:	ffff1ff0 	.word	0xffff1ff0
 800993c:	fff88000 	.word	0xfff88000
 8009940:	40015804 	.word	0x40015804
 8009944:	58005404 	.word	0x58005404

08009948 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8009948:	b580      	push	{r7, lr}
 800994a:	b086      	sub	sp, #24
 800994c:	af00      	add	r7, sp, #0
 800994e:	60f8      	str	r0, [r7, #12]
 8009950:	60b9      	str	r1, [r7, #8]
 8009952:	4613      	mov	r3, r2
 8009954:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 8009956:	f7f7 fd0d 	bl	8001374 <HAL_GetTick>
 800995a:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800995c:	68bb      	ldr	r3, [r7, #8]
 800995e:	2b00      	cmp	r3, #0
 8009960:	d002      	beq.n	8009968 <HAL_SAI_Transmit_DMA+0x20>
 8009962:	88fb      	ldrh	r3, [r7, #6]
 8009964:	2b00      	cmp	r3, #0
 8009966:	d101      	bne.n	800996c <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8009968:	2301      	movs	r3, #1
 800996a:	e098      	b.n	8009a9e <HAL_SAI_Transmit_DMA+0x156>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8009972:	b2db      	uxtb	r3, r3
 8009974:	2b01      	cmp	r3, #1
 8009976:	f040 8091 	bne.w	8009a9c <HAL_SAI_Transmit_DMA+0x154>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 8009980:	2b01      	cmp	r3, #1
 8009982:	d101      	bne.n	8009988 <HAL_SAI_Transmit_DMA+0x40>
 8009984:	2302      	movs	r3, #2
 8009986:	e08a      	b.n	8009a9e <HAL_SAI_Transmit_DMA+0x156>
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	2201      	movs	r2, #1
 800998c:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    hsai->pBuffPtr = pData;
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	68ba      	ldr	r2, [r7, #8]
 8009994:	679a      	str	r2, [r3, #120]	@ 0x78
    hsai->XferSize = Size;
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	88fa      	ldrh	r2, [r7, #6]
 800999a:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
    hsai->XferCount = Size;
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	88fa      	ldrh	r2, [r7, #6]
 80099a2:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	2200      	movs	r2, #0
 80099aa:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	2212      	movs	r2, #18
 80099b2:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80099bc:	4a3a      	ldr	r2, [pc, #232]	@ (8009aa8 <HAL_SAI_Transmit_DMA+0x160>)
 80099be:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80099c6:	4a39      	ldr	r2, [pc, #228]	@ (8009aac <HAL_SAI_Transmit_DMA+0x164>)
 80099c8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80099d0:	4a37      	ldr	r2, [pc, #220]	@ (8009ab0 <HAL_SAI_Transmit_DMA+0x168>)
 80099d2:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80099da:	2200      	movs	r2, #0
 80099dc:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80099e8:	4619      	mov	r1, r3
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	331c      	adds	r3, #28
 80099f0:	461a      	mov	r2, r3
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 80099f8:	f7f8 f978 	bl	8001cec <HAL_DMA_Start_IT>
 80099fc:	4603      	mov	r3, r0
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d005      	beq.n	8009a0e <HAL_SAI_Transmit_DMA+0xc6>
    {
      __HAL_UNLOCK(hsai);
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	2200      	movs	r2, #0
 8009a06:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      return  HAL_ERROR;
 8009a0a:	2301      	movs	r3, #1
 8009a0c:	e047      	b.n	8009a9e <HAL_SAI_Transmit_DMA+0x156>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8009a0e:	2100      	movs	r1, #0
 8009a10:	68f8      	ldr	r0, [r7, #12]
 8009a12:	f000 f9a1 	bl	8009d58 <SAI_InterruptFlag>
 8009a16:	4601      	mov	r1, r0
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	691a      	ldr	r2, [r3, #16]
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	430a      	orrs	r2, r1
 8009a24:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	681a      	ldr	r2, [r3, #0]
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8009a34:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8009a36:	e015      	b.n	8009a64 <HAL_SAI_Transmit_DMA+0x11c>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 8009a38:	f7f7 fc9c 	bl	8001374 <HAL_GetTick>
 8009a3c:	4602      	mov	r2, r0
 8009a3e:	697b      	ldr	r3, [r7, #20]
 8009a40:	1ad3      	subs	r3, r2, r3
 8009a42:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009a46:	d90d      	bls.n	8009a64 <HAL_SAI_Transmit_DMA+0x11c>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009a4e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	2200      	movs	r2, #0
 8009a5c:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

        return HAL_TIMEOUT;
 8009a60:	2303      	movs	r3, #3
 8009a62:	e01c      	b.n	8009a9e <HAL_SAI_Transmit_DMA+0x156>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	695b      	ldr	r3, [r3, #20]
 8009a6a:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d0e2      	beq.n	8009a38 <HAL_SAI_Transmit_DMA+0xf0>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d107      	bne.n	8009a90 <HAL_SAI_Transmit_DMA+0x148>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	681a      	ldr	r2, [r3, #0]
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8009a8e:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	2200      	movs	r2, #0
 8009a94:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    return HAL_OK;
 8009a98:	2300      	movs	r3, #0
 8009a9a:	e000      	b.n	8009a9e <HAL_SAI_Transmit_DMA+0x156>
  }
  else
  {
    return HAL_BUSY;
 8009a9c:	2302      	movs	r3, #2
  }
}
 8009a9e:	4618      	mov	r0, r3
 8009aa0:	3718      	adds	r7, #24
 8009aa2:	46bd      	mov	sp, r7
 8009aa4:	bd80      	pop	{r7, pc}
 8009aa6:	bf00      	nop
 8009aa8:	08009e9d 	.word	0x08009e9d
 8009aac:	08009e3d 	.word	0x08009e3d
 8009ab0:	08009eb9 	.word	0x08009eb9

08009ab4 <HAL_SAI_TxCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8009ab4:	b480      	push	{r7}
 8009ab6:	b083      	sub	sp, #12
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxCpltCallback could be implemented in the user file
   */
}
 8009abc:	bf00      	nop
 8009abe:	370c      	adds	r7, #12
 8009ac0:	46bd      	mov	sp, r7
 8009ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac6:	4770      	bx	lr

08009ac8 <HAL_SAI_TxHalfCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8009ac8:	b480      	push	{r7}
 8009aca:	b083      	sub	sp, #12
 8009acc:	af00      	add	r7, sp, #0
 8009ace:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxHalfCpltCallback could be implemented in the user file
   */
}
 8009ad0:	bf00      	nop
 8009ad2:	370c      	adds	r7, #12
 8009ad4:	46bd      	mov	sp, r7
 8009ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ada:	4770      	bx	lr

08009adc <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8009adc:	b480      	push	{r7}
 8009ade:	b083      	sub	sp, #12
 8009ae0:	af00      	add	r7, sp, #0
 8009ae2:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 8009ae4:	bf00      	nop
 8009ae6:	370c      	adds	r7, #12
 8009ae8:	46bd      	mov	sp, r7
 8009aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aee:	4770      	bx	lr

08009af0 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8009af0:	b480      	push	{r7}
 8009af2:	b087      	sub	sp, #28
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	60f8      	str	r0, [r7, #12]
 8009af8:	60b9      	str	r1, [r7, #8]
 8009afa:	607a      	str	r2, [r7, #4]
 8009afc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009afe:	2300      	movs	r3, #0
 8009b00:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	2200      	movs	r2, #0
 8009b06:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	2200      	movs	r2, #0
 8009b0c:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	685b      	ldr	r3, [r3, #4]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d003      	beq.n	8009b1e <SAI_InitI2S+0x2e>
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	685b      	ldr	r3, [r3, #4]
 8009b1a:	2b02      	cmp	r3, #2
 8009b1c:	d103      	bne.n	8009b26 <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	2200      	movs	r2, #0
 8009b22:	651a      	str	r2, [r3, #80]	@ 0x50
 8009b24:	e002      	b.n	8009b2c <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	2201      	movs	r2, #1
 8009b2a:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8009b32:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009b3a:	675a      	str	r2, [r3, #116]	@ 0x74
  hsai->SlotInit.FirstBitOffset  = 0;
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	2200      	movs	r2, #0
 8009b40:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai->SlotInit.SlotNumber      = nbslot;
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	683a      	ldr	r2, [r7, #0]
 8009b46:	671a      	str	r2, [r3, #112]	@ 0x70

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 8009b48:	683b      	ldr	r3, [r7, #0]
 8009b4a:	f003 0301 	and.w	r3, r3, #1
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d001      	beq.n	8009b56 <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 8009b52:	2301      	movs	r3, #1
 8009b54:	e077      	b.n	8009c46 <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 8009b56:	68bb      	ldr	r3, [r7, #8]
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d107      	bne.n	8009b6c <SAI_InitI2S+0x7c>
  {
      hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	2200      	movs	r2, #0
 8009b60:	661a      	str	r2, [r3, #96]	@ 0x60
      hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8009b68:	665a      	str	r2, [r3, #100]	@ 0x64
 8009b6a:	e006      	b.n	8009b7a <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
      hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8009b72:	661a      	str	r2, [r3, #96]	@ 0x60
      hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	2200      	movs	r2, #0
 8009b78:	665a      	str	r2, [r3, #100]	@ 0x64
  }

  /* Frame definition */
  switch (datasize)
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	2b03      	cmp	r3, #3
 8009b7e:	d84f      	bhi.n	8009c20 <SAI_InitI2S+0x130>
 8009b80:	a201      	add	r2, pc, #4	@ (adr r2, 8009b88 <SAI_InitI2S+0x98>)
 8009b82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b86:	bf00      	nop
 8009b88:	08009b99 	.word	0x08009b99
 8009b8c:	08009bbb 	.word	0x08009bbb
 8009b90:	08009bdd 	.word	0x08009bdd
 8009b94:	08009bff 	.word	0x08009bff
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	2280      	movs	r2, #128	@ 0x80
 8009b9c:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8009b9e:	683b      	ldr	r3, [r7, #0]
 8009ba0:	085b      	lsrs	r3, r3, #1
 8009ba2:	015a      	lsls	r2, r3, #5
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8009ba8:	683b      	ldr	r3, [r7, #0]
 8009baa:	085b      	lsrs	r3, r3, #1
 8009bac:	011a      	lsls	r2, r3, #4
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	2240      	movs	r2, #64	@ 0x40
 8009bb6:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8009bb8:	e035      	b.n	8009c26 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	2280      	movs	r2, #128	@ 0x80
 8009bbe:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8009bc0:	683b      	ldr	r3, [r7, #0]
 8009bc2:	085b      	lsrs	r3, r3, #1
 8009bc4:	019a      	lsls	r2, r3, #6
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8009bca:	683b      	ldr	r3, [r7, #0]
 8009bcc:	085b      	lsrs	r3, r3, #1
 8009bce:	015a      	lsls	r2, r3, #5
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	2280      	movs	r2, #128	@ 0x80
 8009bd8:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8009bda:	e024      	b.n	8009c26 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	22c0      	movs	r2, #192	@ 0xc0
 8009be0:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8009be2:	683b      	ldr	r3, [r7, #0]
 8009be4:	085b      	lsrs	r3, r3, #1
 8009be6:	019a      	lsls	r2, r3, #6
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8009bec:	683b      	ldr	r3, [r7, #0]
 8009bee:	085b      	lsrs	r3, r3, #1
 8009bf0:	015a      	lsls	r2, r3, #5
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	2280      	movs	r2, #128	@ 0x80
 8009bfa:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8009bfc:	e013      	b.n	8009c26 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	22e0      	movs	r2, #224	@ 0xe0
 8009c02:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8009c04:	683b      	ldr	r3, [r7, #0]
 8009c06:	085b      	lsrs	r3, r3, #1
 8009c08:	019a      	lsls	r2, r3, #6
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8009c0e:	683b      	ldr	r3, [r7, #0]
 8009c10:	085b      	lsrs	r3, r3, #1
 8009c12:	015a      	lsls	r2, r3, #5
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	2280      	movs	r2, #128	@ 0x80
 8009c1c:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8009c1e:	e002      	b.n	8009c26 <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 8009c20:	2301      	movs	r3, #1
 8009c22:	75fb      	strb	r3, [r7, #23]
      break;
 8009c24:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 8009c26:	68bb      	ldr	r3, [r7, #8]
 8009c28:	2b02      	cmp	r3, #2
 8009c2a:	d10b      	bne.n	8009c44 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	2b01      	cmp	r3, #1
 8009c30:	d102      	bne.n	8009c38 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	2210      	movs	r2, #16
 8009c36:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	2b02      	cmp	r3, #2
 8009c3c:	d102      	bne.n	8009c44 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	2208      	movs	r2, #8
 8009c42:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }
  return status;
 8009c44:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c46:	4618      	mov	r0, r3
 8009c48:	371c      	adds	r7, #28
 8009c4a:	46bd      	mov	sp, r7
 8009c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c50:	4770      	bx	lr
 8009c52:	bf00      	nop

08009c54 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8009c54:	b480      	push	{r7}
 8009c56:	b087      	sub	sp, #28
 8009c58:	af00      	add	r7, sp, #0
 8009c5a:	60f8      	str	r0, [r7, #12]
 8009c5c:	60b9      	str	r1, [r7, #8]
 8009c5e:	607a      	str	r2, [r7, #4]
 8009c60:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009c62:	2300      	movs	r3, #0
 8009c64:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	2200      	movs	r2, #0
 8009c6a:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	2200      	movs	r2, #0
 8009c70:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	685b      	ldr	r3, [r3, #4]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d003      	beq.n	8009c82 <SAI_InitPCM+0x2e>
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	685b      	ldr	r3, [r3, #4]
 8009c7e:	2b02      	cmp	r3, #2
 8009c80:	d103      	bne.n	8009c8a <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	2201      	movs	r2, #1
 8009c86:	651a      	str	r2, [r3, #80]	@ 0x50
 8009c88:	e002      	b.n	8009c90 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	2200      	movs	r2, #0
 8009c8e:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	2200      	movs	r2, #0
 8009c94:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8009c9c:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8009ca4:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai->SlotInit.FirstBitOffset  = 0;
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	2200      	movs	r2, #0
 8009caa:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai->SlotInit.SlotNumber      = nbslot;
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	683a      	ldr	r2, [r7, #0]
 8009cb0:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009cb8:	675a      	str	r2, [r3, #116]	@ 0x74

  if (protocol == SAI_PCM_SHORT)
 8009cba:	68bb      	ldr	r3, [r7, #8]
 8009cbc:	2b04      	cmp	r3, #4
 8009cbe:	d103      	bne.n	8009cc8 <SAI_InitPCM+0x74>
  {
      hsai->FrameInit.ActiveFrameLength = 1;
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	2201      	movs	r2, #1
 8009cc4:	659a      	str	r2, [r3, #88]	@ 0x58
 8009cc6:	e002      	b.n	8009cce <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
      hsai->FrameInit.ActiveFrameLength = 13;
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	220d      	movs	r2, #13
 8009ccc:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  switch (datasize)
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	2b03      	cmp	r3, #3
 8009cd2:	d837      	bhi.n	8009d44 <SAI_InitPCM+0xf0>
 8009cd4:	a201      	add	r2, pc, #4	@ (adr r2, 8009cdc <SAI_InitPCM+0x88>)
 8009cd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cda:	bf00      	nop
 8009cdc:	08009ced 	.word	0x08009ced
 8009ce0:	08009d03 	.word	0x08009d03
 8009ce4:	08009d19 	.word	0x08009d19
 8009ce8:	08009d2f 	.word	0x08009d2f
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	2280      	movs	r2, #128	@ 0x80
 8009cf0:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8009cf2:	683b      	ldr	r3, [r7, #0]
 8009cf4:	011a      	lsls	r2, r3, #4
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	2240      	movs	r2, #64	@ 0x40
 8009cfe:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8009d00:	e023      	b.n	8009d4a <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	2280      	movs	r2, #128	@ 0x80
 8009d06:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8009d08:	683b      	ldr	r3, [r7, #0]
 8009d0a:	015a      	lsls	r2, r3, #5
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	2280      	movs	r2, #128	@ 0x80
 8009d14:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8009d16:	e018      	b.n	8009d4a <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	22c0      	movs	r2, #192	@ 0xc0
 8009d1c:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8009d1e:	683b      	ldr	r3, [r7, #0]
 8009d20:	015a      	lsls	r2, r3, #5
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	2280      	movs	r2, #128	@ 0x80
 8009d2a:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8009d2c:	e00d      	b.n	8009d4a <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	22e0      	movs	r2, #224	@ 0xe0
 8009d32:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8009d34:	683b      	ldr	r3, [r7, #0]
 8009d36:	015a      	lsls	r2, r3, #5
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	2280      	movs	r2, #128	@ 0x80
 8009d40:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8009d42:	e002      	b.n	8009d4a <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 8009d44:	2301      	movs	r3, #1
 8009d46:	75fb      	strb	r3, [r7, #23]
      break;
 8009d48:	bf00      	nop
  }

  return status;
 8009d4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d4c:	4618      	mov	r0, r3
 8009d4e:	371c      	adds	r7, #28
 8009d50:	46bd      	mov	sp, r7
 8009d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d56:	4770      	bx	lr

08009d58 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 8009d58:	b480      	push	{r7}
 8009d5a:	b085      	sub	sp, #20
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	6078      	str	r0, [r7, #4]
 8009d60:	460b      	mov	r3, r1
 8009d62:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8009d64:	2301      	movs	r3, #1
 8009d66:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 8009d68:	78fb      	ldrb	r3, [r7, #3]
 8009d6a:	2b01      	cmp	r3, #1
 8009d6c:	d103      	bne.n	8009d76 <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	f043 0308 	orr.w	r3, r3, #8
 8009d74:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d7a:	2b08      	cmp	r3, #8
 8009d7c:	d10b      	bne.n	8009d96 <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8009d82:	2b03      	cmp	r3, #3
 8009d84:	d003      	beq.n	8009d8e <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	685b      	ldr	r3, [r3, #4]
 8009d8a:	2b01      	cmp	r3, #1
 8009d8c:	d103      	bne.n	8009d96 <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	f043 0310 	orr.w	r3, r3, #16
 8009d94:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	685b      	ldr	r3, [r3, #4]
 8009d9a:	2b03      	cmp	r3, #3
 8009d9c:	d003      	beq.n	8009da6 <SAI_InterruptFlag+0x4e>
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	685b      	ldr	r3, [r3, #4]
 8009da2:	2b02      	cmp	r3, #2
 8009da4:	d104      	bne.n	8009db0 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8009dac:	60fb      	str	r3, [r7, #12]
 8009dae:	e003      	b.n	8009db8 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	f043 0304 	orr.w	r3, r3, #4
 8009db6:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8009db8:	68fb      	ldr	r3, [r7, #12]
}
 8009dba:	4618      	mov	r0, r3
 8009dbc:	3714      	adds	r7, #20
 8009dbe:	46bd      	mov	sp, r7
 8009dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc4:	4770      	bx	lr
	...

08009dc8 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8009dc8:	b480      	push	{r7}
 8009dca:	b085      	sub	sp, #20
 8009dcc:	af00      	add	r7, sp, #0
 8009dce:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8009dd0:	4b18      	ldr	r3, [pc, #96]	@ (8009e34 <SAI_Disable+0x6c>)
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	4a18      	ldr	r2, [pc, #96]	@ (8009e38 <SAI_Disable+0x70>)
 8009dd6:	fba2 2303 	umull	r2, r3, r2, r3
 8009dda:	0b1b      	lsrs	r3, r3, #12
 8009ddc:	009b      	lsls	r3, r3, #2
 8009dde:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8009de0:	2300      	movs	r3, #0
 8009de2:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	681a      	ldr	r2, [r3, #0]
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8009df2:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d10a      	bne.n	8009e10 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009e00:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
 8009e0a:	2303      	movs	r3, #3
 8009e0c:	72fb      	strb	r3, [r7, #11]
      break;
 8009e0e:	e009      	b.n	8009e24 <SAI_Disable+0x5c>
    }
    count--;
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	3b01      	subs	r3, #1
 8009e14:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d1e7      	bne.n	8009df4 <SAI_Disable+0x2c>

  return status;
 8009e24:	7afb      	ldrb	r3, [r7, #11]
}
 8009e26:	4618      	mov	r0, r3
 8009e28:	3714      	adds	r7, #20
 8009e2a:	46bd      	mov	sp, r7
 8009e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e30:	4770      	bx	lr
 8009e32:	bf00      	nop
 8009e34:	24000000 	.word	0x24000000
 8009e38:	95cbec1b 	.word	0x95cbec1b

08009e3c <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8009e3c:	b580      	push	{r7, lr}
 8009e3e:	b084      	sub	sp, #16
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e48:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	69db      	ldr	r3, [r3, #28]
 8009e4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009e52:	d01c      	beq.n	8009e8e <SAI_DMATxCplt+0x52>
  {
    hsai->XferCount = 0;
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	2200      	movs	r2, #0
 8009e58:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	681a      	ldr	r2, [r3, #0]
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8009e6a:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8009e6c:	2100      	movs	r1, #0
 8009e6e:	68f8      	ldr	r0, [r7, #12]
 8009e70:	f7ff ff72 	bl	8009d58 <SAI_InterruptFlag>
 8009e74:	4603      	mov	r3, r0
 8009e76:	43d9      	mvns	r1, r3
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	691a      	ldr	r2, [r3, #16]
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	400a      	ands	r2, r1
 8009e84:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	2201      	movs	r2, #1
 8009e8a:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 8009e8e:	68f8      	ldr	r0, [r7, #12]
 8009e90:	f7ff fe10 	bl	8009ab4 <HAL_SAI_TxCpltCallback>
#endif
}
 8009e94:	bf00      	nop
 8009e96:	3710      	adds	r7, #16
 8009e98:	46bd      	mov	sp, r7
 8009e9a:	bd80      	pop	{r7, pc}

08009e9c <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009e9c:	b580      	push	{r7, lr}
 8009e9e:	b084      	sub	sp, #16
 8009ea0:	af00      	add	r7, sp, #0
 8009ea2:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ea8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 8009eaa:	68f8      	ldr	r0, [r7, #12]
 8009eac:	f7ff fe0c 	bl	8009ac8 <HAL_SAI_TxHalfCpltCallback>
#endif
}
 8009eb0:	bf00      	nop
 8009eb2:	3710      	adds	r7, #16
 8009eb4:	46bd      	mov	sp, r7
 8009eb6:	bd80      	pop	{r7, pc}

08009eb8 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8009eb8:	b580      	push	{r7, lr}
 8009eba:	b084      	sub	sp, #16
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ec4:	60fb      	str	r3, [r7, #12]

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8009ec6:	6878      	ldr	r0, [r7, #4]
 8009ec8:	f7f9 f8a4 	bl	8003014 <HAL_DMA_GetError>
 8009ecc:	4603      	mov	r3, r0
 8009ece:	2b02      	cmp	r3, #2
 8009ed0:	d01d      	beq.n	8009f0e <SAI_DMAError+0x56>
  {
    /* Set SAI error code */
    hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009ed8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	681a      	ldr	r2, [r3, #0]
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8009ef0:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 8009ef2:	68f8      	ldr	r0, [r7, #12]
 8009ef4:	f7ff ff68 	bl	8009dc8 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	2201      	movs	r2, #1
 8009efc:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	2200      	movs	r2, #0
 8009f04:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
    hsai->ErrorCallback(hsai);
#else
    HAL_SAI_ErrorCallback(hsai);
 8009f08:	68f8      	ldr	r0, [r7, #12]
 8009f0a:	f7ff fde7 	bl	8009adc <HAL_SAI_ErrorCallback>
#endif
  }
}
 8009f0e:	bf00      	nop
 8009f10:	3710      	adds	r7, #16
 8009f12:	46bd      	mov	sp, r7
 8009f14:	bd80      	pop	{r7, pc}

08009f16 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009f16:	b580      	push	{r7, lr}
 8009f18:	b082      	sub	sp, #8
 8009f1a:	af00      	add	r7, sp, #0
 8009f1c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d101      	bne.n	8009f28 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009f24:	2301      	movs	r3, #1
 8009f26:	e042      	b.n	8009fae <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d106      	bne.n	8009f40 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	2200      	movs	r2, #0
 8009f36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009f3a:	6878      	ldr	r0, [r7, #4]
 8009f3c:	f7f6 ff54 	bl	8000de8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	2224      	movs	r2, #36	@ 0x24
 8009f44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	681a      	ldr	r2, [r3, #0]
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	f022 0201 	bic.w	r2, r2, #1
 8009f56:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d002      	beq.n	8009f66 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8009f60:	6878      	ldr	r0, [r7, #4]
 8009f62:	f000 fd91 	bl	800aa88 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009f66:	6878      	ldr	r0, [r7, #4]
 8009f68:	f000 f826 	bl	8009fb8 <UART_SetConfig>
 8009f6c:	4603      	mov	r3, r0
 8009f6e:	2b01      	cmp	r3, #1
 8009f70:	d101      	bne.n	8009f76 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009f72:	2301      	movs	r3, #1
 8009f74:	e01b      	b.n	8009fae <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	685a      	ldr	r2, [r3, #4]
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009f84:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	689a      	ldr	r2, [r3, #8]
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009f94:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	681a      	ldr	r2, [r3, #0]
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	f042 0201 	orr.w	r2, r2, #1
 8009fa4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009fa6:	6878      	ldr	r0, [r7, #4]
 8009fa8:	f000 fe10 	bl	800abcc <UART_CheckIdleState>
 8009fac:	4603      	mov	r3, r0
}
 8009fae:	4618      	mov	r0, r3
 8009fb0:	3708      	adds	r7, #8
 8009fb2:	46bd      	mov	sp, r7
 8009fb4:	bd80      	pop	{r7, pc}
	...

08009fb8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009fb8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009fbc:	b092      	sub	sp, #72	@ 0x48
 8009fbe:	af00      	add	r7, sp, #0
 8009fc0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009fc2:	2300      	movs	r3, #0
 8009fc4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009fc8:	697b      	ldr	r3, [r7, #20]
 8009fca:	689a      	ldr	r2, [r3, #8]
 8009fcc:	697b      	ldr	r3, [r7, #20]
 8009fce:	691b      	ldr	r3, [r3, #16]
 8009fd0:	431a      	orrs	r2, r3
 8009fd2:	697b      	ldr	r3, [r7, #20]
 8009fd4:	695b      	ldr	r3, [r3, #20]
 8009fd6:	431a      	orrs	r2, r3
 8009fd8:	697b      	ldr	r3, [r7, #20]
 8009fda:	69db      	ldr	r3, [r3, #28]
 8009fdc:	4313      	orrs	r3, r2
 8009fde:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009fe0:	697b      	ldr	r3, [r7, #20]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	681a      	ldr	r2, [r3, #0]
 8009fe6:	4bbe      	ldr	r3, [pc, #760]	@ (800a2e0 <UART_SetConfig+0x328>)
 8009fe8:	4013      	ands	r3, r2
 8009fea:	697a      	ldr	r2, [r7, #20]
 8009fec:	6812      	ldr	r2, [r2, #0]
 8009fee:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009ff0:	430b      	orrs	r3, r1
 8009ff2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009ff4:	697b      	ldr	r3, [r7, #20]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	685b      	ldr	r3, [r3, #4]
 8009ffa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009ffe:	697b      	ldr	r3, [r7, #20]
 800a000:	68da      	ldr	r2, [r3, #12]
 800a002:	697b      	ldr	r3, [r7, #20]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	430a      	orrs	r2, r1
 800a008:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a00a:	697b      	ldr	r3, [r7, #20]
 800a00c:	699b      	ldr	r3, [r3, #24]
 800a00e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a010:	697b      	ldr	r3, [r7, #20]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	4ab3      	ldr	r2, [pc, #716]	@ (800a2e4 <UART_SetConfig+0x32c>)
 800a016:	4293      	cmp	r3, r2
 800a018:	d004      	beq.n	800a024 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a01a:	697b      	ldr	r3, [r7, #20]
 800a01c:	6a1b      	ldr	r3, [r3, #32]
 800a01e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a020:	4313      	orrs	r3, r2
 800a022:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a024:	697b      	ldr	r3, [r7, #20]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	689a      	ldr	r2, [r3, #8]
 800a02a:	4baf      	ldr	r3, [pc, #700]	@ (800a2e8 <UART_SetConfig+0x330>)
 800a02c:	4013      	ands	r3, r2
 800a02e:	697a      	ldr	r2, [r7, #20]
 800a030:	6812      	ldr	r2, [r2, #0]
 800a032:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a034:	430b      	orrs	r3, r1
 800a036:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a038:	697b      	ldr	r3, [r7, #20]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a03e:	f023 010f 	bic.w	r1, r3, #15
 800a042:	697b      	ldr	r3, [r7, #20]
 800a044:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a046:	697b      	ldr	r3, [r7, #20]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	430a      	orrs	r2, r1
 800a04c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a04e:	697b      	ldr	r3, [r7, #20]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	4aa6      	ldr	r2, [pc, #664]	@ (800a2ec <UART_SetConfig+0x334>)
 800a054:	4293      	cmp	r3, r2
 800a056:	d177      	bne.n	800a148 <UART_SetConfig+0x190>
 800a058:	4ba5      	ldr	r3, [pc, #660]	@ (800a2f0 <UART_SetConfig+0x338>)
 800a05a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a05c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a060:	2b28      	cmp	r3, #40	@ 0x28
 800a062:	d86d      	bhi.n	800a140 <UART_SetConfig+0x188>
 800a064:	a201      	add	r2, pc, #4	@ (adr r2, 800a06c <UART_SetConfig+0xb4>)
 800a066:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a06a:	bf00      	nop
 800a06c:	0800a111 	.word	0x0800a111
 800a070:	0800a141 	.word	0x0800a141
 800a074:	0800a141 	.word	0x0800a141
 800a078:	0800a141 	.word	0x0800a141
 800a07c:	0800a141 	.word	0x0800a141
 800a080:	0800a141 	.word	0x0800a141
 800a084:	0800a141 	.word	0x0800a141
 800a088:	0800a141 	.word	0x0800a141
 800a08c:	0800a119 	.word	0x0800a119
 800a090:	0800a141 	.word	0x0800a141
 800a094:	0800a141 	.word	0x0800a141
 800a098:	0800a141 	.word	0x0800a141
 800a09c:	0800a141 	.word	0x0800a141
 800a0a0:	0800a141 	.word	0x0800a141
 800a0a4:	0800a141 	.word	0x0800a141
 800a0a8:	0800a141 	.word	0x0800a141
 800a0ac:	0800a121 	.word	0x0800a121
 800a0b0:	0800a141 	.word	0x0800a141
 800a0b4:	0800a141 	.word	0x0800a141
 800a0b8:	0800a141 	.word	0x0800a141
 800a0bc:	0800a141 	.word	0x0800a141
 800a0c0:	0800a141 	.word	0x0800a141
 800a0c4:	0800a141 	.word	0x0800a141
 800a0c8:	0800a141 	.word	0x0800a141
 800a0cc:	0800a129 	.word	0x0800a129
 800a0d0:	0800a141 	.word	0x0800a141
 800a0d4:	0800a141 	.word	0x0800a141
 800a0d8:	0800a141 	.word	0x0800a141
 800a0dc:	0800a141 	.word	0x0800a141
 800a0e0:	0800a141 	.word	0x0800a141
 800a0e4:	0800a141 	.word	0x0800a141
 800a0e8:	0800a141 	.word	0x0800a141
 800a0ec:	0800a131 	.word	0x0800a131
 800a0f0:	0800a141 	.word	0x0800a141
 800a0f4:	0800a141 	.word	0x0800a141
 800a0f8:	0800a141 	.word	0x0800a141
 800a0fc:	0800a141 	.word	0x0800a141
 800a100:	0800a141 	.word	0x0800a141
 800a104:	0800a141 	.word	0x0800a141
 800a108:	0800a141 	.word	0x0800a141
 800a10c:	0800a139 	.word	0x0800a139
 800a110:	2301      	movs	r3, #1
 800a112:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a116:	e222      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a118:	2304      	movs	r3, #4
 800a11a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a11e:	e21e      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a120:	2308      	movs	r3, #8
 800a122:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a126:	e21a      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a128:	2310      	movs	r3, #16
 800a12a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a12e:	e216      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a130:	2320      	movs	r3, #32
 800a132:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a136:	e212      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a138:	2340      	movs	r3, #64	@ 0x40
 800a13a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a13e:	e20e      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a140:	2380      	movs	r3, #128	@ 0x80
 800a142:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a146:	e20a      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a148:	697b      	ldr	r3, [r7, #20]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	4a69      	ldr	r2, [pc, #420]	@ (800a2f4 <UART_SetConfig+0x33c>)
 800a14e:	4293      	cmp	r3, r2
 800a150:	d130      	bne.n	800a1b4 <UART_SetConfig+0x1fc>
 800a152:	4b67      	ldr	r3, [pc, #412]	@ (800a2f0 <UART_SetConfig+0x338>)
 800a154:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a156:	f003 0307 	and.w	r3, r3, #7
 800a15a:	2b05      	cmp	r3, #5
 800a15c:	d826      	bhi.n	800a1ac <UART_SetConfig+0x1f4>
 800a15e:	a201      	add	r2, pc, #4	@ (adr r2, 800a164 <UART_SetConfig+0x1ac>)
 800a160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a164:	0800a17d 	.word	0x0800a17d
 800a168:	0800a185 	.word	0x0800a185
 800a16c:	0800a18d 	.word	0x0800a18d
 800a170:	0800a195 	.word	0x0800a195
 800a174:	0800a19d 	.word	0x0800a19d
 800a178:	0800a1a5 	.word	0x0800a1a5
 800a17c:	2300      	movs	r3, #0
 800a17e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a182:	e1ec      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a184:	2304      	movs	r3, #4
 800a186:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a18a:	e1e8      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a18c:	2308      	movs	r3, #8
 800a18e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a192:	e1e4      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a194:	2310      	movs	r3, #16
 800a196:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a19a:	e1e0      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a19c:	2320      	movs	r3, #32
 800a19e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a1a2:	e1dc      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a1a4:	2340      	movs	r3, #64	@ 0x40
 800a1a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a1aa:	e1d8      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a1ac:	2380      	movs	r3, #128	@ 0x80
 800a1ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a1b2:	e1d4      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a1b4:	697b      	ldr	r3, [r7, #20]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	4a4f      	ldr	r2, [pc, #316]	@ (800a2f8 <UART_SetConfig+0x340>)
 800a1ba:	4293      	cmp	r3, r2
 800a1bc:	d130      	bne.n	800a220 <UART_SetConfig+0x268>
 800a1be:	4b4c      	ldr	r3, [pc, #304]	@ (800a2f0 <UART_SetConfig+0x338>)
 800a1c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a1c2:	f003 0307 	and.w	r3, r3, #7
 800a1c6:	2b05      	cmp	r3, #5
 800a1c8:	d826      	bhi.n	800a218 <UART_SetConfig+0x260>
 800a1ca:	a201      	add	r2, pc, #4	@ (adr r2, 800a1d0 <UART_SetConfig+0x218>)
 800a1cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1d0:	0800a1e9 	.word	0x0800a1e9
 800a1d4:	0800a1f1 	.word	0x0800a1f1
 800a1d8:	0800a1f9 	.word	0x0800a1f9
 800a1dc:	0800a201 	.word	0x0800a201
 800a1e0:	0800a209 	.word	0x0800a209
 800a1e4:	0800a211 	.word	0x0800a211
 800a1e8:	2300      	movs	r3, #0
 800a1ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a1ee:	e1b6      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a1f0:	2304      	movs	r3, #4
 800a1f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a1f6:	e1b2      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a1f8:	2308      	movs	r3, #8
 800a1fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a1fe:	e1ae      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a200:	2310      	movs	r3, #16
 800a202:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a206:	e1aa      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a208:	2320      	movs	r3, #32
 800a20a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a20e:	e1a6      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a210:	2340      	movs	r3, #64	@ 0x40
 800a212:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a216:	e1a2      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a218:	2380      	movs	r3, #128	@ 0x80
 800a21a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a21e:	e19e      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a220:	697b      	ldr	r3, [r7, #20]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	4a35      	ldr	r2, [pc, #212]	@ (800a2fc <UART_SetConfig+0x344>)
 800a226:	4293      	cmp	r3, r2
 800a228:	d130      	bne.n	800a28c <UART_SetConfig+0x2d4>
 800a22a:	4b31      	ldr	r3, [pc, #196]	@ (800a2f0 <UART_SetConfig+0x338>)
 800a22c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a22e:	f003 0307 	and.w	r3, r3, #7
 800a232:	2b05      	cmp	r3, #5
 800a234:	d826      	bhi.n	800a284 <UART_SetConfig+0x2cc>
 800a236:	a201      	add	r2, pc, #4	@ (adr r2, 800a23c <UART_SetConfig+0x284>)
 800a238:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a23c:	0800a255 	.word	0x0800a255
 800a240:	0800a25d 	.word	0x0800a25d
 800a244:	0800a265 	.word	0x0800a265
 800a248:	0800a26d 	.word	0x0800a26d
 800a24c:	0800a275 	.word	0x0800a275
 800a250:	0800a27d 	.word	0x0800a27d
 800a254:	2300      	movs	r3, #0
 800a256:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a25a:	e180      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a25c:	2304      	movs	r3, #4
 800a25e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a262:	e17c      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a264:	2308      	movs	r3, #8
 800a266:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a26a:	e178      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a26c:	2310      	movs	r3, #16
 800a26e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a272:	e174      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a274:	2320      	movs	r3, #32
 800a276:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a27a:	e170      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a27c:	2340      	movs	r3, #64	@ 0x40
 800a27e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a282:	e16c      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a284:	2380      	movs	r3, #128	@ 0x80
 800a286:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a28a:	e168      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a28c:	697b      	ldr	r3, [r7, #20]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	4a1b      	ldr	r2, [pc, #108]	@ (800a300 <UART_SetConfig+0x348>)
 800a292:	4293      	cmp	r3, r2
 800a294:	d142      	bne.n	800a31c <UART_SetConfig+0x364>
 800a296:	4b16      	ldr	r3, [pc, #88]	@ (800a2f0 <UART_SetConfig+0x338>)
 800a298:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a29a:	f003 0307 	and.w	r3, r3, #7
 800a29e:	2b05      	cmp	r3, #5
 800a2a0:	d838      	bhi.n	800a314 <UART_SetConfig+0x35c>
 800a2a2:	a201      	add	r2, pc, #4	@ (adr r2, 800a2a8 <UART_SetConfig+0x2f0>)
 800a2a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2a8:	0800a2c1 	.word	0x0800a2c1
 800a2ac:	0800a2c9 	.word	0x0800a2c9
 800a2b0:	0800a2d1 	.word	0x0800a2d1
 800a2b4:	0800a2d9 	.word	0x0800a2d9
 800a2b8:	0800a305 	.word	0x0800a305
 800a2bc:	0800a30d 	.word	0x0800a30d
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a2c6:	e14a      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a2c8:	2304      	movs	r3, #4
 800a2ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a2ce:	e146      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a2d0:	2308      	movs	r3, #8
 800a2d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a2d6:	e142      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a2d8:	2310      	movs	r3, #16
 800a2da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a2de:	e13e      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a2e0:	cfff69f3 	.word	0xcfff69f3
 800a2e4:	58000c00 	.word	0x58000c00
 800a2e8:	11fff4ff 	.word	0x11fff4ff
 800a2ec:	40011000 	.word	0x40011000
 800a2f0:	58024400 	.word	0x58024400
 800a2f4:	40004400 	.word	0x40004400
 800a2f8:	40004800 	.word	0x40004800
 800a2fc:	40004c00 	.word	0x40004c00
 800a300:	40005000 	.word	0x40005000
 800a304:	2320      	movs	r3, #32
 800a306:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a30a:	e128      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a30c:	2340      	movs	r3, #64	@ 0x40
 800a30e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a312:	e124      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a314:	2380      	movs	r3, #128	@ 0x80
 800a316:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a31a:	e120      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a31c:	697b      	ldr	r3, [r7, #20]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	4acb      	ldr	r2, [pc, #812]	@ (800a650 <UART_SetConfig+0x698>)
 800a322:	4293      	cmp	r3, r2
 800a324:	d176      	bne.n	800a414 <UART_SetConfig+0x45c>
 800a326:	4bcb      	ldr	r3, [pc, #812]	@ (800a654 <UART_SetConfig+0x69c>)
 800a328:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a32a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a32e:	2b28      	cmp	r3, #40	@ 0x28
 800a330:	d86c      	bhi.n	800a40c <UART_SetConfig+0x454>
 800a332:	a201      	add	r2, pc, #4	@ (adr r2, 800a338 <UART_SetConfig+0x380>)
 800a334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a338:	0800a3dd 	.word	0x0800a3dd
 800a33c:	0800a40d 	.word	0x0800a40d
 800a340:	0800a40d 	.word	0x0800a40d
 800a344:	0800a40d 	.word	0x0800a40d
 800a348:	0800a40d 	.word	0x0800a40d
 800a34c:	0800a40d 	.word	0x0800a40d
 800a350:	0800a40d 	.word	0x0800a40d
 800a354:	0800a40d 	.word	0x0800a40d
 800a358:	0800a3e5 	.word	0x0800a3e5
 800a35c:	0800a40d 	.word	0x0800a40d
 800a360:	0800a40d 	.word	0x0800a40d
 800a364:	0800a40d 	.word	0x0800a40d
 800a368:	0800a40d 	.word	0x0800a40d
 800a36c:	0800a40d 	.word	0x0800a40d
 800a370:	0800a40d 	.word	0x0800a40d
 800a374:	0800a40d 	.word	0x0800a40d
 800a378:	0800a3ed 	.word	0x0800a3ed
 800a37c:	0800a40d 	.word	0x0800a40d
 800a380:	0800a40d 	.word	0x0800a40d
 800a384:	0800a40d 	.word	0x0800a40d
 800a388:	0800a40d 	.word	0x0800a40d
 800a38c:	0800a40d 	.word	0x0800a40d
 800a390:	0800a40d 	.word	0x0800a40d
 800a394:	0800a40d 	.word	0x0800a40d
 800a398:	0800a3f5 	.word	0x0800a3f5
 800a39c:	0800a40d 	.word	0x0800a40d
 800a3a0:	0800a40d 	.word	0x0800a40d
 800a3a4:	0800a40d 	.word	0x0800a40d
 800a3a8:	0800a40d 	.word	0x0800a40d
 800a3ac:	0800a40d 	.word	0x0800a40d
 800a3b0:	0800a40d 	.word	0x0800a40d
 800a3b4:	0800a40d 	.word	0x0800a40d
 800a3b8:	0800a3fd 	.word	0x0800a3fd
 800a3bc:	0800a40d 	.word	0x0800a40d
 800a3c0:	0800a40d 	.word	0x0800a40d
 800a3c4:	0800a40d 	.word	0x0800a40d
 800a3c8:	0800a40d 	.word	0x0800a40d
 800a3cc:	0800a40d 	.word	0x0800a40d
 800a3d0:	0800a40d 	.word	0x0800a40d
 800a3d4:	0800a40d 	.word	0x0800a40d
 800a3d8:	0800a405 	.word	0x0800a405
 800a3dc:	2301      	movs	r3, #1
 800a3de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a3e2:	e0bc      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a3e4:	2304      	movs	r3, #4
 800a3e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a3ea:	e0b8      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a3ec:	2308      	movs	r3, #8
 800a3ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a3f2:	e0b4      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a3f4:	2310      	movs	r3, #16
 800a3f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a3fa:	e0b0      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a3fc:	2320      	movs	r3, #32
 800a3fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a402:	e0ac      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a404:	2340      	movs	r3, #64	@ 0x40
 800a406:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a40a:	e0a8      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a40c:	2380      	movs	r3, #128	@ 0x80
 800a40e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a412:	e0a4      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a414:	697b      	ldr	r3, [r7, #20]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	4a8f      	ldr	r2, [pc, #572]	@ (800a658 <UART_SetConfig+0x6a0>)
 800a41a:	4293      	cmp	r3, r2
 800a41c:	d130      	bne.n	800a480 <UART_SetConfig+0x4c8>
 800a41e:	4b8d      	ldr	r3, [pc, #564]	@ (800a654 <UART_SetConfig+0x69c>)
 800a420:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a422:	f003 0307 	and.w	r3, r3, #7
 800a426:	2b05      	cmp	r3, #5
 800a428:	d826      	bhi.n	800a478 <UART_SetConfig+0x4c0>
 800a42a:	a201      	add	r2, pc, #4	@ (adr r2, 800a430 <UART_SetConfig+0x478>)
 800a42c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a430:	0800a449 	.word	0x0800a449
 800a434:	0800a451 	.word	0x0800a451
 800a438:	0800a459 	.word	0x0800a459
 800a43c:	0800a461 	.word	0x0800a461
 800a440:	0800a469 	.word	0x0800a469
 800a444:	0800a471 	.word	0x0800a471
 800a448:	2300      	movs	r3, #0
 800a44a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a44e:	e086      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a450:	2304      	movs	r3, #4
 800a452:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a456:	e082      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a458:	2308      	movs	r3, #8
 800a45a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a45e:	e07e      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a460:	2310      	movs	r3, #16
 800a462:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a466:	e07a      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a468:	2320      	movs	r3, #32
 800a46a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a46e:	e076      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a470:	2340      	movs	r3, #64	@ 0x40
 800a472:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a476:	e072      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a478:	2380      	movs	r3, #128	@ 0x80
 800a47a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a47e:	e06e      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a480:	697b      	ldr	r3, [r7, #20]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	4a75      	ldr	r2, [pc, #468]	@ (800a65c <UART_SetConfig+0x6a4>)
 800a486:	4293      	cmp	r3, r2
 800a488:	d130      	bne.n	800a4ec <UART_SetConfig+0x534>
 800a48a:	4b72      	ldr	r3, [pc, #456]	@ (800a654 <UART_SetConfig+0x69c>)
 800a48c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a48e:	f003 0307 	and.w	r3, r3, #7
 800a492:	2b05      	cmp	r3, #5
 800a494:	d826      	bhi.n	800a4e4 <UART_SetConfig+0x52c>
 800a496:	a201      	add	r2, pc, #4	@ (adr r2, 800a49c <UART_SetConfig+0x4e4>)
 800a498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a49c:	0800a4b5 	.word	0x0800a4b5
 800a4a0:	0800a4bd 	.word	0x0800a4bd
 800a4a4:	0800a4c5 	.word	0x0800a4c5
 800a4a8:	0800a4cd 	.word	0x0800a4cd
 800a4ac:	0800a4d5 	.word	0x0800a4d5
 800a4b0:	0800a4dd 	.word	0x0800a4dd
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a4ba:	e050      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a4bc:	2304      	movs	r3, #4
 800a4be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a4c2:	e04c      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a4c4:	2308      	movs	r3, #8
 800a4c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a4ca:	e048      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a4cc:	2310      	movs	r3, #16
 800a4ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a4d2:	e044      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a4d4:	2320      	movs	r3, #32
 800a4d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a4da:	e040      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a4dc:	2340      	movs	r3, #64	@ 0x40
 800a4de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a4e2:	e03c      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a4e4:	2380      	movs	r3, #128	@ 0x80
 800a4e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a4ea:	e038      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a4ec:	697b      	ldr	r3, [r7, #20]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	4a5b      	ldr	r2, [pc, #364]	@ (800a660 <UART_SetConfig+0x6a8>)
 800a4f2:	4293      	cmp	r3, r2
 800a4f4:	d130      	bne.n	800a558 <UART_SetConfig+0x5a0>
 800a4f6:	4b57      	ldr	r3, [pc, #348]	@ (800a654 <UART_SetConfig+0x69c>)
 800a4f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4fa:	f003 0307 	and.w	r3, r3, #7
 800a4fe:	2b05      	cmp	r3, #5
 800a500:	d826      	bhi.n	800a550 <UART_SetConfig+0x598>
 800a502:	a201      	add	r2, pc, #4	@ (adr r2, 800a508 <UART_SetConfig+0x550>)
 800a504:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a508:	0800a521 	.word	0x0800a521
 800a50c:	0800a529 	.word	0x0800a529
 800a510:	0800a531 	.word	0x0800a531
 800a514:	0800a539 	.word	0x0800a539
 800a518:	0800a541 	.word	0x0800a541
 800a51c:	0800a549 	.word	0x0800a549
 800a520:	2302      	movs	r3, #2
 800a522:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a526:	e01a      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a528:	2304      	movs	r3, #4
 800a52a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a52e:	e016      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a530:	2308      	movs	r3, #8
 800a532:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a536:	e012      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a538:	2310      	movs	r3, #16
 800a53a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a53e:	e00e      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a540:	2320      	movs	r3, #32
 800a542:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a546:	e00a      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a548:	2340      	movs	r3, #64	@ 0x40
 800a54a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a54e:	e006      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a550:	2380      	movs	r3, #128	@ 0x80
 800a552:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a556:	e002      	b.n	800a55e <UART_SetConfig+0x5a6>
 800a558:	2380      	movs	r3, #128	@ 0x80
 800a55a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a55e:	697b      	ldr	r3, [r7, #20]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	4a3f      	ldr	r2, [pc, #252]	@ (800a660 <UART_SetConfig+0x6a8>)
 800a564:	4293      	cmp	r3, r2
 800a566:	f040 80f8 	bne.w	800a75a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a56a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a56e:	2b20      	cmp	r3, #32
 800a570:	dc46      	bgt.n	800a600 <UART_SetConfig+0x648>
 800a572:	2b02      	cmp	r3, #2
 800a574:	f2c0 8082 	blt.w	800a67c <UART_SetConfig+0x6c4>
 800a578:	3b02      	subs	r3, #2
 800a57a:	2b1e      	cmp	r3, #30
 800a57c:	d87e      	bhi.n	800a67c <UART_SetConfig+0x6c4>
 800a57e:	a201      	add	r2, pc, #4	@ (adr r2, 800a584 <UART_SetConfig+0x5cc>)
 800a580:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a584:	0800a607 	.word	0x0800a607
 800a588:	0800a67d 	.word	0x0800a67d
 800a58c:	0800a60f 	.word	0x0800a60f
 800a590:	0800a67d 	.word	0x0800a67d
 800a594:	0800a67d 	.word	0x0800a67d
 800a598:	0800a67d 	.word	0x0800a67d
 800a59c:	0800a61f 	.word	0x0800a61f
 800a5a0:	0800a67d 	.word	0x0800a67d
 800a5a4:	0800a67d 	.word	0x0800a67d
 800a5a8:	0800a67d 	.word	0x0800a67d
 800a5ac:	0800a67d 	.word	0x0800a67d
 800a5b0:	0800a67d 	.word	0x0800a67d
 800a5b4:	0800a67d 	.word	0x0800a67d
 800a5b8:	0800a67d 	.word	0x0800a67d
 800a5bc:	0800a62f 	.word	0x0800a62f
 800a5c0:	0800a67d 	.word	0x0800a67d
 800a5c4:	0800a67d 	.word	0x0800a67d
 800a5c8:	0800a67d 	.word	0x0800a67d
 800a5cc:	0800a67d 	.word	0x0800a67d
 800a5d0:	0800a67d 	.word	0x0800a67d
 800a5d4:	0800a67d 	.word	0x0800a67d
 800a5d8:	0800a67d 	.word	0x0800a67d
 800a5dc:	0800a67d 	.word	0x0800a67d
 800a5e0:	0800a67d 	.word	0x0800a67d
 800a5e4:	0800a67d 	.word	0x0800a67d
 800a5e8:	0800a67d 	.word	0x0800a67d
 800a5ec:	0800a67d 	.word	0x0800a67d
 800a5f0:	0800a67d 	.word	0x0800a67d
 800a5f4:	0800a67d 	.word	0x0800a67d
 800a5f8:	0800a67d 	.word	0x0800a67d
 800a5fc:	0800a66f 	.word	0x0800a66f
 800a600:	2b40      	cmp	r3, #64	@ 0x40
 800a602:	d037      	beq.n	800a674 <UART_SetConfig+0x6bc>
 800a604:	e03a      	b.n	800a67c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800a606:	f7fe f94f 	bl	80088a8 <HAL_RCCEx_GetD3PCLK1Freq>
 800a60a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a60c:	e03c      	b.n	800a688 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a60e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a612:	4618      	mov	r0, r3
 800a614:	f7fe f95e 	bl	80088d4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a61a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a61c:	e034      	b.n	800a688 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a61e:	f107 0318 	add.w	r3, r7, #24
 800a622:	4618      	mov	r0, r3
 800a624:	f7fe faaa 	bl	8008b7c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a628:	69fb      	ldr	r3, [r7, #28]
 800a62a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a62c:	e02c      	b.n	800a688 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a62e:	4b09      	ldr	r3, [pc, #36]	@ (800a654 <UART_SetConfig+0x69c>)
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	f003 0320 	and.w	r3, r3, #32
 800a636:	2b00      	cmp	r3, #0
 800a638:	d016      	beq.n	800a668 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a63a:	4b06      	ldr	r3, [pc, #24]	@ (800a654 <UART_SetConfig+0x69c>)
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	08db      	lsrs	r3, r3, #3
 800a640:	f003 0303 	and.w	r3, r3, #3
 800a644:	4a07      	ldr	r2, [pc, #28]	@ (800a664 <UART_SetConfig+0x6ac>)
 800a646:	fa22 f303 	lsr.w	r3, r2, r3
 800a64a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a64c:	e01c      	b.n	800a688 <UART_SetConfig+0x6d0>
 800a64e:	bf00      	nop
 800a650:	40011400 	.word	0x40011400
 800a654:	58024400 	.word	0x58024400
 800a658:	40007800 	.word	0x40007800
 800a65c:	40007c00 	.word	0x40007c00
 800a660:	58000c00 	.word	0x58000c00
 800a664:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800a668:	4b9d      	ldr	r3, [pc, #628]	@ (800a8e0 <UART_SetConfig+0x928>)
 800a66a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a66c:	e00c      	b.n	800a688 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a66e:	4b9d      	ldr	r3, [pc, #628]	@ (800a8e4 <UART_SetConfig+0x92c>)
 800a670:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a672:	e009      	b.n	800a688 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a674:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a678:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a67a:	e005      	b.n	800a688 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800a67c:	2300      	movs	r3, #0
 800a67e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a680:	2301      	movs	r3, #1
 800a682:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a686:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a688:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	f000 81de 	beq.w	800aa4c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a690:	697b      	ldr	r3, [r7, #20]
 800a692:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a694:	4a94      	ldr	r2, [pc, #592]	@ (800a8e8 <UART_SetConfig+0x930>)
 800a696:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a69a:	461a      	mov	r2, r3
 800a69c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a69e:	fbb3 f3f2 	udiv	r3, r3, r2
 800a6a2:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a6a4:	697b      	ldr	r3, [r7, #20]
 800a6a6:	685a      	ldr	r2, [r3, #4]
 800a6a8:	4613      	mov	r3, r2
 800a6aa:	005b      	lsls	r3, r3, #1
 800a6ac:	4413      	add	r3, r2
 800a6ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a6b0:	429a      	cmp	r2, r3
 800a6b2:	d305      	bcc.n	800a6c0 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a6b4:	697b      	ldr	r3, [r7, #20]
 800a6b6:	685b      	ldr	r3, [r3, #4]
 800a6b8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a6ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a6bc:	429a      	cmp	r2, r3
 800a6be:	d903      	bls.n	800a6c8 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800a6c0:	2301      	movs	r3, #1
 800a6c2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a6c6:	e1c1      	b.n	800aa4c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a6c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	60bb      	str	r3, [r7, #8]
 800a6ce:	60fa      	str	r2, [r7, #12]
 800a6d0:	697b      	ldr	r3, [r7, #20]
 800a6d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6d4:	4a84      	ldr	r2, [pc, #528]	@ (800a8e8 <UART_SetConfig+0x930>)
 800a6d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a6da:	b29b      	uxth	r3, r3
 800a6dc:	2200      	movs	r2, #0
 800a6de:	603b      	str	r3, [r7, #0]
 800a6e0:	607a      	str	r2, [r7, #4]
 800a6e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a6e6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a6ea:	f7f5 fdf5 	bl	80002d8 <__aeabi_uldivmod>
 800a6ee:	4602      	mov	r2, r0
 800a6f0:	460b      	mov	r3, r1
 800a6f2:	4610      	mov	r0, r2
 800a6f4:	4619      	mov	r1, r3
 800a6f6:	f04f 0200 	mov.w	r2, #0
 800a6fa:	f04f 0300 	mov.w	r3, #0
 800a6fe:	020b      	lsls	r3, r1, #8
 800a700:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a704:	0202      	lsls	r2, r0, #8
 800a706:	6979      	ldr	r1, [r7, #20]
 800a708:	6849      	ldr	r1, [r1, #4]
 800a70a:	0849      	lsrs	r1, r1, #1
 800a70c:	2000      	movs	r0, #0
 800a70e:	460c      	mov	r4, r1
 800a710:	4605      	mov	r5, r0
 800a712:	eb12 0804 	adds.w	r8, r2, r4
 800a716:	eb43 0905 	adc.w	r9, r3, r5
 800a71a:	697b      	ldr	r3, [r7, #20]
 800a71c:	685b      	ldr	r3, [r3, #4]
 800a71e:	2200      	movs	r2, #0
 800a720:	469a      	mov	sl, r3
 800a722:	4693      	mov	fp, r2
 800a724:	4652      	mov	r2, sl
 800a726:	465b      	mov	r3, fp
 800a728:	4640      	mov	r0, r8
 800a72a:	4649      	mov	r1, r9
 800a72c:	f7f5 fdd4 	bl	80002d8 <__aeabi_uldivmod>
 800a730:	4602      	mov	r2, r0
 800a732:	460b      	mov	r3, r1
 800a734:	4613      	mov	r3, r2
 800a736:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a738:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a73a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a73e:	d308      	bcc.n	800a752 <UART_SetConfig+0x79a>
 800a740:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a742:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a746:	d204      	bcs.n	800a752 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800a748:	697b      	ldr	r3, [r7, #20]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a74e:	60da      	str	r2, [r3, #12]
 800a750:	e17c      	b.n	800aa4c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800a752:	2301      	movs	r3, #1
 800a754:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a758:	e178      	b.n	800aa4c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a75a:	697b      	ldr	r3, [r7, #20]
 800a75c:	69db      	ldr	r3, [r3, #28]
 800a75e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a762:	f040 80c5 	bne.w	800a8f0 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800a766:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a76a:	2b20      	cmp	r3, #32
 800a76c:	dc48      	bgt.n	800a800 <UART_SetConfig+0x848>
 800a76e:	2b00      	cmp	r3, #0
 800a770:	db7b      	blt.n	800a86a <UART_SetConfig+0x8b2>
 800a772:	2b20      	cmp	r3, #32
 800a774:	d879      	bhi.n	800a86a <UART_SetConfig+0x8b2>
 800a776:	a201      	add	r2, pc, #4	@ (adr r2, 800a77c <UART_SetConfig+0x7c4>)
 800a778:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a77c:	0800a807 	.word	0x0800a807
 800a780:	0800a80f 	.word	0x0800a80f
 800a784:	0800a86b 	.word	0x0800a86b
 800a788:	0800a86b 	.word	0x0800a86b
 800a78c:	0800a817 	.word	0x0800a817
 800a790:	0800a86b 	.word	0x0800a86b
 800a794:	0800a86b 	.word	0x0800a86b
 800a798:	0800a86b 	.word	0x0800a86b
 800a79c:	0800a827 	.word	0x0800a827
 800a7a0:	0800a86b 	.word	0x0800a86b
 800a7a4:	0800a86b 	.word	0x0800a86b
 800a7a8:	0800a86b 	.word	0x0800a86b
 800a7ac:	0800a86b 	.word	0x0800a86b
 800a7b0:	0800a86b 	.word	0x0800a86b
 800a7b4:	0800a86b 	.word	0x0800a86b
 800a7b8:	0800a86b 	.word	0x0800a86b
 800a7bc:	0800a837 	.word	0x0800a837
 800a7c0:	0800a86b 	.word	0x0800a86b
 800a7c4:	0800a86b 	.word	0x0800a86b
 800a7c8:	0800a86b 	.word	0x0800a86b
 800a7cc:	0800a86b 	.word	0x0800a86b
 800a7d0:	0800a86b 	.word	0x0800a86b
 800a7d4:	0800a86b 	.word	0x0800a86b
 800a7d8:	0800a86b 	.word	0x0800a86b
 800a7dc:	0800a86b 	.word	0x0800a86b
 800a7e0:	0800a86b 	.word	0x0800a86b
 800a7e4:	0800a86b 	.word	0x0800a86b
 800a7e8:	0800a86b 	.word	0x0800a86b
 800a7ec:	0800a86b 	.word	0x0800a86b
 800a7f0:	0800a86b 	.word	0x0800a86b
 800a7f4:	0800a86b 	.word	0x0800a86b
 800a7f8:	0800a86b 	.word	0x0800a86b
 800a7fc:	0800a85d 	.word	0x0800a85d
 800a800:	2b40      	cmp	r3, #64	@ 0x40
 800a802:	d02e      	beq.n	800a862 <UART_SetConfig+0x8aa>
 800a804:	e031      	b.n	800a86a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a806:	f7fc f899 	bl	800693c <HAL_RCC_GetPCLK1Freq>
 800a80a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a80c:	e033      	b.n	800a876 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a80e:	f7fc f8ab 	bl	8006968 <HAL_RCC_GetPCLK2Freq>
 800a812:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a814:	e02f      	b.n	800a876 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a816:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a81a:	4618      	mov	r0, r3
 800a81c:	f7fe f85a 	bl	80088d4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a820:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a822:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a824:	e027      	b.n	800a876 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a826:	f107 0318 	add.w	r3, r7, #24
 800a82a:	4618      	mov	r0, r3
 800a82c:	f7fe f9a6 	bl	8008b7c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a830:	69fb      	ldr	r3, [r7, #28]
 800a832:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a834:	e01f      	b.n	800a876 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a836:	4b2d      	ldr	r3, [pc, #180]	@ (800a8ec <UART_SetConfig+0x934>)
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	f003 0320 	and.w	r3, r3, #32
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d009      	beq.n	800a856 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a842:	4b2a      	ldr	r3, [pc, #168]	@ (800a8ec <UART_SetConfig+0x934>)
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	08db      	lsrs	r3, r3, #3
 800a848:	f003 0303 	and.w	r3, r3, #3
 800a84c:	4a24      	ldr	r2, [pc, #144]	@ (800a8e0 <UART_SetConfig+0x928>)
 800a84e:	fa22 f303 	lsr.w	r3, r2, r3
 800a852:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a854:	e00f      	b.n	800a876 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800a856:	4b22      	ldr	r3, [pc, #136]	@ (800a8e0 <UART_SetConfig+0x928>)
 800a858:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a85a:	e00c      	b.n	800a876 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a85c:	4b21      	ldr	r3, [pc, #132]	@ (800a8e4 <UART_SetConfig+0x92c>)
 800a85e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a860:	e009      	b.n	800a876 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a862:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a866:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a868:	e005      	b.n	800a876 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800a86a:	2300      	movs	r3, #0
 800a86c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a86e:	2301      	movs	r3, #1
 800a870:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a874:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a876:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a878:	2b00      	cmp	r3, #0
 800a87a:	f000 80e7 	beq.w	800aa4c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a87e:	697b      	ldr	r3, [r7, #20]
 800a880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a882:	4a19      	ldr	r2, [pc, #100]	@ (800a8e8 <UART_SetConfig+0x930>)
 800a884:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a888:	461a      	mov	r2, r3
 800a88a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a88c:	fbb3 f3f2 	udiv	r3, r3, r2
 800a890:	005a      	lsls	r2, r3, #1
 800a892:	697b      	ldr	r3, [r7, #20]
 800a894:	685b      	ldr	r3, [r3, #4]
 800a896:	085b      	lsrs	r3, r3, #1
 800a898:	441a      	add	r2, r3
 800a89a:	697b      	ldr	r3, [r7, #20]
 800a89c:	685b      	ldr	r3, [r3, #4]
 800a89e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a8a2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a8a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8a6:	2b0f      	cmp	r3, #15
 800a8a8:	d916      	bls.n	800a8d8 <UART_SetConfig+0x920>
 800a8aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a8b0:	d212      	bcs.n	800a8d8 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a8b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8b4:	b29b      	uxth	r3, r3
 800a8b6:	f023 030f 	bic.w	r3, r3, #15
 800a8ba:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a8bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8be:	085b      	lsrs	r3, r3, #1
 800a8c0:	b29b      	uxth	r3, r3
 800a8c2:	f003 0307 	and.w	r3, r3, #7
 800a8c6:	b29a      	uxth	r2, r3
 800a8c8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a8ca:	4313      	orrs	r3, r2
 800a8cc:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800a8ce:	697b      	ldr	r3, [r7, #20]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800a8d4:	60da      	str	r2, [r3, #12]
 800a8d6:	e0b9      	b.n	800aa4c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800a8d8:	2301      	movs	r3, #1
 800a8da:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a8de:	e0b5      	b.n	800aa4c <UART_SetConfig+0xa94>
 800a8e0:	03d09000 	.word	0x03d09000
 800a8e4:	003d0900 	.word	0x003d0900
 800a8e8:	0800ef9c 	.word	0x0800ef9c
 800a8ec:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800a8f0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a8f4:	2b20      	cmp	r3, #32
 800a8f6:	dc49      	bgt.n	800a98c <UART_SetConfig+0x9d4>
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	db7c      	blt.n	800a9f6 <UART_SetConfig+0xa3e>
 800a8fc:	2b20      	cmp	r3, #32
 800a8fe:	d87a      	bhi.n	800a9f6 <UART_SetConfig+0xa3e>
 800a900:	a201      	add	r2, pc, #4	@ (adr r2, 800a908 <UART_SetConfig+0x950>)
 800a902:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a906:	bf00      	nop
 800a908:	0800a993 	.word	0x0800a993
 800a90c:	0800a99b 	.word	0x0800a99b
 800a910:	0800a9f7 	.word	0x0800a9f7
 800a914:	0800a9f7 	.word	0x0800a9f7
 800a918:	0800a9a3 	.word	0x0800a9a3
 800a91c:	0800a9f7 	.word	0x0800a9f7
 800a920:	0800a9f7 	.word	0x0800a9f7
 800a924:	0800a9f7 	.word	0x0800a9f7
 800a928:	0800a9b3 	.word	0x0800a9b3
 800a92c:	0800a9f7 	.word	0x0800a9f7
 800a930:	0800a9f7 	.word	0x0800a9f7
 800a934:	0800a9f7 	.word	0x0800a9f7
 800a938:	0800a9f7 	.word	0x0800a9f7
 800a93c:	0800a9f7 	.word	0x0800a9f7
 800a940:	0800a9f7 	.word	0x0800a9f7
 800a944:	0800a9f7 	.word	0x0800a9f7
 800a948:	0800a9c3 	.word	0x0800a9c3
 800a94c:	0800a9f7 	.word	0x0800a9f7
 800a950:	0800a9f7 	.word	0x0800a9f7
 800a954:	0800a9f7 	.word	0x0800a9f7
 800a958:	0800a9f7 	.word	0x0800a9f7
 800a95c:	0800a9f7 	.word	0x0800a9f7
 800a960:	0800a9f7 	.word	0x0800a9f7
 800a964:	0800a9f7 	.word	0x0800a9f7
 800a968:	0800a9f7 	.word	0x0800a9f7
 800a96c:	0800a9f7 	.word	0x0800a9f7
 800a970:	0800a9f7 	.word	0x0800a9f7
 800a974:	0800a9f7 	.word	0x0800a9f7
 800a978:	0800a9f7 	.word	0x0800a9f7
 800a97c:	0800a9f7 	.word	0x0800a9f7
 800a980:	0800a9f7 	.word	0x0800a9f7
 800a984:	0800a9f7 	.word	0x0800a9f7
 800a988:	0800a9e9 	.word	0x0800a9e9
 800a98c:	2b40      	cmp	r3, #64	@ 0x40
 800a98e:	d02e      	beq.n	800a9ee <UART_SetConfig+0xa36>
 800a990:	e031      	b.n	800a9f6 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a992:	f7fb ffd3 	bl	800693c <HAL_RCC_GetPCLK1Freq>
 800a996:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a998:	e033      	b.n	800aa02 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a99a:	f7fb ffe5 	bl	8006968 <HAL_RCC_GetPCLK2Freq>
 800a99e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a9a0:	e02f      	b.n	800aa02 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a9a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a9a6:	4618      	mov	r0, r3
 800a9a8:	f7fd ff94 	bl	80088d4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a9ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a9b0:	e027      	b.n	800aa02 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a9b2:	f107 0318 	add.w	r3, r7, #24
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	f7fe f8e0 	bl	8008b7c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a9bc:	69fb      	ldr	r3, [r7, #28]
 800a9be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a9c0:	e01f      	b.n	800aa02 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a9c2:	4b2d      	ldr	r3, [pc, #180]	@ (800aa78 <UART_SetConfig+0xac0>)
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	f003 0320 	and.w	r3, r3, #32
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d009      	beq.n	800a9e2 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a9ce:	4b2a      	ldr	r3, [pc, #168]	@ (800aa78 <UART_SetConfig+0xac0>)
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	08db      	lsrs	r3, r3, #3
 800a9d4:	f003 0303 	and.w	r3, r3, #3
 800a9d8:	4a28      	ldr	r2, [pc, #160]	@ (800aa7c <UART_SetConfig+0xac4>)
 800a9da:	fa22 f303 	lsr.w	r3, r2, r3
 800a9de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a9e0:	e00f      	b.n	800aa02 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800a9e2:	4b26      	ldr	r3, [pc, #152]	@ (800aa7c <UART_SetConfig+0xac4>)
 800a9e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a9e6:	e00c      	b.n	800aa02 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a9e8:	4b25      	ldr	r3, [pc, #148]	@ (800aa80 <UART_SetConfig+0xac8>)
 800a9ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a9ec:	e009      	b.n	800aa02 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a9ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a9f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a9f4:	e005      	b.n	800aa02 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800a9f6:	2300      	movs	r3, #0
 800a9f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a9fa:	2301      	movs	r3, #1
 800a9fc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800aa00:	bf00      	nop
    }

    if (pclk != 0U)
 800aa02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d021      	beq.n	800aa4c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aa08:	697b      	ldr	r3, [r7, #20]
 800aa0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa0c:	4a1d      	ldr	r2, [pc, #116]	@ (800aa84 <UART_SetConfig+0xacc>)
 800aa0e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aa12:	461a      	mov	r2, r3
 800aa14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa16:	fbb3 f2f2 	udiv	r2, r3, r2
 800aa1a:	697b      	ldr	r3, [r7, #20]
 800aa1c:	685b      	ldr	r3, [r3, #4]
 800aa1e:	085b      	lsrs	r3, r3, #1
 800aa20:	441a      	add	r2, r3
 800aa22:	697b      	ldr	r3, [r7, #20]
 800aa24:	685b      	ldr	r3, [r3, #4]
 800aa26:	fbb2 f3f3 	udiv	r3, r2, r3
 800aa2a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800aa2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa2e:	2b0f      	cmp	r3, #15
 800aa30:	d909      	bls.n	800aa46 <UART_SetConfig+0xa8e>
 800aa32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aa38:	d205      	bcs.n	800aa46 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800aa3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa3c:	b29a      	uxth	r2, r3
 800aa3e:	697b      	ldr	r3, [r7, #20]
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	60da      	str	r2, [r3, #12]
 800aa44:	e002      	b.n	800aa4c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800aa46:	2301      	movs	r3, #1
 800aa48:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800aa4c:	697b      	ldr	r3, [r7, #20]
 800aa4e:	2201      	movs	r2, #1
 800aa50:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800aa54:	697b      	ldr	r3, [r7, #20]
 800aa56:	2201      	movs	r2, #1
 800aa58:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800aa5c:	697b      	ldr	r3, [r7, #20]
 800aa5e:	2200      	movs	r2, #0
 800aa60:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800aa62:	697b      	ldr	r3, [r7, #20]
 800aa64:	2200      	movs	r2, #0
 800aa66:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800aa68:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800aa6c:	4618      	mov	r0, r3
 800aa6e:	3748      	adds	r7, #72	@ 0x48
 800aa70:	46bd      	mov	sp, r7
 800aa72:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800aa76:	bf00      	nop
 800aa78:	58024400 	.word	0x58024400
 800aa7c:	03d09000 	.word	0x03d09000
 800aa80:	003d0900 	.word	0x003d0900
 800aa84:	0800ef9c 	.word	0x0800ef9c

0800aa88 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800aa88:	b480      	push	{r7}
 800aa8a:	b083      	sub	sp, #12
 800aa8c:	af00      	add	r7, sp, #0
 800aa8e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa94:	f003 0308 	and.w	r3, r3, #8
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d00a      	beq.n	800aab2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	685b      	ldr	r3, [r3, #4]
 800aaa2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	430a      	orrs	r2, r1
 800aab0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aab6:	f003 0301 	and.w	r3, r3, #1
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d00a      	beq.n	800aad4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	685b      	ldr	r3, [r3, #4]
 800aac4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	430a      	orrs	r2, r1
 800aad2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aad8:	f003 0302 	and.w	r3, r3, #2
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d00a      	beq.n	800aaf6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	685b      	ldr	r3, [r3, #4]
 800aae6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	430a      	orrs	r2, r1
 800aaf4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aafa:	f003 0304 	and.w	r3, r3, #4
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d00a      	beq.n	800ab18 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	685b      	ldr	r3, [r3, #4]
 800ab08:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	430a      	orrs	r2, r1
 800ab16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab1c:	f003 0310 	and.w	r3, r3, #16
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d00a      	beq.n	800ab3a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	689b      	ldr	r3, [r3, #8]
 800ab2a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	430a      	orrs	r2, r1
 800ab38:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab3e:	f003 0320 	and.w	r3, r3, #32
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d00a      	beq.n	800ab5c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	689b      	ldr	r3, [r3, #8]
 800ab4c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	430a      	orrs	r2, r1
 800ab5a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d01a      	beq.n	800ab9e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	685b      	ldr	r3, [r3, #4]
 800ab6e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	430a      	orrs	r2, r1
 800ab7c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab82:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ab86:	d10a      	bne.n	800ab9e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	685b      	ldr	r3, [r3, #4]
 800ab8e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	430a      	orrs	r2, r1
 800ab9c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aba2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d00a      	beq.n	800abc0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	685b      	ldr	r3, [r3, #4]
 800abb0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	430a      	orrs	r2, r1
 800abbe:	605a      	str	r2, [r3, #4]
  }
}
 800abc0:	bf00      	nop
 800abc2:	370c      	adds	r7, #12
 800abc4:	46bd      	mov	sp, r7
 800abc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abca:	4770      	bx	lr

0800abcc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800abcc:	b580      	push	{r7, lr}
 800abce:	b098      	sub	sp, #96	@ 0x60
 800abd0:	af02      	add	r7, sp, #8
 800abd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	2200      	movs	r2, #0
 800abd8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800abdc:	f7f6 fbca 	bl	8001374 <HAL_GetTick>
 800abe0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	f003 0308 	and.w	r3, r3, #8
 800abec:	2b08      	cmp	r3, #8
 800abee:	d12f      	bne.n	800ac50 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800abf0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800abf4:	9300      	str	r3, [sp, #0]
 800abf6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800abf8:	2200      	movs	r2, #0
 800abfa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800abfe:	6878      	ldr	r0, [r7, #4]
 800ac00:	f000 f88e 	bl	800ad20 <UART_WaitOnFlagUntilTimeout>
 800ac04:	4603      	mov	r3, r0
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d022      	beq.n	800ac50 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac12:	e853 3f00 	ldrex	r3, [r3]
 800ac16:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ac18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac1a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ac1e:	653b      	str	r3, [r7, #80]	@ 0x50
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	461a      	mov	r2, r3
 800ac26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ac28:	647b      	str	r3, [r7, #68]	@ 0x44
 800ac2a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac2c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ac2e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ac30:	e841 2300 	strex	r3, r2, [r1]
 800ac34:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ac36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d1e6      	bne.n	800ac0a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	2220      	movs	r2, #32
 800ac40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	2200      	movs	r2, #0
 800ac48:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ac4c:	2303      	movs	r3, #3
 800ac4e:	e063      	b.n	800ad18 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	f003 0304 	and.w	r3, r3, #4
 800ac5a:	2b04      	cmp	r3, #4
 800ac5c:	d149      	bne.n	800acf2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ac5e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ac62:	9300      	str	r3, [sp, #0]
 800ac64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ac66:	2200      	movs	r2, #0
 800ac68:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800ac6c:	6878      	ldr	r0, [r7, #4]
 800ac6e:	f000 f857 	bl	800ad20 <UART_WaitOnFlagUntilTimeout>
 800ac72:	4603      	mov	r3, r0
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d03c      	beq.n	800acf2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac80:	e853 3f00 	ldrex	r3, [r3]
 800ac84:	623b      	str	r3, [r7, #32]
   return(result);
 800ac86:	6a3b      	ldr	r3, [r7, #32]
 800ac88:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ac8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	461a      	mov	r2, r3
 800ac94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac96:	633b      	str	r3, [r7, #48]	@ 0x30
 800ac98:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac9a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ac9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ac9e:	e841 2300 	strex	r3, r2, [r1]
 800aca2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800aca4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d1e6      	bne.n	800ac78 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	3308      	adds	r3, #8
 800acb0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acb2:	693b      	ldr	r3, [r7, #16]
 800acb4:	e853 3f00 	ldrex	r3, [r3]
 800acb8:	60fb      	str	r3, [r7, #12]
   return(result);
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	f023 0301 	bic.w	r3, r3, #1
 800acc0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	3308      	adds	r3, #8
 800acc8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800acca:	61fa      	str	r2, [r7, #28]
 800accc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acce:	69b9      	ldr	r1, [r7, #24]
 800acd0:	69fa      	ldr	r2, [r7, #28]
 800acd2:	e841 2300 	strex	r3, r2, [r1]
 800acd6:	617b      	str	r3, [r7, #20]
   return(result);
 800acd8:	697b      	ldr	r3, [r7, #20]
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d1e5      	bne.n	800acaa <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	2220      	movs	r2, #32
 800ace2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	2200      	movs	r2, #0
 800acea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800acee:	2303      	movs	r3, #3
 800acf0:	e012      	b.n	800ad18 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	2220      	movs	r2, #32
 800acf6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	2220      	movs	r2, #32
 800acfe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	2200      	movs	r2, #0
 800ad06:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	2200      	movs	r2, #0
 800ad0c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	2200      	movs	r2, #0
 800ad12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ad16:	2300      	movs	r3, #0
}
 800ad18:	4618      	mov	r0, r3
 800ad1a:	3758      	adds	r7, #88	@ 0x58
 800ad1c:	46bd      	mov	sp, r7
 800ad1e:	bd80      	pop	{r7, pc}

0800ad20 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ad20:	b580      	push	{r7, lr}
 800ad22:	b084      	sub	sp, #16
 800ad24:	af00      	add	r7, sp, #0
 800ad26:	60f8      	str	r0, [r7, #12]
 800ad28:	60b9      	str	r1, [r7, #8]
 800ad2a:	603b      	str	r3, [r7, #0]
 800ad2c:	4613      	mov	r3, r2
 800ad2e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ad30:	e04f      	b.n	800add2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ad32:	69bb      	ldr	r3, [r7, #24]
 800ad34:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad38:	d04b      	beq.n	800add2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ad3a:	f7f6 fb1b 	bl	8001374 <HAL_GetTick>
 800ad3e:	4602      	mov	r2, r0
 800ad40:	683b      	ldr	r3, [r7, #0]
 800ad42:	1ad3      	subs	r3, r2, r3
 800ad44:	69ba      	ldr	r2, [r7, #24]
 800ad46:	429a      	cmp	r2, r3
 800ad48:	d302      	bcc.n	800ad50 <UART_WaitOnFlagUntilTimeout+0x30>
 800ad4a:	69bb      	ldr	r3, [r7, #24]
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d101      	bne.n	800ad54 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ad50:	2303      	movs	r3, #3
 800ad52:	e04e      	b.n	800adf2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	f003 0304 	and.w	r3, r3, #4
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d037      	beq.n	800add2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ad62:	68bb      	ldr	r3, [r7, #8]
 800ad64:	2b80      	cmp	r3, #128	@ 0x80
 800ad66:	d034      	beq.n	800add2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ad68:	68bb      	ldr	r3, [r7, #8]
 800ad6a:	2b40      	cmp	r3, #64	@ 0x40
 800ad6c:	d031      	beq.n	800add2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	69db      	ldr	r3, [r3, #28]
 800ad74:	f003 0308 	and.w	r3, r3, #8
 800ad78:	2b08      	cmp	r3, #8
 800ad7a:	d110      	bne.n	800ad9e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	2208      	movs	r2, #8
 800ad82:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ad84:	68f8      	ldr	r0, [r7, #12]
 800ad86:	f000 f839 	bl	800adfc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	2208      	movs	r2, #8
 800ad8e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	2200      	movs	r2, #0
 800ad96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800ad9a:	2301      	movs	r3, #1
 800ad9c:	e029      	b.n	800adf2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	69db      	ldr	r3, [r3, #28]
 800ada4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ada8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800adac:	d111      	bne.n	800add2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800adb6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800adb8:	68f8      	ldr	r0, [r7, #12]
 800adba:	f000 f81f 	bl	800adfc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	2220      	movs	r2, #32
 800adc2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	2200      	movs	r2, #0
 800adca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800adce:	2303      	movs	r3, #3
 800add0:	e00f      	b.n	800adf2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	69da      	ldr	r2, [r3, #28]
 800add8:	68bb      	ldr	r3, [r7, #8]
 800adda:	4013      	ands	r3, r2
 800addc:	68ba      	ldr	r2, [r7, #8]
 800adde:	429a      	cmp	r2, r3
 800ade0:	bf0c      	ite	eq
 800ade2:	2301      	moveq	r3, #1
 800ade4:	2300      	movne	r3, #0
 800ade6:	b2db      	uxtb	r3, r3
 800ade8:	461a      	mov	r2, r3
 800adea:	79fb      	ldrb	r3, [r7, #7]
 800adec:	429a      	cmp	r2, r3
 800adee:	d0a0      	beq.n	800ad32 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800adf0:	2300      	movs	r3, #0
}
 800adf2:	4618      	mov	r0, r3
 800adf4:	3710      	adds	r7, #16
 800adf6:	46bd      	mov	sp, r7
 800adf8:	bd80      	pop	{r7, pc}
	...

0800adfc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800adfc:	b480      	push	{r7}
 800adfe:	b095      	sub	sp, #84	@ 0x54
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae0c:	e853 3f00 	ldrex	r3, [r3]
 800ae10:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ae12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae14:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ae18:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	461a      	mov	r2, r3
 800ae20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ae22:	643b      	str	r3, [r7, #64]	@ 0x40
 800ae24:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae26:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ae28:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ae2a:	e841 2300 	strex	r3, r2, [r1]
 800ae2e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ae30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d1e6      	bne.n	800ae04 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	3308      	adds	r3, #8
 800ae3c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae3e:	6a3b      	ldr	r3, [r7, #32]
 800ae40:	e853 3f00 	ldrex	r3, [r3]
 800ae44:	61fb      	str	r3, [r7, #28]
   return(result);
 800ae46:	69fa      	ldr	r2, [r7, #28]
 800ae48:	4b1e      	ldr	r3, [pc, #120]	@ (800aec4 <UART_EndRxTransfer+0xc8>)
 800ae4a:	4013      	ands	r3, r2
 800ae4c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	3308      	adds	r3, #8
 800ae54:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ae56:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ae58:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae5a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ae5c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ae5e:	e841 2300 	strex	r3, r2, [r1]
 800ae62:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ae64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d1e5      	bne.n	800ae36 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ae6e:	2b01      	cmp	r3, #1
 800ae70:	d118      	bne.n	800aea4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	e853 3f00 	ldrex	r3, [r3]
 800ae7e:	60bb      	str	r3, [r7, #8]
   return(result);
 800ae80:	68bb      	ldr	r3, [r7, #8]
 800ae82:	f023 0310 	bic.w	r3, r3, #16
 800ae86:	647b      	str	r3, [r7, #68]	@ 0x44
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	461a      	mov	r2, r3
 800ae8e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae90:	61bb      	str	r3, [r7, #24]
 800ae92:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae94:	6979      	ldr	r1, [r7, #20]
 800ae96:	69ba      	ldr	r2, [r7, #24]
 800ae98:	e841 2300 	strex	r3, r2, [r1]
 800ae9c:	613b      	str	r3, [r7, #16]
   return(result);
 800ae9e:	693b      	ldr	r3, [r7, #16]
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d1e6      	bne.n	800ae72 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	2220      	movs	r2, #32
 800aea8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	2200      	movs	r2, #0
 800aeb0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	2200      	movs	r2, #0
 800aeb6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800aeb8:	bf00      	nop
 800aeba:	3754      	adds	r7, #84	@ 0x54
 800aebc:	46bd      	mov	sp, r7
 800aebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec2:	4770      	bx	lr
 800aec4:	effffffe 	.word	0xeffffffe

0800aec8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800aec8:	b480      	push	{r7}
 800aeca:	b085      	sub	sp, #20
 800aecc:	af00      	add	r7, sp, #0
 800aece:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800aed6:	2b01      	cmp	r3, #1
 800aed8:	d101      	bne.n	800aede <HAL_UARTEx_DisableFifoMode+0x16>
 800aeda:	2302      	movs	r3, #2
 800aedc:	e027      	b.n	800af2e <HAL_UARTEx_DisableFifoMode+0x66>
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	2201      	movs	r2, #1
 800aee2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	2224      	movs	r2, #36	@ 0x24
 800aeea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	681a      	ldr	r2, [r3, #0]
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	f022 0201 	bic.w	r2, r2, #1
 800af04:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800af0c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	2200      	movs	r2, #0
 800af12:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	68fa      	ldr	r2, [r7, #12]
 800af1a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	2220      	movs	r2, #32
 800af20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	2200      	movs	r2, #0
 800af28:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800af2c:	2300      	movs	r3, #0
}
 800af2e:	4618      	mov	r0, r3
 800af30:	3714      	adds	r7, #20
 800af32:	46bd      	mov	sp, r7
 800af34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af38:	4770      	bx	lr

0800af3a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800af3a:	b580      	push	{r7, lr}
 800af3c:	b084      	sub	sp, #16
 800af3e:	af00      	add	r7, sp, #0
 800af40:	6078      	str	r0, [r7, #4]
 800af42:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800af4a:	2b01      	cmp	r3, #1
 800af4c:	d101      	bne.n	800af52 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800af4e:	2302      	movs	r3, #2
 800af50:	e02d      	b.n	800afae <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	2201      	movs	r2, #1
 800af56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	2224      	movs	r2, #36	@ 0x24
 800af5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	681a      	ldr	r2, [r3, #0]
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	f022 0201 	bic.w	r2, r2, #1
 800af78:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	689b      	ldr	r3, [r3, #8]
 800af80:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	683a      	ldr	r2, [r7, #0]
 800af8a:	430a      	orrs	r2, r1
 800af8c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800af8e:	6878      	ldr	r0, [r7, #4]
 800af90:	f000 f850 	bl	800b034 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	68fa      	ldr	r2, [r7, #12]
 800af9a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	2220      	movs	r2, #32
 800afa0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	2200      	movs	r2, #0
 800afa8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800afac:	2300      	movs	r3, #0
}
 800afae:	4618      	mov	r0, r3
 800afb0:	3710      	adds	r7, #16
 800afb2:	46bd      	mov	sp, r7
 800afb4:	bd80      	pop	{r7, pc}

0800afb6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800afb6:	b580      	push	{r7, lr}
 800afb8:	b084      	sub	sp, #16
 800afba:	af00      	add	r7, sp, #0
 800afbc:	6078      	str	r0, [r7, #4]
 800afbe:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800afc6:	2b01      	cmp	r3, #1
 800afc8:	d101      	bne.n	800afce <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800afca:	2302      	movs	r3, #2
 800afcc:	e02d      	b.n	800b02a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	2201      	movs	r2, #1
 800afd2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	2224      	movs	r2, #36	@ 0x24
 800afda:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	681a      	ldr	r2, [r3, #0]
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	f022 0201 	bic.w	r2, r2, #1
 800aff4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	689b      	ldr	r3, [r3, #8]
 800affc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	683a      	ldr	r2, [r7, #0]
 800b006:	430a      	orrs	r2, r1
 800b008:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b00a:	6878      	ldr	r0, [r7, #4]
 800b00c:	f000 f812 	bl	800b034 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	68fa      	ldr	r2, [r7, #12]
 800b016:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	2220      	movs	r2, #32
 800b01c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	2200      	movs	r2, #0
 800b024:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b028:	2300      	movs	r3, #0
}
 800b02a:	4618      	mov	r0, r3
 800b02c:	3710      	adds	r7, #16
 800b02e:	46bd      	mov	sp, r7
 800b030:	bd80      	pop	{r7, pc}
	...

0800b034 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b034:	b480      	push	{r7}
 800b036:	b085      	sub	sp, #20
 800b038:	af00      	add	r7, sp, #0
 800b03a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b040:	2b00      	cmp	r3, #0
 800b042:	d108      	bne.n	800b056 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	2201      	movs	r2, #1
 800b048:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	2201      	movs	r2, #1
 800b050:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b054:	e031      	b.n	800b0ba <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b056:	2310      	movs	r3, #16
 800b058:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b05a:	2310      	movs	r3, #16
 800b05c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	689b      	ldr	r3, [r3, #8]
 800b064:	0e5b      	lsrs	r3, r3, #25
 800b066:	b2db      	uxtb	r3, r3
 800b068:	f003 0307 	and.w	r3, r3, #7
 800b06c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	689b      	ldr	r3, [r3, #8]
 800b074:	0f5b      	lsrs	r3, r3, #29
 800b076:	b2db      	uxtb	r3, r3
 800b078:	f003 0307 	and.w	r3, r3, #7
 800b07c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b07e:	7bbb      	ldrb	r3, [r7, #14]
 800b080:	7b3a      	ldrb	r2, [r7, #12]
 800b082:	4911      	ldr	r1, [pc, #68]	@ (800b0c8 <UARTEx_SetNbDataToProcess+0x94>)
 800b084:	5c8a      	ldrb	r2, [r1, r2]
 800b086:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b08a:	7b3a      	ldrb	r2, [r7, #12]
 800b08c:	490f      	ldr	r1, [pc, #60]	@ (800b0cc <UARTEx_SetNbDataToProcess+0x98>)
 800b08e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b090:	fb93 f3f2 	sdiv	r3, r3, r2
 800b094:	b29a      	uxth	r2, r3
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b09c:	7bfb      	ldrb	r3, [r7, #15]
 800b09e:	7b7a      	ldrb	r2, [r7, #13]
 800b0a0:	4909      	ldr	r1, [pc, #36]	@ (800b0c8 <UARTEx_SetNbDataToProcess+0x94>)
 800b0a2:	5c8a      	ldrb	r2, [r1, r2]
 800b0a4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b0a8:	7b7a      	ldrb	r2, [r7, #13]
 800b0aa:	4908      	ldr	r1, [pc, #32]	@ (800b0cc <UARTEx_SetNbDataToProcess+0x98>)
 800b0ac:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b0ae:	fb93 f3f2 	sdiv	r3, r3, r2
 800b0b2:	b29a      	uxth	r2, r3
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b0ba:	bf00      	nop
 800b0bc:	3714      	adds	r7, #20
 800b0be:	46bd      	mov	sp, r7
 800b0c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c4:	4770      	bx	lr
 800b0c6:	bf00      	nop
 800b0c8:	0800efb4 	.word	0x0800efb4
 800b0cc:	0800efbc 	.word	0x0800efbc

0800b0d0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b0d0:	b084      	sub	sp, #16
 800b0d2:	b580      	push	{r7, lr}
 800b0d4:	b084      	sub	sp, #16
 800b0d6:	af00      	add	r7, sp, #0
 800b0d8:	6078      	str	r0, [r7, #4]
 800b0da:	f107 001c 	add.w	r0, r7, #28
 800b0de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b0e2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800b0e6:	2b01      	cmp	r3, #1
 800b0e8:	d121      	bne.n	800b12e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b0ee:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	68da      	ldr	r2, [r3, #12]
 800b0fa:	4b2c      	ldr	r3, [pc, #176]	@ (800b1ac <USB_CoreInit+0xdc>)
 800b0fc:	4013      	ands	r3, r2
 800b0fe:	687a      	ldr	r2, [r7, #4]
 800b100:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	68db      	ldr	r3, [r3, #12]
 800b106:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800b10e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800b112:	2b01      	cmp	r3, #1
 800b114:	d105      	bne.n	800b122 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	68db      	ldr	r3, [r3, #12]
 800b11a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800b122:	6878      	ldr	r0, [r7, #4]
 800b124:	f001 faf6 	bl	800c714 <USB_CoreReset>
 800b128:	4603      	mov	r3, r0
 800b12a:	73fb      	strb	r3, [r7, #15]
 800b12c:	e01b      	b.n	800b166 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	68db      	ldr	r3, [r3, #12]
 800b132:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800b13a:	6878      	ldr	r0, [r7, #4]
 800b13c:	f001 faea 	bl	800c714 <USB_CoreReset>
 800b140:	4603      	mov	r3, r0
 800b142:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800b144:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d106      	bne.n	800b15a <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b150:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	639a      	str	r2, [r3, #56]	@ 0x38
 800b158:	e005      	b.n	800b166 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b15e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800b166:	7fbb      	ldrb	r3, [r7, #30]
 800b168:	2b01      	cmp	r3, #1
 800b16a:	d116      	bne.n	800b19a <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b170:	b29a      	uxth	r2, r3
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b17a:	4b0d      	ldr	r3, [pc, #52]	@ (800b1b0 <USB_CoreInit+0xe0>)
 800b17c:	4313      	orrs	r3, r2
 800b17e:	687a      	ldr	r2, [r7, #4]
 800b180:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	689b      	ldr	r3, [r3, #8]
 800b186:	f043 0206 	orr.w	r2, r3, #6
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	689b      	ldr	r3, [r3, #8]
 800b192:	f043 0220 	orr.w	r2, r3, #32
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800b19a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b19c:	4618      	mov	r0, r3
 800b19e:	3710      	adds	r7, #16
 800b1a0:	46bd      	mov	sp, r7
 800b1a2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b1a6:	b004      	add	sp, #16
 800b1a8:	4770      	bx	lr
 800b1aa:	bf00      	nop
 800b1ac:	ffbdffbf 	.word	0xffbdffbf
 800b1b0:	03ee0000 	.word	0x03ee0000

0800b1b4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800b1b4:	b480      	push	{r7}
 800b1b6:	b087      	sub	sp, #28
 800b1b8:	af00      	add	r7, sp, #0
 800b1ba:	60f8      	str	r0, [r7, #12]
 800b1bc:	60b9      	str	r1, [r7, #8]
 800b1be:	4613      	mov	r3, r2
 800b1c0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800b1c2:	79fb      	ldrb	r3, [r7, #7]
 800b1c4:	2b02      	cmp	r3, #2
 800b1c6:	d165      	bne.n	800b294 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800b1c8:	68bb      	ldr	r3, [r7, #8]
 800b1ca:	4a41      	ldr	r2, [pc, #260]	@ (800b2d0 <USB_SetTurnaroundTime+0x11c>)
 800b1cc:	4293      	cmp	r3, r2
 800b1ce:	d906      	bls.n	800b1de <USB_SetTurnaroundTime+0x2a>
 800b1d0:	68bb      	ldr	r3, [r7, #8]
 800b1d2:	4a40      	ldr	r2, [pc, #256]	@ (800b2d4 <USB_SetTurnaroundTime+0x120>)
 800b1d4:	4293      	cmp	r3, r2
 800b1d6:	d202      	bcs.n	800b1de <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800b1d8:	230f      	movs	r3, #15
 800b1da:	617b      	str	r3, [r7, #20]
 800b1dc:	e062      	b.n	800b2a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800b1de:	68bb      	ldr	r3, [r7, #8]
 800b1e0:	4a3c      	ldr	r2, [pc, #240]	@ (800b2d4 <USB_SetTurnaroundTime+0x120>)
 800b1e2:	4293      	cmp	r3, r2
 800b1e4:	d306      	bcc.n	800b1f4 <USB_SetTurnaroundTime+0x40>
 800b1e6:	68bb      	ldr	r3, [r7, #8]
 800b1e8:	4a3b      	ldr	r2, [pc, #236]	@ (800b2d8 <USB_SetTurnaroundTime+0x124>)
 800b1ea:	4293      	cmp	r3, r2
 800b1ec:	d202      	bcs.n	800b1f4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800b1ee:	230e      	movs	r3, #14
 800b1f0:	617b      	str	r3, [r7, #20]
 800b1f2:	e057      	b.n	800b2a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800b1f4:	68bb      	ldr	r3, [r7, #8]
 800b1f6:	4a38      	ldr	r2, [pc, #224]	@ (800b2d8 <USB_SetTurnaroundTime+0x124>)
 800b1f8:	4293      	cmp	r3, r2
 800b1fa:	d306      	bcc.n	800b20a <USB_SetTurnaroundTime+0x56>
 800b1fc:	68bb      	ldr	r3, [r7, #8]
 800b1fe:	4a37      	ldr	r2, [pc, #220]	@ (800b2dc <USB_SetTurnaroundTime+0x128>)
 800b200:	4293      	cmp	r3, r2
 800b202:	d202      	bcs.n	800b20a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800b204:	230d      	movs	r3, #13
 800b206:	617b      	str	r3, [r7, #20]
 800b208:	e04c      	b.n	800b2a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800b20a:	68bb      	ldr	r3, [r7, #8]
 800b20c:	4a33      	ldr	r2, [pc, #204]	@ (800b2dc <USB_SetTurnaroundTime+0x128>)
 800b20e:	4293      	cmp	r3, r2
 800b210:	d306      	bcc.n	800b220 <USB_SetTurnaroundTime+0x6c>
 800b212:	68bb      	ldr	r3, [r7, #8]
 800b214:	4a32      	ldr	r2, [pc, #200]	@ (800b2e0 <USB_SetTurnaroundTime+0x12c>)
 800b216:	4293      	cmp	r3, r2
 800b218:	d802      	bhi.n	800b220 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800b21a:	230c      	movs	r3, #12
 800b21c:	617b      	str	r3, [r7, #20]
 800b21e:	e041      	b.n	800b2a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800b220:	68bb      	ldr	r3, [r7, #8]
 800b222:	4a2f      	ldr	r2, [pc, #188]	@ (800b2e0 <USB_SetTurnaroundTime+0x12c>)
 800b224:	4293      	cmp	r3, r2
 800b226:	d906      	bls.n	800b236 <USB_SetTurnaroundTime+0x82>
 800b228:	68bb      	ldr	r3, [r7, #8]
 800b22a:	4a2e      	ldr	r2, [pc, #184]	@ (800b2e4 <USB_SetTurnaroundTime+0x130>)
 800b22c:	4293      	cmp	r3, r2
 800b22e:	d802      	bhi.n	800b236 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800b230:	230b      	movs	r3, #11
 800b232:	617b      	str	r3, [r7, #20]
 800b234:	e036      	b.n	800b2a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800b236:	68bb      	ldr	r3, [r7, #8]
 800b238:	4a2a      	ldr	r2, [pc, #168]	@ (800b2e4 <USB_SetTurnaroundTime+0x130>)
 800b23a:	4293      	cmp	r3, r2
 800b23c:	d906      	bls.n	800b24c <USB_SetTurnaroundTime+0x98>
 800b23e:	68bb      	ldr	r3, [r7, #8]
 800b240:	4a29      	ldr	r2, [pc, #164]	@ (800b2e8 <USB_SetTurnaroundTime+0x134>)
 800b242:	4293      	cmp	r3, r2
 800b244:	d802      	bhi.n	800b24c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800b246:	230a      	movs	r3, #10
 800b248:	617b      	str	r3, [r7, #20]
 800b24a:	e02b      	b.n	800b2a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800b24c:	68bb      	ldr	r3, [r7, #8]
 800b24e:	4a26      	ldr	r2, [pc, #152]	@ (800b2e8 <USB_SetTurnaroundTime+0x134>)
 800b250:	4293      	cmp	r3, r2
 800b252:	d906      	bls.n	800b262 <USB_SetTurnaroundTime+0xae>
 800b254:	68bb      	ldr	r3, [r7, #8]
 800b256:	4a25      	ldr	r2, [pc, #148]	@ (800b2ec <USB_SetTurnaroundTime+0x138>)
 800b258:	4293      	cmp	r3, r2
 800b25a:	d202      	bcs.n	800b262 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800b25c:	2309      	movs	r3, #9
 800b25e:	617b      	str	r3, [r7, #20]
 800b260:	e020      	b.n	800b2a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800b262:	68bb      	ldr	r3, [r7, #8]
 800b264:	4a21      	ldr	r2, [pc, #132]	@ (800b2ec <USB_SetTurnaroundTime+0x138>)
 800b266:	4293      	cmp	r3, r2
 800b268:	d306      	bcc.n	800b278 <USB_SetTurnaroundTime+0xc4>
 800b26a:	68bb      	ldr	r3, [r7, #8]
 800b26c:	4a20      	ldr	r2, [pc, #128]	@ (800b2f0 <USB_SetTurnaroundTime+0x13c>)
 800b26e:	4293      	cmp	r3, r2
 800b270:	d802      	bhi.n	800b278 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800b272:	2308      	movs	r3, #8
 800b274:	617b      	str	r3, [r7, #20]
 800b276:	e015      	b.n	800b2a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800b278:	68bb      	ldr	r3, [r7, #8]
 800b27a:	4a1d      	ldr	r2, [pc, #116]	@ (800b2f0 <USB_SetTurnaroundTime+0x13c>)
 800b27c:	4293      	cmp	r3, r2
 800b27e:	d906      	bls.n	800b28e <USB_SetTurnaroundTime+0xda>
 800b280:	68bb      	ldr	r3, [r7, #8]
 800b282:	4a1c      	ldr	r2, [pc, #112]	@ (800b2f4 <USB_SetTurnaroundTime+0x140>)
 800b284:	4293      	cmp	r3, r2
 800b286:	d202      	bcs.n	800b28e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800b288:	2307      	movs	r3, #7
 800b28a:	617b      	str	r3, [r7, #20]
 800b28c:	e00a      	b.n	800b2a4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800b28e:	2306      	movs	r3, #6
 800b290:	617b      	str	r3, [r7, #20]
 800b292:	e007      	b.n	800b2a4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800b294:	79fb      	ldrb	r3, [r7, #7]
 800b296:	2b00      	cmp	r3, #0
 800b298:	d102      	bne.n	800b2a0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800b29a:	2309      	movs	r3, #9
 800b29c:	617b      	str	r3, [r7, #20]
 800b29e:	e001      	b.n	800b2a4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800b2a0:	2309      	movs	r3, #9
 800b2a2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	68db      	ldr	r3, [r3, #12]
 800b2a8:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	68da      	ldr	r2, [r3, #12]
 800b2b4:	697b      	ldr	r3, [r7, #20]
 800b2b6:	029b      	lsls	r3, r3, #10
 800b2b8:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800b2bc:	431a      	orrs	r2, r3
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b2c2:	2300      	movs	r3, #0
}
 800b2c4:	4618      	mov	r0, r3
 800b2c6:	371c      	adds	r7, #28
 800b2c8:	46bd      	mov	sp, r7
 800b2ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ce:	4770      	bx	lr
 800b2d0:	00d8acbf 	.word	0x00d8acbf
 800b2d4:	00e4e1c0 	.word	0x00e4e1c0
 800b2d8:	00f42400 	.word	0x00f42400
 800b2dc:	01067380 	.word	0x01067380
 800b2e0:	011a499f 	.word	0x011a499f
 800b2e4:	01312cff 	.word	0x01312cff
 800b2e8:	014ca43f 	.word	0x014ca43f
 800b2ec:	016e3600 	.word	0x016e3600
 800b2f0:	01a6ab1f 	.word	0x01a6ab1f
 800b2f4:	01e84800 	.word	0x01e84800

0800b2f8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b2f8:	b480      	push	{r7}
 800b2fa:	b083      	sub	sp, #12
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	689b      	ldr	r3, [r3, #8]
 800b304:	f043 0201 	orr.w	r2, r3, #1
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b30c:	2300      	movs	r3, #0
}
 800b30e:	4618      	mov	r0, r3
 800b310:	370c      	adds	r7, #12
 800b312:	46bd      	mov	sp, r7
 800b314:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b318:	4770      	bx	lr

0800b31a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b31a:	b480      	push	{r7}
 800b31c:	b083      	sub	sp, #12
 800b31e:	af00      	add	r7, sp, #0
 800b320:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	689b      	ldr	r3, [r3, #8]
 800b326:	f023 0201 	bic.w	r2, r3, #1
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b32e:	2300      	movs	r3, #0
}
 800b330:	4618      	mov	r0, r3
 800b332:	370c      	adds	r7, #12
 800b334:	46bd      	mov	sp, r7
 800b336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b33a:	4770      	bx	lr

0800b33c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800b33c:	b580      	push	{r7, lr}
 800b33e:	b084      	sub	sp, #16
 800b340:	af00      	add	r7, sp, #0
 800b342:	6078      	str	r0, [r7, #4]
 800b344:	460b      	mov	r3, r1
 800b346:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800b348:	2300      	movs	r3, #0
 800b34a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	68db      	ldr	r3, [r3, #12]
 800b350:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800b358:	78fb      	ldrb	r3, [r7, #3]
 800b35a:	2b01      	cmp	r3, #1
 800b35c:	d115      	bne.n	800b38a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	68db      	ldr	r3, [r3, #12]
 800b362:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800b36a:	200a      	movs	r0, #10
 800b36c:	f7f6 f80e 	bl	800138c <HAL_Delay>
      ms += 10U;
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	330a      	adds	r3, #10
 800b374:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800b376:	6878      	ldr	r0, [r7, #4]
 800b378:	f001 f93b 	bl	800c5f2 <USB_GetMode>
 800b37c:	4603      	mov	r3, r0
 800b37e:	2b01      	cmp	r3, #1
 800b380:	d01e      	beq.n	800b3c0 <USB_SetCurrentMode+0x84>
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	2bc7      	cmp	r3, #199	@ 0xc7
 800b386:	d9f0      	bls.n	800b36a <USB_SetCurrentMode+0x2e>
 800b388:	e01a      	b.n	800b3c0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800b38a:	78fb      	ldrb	r3, [r7, #3]
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d115      	bne.n	800b3bc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	68db      	ldr	r3, [r3, #12]
 800b394:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800b39c:	200a      	movs	r0, #10
 800b39e:	f7f5 fff5 	bl	800138c <HAL_Delay>
      ms += 10U;
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	330a      	adds	r3, #10
 800b3a6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800b3a8:	6878      	ldr	r0, [r7, #4]
 800b3aa:	f001 f922 	bl	800c5f2 <USB_GetMode>
 800b3ae:	4603      	mov	r3, r0
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d005      	beq.n	800b3c0 <USB_SetCurrentMode+0x84>
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	2bc7      	cmp	r3, #199	@ 0xc7
 800b3b8:	d9f0      	bls.n	800b39c <USB_SetCurrentMode+0x60>
 800b3ba:	e001      	b.n	800b3c0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800b3bc:	2301      	movs	r3, #1
 800b3be:	e005      	b.n	800b3cc <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	2bc8      	cmp	r3, #200	@ 0xc8
 800b3c4:	d101      	bne.n	800b3ca <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800b3c6:	2301      	movs	r3, #1
 800b3c8:	e000      	b.n	800b3cc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800b3ca:	2300      	movs	r3, #0
}
 800b3cc:	4618      	mov	r0, r3
 800b3ce:	3710      	adds	r7, #16
 800b3d0:	46bd      	mov	sp, r7
 800b3d2:	bd80      	pop	{r7, pc}

0800b3d4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b3d4:	b084      	sub	sp, #16
 800b3d6:	b580      	push	{r7, lr}
 800b3d8:	b086      	sub	sp, #24
 800b3da:	af00      	add	r7, sp, #0
 800b3dc:	6078      	str	r0, [r7, #4]
 800b3de:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800b3e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800b3e6:	2300      	movs	r3, #0
 800b3e8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800b3ee:	2300      	movs	r3, #0
 800b3f0:	613b      	str	r3, [r7, #16]
 800b3f2:	e009      	b.n	800b408 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800b3f4:	687a      	ldr	r2, [r7, #4]
 800b3f6:	693b      	ldr	r3, [r7, #16]
 800b3f8:	3340      	adds	r3, #64	@ 0x40
 800b3fa:	009b      	lsls	r3, r3, #2
 800b3fc:	4413      	add	r3, r2
 800b3fe:	2200      	movs	r2, #0
 800b400:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800b402:	693b      	ldr	r3, [r7, #16]
 800b404:	3301      	adds	r3, #1
 800b406:	613b      	str	r3, [r7, #16]
 800b408:	693b      	ldr	r3, [r7, #16]
 800b40a:	2b0e      	cmp	r3, #14
 800b40c:	d9f2      	bls.n	800b3f4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800b40e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b412:	2b00      	cmp	r3, #0
 800b414:	d11c      	bne.n	800b450 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b41c:	685b      	ldr	r3, [r3, #4]
 800b41e:	68fa      	ldr	r2, [r7, #12]
 800b420:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b424:	f043 0302 	orr.w	r3, r3, #2
 800b428:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b42e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	601a      	str	r2, [r3, #0]
 800b44e:	e005      	b.n	800b45c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b454:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b462:	461a      	mov	r2, r3
 800b464:	2300      	movs	r3, #0
 800b466:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b468:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800b46c:	2b01      	cmp	r3, #1
 800b46e:	d10d      	bne.n	800b48c <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800b470:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b474:	2b00      	cmp	r3, #0
 800b476:	d104      	bne.n	800b482 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800b478:	2100      	movs	r1, #0
 800b47a:	6878      	ldr	r0, [r7, #4]
 800b47c:	f000 f968 	bl	800b750 <USB_SetDevSpeed>
 800b480:	e008      	b.n	800b494 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800b482:	2101      	movs	r1, #1
 800b484:	6878      	ldr	r0, [r7, #4]
 800b486:	f000 f963 	bl	800b750 <USB_SetDevSpeed>
 800b48a:	e003      	b.n	800b494 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800b48c:	2103      	movs	r1, #3
 800b48e:	6878      	ldr	r0, [r7, #4]
 800b490:	f000 f95e 	bl	800b750 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800b494:	2110      	movs	r1, #16
 800b496:	6878      	ldr	r0, [r7, #4]
 800b498:	f000 f8fa 	bl	800b690 <USB_FlushTxFifo>
 800b49c:	4603      	mov	r3, r0
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d001      	beq.n	800b4a6 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800b4a2:	2301      	movs	r3, #1
 800b4a4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800b4a6:	6878      	ldr	r0, [r7, #4]
 800b4a8:	f000 f924 	bl	800b6f4 <USB_FlushRxFifo>
 800b4ac:	4603      	mov	r3, r0
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d001      	beq.n	800b4b6 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800b4b2:	2301      	movs	r3, #1
 800b4b4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800b4b6:	68fb      	ldr	r3, [r7, #12]
 800b4b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b4bc:	461a      	mov	r2, r3
 800b4be:	2300      	movs	r3, #0
 800b4c0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b4c8:	461a      	mov	r2, r3
 800b4ca:	2300      	movs	r3, #0
 800b4cc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b4d4:	461a      	mov	r2, r3
 800b4d6:	2300      	movs	r3, #0
 800b4d8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b4da:	2300      	movs	r3, #0
 800b4dc:	613b      	str	r3, [r7, #16]
 800b4de:	e043      	b.n	800b568 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b4e0:	693b      	ldr	r3, [r7, #16]
 800b4e2:	015a      	lsls	r2, r3, #5
 800b4e4:	68fb      	ldr	r3, [r7, #12]
 800b4e6:	4413      	add	r3, r2
 800b4e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b4f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b4f6:	d118      	bne.n	800b52a <USB_DevInit+0x156>
    {
      if (i == 0U)
 800b4f8:	693b      	ldr	r3, [r7, #16]
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d10a      	bne.n	800b514 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800b4fe:	693b      	ldr	r3, [r7, #16]
 800b500:	015a      	lsls	r2, r3, #5
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	4413      	add	r3, r2
 800b506:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b50a:	461a      	mov	r2, r3
 800b50c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800b510:	6013      	str	r3, [r2, #0]
 800b512:	e013      	b.n	800b53c <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800b514:	693b      	ldr	r3, [r7, #16]
 800b516:	015a      	lsls	r2, r3, #5
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	4413      	add	r3, r2
 800b51c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b520:	461a      	mov	r2, r3
 800b522:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800b526:	6013      	str	r3, [r2, #0]
 800b528:	e008      	b.n	800b53c <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800b52a:	693b      	ldr	r3, [r7, #16]
 800b52c:	015a      	lsls	r2, r3, #5
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	4413      	add	r3, r2
 800b532:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b536:	461a      	mov	r2, r3
 800b538:	2300      	movs	r3, #0
 800b53a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800b53c:	693b      	ldr	r3, [r7, #16]
 800b53e:	015a      	lsls	r2, r3, #5
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	4413      	add	r3, r2
 800b544:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b548:	461a      	mov	r2, r3
 800b54a:	2300      	movs	r3, #0
 800b54c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800b54e:	693b      	ldr	r3, [r7, #16]
 800b550:	015a      	lsls	r2, r3, #5
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	4413      	add	r3, r2
 800b556:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b55a:	461a      	mov	r2, r3
 800b55c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800b560:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b562:	693b      	ldr	r3, [r7, #16]
 800b564:	3301      	adds	r3, #1
 800b566:	613b      	str	r3, [r7, #16]
 800b568:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b56c:	461a      	mov	r2, r3
 800b56e:	693b      	ldr	r3, [r7, #16]
 800b570:	4293      	cmp	r3, r2
 800b572:	d3b5      	bcc.n	800b4e0 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b574:	2300      	movs	r3, #0
 800b576:	613b      	str	r3, [r7, #16]
 800b578:	e043      	b.n	800b602 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b57a:	693b      	ldr	r3, [r7, #16]
 800b57c:	015a      	lsls	r2, r3, #5
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	4413      	add	r3, r2
 800b582:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b58c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b590:	d118      	bne.n	800b5c4 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800b592:	693b      	ldr	r3, [r7, #16]
 800b594:	2b00      	cmp	r3, #0
 800b596:	d10a      	bne.n	800b5ae <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800b598:	693b      	ldr	r3, [r7, #16]
 800b59a:	015a      	lsls	r2, r3, #5
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	4413      	add	r3, r2
 800b5a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b5a4:	461a      	mov	r2, r3
 800b5a6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800b5aa:	6013      	str	r3, [r2, #0]
 800b5ac:	e013      	b.n	800b5d6 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800b5ae:	693b      	ldr	r3, [r7, #16]
 800b5b0:	015a      	lsls	r2, r3, #5
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	4413      	add	r3, r2
 800b5b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b5ba:	461a      	mov	r2, r3
 800b5bc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800b5c0:	6013      	str	r3, [r2, #0]
 800b5c2:	e008      	b.n	800b5d6 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800b5c4:	693b      	ldr	r3, [r7, #16]
 800b5c6:	015a      	lsls	r2, r3, #5
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	4413      	add	r3, r2
 800b5cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b5d0:	461a      	mov	r2, r3
 800b5d2:	2300      	movs	r3, #0
 800b5d4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800b5d6:	693b      	ldr	r3, [r7, #16]
 800b5d8:	015a      	lsls	r2, r3, #5
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	4413      	add	r3, r2
 800b5de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b5e2:	461a      	mov	r2, r3
 800b5e4:	2300      	movs	r3, #0
 800b5e6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800b5e8:	693b      	ldr	r3, [r7, #16]
 800b5ea:	015a      	lsls	r2, r3, #5
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	4413      	add	r3, r2
 800b5f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b5f4:	461a      	mov	r2, r3
 800b5f6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800b5fa:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b5fc:	693b      	ldr	r3, [r7, #16]
 800b5fe:	3301      	adds	r3, #1
 800b600:	613b      	str	r3, [r7, #16]
 800b602:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b606:	461a      	mov	r2, r3
 800b608:	693b      	ldr	r3, [r7, #16]
 800b60a:	4293      	cmp	r3, r2
 800b60c:	d3b5      	bcc.n	800b57a <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b614:	691b      	ldr	r3, [r3, #16]
 800b616:	68fa      	ldr	r2, [r7, #12]
 800b618:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b61c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b620:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	2200      	movs	r2, #0
 800b626:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800b62e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800b630:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b634:	2b00      	cmp	r3, #0
 800b636:	d105      	bne.n	800b644 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	699b      	ldr	r3, [r3, #24]
 800b63c:	f043 0210 	orr.w	r2, r3, #16
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	699a      	ldr	r2, [r3, #24]
 800b648:	4b0f      	ldr	r3, [pc, #60]	@ (800b688 <USB_DevInit+0x2b4>)
 800b64a:	4313      	orrs	r3, r2
 800b64c:	687a      	ldr	r2, [r7, #4]
 800b64e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800b650:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800b654:	2b00      	cmp	r3, #0
 800b656:	d005      	beq.n	800b664 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	699b      	ldr	r3, [r3, #24]
 800b65c:	f043 0208 	orr.w	r2, r3, #8
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800b664:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b668:	2b01      	cmp	r3, #1
 800b66a:	d105      	bne.n	800b678 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	699a      	ldr	r2, [r3, #24]
 800b670:	4b06      	ldr	r3, [pc, #24]	@ (800b68c <USB_DevInit+0x2b8>)
 800b672:	4313      	orrs	r3, r2
 800b674:	687a      	ldr	r2, [r7, #4]
 800b676:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800b678:	7dfb      	ldrb	r3, [r7, #23]
}
 800b67a:	4618      	mov	r0, r3
 800b67c:	3718      	adds	r7, #24
 800b67e:	46bd      	mov	sp, r7
 800b680:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b684:	b004      	add	sp, #16
 800b686:	4770      	bx	lr
 800b688:	803c3800 	.word	0x803c3800
 800b68c:	40000004 	.word	0x40000004

0800b690 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800b690:	b480      	push	{r7}
 800b692:	b085      	sub	sp, #20
 800b694:	af00      	add	r7, sp, #0
 800b696:	6078      	str	r0, [r7, #4]
 800b698:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b69a:	2300      	movs	r3, #0
 800b69c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	3301      	adds	r3, #1
 800b6a2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b6aa:	d901      	bls.n	800b6b0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800b6ac:	2303      	movs	r3, #3
 800b6ae:	e01b      	b.n	800b6e8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	691b      	ldr	r3, [r3, #16]
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	daf2      	bge.n	800b69e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800b6b8:	2300      	movs	r3, #0
 800b6ba:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800b6bc:	683b      	ldr	r3, [r7, #0]
 800b6be:	019b      	lsls	r3, r3, #6
 800b6c0:	f043 0220 	orr.w	r2, r3, #32
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	3301      	adds	r3, #1
 800b6cc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b6d4:	d901      	bls.n	800b6da <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800b6d6:	2303      	movs	r3, #3
 800b6d8:	e006      	b.n	800b6e8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	691b      	ldr	r3, [r3, #16]
 800b6de:	f003 0320 	and.w	r3, r3, #32
 800b6e2:	2b20      	cmp	r3, #32
 800b6e4:	d0f0      	beq.n	800b6c8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800b6e6:	2300      	movs	r3, #0
}
 800b6e8:	4618      	mov	r0, r3
 800b6ea:	3714      	adds	r7, #20
 800b6ec:	46bd      	mov	sp, r7
 800b6ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f2:	4770      	bx	lr

0800b6f4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800b6f4:	b480      	push	{r7}
 800b6f6:	b085      	sub	sp, #20
 800b6f8:	af00      	add	r7, sp, #0
 800b6fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b6fc:	2300      	movs	r3, #0
 800b6fe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	3301      	adds	r3, #1
 800b704:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b70c:	d901      	bls.n	800b712 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800b70e:	2303      	movs	r3, #3
 800b710:	e018      	b.n	800b744 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	691b      	ldr	r3, [r3, #16]
 800b716:	2b00      	cmp	r3, #0
 800b718:	daf2      	bge.n	800b700 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800b71a:	2300      	movs	r3, #0
 800b71c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	2210      	movs	r2, #16
 800b722:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	3301      	adds	r3, #1
 800b728:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b730:	d901      	bls.n	800b736 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800b732:	2303      	movs	r3, #3
 800b734:	e006      	b.n	800b744 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	691b      	ldr	r3, [r3, #16]
 800b73a:	f003 0310 	and.w	r3, r3, #16
 800b73e:	2b10      	cmp	r3, #16
 800b740:	d0f0      	beq.n	800b724 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800b742:	2300      	movs	r3, #0
}
 800b744:	4618      	mov	r0, r3
 800b746:	3714      	adds	r7, #20
 800b748:	46bd      	mov	sp, r7
 800b74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b74e:	4770      	bx	lr

0800b750 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800b750:	b480      	push	{r7}
 800b752:	b085      	sub	sp, #20
 800b754:	af00      	add	r7, sp, #0
 800b756:	6078      	str	r0, [r7, #4]
 800b758:	460b      	mov	r3, r1
 800b75a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b766:	681a      	ldr	r2, [r3, #0]
 800b768:	78fb      	ldrb	r3, [r7, #3]
 800b76a:	68f9      	ldr	r1, [r7, #12]
 800b76c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b770:	4313      	orrs	r3, r2
 800b772:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800b774:	2300      	movs	r3, #0
}
 800b776:	4618      	mov	r0, r3
 800b778:	3714      	adds	r7, #20
 800b77a:	46bd      	mov	sp, r7
 800b77c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b780:	4770      	bx	lr

0800b782 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800b782:	b480      	push	{r7}
 800b784:	b087      	sub	sp, #28
 800b786:	af00      	add	r7, sp, #0
 800b788:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800b78e:	693b      	ldr	r3, [r7, #16]
 800b790:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b794:	689b      	ldr	r3, [r3, #8]
 800b796:	f003 0306 	and.w	r3, r3, #6
 800b79a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d102      	bne.n	800b7a8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800b7a2:	2300      	movs	r3, #0
 800b7a4:	75fb      	strb	r3, [r7, #23]
 800b7a6:	e00a      	b.n	800b7be <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	2b02      	cmp	r3, #2
 800b7ac:	d002      	beq.n	800b7b4 <USB_GetDevSpeed+0x32>
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	2b06      	cmp	r3, #6
 800b7b2:	d102      	bne.n	800b7ba <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800b7b4:	2302      	movs	r3, #2
 800b7b6:	75fb      	strb	r3, [r7, #23]
 800b7b8:	e001      	b.n	800b7be <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800b7ba:	230f      	movs	r3, #15
 800b7bc:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800b7be:	7dfb      	ldrb	r3, [r7, #23]
}
 800b7c0:	4618      	mov	r0, r3
 800b7c2:	371c      	adds	r7, #28
 800b7c4:	46bd      	mov	sp, r7
 800b7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ca:	4770      	bx	lr

0800b7cc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b7cc:	b480      	push	{r7}
 800b7ce:	b085      	sub	sp, #20
 800b7d0:	af00      	add	r7, sp, #0
 800b7d2:	6078      	str	r0, [r7, #4]
 800b7d4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b7da:	683b      	ldr	r3, [r7, #0]
 800b7dc:	781b      	ldrb	r3, [r3, #0]
 800b7de:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b7e0:	683b      	ldr	r3, [r7, #0]
 800b7e2:	785b      	ldrb	r3, [r3, #1]
 800b7e4:	2b01      	cmp	r3, #1
 800b7e6:	d139      	bne.n	800b85c <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b7ee:	69da      	ldr	r2, [r3, #28]
 800b7f0:	683b      	ldr	r3, [r7, #0]
 800b7f2:	781b      	ldrb	r3, [r3, #0]
 800b7f4:	f003 030f 	and.w	r3, r3, #15
 800b7f8:	2101      	movs	r1, #1
 800b7fa:	fa01 f303 	lsl.w	r3, r1, r3
 800b7fe:	b29b      	uxth	r3, r3
 800b800:	68f9      	ldr	r1, [r7, #12]
 800b802:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b806:	4313      	orrs	r3, r2
 800b808:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800b80a:	68bb      	ldr	r3, [r7, #8]
 800b80c:	015a      	lsls	r2, r3, #5
 800b80e:	68fb      	ldr	r3, [r7, #12]
 800b810:	4413      	add	r3, r2
 800b812:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d153      	bne.n	800b8c8 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b820:	68bb      	ldr	r3, [r7, #8]
 800b822:	015a      	lsls	r2, r3, #5
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	4413      	add	r3, r2
 800b828:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b82c:	681a      	ldr	r2, [r3, #0]
 800b82e:	683b      	ldr	r3, [r7, #0]
 800b830:	689b      	ldr	r3, [r3, #8]
 800b832:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b836:	683b      	ldr	r3, [r7, #0]
 800b838:	791b      	ldrb	r3, [r3, #4]
 800b83a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b83c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b83e:	68bb      	ldr	r3, [r7, #8]
 800b840:	059b      	lsls	r3, r3, #22
 800b842:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b844:	431a      	orrs	r2, r3
 800b846:	68bb      	ldr	r3, [r7, #8]
 800b848:	0159      	lsls	r1, r3, #5
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	440b      	add	r3, r1
 800b84e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b852:	4619      	mov	r1, r3
 800b854:	4b20      	ldr	r3, [pc, #128]	@ (800b8d8 <USB_ActivateEndpoint+0x10c>)
 800b856:	4313      	orrs	r3, r2
 800b858:	600b      	str	r3, [r1, #0]
 800b85a:	e035      	b.n	800b8c8 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b862:	69da      	ldr	r2, [r3, #28]
 800b864:	683b      	ldr	r3, [r7, #0]
 800b866:	781b      	ldrb	r3, [r3, #0]
 800b868:	f003 030f 	and.w	r3, r3, #15
 800b86c:	2101      	movs	r1, #1
 800b86e:	fa01 f303 	lsl.w	r3, r1, r3
 800b872:	041b      	lsls	r3, r3, #16
 800b874:	68f9      	ldr	r1, [r7, #12]
 800b876:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b87a:	4313      	orrs	r3, r2
 800b87c:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800b87e:	68bb      	ldr	r3, [r7, #8]
 800b880:	015a      	lsls	r2, r3, #5
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	4413      	add	r3, r2
 800b886:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b890:	2b00      	cmp	r3, #0
 800b892:	d119      	bne.n	800b8c8 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b894:	68bb      	ldr	r3, [r7, #8]
 800b896:	015a      	lsls	r2, r3, #5
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	4413      	add	r3, r2
 800b89c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b8a0:	681a      	ldr	r2, [r3, #0]
 800b8a2:	683b      	ldr	r3, [r7, #0]
 800b8a4:	689b      	ldr	r3, [r3, #8]
 800b8a6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800b8aa:	683b      	ldr	r3, [r7, #0]
 800b8ac:	791b      	ldrb	r3, [r3, #4]
 800b8ae:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b8b0:	430b      	orrs	r3, r1
 800b8b2:	431a      	orrs	r2, r3
 800b8b4:	68bb      	ldr	r3, [r7, #8]
 800b8b6:	0159      	lsls	r1, r3, #5
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	440b      	add	r3, r1
 800b8bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b8c0:	4619      	mov	r1, r3
 800b8c2:	4b05      	ldr	r3, [pc, #20]	@ (800b8d8 <USB_ActivateEndpoint+0x10c>)
 800b8c4:	4313      	orrs	r3, r2
 800b8c6:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800b8c8:	2300      	movs	r3, #0
}
 800b8ca:	4618      	mov	r0, r3
 800b8cc:	3714      	adds	r7, #20
 800b8ce:	46bd      	mov	sp, r7
 800b8d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8d4:	4770      	bx	lr
 800b8d6:	bf00      	nop
 800b8d8:	10008000 	.word	0x10008000

0800b8dc <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b8dc:	b480      	push	{r7}
 800b8de:	b085      	sub	sp, #20
 800b8e0:	af00      	add	r7, sp, #0
 800b8e2:	6078      	str	r0, [r7, #4]
 800b8e4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b8ea:	683b      	ldr	r3, [r7, #0]
 800b8ec:	781b      	ldrb	r3, [r3, #0]
 800b8ee:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800b8f0:	683b      	ldr	r3, [r7, #0]
 800b8f2:	785b      	ldrb	r3, [r3, #1]
 800b8f4:	2b01      	cmp	r3, #1
 800b8f6:	d161      	bne.n	800b9bc <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b8f8:	68bb      	ldr	r3, [r7, #8]
 800b8fa:	015a      	lsls	r2, r3, #5
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	4413      	add	r3, r2
 800b900:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b90a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b90e:	d11f      	bne.n	800b950 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800b910:	68bb      	ldr	r3, [r7, #8]
 800b912:	015a      	lsls	r2, r3, #5
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	4413      	add	r3, r2
 800b918:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	68ba      	ldr	r2, [r7, #8]
 800b920:	0151      	lsls	r1, r2, #5
 800b922:	68fa      	ldr	r2, [r7, #12]
 800b924:	440a      	add	r2, r1
 800b926:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b92a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b92e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800b930:	68bb      	ldr	r3, [r7, #8]
 800b932:	015a      	lsls	r2, r3, #5
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	4413      	add	r3, r2
 800b938:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	68ba      	ldr	r2, [r7, #8]
 800b940:	0151      	lsls	r1, r2, #5
 800b942:	68fa      	ldr	r2, [r7, #12]
 800b944:	440a      	add	r2, r1
 800b946:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b94a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b94e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b956:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b958:	683b      	ldr	r3, [r7, #0]
 800b95a:	781b      	ldrb	r3, [r3, #0]
 800b95c:	f003 030f 	and.w	r3, r3, #15
 800b960:	2101      	movs	r1, #1
 800b962:	fa01 f303 	lsl.w	r3, r1, r3
 800b966:	b29b      	uxth	r3, r3
 800b968:	43db      	mvns	r3, r3
 800b96a:	68f9      	ldr	r1, [r7, #12]
 800b96c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b970:	4013      	ands	r3, r2
 800b972:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b97a:	69da      	ldr	r2, [r3, #28]
 800b97c:	683b      	ldr	r3, [r7, #0]
 800b97e:	781b      	ldrb	r3, [r3, #0]
 800b980:	f003 030f 	and.w	r3, r3, #15
 800b984:	2101      	movs	r1, #1
 800b986:	fa01 f303 	lsl.w	r3, r1, r3
 800b98a:	b29b      	uxth	r3, r3
 800b98c:	43db      	mvns	r3, r3
 800b98e:	68f9      	ldr	r1, [r7, #12]
 800b990:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b994:	4013      	ands	r3, r2
 800b996:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800b998:	68bb      	ldr	r3, [r7, #8]
 800b99a:	015a      	lsls	r2, r3, #5
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	4413      	add	r3, r2
 800b9a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b9a4:	681a      	ldr	r2, [r3, #0]
 800b9a6:	68bb      	ldr	r3, [r7, #8]
 800b9a8:	0159      	lsls	r1, r3, #5
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	440b      	add	r3, r1
 800b9ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b9b2:	4619      	mov	r1, r3
 800b9b4:	4b35      	ldr	r3, [pc, #212]	@ (800ba8c <USB_DeactivateEndpoint+0x1b0>)
 800b9b6:	4013      	ands	r3, r2
 800b9b8:	600b      	str	r3, [r1, #0]
 800b9ba:	e060      	b.n	800ba7e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b9bc:	68bb      	ldr	r3, [r7, #8]
 800b9be:	015a      	lsls	r2, r3, #5
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	4413      	add	r3, r2
 800b9c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b9ce:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b9d2:	d11f      	bne.n	800ba14 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800b9d4:	68bb      	ldr	r3, [r7, #8]
 800b9d6:	015a      	lsls	r2, r3, #5
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	4413      	add	r3, r2
 800b9dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	68ba      	ldr	r2, [r7, #8]
 800b9e4:	0151      	lsls	r1, r2, #5
 800b9e6:	68fa      	ldr	r2, [r7, #12]
 800b9e8:	440a      	add	r2, r1
 800b9ea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b9ee:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b9f2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800b9f4:	68bb      	ldr	r3, [r7, #8]
 800b9f6:	015a      	lsls	r2, r3, #5
 800b9f8:	68fb      	ldr	r3, [r7, #12]
 800b9fa:	4413      	add	r3, r2
 800b9fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	68ba      	ldr	r2, [r7, #8]
 800ba04:	0151      	lsls	r1, r2, #5
 800ba06:	68fa      	ldr	r2, [r7, #12]
 800ba08:	440a      	add	r2, r1
 800ba0a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ba0e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ba12:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800ba14:	68fb      	ldr	r3, [r7, #12]
 800ba16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ba1a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ba1c:	683b      	ldr	r3, [r7, #0]
 800ba1e:	781b      	ldrb	r3, [r3, #0]
 800ba20:	f003 030f 	and.w	r3, r3, #15
 800ba24:	2101      	movs	r1, #1
 800ba26:	fa01 f303 	lsl.w	r3, r1, r3
 800ba2a:	041b      	lsls	r3, r3, #16
 800ba2c:	43db      	mvns	r3, r3
 800ba2e:	68f9      	ldr	r1, [r7, #12]
 800ba30:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ba34:	4013      	ands	r3, r2
 800ba36:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ba3e:	69da      	ldr	r2, [r3, #28]
 800ba40:	683b      	ldr	r3, [r7, #0]
 800ba42:	781b      	ldrb	r3, [r3, #0]
 800ba44:	f003 030f 	and.w	r3, r3, #15
 800ba48:	2101      	movs	r1, #1
 800ba4a:	fa01 f303 	lsl.w	r3, r1, r3
 800ba4e:	041b      	lsls	r3, r3, #16
 800ba50:	43db      	mvns	r3, r3
 800ba52:	68f9      	ldr	r1, [r7, #12]
 800ba54:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ba58:	4013      	ands	r3, r2
 800ba5a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800ba5c:	68bb      	ldr	r3, [r7, #8]
 800ba5e:	015a      	lsls	r2, r3, #5
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	4413      	add	r3, r2
 800ba64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ba68:	681a      	ldr	r2, [r3, #0]
 800ba6a:	68bb      	ldr	r3, [r7, #8]
 800ba6c:	0159      	lsls	r1, r3, #5
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	440b      	add	r3, r1
 800ba72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ba76:	4619      	mov	r1, r3
 800ba78:	4b05      	ldr	r3, [pc, #20]	@ (800ba90 <USB_DeactivateEndpoint+0x1b4>)
 800ba7a:	4013      	ands	r3, r2
 800ba7c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800ba7e:	2300      	movs	r3, #0
}
 800ba80:	4618      	mov	r0, r3
 800ba82:	3714      	adds	r7, #20
 800ba84:	46bd      	mov	sp, r7
 800ba86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba8a:	4770      	bx	lr
 800ba8c:	ec337800 	.word	0xec337800
 800ba90:	eff37800 	.word	0xeff37800

0800ba94 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800ba94:	b580      	push	{r7, lr}
 800ba96:	b08a      	sub	sp, #40	@ 0x28
 800ba98:	af02      	add	r7, sp, #8
 800ba9a:	60f8      	str	r0, [r7, #12]
 800ba9c:	60b9      	str	r1, [r7, #8]
 800ba9e:	4613      	mov	r3, r2
 800baa0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800baa6:	68bb      	ldr	r3, [r7, #8]
 800baa8:	781b      	ldrb	r3, [r3, #0]
 800baaa:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800baac:	68bb      	ldr	r3, [r7, #8]
 800baae:	785b      	ldrb	r3, [r3, #1]
 800bab0:	2b01      	cmp	r3, #1
 800bab2:	f040 8181 	bne.w	800bdb8 <USB_EPStartXfer+0x324>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800bab6:	68bb      	ldr	r3, [r7, #8]
 800bab8:	691b      	ldr	r3, [r3, #16]
 800baba:	2b00      	cmp	r3, #0
 800babc:	d132      	bne.n	800bb24 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800babe:	69bb      	ldr	r3, [r7, #24]
 800bac0:	015a      	lsls	r2, r3, #5
 800bac2:	69fb      	ldr	r3, [r7, #28]
 800bac4:	4413      	add	r3, r2
 800bac6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800baca:	691a      	ldr	r2, [r3, #16]
 800bacc:	69bb      	ldr	r3, [r7, #24]
 800bace:	0159      	lsls	r1, r3, #5
 800bad0:	69fb      	ldr	r3, [r7, #28]
 800bad2:	440b      	add	r3, r1
 800bad4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bad8:	4619      	mov	r1, r3
 800bada:	4ba5      	ldr	r3, [pc, #660]	@ (800bd70 <USB_EPStartXfer+0x2dc>)
 800badc:	4013      	ands	r3, r2
 800bade:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800bae0:	69bb      	ldr	r3, [r7, #24]
 800bae2:	015a      	lsls	r2, r3, #5
 800bae4:	69fb      	ldr	r3, [r7, #28]
 800bae6:	4413      	add	r3, r2
 800bae8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800baec:	691b      	ldr	r3, [r3, #16]
 800baee:	69ba      	ldr	r2, [r7, #24]
 800baf0:	0151      	lsls	r1, r2, #5
 800baf2:	69fa      	ldr	r2, [r7, #28]
 800baf4:	440a      	add	r2, r1
 800baf6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bafa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800bafe:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bb00:	69bb      	ldr	r3, [r7, #24]
 800bb02:	015a      	lsls	r2, r3, #5
 800bb04:	69fb      	ldr	r3, [r7, #28]
 800bb06:	4413      	add	r3, r2
 800bb08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb0c:	691a      	ldr	r2, [r3, #16]
 800bb0e:	69bb      	ldr	r3, [r7, #24]
 800bb10:	0159      	lsls	r1, r3, #5
 800bb12:	69fb      	ldr	r3, [r7, #28]
 800bb14:	440b      	add	r3, r1
 800bb16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb1a:	4619      	mov	r1, r3
 800bb1c:	4b95      	ldr	r3, [pc, #596]	@ (800bd74 <USB_EPStartXfer+0x2e0>)
 800bb1e:	4013      	ands	r3, r2
 800bb20:	610b      	str	r3, [r1, #16]
 800bb22:	e092      	b.n	800bc4a <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bb24:	69bb      	ldr	r3, [r7, #24]
 800bb26:	015a      	lsls	r2, r3, #5
 800bb28:	69fb      	ldr	r3, [r7, #28]
 800bb2a:	4413      	add	r3, r2
 800bb2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb30:	691a      	ldr	r2, [r3, #16]
 800bb32:	69bb      	ldr	r3, [r7, #24]
 800bb34:	0159      	lsls	r1, r3, #5
 800bb36:	69fb      	ldr	r3, [r7, #28]
 800bb38:	440b      	add	r3, r1
 800bb3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb3e:	4619      	mov	r1, r3
 800bb40:	4b8c      	ldr	r3, [pc, #560]	@ (800bd74 <USB_EPStartXfer+0x2e0>)
 800bb42:	4013      	ands	r3, r2
 800bb44:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bb46:	69bb      	ldr	r3, [r7, #24]
 800bb48:	015a      	lsls	r2, r3, #5
 800bb4a:	69fb      	ldr	r3, [r7, #28]
 800bb4c:	4413      	add	r3, r2
 800bb4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb52:	691a      	ldr	r2, [r3, #16]
 800bb54:	69bb      	ldr	r3, [r7, #24]
 800bb56:	0159      	lsls	r1, r3, #5
 800bb58:	69fb      	ldr	r3, [r7, #28]
 800bb5a:	440b      	add	r3, r1
 800bb5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb60:	4619      	mov	r1, r3
 800bb62:	4b83      	ldr	r3, [pc, #524]	@ (800bd70 <USB_EPStartXfer+0x2dc>)
 800bb64:	4013      	ands	r3, r2
 800bb66:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 800bb68:	69bb      	ldr	r3, [r7, #24]
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d11a      	bne.n	800bba4 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800bb6e:	68bb      	ldr	r3, [r7, #8]
 800bb70:	691a      	ldr	r2, [r3, #16]
 800bb72:	68bb      	ldr	r3, [r7, #8]
 800bb74:	689b      	ldr	r3, [r3, #8]
 800bb76:	429a      	cmp	r2, r3
 800bb78:	d903      	bls.n	800bb82 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800bb7a:	68bb      	ldr	r3, [r7, #8]
 800bb7c:	689a      	ldr	r2, [r3, #8]
 800bb7e:	68bb      	ldr	r3, [r7, #8]
 800bb80:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800bb82:	69bb      	ldr	r3, [r7, #24]
 800bb84:	015a      	lsls	r2, r3, #5
 800bb86:	69fb      	ldr	r3, [r7, #28]
 800bb88:	4413      	add	r3, r2
 800bb8a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb8e:	691b      	ldr	r3, [r3, #16]
 800bb90:	69ba      	ldr	r2, [r7, #24]
 800bb92:	0151      	lsls	r1, r2, #5
 800bb94:	69fa      	ldr	r2, [r7, #28]
 800bb96:	440a      	add	r2, r1
 800bb98:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bb9c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800bba0:	6113      	str	r3, [r2, #16]
 800bba2:	e01b      	b.n	800bbdc <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800bba4:	69bb      	ldr	r3, [r7, #24]
 800bba6:	015a      	lsls	r2, r3, #5
 800bba8:	69fb      	ldr	r3, [r7, #28]
 800bbaa:	4413      	add	r3, r2
 800bbac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bbb0:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800bbb2:	68bb      	ldr	r3, [r7, #8]
 800bbb4:	6919      	ldr	r1, [r3, #16]
 800bbb6:	68bb      	ldr	r3, [r7, #8]
 800bbb8:	689b      	ldr	r3, [r3, #8]
 800bbba:	440b      	add	r3, r1
 800bbbc:	1e59      	subs	r1, r3, #1
 800bbbe:	68bb      	ldr	r3, [r7, #8]
 800bbc0:	689b      	ldr	r3, [r3, #8]
 800bbc2:	fbb1 f3f3 	udiv	r3, r1, r3
 800bbc6:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800bbc8:	4b6b      	ldr	r3, [pc, #428]	@ (800bd78 <USB_EPStartXfer+0x2e4>)
 800bbca:	400b      	ands	r3, r1
 800bbcc:	69b9      	ldr	r1, [r7, #24]
 800bbce:	0148      	lsls	r0, r1, #5
 800bbd0:	69f9      	ldr	r1, [r7, #28]
 800bbd2:	4401      	add	r1, r0
 800bbd4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800bbd8:	4313      	orrs	r3, r2
 800bbda:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800bbdc:	69bb      	ldr	r3, [r7, #24]
 800bbde:	015a      	lsls	r2, r3, #5
 800bbe0:	69fb      	ldr	r3, [r7, #28]
 800bbe2:	4413      	add	r3, r2
 800bbe4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bbe8:	691a      	ldr	r2, [r3, #16]
 800bbea:	68bb      	ldr	r3, [r7, #8]
 800bbec:	691b      	ldr	r3, [r3, #16]
 800bbee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bbf2:	69b9      	ldr	r1, [r7, #24]
 800bbf4:	0148      	lsls	r0, r1, #5
 800bbf6:	69f9      	ldr	r1, [r7, #28]
 800bbf8:	4401      	add	r1, r0
 800bbfa:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800bbfe:	4313      	orrs	r3, r2
 800bc00:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800bc02:	68bb      	ldr	r3, [r7, #8]
 800bc04:	791b      	ldrb	r3, [r3, #4]
 800bc06:	2b01      	cmp	r3, #1
 800bc08:	d11f      	bne.n	800bc4a <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800bc0a:	69bb      	ldr	r3, [r7, #24]
 800bc0c:	015a      	lsls	r2, r3, #5
 800bc0e:	69fb      	ldr	r3, [r7, #28]
 800bc10:	4413      	add	r3, r2
 800bc12:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bc16:	691b      	ldr	r3, [r3, #16]
 800bc18:	69ba      	ldr	r2, [r7, #24]
 800bc1a:	0151      	lsls	r1, r2, #5
 800bc1c:	69fa      	ldr	r2, [r7, #28]
 800bc1e:	440a      	add	r2, r1
 800bc20:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bc24:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800bc28:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800bc2a:	69bb      	ldr	r3, [r7, #24]
 800bc2c:	015a      	lsls	r2, r3, #5
 800bc2e:	69fb      	ldr	r3, [r7, #28]
 800bc30:	4413      	add	r3, r2
 800bc32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bc36:	691b      	ldr	r3, [r3, #16]
 800bc38:	69ba      	ldr	r2, [r7, #24]
 800bc3a:	0151      	lsls	r1, r2, #5
 800bc3c:	69fa      	ldr	r2, [r7, #28]
 800bc3e:	440a      	add	r2, r1
 800bc40:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bc44:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800bc48:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800bc4a:	79fb      	ldrb	r3, [r7, #7]
 800bc4c:	2b01      	cmp	r3, #1
 800bc4e:	d14b      	bne.n	800bce8 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800bc50:	68bb      	ldr	r3, [r7, #8]
 800bc52:	69db      	ldr	r3, [r3, #28]
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d009      	beq.n	800bc6c <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800bc58:	69bb      	ldr	r3, [r7, #24]
 800bc5a:	015a      	lsls	r2, r3, #5
 800bc5c:	69fb      	ldr	r3, [r7, #28]
 800bc5e:	4413      	add	r3, r2
 800bc60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bc64:	461a      	mov	r2, r3
 800bc66:	68bb      	ldr	r3, [r7, #8]
 800bc68:	69db      	ldr	r3, [r3, #28]
 800bc6a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800bc6c:	68bb      	ldr	r3, [r7, #8]
 800bc6e:	791b      	ldrb	r3, [r3, #4]
 800bc70:	2b01      	cmp	r3, #1
 800bc72:	d128      	bne.n	800bcc6 <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800bc74:	69fb      	ldr	r3, [r7, #28]
 800bc76:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bc7a:	689b      	ldr	r3, [r3, #8]
 800bc7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	d110      	bne.n	800bca6 <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800bc84:	69bb      	ldr	r3, [r7, #24]
 800bc86:	015a      	lsls	r2, r3, #5
 800bc88:	69fb      	ldr	r3, [r7, #28]
 800bc8a:	4413      	add	r3, r2
 800bc8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	69ba      	ldr	r2, [r7, #24]
 800bc94:	0151      	lsls	r1, r2, #5
 800bc96:	69fa      	ldr	r2, [r7, #28]
 800bc98:	440a      	add	r2, r1
 800bc9a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bc9e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800bca2:	6013      	str	r3, [r2, #0]
 800bca4:	e00f      	b.n	800bcc6 <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800bca6:	69bb      	ldr	r3, [r7, #24]
 800bca8:	015a      	lsls	r2, r3, #5
 800bcaa:	69fb      	ldr	r3, [r7, #28]
 800bcac:	4413      	add	r3, r2
 800bcae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	69ba      	ldr	r2, [r7, #24]
 800bcb6:	0151      	lsls	r1, r2, #5
 800bcb8:	69fa      	ldr	r2, [r7, #28]
 800bcba:	440a      	add	r2, r1
 800bcbc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bcc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bcc4:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bcc6:	69bb      	ldr	r3, [r7, #24]
 800bcc8:	015a      	lsls	r2, r3, #5
 800bcca:	69fb      	ldr	r3, [r7, #28]
 800bccc:	4413      	add	r3, r2
 800bcce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	69ba      	ldr	r2, [r7, #24]
 800bcd6:	0151      	lsls	r1, r2, #5
 800bcd8:	69fa      	ldr	r2, [r7, #28]
 800bcda:	440a      	add	r2, r1
 800bcdc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bce0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800bce4:	6013      	str	r3, [r2, #0]
 800bce6:	e16a      	b.n	800bfbe <USB_EPStartXfer+0x52a>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bce8:	69bb      	ldr	r3, [r7, #24]
 800bcea:	015a      	lsls	r2, r3, #5
 800bcec:	69fb      	ldr	r3, [r7, #28]
 800bcee:	4413      	add	r3, r2
 800bcf0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	69ba      	ldr	r2, [r7, #24]
 800bcf8:	0151      	lsls	r1, r2, #5
 800bcfa:	69fa      	ldr	r2, [r7, #28]
 800bcfc:	440a      	add	r2, r1
 800bcfe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bd02:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800bd06:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800bd08:	68bb      	ldr	r3, [r7, #8]
 800bd0a:	791b      	ldrb	r3, [r3, #4]
 800bd0c:	2b01      	cmp	r3, #1
 800bd0e:	d015      	beq.n	800bd3c <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800bd10:	68bb      	ldr	r3, [r7, #8]
 800bd12:	691b      	ldr	r3, [r3, #16]
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	f000 8152 	beq.w	800bfbe <USB_EPStartXfer+0x52a>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800bd1a:	69fb      	ldr	r3, [r7, #28]
 800bd1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bd20:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bd22:	68bb      	ldr	r3, [r7, #8]
 800bd24:	781b      	ldrb	r3, [r3, #0]
 800bd26:	f003 030f 	and.w	r3, r3, #15
 800bd2a:	2101      	movs	r1, #1
 800bd2c:	fa01 f303 	lsl.w	r3, r1, r3
 800bd30:	69f9      	ldr	r1, [r7, #28]
 800bd32:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bd36:	4313      	orrs	r3, r2
 800bd38:	634b      	str	r3, [r1, #52]	@ 0x34
 800bd3a:	e140      	b.n	800bfbe <USB_EPStartXfer+0x52a>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800bd3c:	69fb      	ldr	r3, [r7, #28]
 800bd3e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bd42:	689b      	ldr	r3, [r3, #8]
 800bd44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	d117      	bne.n	800bd7c <USB_EPStartXfer+0x2e8>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800bd4c:	69bb      	ldr	r3, [r7, #24]
 800bd4e:	015a      	lsls	r2, r3, #5
 800bd50:	69fb      	ldr	r3, [r7, #28]
 800bd52:	4413      	add	r3, r2
 800bd54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	69ba      	ldr	r2, [r7, #24]
 800bd5c:	0151      	lsls	r1, r2, #5
 800bd5e:	69fa      	ldr	r2, [r7, #28]
 800bd60:	440a      	add	r2, r1
 800bd62:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bd66:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800bd6a:	6013      	str	r3, [r2, #0]
 800bd6c:	e016      	b.n	800bd9c <USB_EPStartXfer+0x308>
 800bd6e:	bf00      	nop
 800bd70:	e007ffff 	.word	0xe007ffff
 800bd74:	fff80000 	.word	0xfff80000
 800bd78:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800bd7c:	69bb      	ldr	r3, [r7, #24]
 800bd7e:	015a      	lsls	r2, r3, #5
 800bd80:	69fb      	ldr	r3, [r7, #28]
 800bd82:	4413      	add	r3, r2
 800bd84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	69ba      	ldr	r2, [r7, #24]
 800bd8c:	0151      	lsls	r1, r2, #5
 800bd8e:	69fa      	ldr	r2, [r7, #28]
 800bd90:	440a      	add	r2, r1
 800bd92:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bd96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bd9a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800bd9c:	68bb      	ldr	r3, [r7, #8]
 800bd9e:	68d9      	ldr	r1, [r3, #12]
 800bda0:	68bb      	ldr	r3, [r7, #8]
 800bda2:	781a      	ldrb	r2, [r3, #0]
 800bda4:	68bb      	ldr	r3, [r7, #8]
 800bda6:	691b      	ldr	r3, [r3, #16]
 800bda8:	b298      	uxth	r0, r3
 800bdaa:	79fb      	ldrb	r3, [r7, #7]
 800bdac:	9300      	str	r3, [sp, #0]
 800bdae:	4603      	mov	r3, r0
 800bdb0:	68f8      	ldr	r0, [r7, #12]
 800bdb2:	f000 f9b9 	bl	800c128 <USB_WritePacket>
 800bdb6:	e102      	b.n	800bfbe <USB_EPStartXfer+0x52a>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800bdb8:	69bb      	ldr	r3, [r7, #24]
 800bdba:	015a      	lsls	r2, r3, #5
 800bdbc:	69fb      	ldr	r3, [r7, #28]
 800bdbe:	4413      	add	r3, r2
 800bdc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bdc4:	691a      	ldr	r2, [r3, #16]
 800bdc6:	69bb      	ldr	r3, [r7, #24]
 800bdc8:	0159      	lsls	r1, r3, #5
 800bdca:	69fb      	ldr	r3, [r7, #28]
 800bdcc:	440b      	add	r3, r1
 800bdce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bdd2:	4619      	mov	r1, r3
 800bdd4:	4b7c      	ldr	r3, [pc, #496]	@ (800bfc8 <USB_EPStartXfer+0x534>)
 800bdd6:	4013      	ands	r3, r2
 800bdd8:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800bdda:	69bb      	ldr	r3, [r7, #24]
 800bddc:	015a      	lsls	r2, r3, #5
 800bdde:	69fb      	ldr	r3, [r7, #28]
 800bde0:	4413      	add	r3, r2
 800bde2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bde6:	691a      	ldr	r2, [r3, #16]
 800bde8:	69bb      	ldr	r3, [r7, #24]
 800bdea:	0159      	lsls	r1, r3, #5
 800bdec:	69fb      	ldr	r3, [r7, #28]
 800bdee:	440b      	add	r3, r1
 800bdf0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bdf4:	4619      	mov	r1, r3
 800bdf6:	4b75      	ldr	r3, [pc, #468]	@ (800bfcc <USB_EPStartXfer+0x538>)
 800bdf8:	4013      	ands	r3, r2
 800bdfa:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 800bdfc:	69bb      	ldr	r3, [r7, #24]
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d12f      	bne.n	800be62 <USB_EPStartXfer+0x3ce>
    {
      if (ep->xfer_len > 0U)
 800be02:	68bb      	ldr	r3, [r7, #8]
 800be04:	691b      	ldr	r3, [r3, #16]
 800be06:	2b00      	cmp	r3, #0
 800be08:	d003      	beq.n	800be12 <USB_EPStartXfer+0x37e>
      {
        ep->xfer_len = ep->maxpacket;
 800be0a:	68bb      	ldr	r3, [r7, #8]
 800be0c:	689a      	ldr	r2, [r3, #8]
 800be0e:	68bb      	ldr	r3, [r7, #8]
 800be10:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800be12:	68bb      	ldr	r3, [r7, #8]
 800be14:	689a      	ldr	r2, [r3, #8]
 800be16:	68bb      	ldr	r3, [r7, #8]
 800be18:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800be1a:	69bb      	ldr	r3, [r7, #24]
 800be1c:	015a      	lsls	r2, r3, #5
 800be1e:	69fb      	ldr	r3, [r7, #28]
 800be20:	4413      	add	r3, r2
 800be22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be26:	691a      	ldr	r2, [r3, #16]
 800be28:	68bb      	ldr	r3, [r7, #8]
 800be2a:	6a1b      	ldr	r3, [r3, #32]
 800be2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800be30:	69b9      	ldr	r1, [r7, #24]
 800be32:	0148      	lsls	r0, r1, #5
 800be34:	69f9      	ldr	r1, [r7, #28]
 800be36:	4401      	add	r1, r0
 800be38:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800be3c:	4313      	orrs	r3, r2
 800be3e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800be40:	69bb      	ldr	r3, [r7, #24]
 800be42:	015a      	lsls	r2, r3, #5
 800be44:	69fb      	ldr	r3, [r7, #28]
 800be46:	4413      	add	r3, r2
 800be48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be4c:	691b      	ldr	r3, [r3, #16]
 800be4e:	69ba      	ldr	r2, [r7, #24]
 800be50:	0151      	lsls	r1, r2, #5
 800be52:	69fa      	ldr	r2, [r7, #28]
 800be54:	440a      	add	r2, r1
 800be56:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800be5a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800be5e:	6113      	str	r3, [r2, #16]
 800be60:	e05f      	b.n	800bf22 <USB_EPStartXfer+0x48e>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800be62:	68bb      	ldr	r3, [r7, #8]
 800be64:	691b      	ldr	r3, [r3, #16]
 800be66:	2b00      	cmp	r3, #0
 800be68:	d123      	bne.n	800beb2 <USB_EPStartXfer+0x41e>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800be6a:	69bb      	ldr	r3, [r7, #24]
 800be6c:	015a      	lsls	r2, r3, #5
 800be6e:	69fb      	ldr	r3, [r7, #28]
 800be70:	4413      	add	r3, r2
 800be72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be76:	691a      	ldr	r2, [r3, #16]
 800be78:	68bb      	ldr	r3, [r7, #8]
 800be7a:	689b      	ldr	r3, [r3, #8]
 800be7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800be80:	69b9      	ldr	r1, [r7, #24]
 800be82:	0148      	lsls	r0, r1, #5
 800be84:	69f9      	ldr	r1, [r7, #28]
 800be86:	4401      	add	r1, r0
 800be88:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800be8c:	4313      	orrs	r3, r2
 800be8e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800be90:	69bb      	ldr	r3, [r7, #24]
 800be92:	015a      	lsls	r2, r3, #5
 800be94:	69fb      	ldr	r3, [r7, #28]
 800be96:	4413      	add	r3, r2
 800be98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be9c:	691b      	ldr	r3, [r3, #16]
 800be9e:	69ba      	ldr	r2, [r7, #24]
 800bea0:	0151      	lsls	r1, r2, #5
 800bea2:	69fa      	ldr	r2, [r7, #28]
 800bea4:	440a      	add	r2, r1
 800bea6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800beaa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800beae:	6113      	str	r3, [r2, #16]
 800beb0:	e037      	b.n	800bf22 <USB_EPStartXfer+0x48e>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800beb2:	68bb      	ldr	r3, [r7, #8]
 800beb4:	691a      	ldr	r2, [r3, #16]
 800beb6:	68bb      	ldr	r3, [r7, #8]
 800beb8:	689b      	ldr	r3, [r3, #8]
 800beba:	4413      	add	r3, r2
 800bebc:	1e5a      	subs	r2, r3, #1
 800bebe:	68bb      	ldr	r3, [r7, #8]
 800bec0:	689b      	ldr	r3, [r3, #8]
 800bec2:	fbb2 f3f3 	udiv	r3, r2, r3
 800bec6:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800bec8:	68bb      	ldr	r3, [r7, #8]
 800beca:	689b      	ldr	r3, [r3, #8]
 800becc:	8afa      	ldrh	r2, [r7, #22]
 800bece:	fb03 f202 	mul.w	r2, r3, r2
 800bed2:	68bb      	ldr	r3, [r7, #8]
 800bed4:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800bed6:	69bb      	ldr	r3, [r7, #24]
 800bed8:	015a      	lsls	r2, r3, #5
 800beda:	69fb      	ldr	r3, [r7, #28]
 800bedc:	4413      	add	r3, r2
 800bede:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bee2:	691a      	ldr	r2, [r3, #16]
 800bee4:	8afb      	ldrh	r3, [r7, #22]
 800bee6:	04d9      	lsls	r1, r3, #19
 800bee8:	4b39      	ldr	r3, [pc, #228]	@ (800bfd0 <USB_EPStartXfer+0x53c>)
 800beea:	400b      	ands	r3, r1
 800beec:	69b9      	ldr	r1, [r7, #24]
 800beee:	0148      	lsls	r0, r1, #5
 800bef0:	69f9      	ldr	r1, [r7, #28]
 800bef2:	4401      	add	r1, r0
 800bef4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800bef8:	4313      	orrs	r3, r2
 800befa:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800befc:	69bb      	ldr	r3, [r7, #24]
 800befe:	015a      	lsls	r2, r3, #5
 800bf00:	69fb      	ldr	r3, [r7, #28]
 800bf02:	4413      	add	r3, r2
 800bf04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf08:	691a      	ldr	r2, [r3, #16]
 800bf0a:	68bb      	ldr	r3, [r7, #8]
 800bf0c:	6a1b      	ldr	r3, [r3, #32]
 800bf0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bf12:	69b9      	ldr	r1, [r7, #24]
 800bf14:	0148      	lsls	r0, r1, #5
 800bf16:	69f9      	ldr	r1, [r7, #28]
 800bf18:	4401      	add	r1, r0
 800bf1a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800bf1e:	4313      	orrs	r3, r2
 800bf20:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800bf22:	79fb      	ldrb	r3, [r7, #7]
 800bf24:	2b01      	cmp	r3, #1
 800bf26:	d10d      	bne.n	800bf44 <USB_EPStartXfer+0x4b0>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800bf28:	68bb      	ldr	r3, [r7, #8]
 800bf2a:	68db      	ldr	r3, [r3, #12]
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d009      	beq.n	800bf44 <USB_EPStartXfer+0x4b0>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800bf30:	68bb      	ldr	r3, [r7, #8]
 800bf32:	68d9      	ldr	r1, [r3, #12]
 800bf34:	69bb      	ldr	r3, [r7, #24]
 800bf36:	015a      	lsls	r2, r3, #5
 800bf38:	69fb      	ldr	r3, [r7, #28]
 800bf3a:	4413      	add	r3, r2
 800bf3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf40:	460a      	mov	r2, r1
 800bf42:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800bf44:	68bb      	ldr	r3, [r7, #8]
 800bf46:	791b      	ldrb	r3, [r3, #4]
 800bf48:	2b01      	cmp	r3, #1
 800bf4a:	d128      	bne.n	800bf9e <USB_EPStartXfer+0x50a>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800bf4c:	69fb      	ldr	r3, [r7, #28]
 800bf4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bf52:	689b      	ldr	r3, [r3, #8]
 800bf54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d110      	bne.n	800bf7e <USB_EPStartXfer+0x4ea>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800bf5c:	69bb      	ldr	r3, [r7, #24]
 800bf5e:	015a      	lsls	r2, r3, #5
 800bf60:	69fb      	ldr	r3, [r7, #28]
 800bf62:	4413      	add	r3, r2
 800bf64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	69ba      	ldr	r2, [r7, #24]
 800bf6c:	0151      	lsls	r1, r2, #5
 800bf6e:	69fa      	ldr	r2, [r7, #28]
 800bf70:	440a      	add	r2, r1
 800bf72:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bf76:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800bf7a:	6013      	str	r3, [r2, #0]
 800bf7c:	e00f      	b.n	800bf9e <USB_EPStartXfer+0x50a>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800bf7e:	69bb      	ldr	r3, [r7, #24]
 800bf80:	015a      	lsls	r2, r3, #5
 800bf82:	69fb      	ldr	r3, [r7, #28]
 800bf84:	4413      	add	r3, r2
 800bf86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf8a:	681b      	ldr	r3, [r3, #0]
 800bf8c:	69ba      	ldr	r2, [r7, #24]
 800bf8e:	0151      	lsls	r1, r2, #5
 800bf90:	69fa      	ldr	r2, [r7, #28]
 800bf92:	440a      	add	r2, r1
 800bf94:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bf98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bf9c:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800bf9e:	69bb      	ldr	r3, [r7, #24]
 800bfa0:	015a      	lsls	r2, r3, #5
 800bfa2:	69fb      	ldr	r3, [r7, #28]
 800bfa4:	4413      	add	r3, r2
 800bfa6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	69ba      	ldr	r2, [r7, #24]
 800bfae:	0151      	lsls	r1, r2, #5
 800bfb0:	69fa      	ldr	r2, [r7, #28]
 800bfb2:	440a      	add	r2, r1
 800bfb4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bfb8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800bfbc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800bfbe:	2300      	movs	r3, #0
}
 800bfc0:	4618      	mov	r0, r3
 800bfc2:	3720      	adds	r7, #32
 800bfc4:	46bd      	mov	sp, r7
 800bfc6:	bd80      	pop	{r7, pc}
 800bfc8:	fff80000 	.word	0xfff80000
 800bfcc:	e007ffff 	.word	0xe007ffff
 800bfd0:	1ff80000 	.word	0x1ff80000

0800bfd4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800bfd4:	b480      	push	{r7}
 800bfd6:	b087      	sub	sp, #28
 800bfd8:	af00      	add	r7, sp, #0
 800bfda:	6078      	str	r0, [r7, #4]
 800bfdc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800bfde:	2300      	movs	r3, #0
 800bfe0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800bfe2:	2300      	movs	r3, #0
 800bfe4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800bfea:	683b      	ldr	r3, [r7, #0]
 800bfec:	785b      	ldrb	r3, [r3, #1]
 800bfee:	2b01      	cmp	r3, #1
 800bff0:	d14a      	bne.n	800c088 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800bff2:	683b      	ldr	r3, [r7, #0]
 800bff4:	781b      	ldrb	r3, [r3, #0]
 800bff6:	015a      	lsls	r2, r3, #5
 800bff8:	693b      	ldr	r3, [r7, #16]
 800bffa:	4413      	add	r3, r2
 800bffc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c006:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c00a:	f040 8086 	bne.w	800c11a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800c00e:	683b      	ldr	r3, [r7, #0]
 800c010:	781b      	ldrb	r3, [r3, #0]
 800c012:	015a      	lsls	r2, r3, #5
 800c014:	693b      	ldr	r3, [r7, #16]
 800c016:	4413      	add	r3, r2
 800c018:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	683a      	ldr	r2, [r7, #0]
 800c020:	7812      	ldrb	r2, [r2, #0]
 800c022:	0151      	lsls	r1, r2, #5
 800c024:	693a      	ldr	r2, [r7, #16]
 800c026:	440a      	add	r2, r1
 800c028:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c02c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c030:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800c032:	683b      	ldr	r3, [r7, #0]
 800c034:	781b      	ldrb	r3, [r3, #0]
 800c036:	015a      	lsls	r2, r3, #5
 800c038:	693b      	ldr	r3, [r7, #16]
 800c03a:	4413      	add	r3, r2
 800c03c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c040:	681b      	ldr	r3, [r3, #0]
 800c042:	683a      	ldr	r2, [r7, #0]
 800c044:	7812      	ldrb	r2, [r2, #0]
 800c046:	0151      	lsls	r1, r2, #5
 800c048:	693a      	ldr	r2, [r7, #16]
 800c04a:	440a      	add	r2, r1
 800c04c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c050:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c054:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	3301      	adds	r3, #1
 800c05a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	f242 7210 	movw	r2, #10000	@ 0x2710
 800c062:	4293      	cmp	r3, r2
 800c064:	d902      	bls.n	800c06c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800c066:	2301      	movs	r3, #1
 800c068:	75fb      	strb	r3, [r7, #23]
          break;
 800c06a:	e056      	b.n	800c11a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800c06c:	683b      	ldr	r3, [r7, #0]
 800c06e:	781b      	ldrb	r3, [r3, #0]
 800c070:	015a      	lsls	r2, r3, #5
 800c072:	693b      	ldr	r3, [r7, #16]
 800c074:	4413      	add	r3, r2
 800c076:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c080:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c084:	d0e7      	beq.n	800c056 <USB_EPStopXfer+0x82>
 800c086:	e048      	b.n	800c11a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c088:	683b      	ldr	r3, [r7, #0]
 800c08a:	781b      	ldrb	r3, [r3, #0]
 800c08c:	015a      	lsls	r2, r3, #5
 800c08e:	693b      	ldr	r3, [r7, #16]
 800c090:	4413      	add	r3, r2
 800c092:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c09c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c0a0:	d13b      	bne.n	800c11a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800c0a2:	683b      	ldr	r3, [r7, #0]
 800c0a4:	781b      	ldrb	r3, [r3, #0]
 800c0a6:	015a      	lsls	r2, r3, #5
 800c0a8:	693b      	ldr	r3, [r7, #16]
 800c0aa:	4413      	add	r3, r2
 800c0ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	683a      	ldr	r2, [r7, #0]
 800c0b4:	7812      	ldrb	r2, [r2, #0]
 800c0b6:	0151      	lsls	r1, r2, #5
 800c0b8:	693a      	ldr	r2, [r7, #16]
 800c0ba:	440a      	add	r2, r1
 800c0bc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c0c0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c0c4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800c0c6:	683b      	ldr	r3, [r7, #0]
 800c0c8:	781b      	ldrb	r3, [r3, #0]
 800c0ca:	015a      	lsls	r2, r3, #5
 800c0cc:	693b      	ldr	r3, [r7, #16]
 800c0ce:	4413      	add	r3, r2
 800c0d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	683a      	ldr	r2, [r7, #0]
 800c0d8:	7812      	ldrb	r2, [r2, #0]
 800c0da:	0151      	lsls	r1, r2, #5
 800c0dc:	693a      	ldr	r2, [r7, #16]
 800c0de:	440a      	add	r2, r1
 800c0e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c0e4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c0e8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800c0ea:	68fb      	ldr	r3, [r7, #12]
 800c0ec:	3301      	adds	r3, #1
 800c0ee:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	f242 7210 	movw	r2, #10000	@ 0x2710
 800c0f6:	4293      	cmp	r3, r2
 800c0f8:	d902      	bls.n	800c100 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800c0fa:	2301      	movs	r3, #1
 800c0fc:	75fb      	strb	r3, [r7, #23]
          break;
 800c0fe:	e00c      	b.n	800c11a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800c100:	683b      	ldr	r3, [r7, #0]
 800c102:	781b      	ldrb	r3, [r3, #0]
 800c104:	015a      	lsls	r2, r3, #5
 800c106:	693b      	ldr	r3, [r7, #16]
 800c108:	4413      	add	r3, r2
 800c10a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c10e:	681b      	ldr	r3, [r3, #0]
 800c110:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c114:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c118:	d0e7      	beq.n	800c0ea <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800c11a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c11c:	4618      	mov	r0, r3
 800c11e:	371c      	adds	r7, #28
 800c120:	46bd      	mov	sp, r7
 800c122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c126:	4770      	bx	lr

0800c128 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800c128:	b480      	push	{r7}
 800c12a:	b089      	sub	sp, #36	@ 0x24
 800c12c:	af00      	add	r7, sp, #0
 800c12e:	60f8      	str	r0, [r7, #12]
 800c130:	60b9      	str	r1, [r7, #8]
 800c132:	4611      	mov	r1, r2
 800c134:	461a      	mov	r2, r3
 800c136:	460b      	mov	r3, r1
 800c138:	71fb      	strb	r3, [r7, #7]
 800c13a:	4613      	mov	r3, r2
 800c13c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c13e:	68fb      	ldr	r3, [r7, #12]
 800c140:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800c142:	68bb      	ldr	r3, [r7, #8]
 800c144:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800c146:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d123      	bne.n	800c196 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800c14e:	88bb      	ldrh	r3, [r7, #4]
 800c150:	3303      	adds	r3, #3
 800c152:	089b      	lsrs	r3, r3, #2
 800c154:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800c156:	2300      	movs	r3, #0
 800c158:	61bb      	str	r3, [r7, #24]
 800c15a:	e018      	b.n	800c18e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800c15c:	79fb      	ldrb	r3, [r7, #7]
 800c15e:	031a      	lsls	r2, r3, #12
 800c160:	697b      	ldr	r3, [r7, #20]
 800c162:	4413      	add	r3, r2
 800c164:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c168:	461a      	mov	r2, r3
 800c16a:	69fb      	ldr	r3, [r7, #28]
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	6013      	str	r3, [r2, #0]
      pSrc++;
 800c170:	69fb      	ldr	r3, [r7, #28]
 800c172:	3301      	adds	r3, #1
 800c174:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c176:	69fb      	ldr	r3, [r7, #28]
 800c178:	3301      	adds	r3, #1
 800c17a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c17c:	69fb      	ldr	r3, [r7, #28]
 800c17e:	3301      	adds	r3, #1
 800c180:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c182:	69fb      	ldr	r3, [r7, #28]
 800c184:	3301      	adds	r3, #1
 800c186:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800c188:	69bb      	ldr	r3, [r7, #24]
 800c18a:	3301      	adds	r3, #1
 800c18c:	61bb      	str	r3, [r7, #24]
 800c18e:	69ba      	ldr	r2, [r7, #24]
 800c190:	693b      	ldr	r3, [r7, #16]
 800c192:	429a      	cmp	r2, r3
 800c194:	d3e2      	bcc.n	800c15c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800c196:	2300      	movs	r3, #0
}
 800c198:	4618      	mov	r0, r3
 800c19a:	3724      	adds	r7, #36	@ 0x24
 800c19c:	46bd      	mov	sp, r7
 800c19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1a2:	4770      	bx	lr

0800c1a4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800c1a4:	b480      	push	{r7}
 800c1a6:	b08b      	sub	sp, #44	@ 0x2c
 800c1a8:	af00      	add	r7, sp, #0
 800c1aa:	60f8      	str	r0, [r7, #12]
 800c1ac:	60b9      	str	r1, [r7, #8]
 800c1ae:	4613      	mov	r3, r2
 800c1b0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800c1b6:	68bb      	ldr	r3, [r7, #8]
 800c1b8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800c1ba:	88fb      	ldrh	r3, [r7, #6]
 800c1bc:	089b      	lsrs	r3, r3, #2
 800c1be:	b29b      	uxth	r3, r3
 800c1c0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800c1c2:	88fb      	ldrh	r3, [r7, #6]
 800c1c4:	f003 0303 	and.w	r3, r3, #3
 800c1c8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800c1ca:	2300      	movs	r3, #0
 800c1cc:	623b      	str	r3, [r7, #32]
 800c1ce:	e014      	b.n	800c1fa <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800c1d0:	69bb      	ldr	r3, [r7, #24]
 800c1d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c1d6:	681a      	ldr	r2, [r3, #0]
 800c1d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1da:	601a      	str	r2, [r3, #0]
    pDest++;
 800c1dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1de:	3301      	adds	r3, #1
 800c1e0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800c1e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1e4:	3301      	adds	r3, #1
 800c1e6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800c1e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1ea:	3301      	adds	r3, #1
 800c1ec:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800c1ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1f0:	3301      	adds	r3, #1
 800c1f2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800c1f4:	6a3b      	ldr	r3, [r7, #32]
 800c1f6:	3301      	adds	r3, #1
 800c1f8:	623b      	str	r3, [r7, #32]
 800c1fa:	6a3a      	ldr	r2, [r7, #32]
 800c1fc:	697b      	ldr	r3, [r7, #20]
 800c1fe:	429a      	cmp	r2, r3
 800c200:	d3e6      	bcc.n	800c1d0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800c202:	8bfb      	ldrh	r3, [r7, #30]
 800c204:	2b00      	cmp	r3, #0
 800c206:	d01e      	beq.n	800c246 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800c208:	2300      	movs	r3, #0
 800c20a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800c20c:	69bb      	ldr	r3, [r7, #24]
 800c20e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c212:	461a      	mov	r2, r3
 800c214:	f107 0310 	add.w	r3, r7, #16
 800c218:	6812      	ldr	r2, [r2, #0]
 800c21a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800c21c:	693a      	ldr	r2, [r7, #16]
 800c21e:	6a3b      	ldr	r3, [r7, #32]
 800c220:	b2db      	uxtb	r3, r3
 800c222:	00db      	lsls	r3, r3, #3
 800c224:	fa22 f303 	lsr.w	r3, r2, r3
 800c228:	b2da      	uxtb	r2, r3
 800c22a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c22c:	701a      	strb	r2, [r3, #0]
      i++;
 800c22e:	6a3b      	ldr	r3, [r7, #32]
 800c230:	3301      	adds	r3, #1
 800c232:	623b      	str	r3, [r7, #32]
      pDest++;
 800c234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c236:	3301      	adds	r3, #1
 800c238:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800c23a:	8bfb      	ldrh	r3, [r7, #30]
 800c23c:	3b01      	subs	r3, #1
 800c23e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800c240:	8bfb      	ldrh	r3, [r7, #30]
 800c242:	2b00      	cmp	r3, #0
 800c244:	d1ea      	bne.n	800c21c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800c246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c248:	4618      	mov	r0, r3
 800c24a:	372c      	adds	r7, #44	@ 0x2c
 800c24c:	46bd      	mov	sp, r7
 800c24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c252:	4770      	bx	lr

0800c254 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800c254:	b480      	push	{r7}
 800c256:	b085      	sub	sp, #20
 800c258:	af00      	add	r7, sp, #0
 800c25a:	6078      	str	r0, [r7, #4]
 800c25c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c262:	683b      	ldr	r3, [r7, #0]
 800c264:	781b      	ldrb	r3, [r3, #0]
 800c266:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c268:	683b      	ldr	r3, [r7, #0]
 800c26a:	785b      	ldrb	r3, [r3, #1]
 800c26c:	2b01      	cmp	r3, #1
 800c26e:	d12c      	bne.n	800c2ca <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c270:	68bb      	ldr	r3, [r7, #8]
 800c272:	015a      	lsls	r2, r3, #5
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	4413      	add	r3, r2
 800c278:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	2b00      	cmp	r3, #0
 800c280:	db12      	blt.n	800c2a8 <USB_EPSetStall+0x54>
 800c282:	68bb      	ldr	r3, [r7, #8]
 800c284:	2b00      	cmp	r3, #0
 800c286:	d00f      	beq.n	800c2a8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800c288:	68bb      	ldr	r3, [r7, #8]
 800c28a:	015a      	lsls	r2, r3, #5
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	4413      	add	r3, r2
 800c290:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	68ba      	ldr	r2, [r7, #8]
 800c298:	0151      	lsls	r1, r2, #5
 800c29a:	68fa      	ldr	r2, [r7, #12]
 800c29c:	440a      	add	r2, r1
 800c29e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c2a2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800c2a6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800c2a8:	68bb      	ldr	r3, [r7, #8]
 800c2aa:	015a      	lsls	r2, r3, #5
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	4413      	add	r3, r2
 800c2b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	68ba      	ldr	r2, [r7, #8]
 800c2b8:	0151      	lsls	r1, r2, #5
 800c2ba:	68fa      	ldr	r2, [r7, #12]
 800c2bc:	440a      	add	r2, r1
 800c2be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c2c2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c2c6:	6013      	str	r3, [r2, #0]
 800c2c8:	e02b      	b.n	800c322 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c2ca:	68bb      	ldr	r3, [r7, #8]
 800c2cc:	015a      	lsls	r2, r3, #5
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	4413      	add	r3, r2
 800c2d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	db12      	blt.n	800c302 <USB_EPSetStall+0xae>
 800c2dc:	68bb      	ldr	r3, [r7, #8]
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d00f      	beq.n	800c302 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800c2e2:	68bb      	ldr	r3, [r7, #8]
 800c2e4:	015a      	lsls	r2, r3, #5
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	4413      	add	r3, r2
 800c2ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	68ba      	ldr	r2, [r7, #8]
 800c2f2:	0151      	lsls	r1, r2, #5
 800c2f4:	68fa      	ldr	r2, [r7, #12]
 800c2f6:	440a      	add	r2, r1
 800c2f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c2fc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800c300:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800c302:	68bb      	ldr	r3, [r7, #8]
 800c304:	015a      	lsls	r2, r3, #5
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	4413      	add	r3, r2
 800c30a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	68ba      	ldr	r2, [r7, #8]
 800c312:	0151      	lsls	r1, r2, #5
 800c314:	68fa      	ldr	r2, [r7, #12]
 800c316:	440a      	add	r2, r1
 800c318:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c31c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c320:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c322:	2300      	movs	r3, #0
}
 800c324:	4618      	mov	r0, r3
 800c326:	3714      	adds	r7, #20
 800c328:	46bd      	mov	sp, r7
 800c32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c32e:	4770      	bx	lr

0800c330 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800c330:	b480      	push	{r7}
 800c332:	b085      	sub	sp, #20
 800c334:	af00      	add	r7, sp, #0
 800c336:	6078      	str	r0, [r7, #4]
 800c338:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c33e:	683b      	ldr	r3, [r7, #0]
 800c340:	781b      	ldrb	r3, [r3, #0]
 800c342:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c344:	683b      	ldr	r3, [r7, #0]
 800c346:	785b      	ldrb	r3, [r3, #1]
 800c348:	2b01      	cmp	r3, #1
 800c34a:	d128      	bne.n	800c39e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800c34c:	68bb      	ldr	r3, [r7, #8]
 800c34e:	015a      	lsls	r2, r3, #5
 800c350:	68fb      	ldr	r3, [r7, #12]
 800c352:	4413      	add	r3, r2
 800c354:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	68ba      	ldr	r2, [r7, #8]
 800c35c:	0151      	lsls	r1, r2, #5
 800c35e:	68fa      	ldr	r2, [r7, #12]
 800c360:	440a      	add	r2, r1
 800c362:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c366:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c36a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c36c:	683b      	ldr	r3, [r7, #0]
 800c36e:	791b      	ldrb	r3, [r3, #4]
 800c370:	2b03      	cmp	r3, #3
 800c372:	d003      	beq.n	800c37c <USB_EPClearStall+0x4c>
 800c374:	683b      	ldr	r3, [r7, #0]
 800c376:	791b      	ldrb	r3, [r3, #4]
 800c378:	2b02      	cmp	r3, #2
 800c37a:	d138      	bne.n	800c3ee <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c37c:	68bb      	ldr	r3, [r7, #8]
 800c37e:	015a      	lsls	r2, r3, #5
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	4413      	add	r3, r2
 800c384:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c388:	681b      	ldr	r3, [r3, #0]
 800c38a:	68ba      	ldr	r2, [r7, #8]
 800c38c:	0151      	lsls	r1, r2, #5
 800c38e:	68fa      	ldr	r2, [r7, #12]
 800c390:	440a      	add	r2, r1
 800c392:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c396:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c39a:	6013      	str	r3, [r2, #0]
 800c39c:	e027      	b.n	800c3ee <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800c39e:	68bb      	ldr	r3, [r7, #8]
 800c3a0:	015a      	lsls	r2, r3, #5
 800c3a2:	68fb      	ldr	r3, [r7, #12]
 800c3a4:	4413      	add	r3, r2
 800c3a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	68ba      	ldr	r2, [r7, #8]
 800c3ae:	0151      	lsls	r1, r2, #5
 800c3b0:	68fa      	ldr	r2, [r7, #12]
 800c3b2:	440a      	add	r2, r1
 800c3b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c3b8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c3bc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c3be:	683b      	ldr	r3, [r7, #0]
 800c3c0:	791b      	ldrb	r3, [r3, #4]
 800c3c2:	2b03      	cmp	r3, #3
 800c3c4:	d003      	beq.n	800c3ce <USB_EPClearStall+0x9e>
 800c3c6:	683b      	ldr	r3, [r7, #0]
 800c3c8:	791b      	ldrb	r3, [r3, #4]
 800c3ca:	2b02      	cmp	r3, #2
 800c3cc:	d10f      	bne.n	800c3ee <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c3ce:	68bb      	ldr	r3, [r7, #8]
 800c3d0:	015a      	lsls	r2, r3, #5
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	4413      	add	r3, r2
 800c3d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	68ba      	ldr	r2, [r7, #8]
 800c3de:	0151      	lsls	r1, r2, #5
 800c3e0:	68fa      	ldr	r2, [r7, #12]
 800c3e2:	440a      	add	r2, r1
 800c3e4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c3e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c3ec:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800c3ee:	2300      	movs	r3, #0
}
 800c3f0:	4618      	mov	r0, r3
 800c3f2:	3714      	adds	r7, #20
 800c3f4:	46bd      	mov	sp, r7
 800c3f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3fa:	4770      	bx	lr

0800c3fc <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800c3fc:	b480      	push	{r7}
 800c3fe:	b085      	sub	sp, #20
 800c400:	af00      	add	r7, sp, #0
 800c402:	6078      	str	r0, [r7, #4]
 800c404:	460b      	mov	r3, r1
 800c406:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	68fa      	ldr	r2, [r7, #12]
 800c416:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c41a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800c41e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c426:	681a      	ldr	r2, [r3, #0]
 800c428:	78fb      	ldrb	r3, [r7, #3]
 800c42a:	011b      	lsls	r3, r3, #4
 800c42c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800c430:	68f9      	ldr	r1, [r7, #12]
 800c432:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c436:	4313      	orrs	r3, r2
 800c438:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800c43a:	2300      	movs	r3, #0
}
 800c43c:	4618      	mov	r0, r3
 800c43e:	3714      	adds	r7, #20
 800c440:	46bd      	mov	sp, r7
 800c442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c446:	4770      	bx	lr

0800c448 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800c448:	b480      	push	{r7}
 800c44a:	b085      	sub	sp, #20
 800c44c:	af00      	add	r7, sp, #0
 800c44e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	68fa      	ldr	r2, [r7, #12]
 800c45e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c462:	f023 0303 	bic.w	r3, r3, #3
 800c466:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c46e:	685b      	ldr	r3, [r3, #4]
 800c470:	68fa      	ldr	r2, [r7, #12]
 800c472:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c476:	f023 0302 	bic.w	r3, r3, #2
 800c47a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c47c:	2300      	movs	r3, #0
}
 800c47e:	4618      	mov	r0, r3
 800c480:	3714      	adds	r7, #20
 800c482:	46bd      	mov	sp, r7
 800c484:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c488:	4770      	bx	lr

0800c48a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800c48a:	b480      	push	{r7}
 800c48c:	b085      	sub	sp, #20
 800c48e:	af00      	add	r7, sp, #0
 800c490:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	68fa      	ldr	r2, [r7, #12]
 800c4a0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c4a4:	f023 0303 	bic.w	r3, r3, #3
 800c4a8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c4b0:	685b      	ldr	r3, [r3, #4]
 800c4b2:	68fa      	ldr	r2, [r7, #12]
 800c4b4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c4b8:	f043 0302 	orr.w	r3, r3, #2
 800c4bc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c4be:	2300      	movs	r3, #0
}
 800c4c0:	4618      	mov	r0, r3
 800c4c2:	3714      	adds	r7, #20
 800c4c4:	46bd      	mov	sp, r7
 800c4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ca:	4770      	bx	lr

0800c4cc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800c4cc:	b480      	push	{r7}
 800c4ce:	b085      	sub	sp, #20
 800c4d0:	af00      	add	r7, sp, #0
 800c4d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	695b      	ldr	r3, [r3, #20]
 800c4d8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	699b      	ldr	r3, [r3, #24]
 800c4de:	68fa      	ldr	r2, [r7, #12]
 800c4e0:	4013      	ands	r3, r2
 800c4e2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800c4e4:	68fb      	ldr	r3, [r7, #12]
}
 800c4e6:	4618      	mov	r0, r3
 800c4e8:	3714      	adds	r7, #20
 800c4ea:	46bd      	mov	sp, r7
 800c4ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4f0:	4770      	bx	lr

0800c4f2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800c4f2:	b480      	push	{r7}
 800c4f4:	b085      	sub	sp, #20
 800c4f6:	af00      	add	r7, sp, #0
 800c4f8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800c4fe:	68fb      	ldr	r3, [r7, #12]
 800c500:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c504:	699b      	ldr	r3, [r3, #24]
 800c506:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c508:	68fb      	ldr	r3, [r7, #12]
 800c50a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c50e:	69db      	ldr	r3, [r3, #28]
 800c510:	68ba      	ldr	r2, [r7, #8]
 800c512:	4013      	ands	r3, r2
 800c514:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800c516:	68bb      	ldr	r3, [r7, #8]
 800c518:	0c1b      	lsrs	r3, r3, #16
}
 800c51a:	4618      	mov	r0, r3
 800c51c:	3714      	adds	r7, #20
 800c51e:	46bd      	mov	sp, r7
 800c520:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c524:	4770      	bx	lr

0800c526 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800c526:	b480      	push	{r7}
 800c528:	b085      	sub	sp, #20
 800c52a:	af00      	add	r7, sp, #0
 800c52c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800c532:	68fb      	ldr	r3, [r7, #12]
 800c534:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c538:	699b      	ldr	r3, [r3, #24]
 800c53a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c542:	69db      	ldr	r3, [r3, #28]
 800c544:	68ba      	ldr	r2, [r7, #8]
 800c546:	4013      	ands	r3, r2
 800c548:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800c54a:	68bb      	ldr	r3, [r7, #8]
 800c54c:	b29b      	uxth	r3, r3
}
 800c54e:	4618      	mov	r0, r3
 800c550:	3714      	adds	r7, #20
 800c552:	46bd      	mov	sp, r7
 800c554:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c558:	4770      	bx	lr

0800c55a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800c55a:	b480      	push	{r7}
 800c55c:	b085      	sub	sp, #20
 800c55e:	af00      	add	r7, sp, #0
 800c560:	6078      	str	r0, [r7, #4]
 800c562:	460b      	mov	r3, r1
 800c564:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800c56a:	78fb      	ldrb	r3, [r7, #3]
 800c56c:	015a      	lsls	r2, r3, #5
 800c56e:	68fb      	ldr	r3, [r7, #12]
 800c570:	4413      	add	r3, r2
 800c572:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c576:	689b      	ldr	r3, [r3, #8]
 800c578:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800c57a:	68fb      	ldr	r3, [r7, #12]
 800c57c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c580:	695b      	ldr	r3, [r3, #20]
 800c582:	68ba      	ldr	r2, [r7, #8]
 800c584:	4013      	ands	r3, r2
 800c586:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800c588:	68bb      	ldr	r3, [r7, #8]
}
 800c58a:	4618      	mov	r0, r3
 800c58c:	3714      	adds	r7, #20
 800c58e:	46bd      	mov	sp, r7
 800c590:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c594:	4770      	bx	lr

0800c596 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800c596:	b480      	push	{r7}
 800c598:	b087      	sub	sp, #28
 800c59a:	af00      	add	r7, sp, #0
 800c59c:	6078      	str	r0, [r7, #4]
 800c59e:	460b      	mov	r3, r1
 800c5a0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800c5a6:	697b      	ldr	r3, [r7, #20]
 800c5a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c5ac:	691b      	ldr	r3, [r3, #16]
 800c5ae:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800c5b0:	697b      	ldr	r3, [r7, #20]
 800c5b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c5b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c5b8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800c5ba:	78fb      	ldrb	r3, [r7, #3]
 800c5bc:	f003 030f 	and.w	r3, r3, #15
 800c5c0:	68fa      	ldr	r2, [r7, #12]
 800c5c2:	fa22 f303 	lsr.w	r3, r2, r3
 800c5c6:	01db      	lsls	r3, r3, #7
 800c5c8:	b2db      	uxtb	r3, r3
 800c5ca:	693a      	ldr	r2, [r7, #16]
 800c5cc:	4313      	orrs	r3, r2
 800c5ce:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800c5d0:	78fb      	ldrb	r3, [r7, #3]
 800c5d2:	015a      	lsls	r2, r3, #5
 800c5d4:	697b      	ldr	r3, [r7, #20]
 800c5d6:	4413      	add	r3, r2
 800c5d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c5dc:	689b      	ldr	r3, [r3, #8]
 800c5de:	693a      	ldr	r2, [r7, #16]
 800c5e0:	4013      	ands	r3, r2
 800c5e2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800c5e4:	68bb      	ldr	r3, [r7, #8]
}
 800c5e6:	4618      	mov	r0, r3
 800c5e8:	371c      	adds	r7, #28
 800c5ea:	46bd      	mov	sp, r7
 800c5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5f0:	4770      	bx	lr

0800c5f2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800c5f2:	b480      	push	{r7}
 800c5f4:	b083      	sub	sp, #12
 800c5f6:	af00      	add	r7, sp, #0
 800c5f8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	695b      	ldr	r3, [r3, #20]
 800c5fe:	f003 0301 	and.w	r3, r3, #1
}
 800c602:	4618      	mov	r0, r3
 800c604:	370c      	adds	r7, #12
 800c606:	46bd      	mov	sp, r7
 800c608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c60c:	4770      	bx	lr
	...

0800c610 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800c610:	b480      	push	{r7}
 800c612:	b085      	sub	sp, #20
 800c614:	af00      	add	r7, sp, #0
 800c616:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c622:	681a      	ldr	r2, [r3, #0]
 800c624:	68fb      	ldr	r3, [r7, #12]
 800c626:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c62a:	4619      	mov	r1, r3
 800c62c:	4b09      	ldr	r3, [pc, #36]	@ (800c654 <USB_ActivateSetup+0x44>)
 800c62e:	4013      	ands	r3, r2
 800c630:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c638:	685b      	ldr	r3, [r3, #4]
 800c63a:	68fa      	ldr	r2, [r7, #12]
 800c63c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c640:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c644:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c646:	2300      	movs	r3, #0
}
 800c648:	4618      	mov	r0, r3
 800c64a:	3714      	adds	r7, #20
 800c64c:	46bd      	mov	sp, r7
 800c64e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c652:	4770      	bx	lr
 800c654:	fffff800 	.word	0xfffff800

0800c658 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800c658:	b480      	push	{r7}
 800c65a:	b087      	sub	sp, #28
 800c65c:	af00      	add	r7, sp, #0
 800c65e:	60f8      	str	r0, [r7, #12]
 800c660:	460b      	mov	r3, r1
 800c662:	607a      	str	r2, [r7, #4]
 800c664:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	333c      	adds	r3, #60	@ 0x3c
 800c66e:	3304      	adds	r3, #4
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800c674:	693b      	ldr	r3, [r7, #16]
 800c676:	4a26      	ldr	r2, [pc, #152]	@ (800c710 <USB_EP0_OutStart+0xb8>)
 800c678:	4293      	cmp	r3, r2
 800c67a:	d90a      	bls.n	800c692 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c67c:	697b      	ldr	r3, [r7, #20]
 800c67e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c688:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c68c:	d101      	bne.n	800c692 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800c68e:	2300      	movs	r3, #0
 800c690:	e037      	b.n	800c702 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800c692:	697b      	ldr	r3, [r7, #20]
 800c694:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c698:	461a      	mov	r2, r3
 800c69a:	2300      	movs	r3, #0
 800c69c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c69e:	697b      	ldr	r3, [r7, #20]
 800c6a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c6a4:	691b      	ldr	r3, [r3, #16]
 800c6a6:	697a      	ldr	r2, [r7, #20]
 800c6a8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c6ac:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c6b0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800c6b2:	697b      	ldr	r3, [r7, #20]
 800c6b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c6b8:	691b      	ldr	r3, [r3, #16]
 800c6ba:	697a      	ldr	r2, [r7, #20]
 800c6bc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c6c0:	f043 0318 	orr.w	r3, r3, #24
 800c6c4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800c6c6:	697b      	ldr	r3, [r7, #20]
 800c6c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c6cc:	691b      	ldr	r3, [r3, #16]
 800c6ce:	697a      	ldr	r2, [r7, #20]
 800c6d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c6d4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800c6d8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800c6da:	7afb      	ldrb	r3, [r7, #11]
 800c6dc:	2b01      	cmp	r3, #1
 800c6de:	d10f      	bne.n	800c700 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800c6e0:	697b      	ldr	r3, [r7, #20]
 800c6e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c6e6:	461a      	mov	r2, r3
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800c6ec:	697b      	ldr	r3, [r7, #20]
 800c6ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	697a      	ldr	r2, [r7, #20]
 800c6f6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c6fa:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800c6fe:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c700:	2300      	movs	r3, #0
}
 800c702:	4618      	mov	r0, r3
 800c704:	371c      	adds	r7, #28
 800c706:	46bd      	mov	sp, r7
 800c708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c70c:	4770      	bx	lr
 800c70e:	bf00      	nop
 800c710:	4f54300a 	.word	0x4f54300a

0800c714 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800c714:	b480      	push	{r7}
 800c716:	b085      	sub	sp, #20
 800c718:	af00      	add	r7, sp, #0
 800c71a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c71c:	2300      	movs	r3, #0
 800c71e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	3301      	adds	r3, #1
 800c724:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c726:	68fb      	ldr	r3, [r7, #12]
 800c728:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c72c:	d901      	bls.n	800c732 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800c72e:	2303      	movs	r3, #3
 800c730:	e01b      	b.n	800c76a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	691b      	ldr	r3, [r3, #16]
 800c736:	2b00      	cmp	r3, #0
 800c738:	daf2      	bge.n	800c720 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800c73a:	2300      	movs	r3, #0
 800c73c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	691b      	ldr	r3, [r3, #16]
 800c742:	f043 0201 	orr.w	r2, r3, #1
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c74a:	68fb      	ldr	r3, [r7, #12]
 800c74c:	3301      	adds	r3, #1
 800c74e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c756:	d901      	bls.n	800c75c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800c758:	2303      	movs	r3, #3
 800c75a:	e006      	b.n	800c76a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	691b      	ldr	r3, [r3, #16]
 800c760:	f003 0301 	and.w	r3, r3, #1
 800c764:	2b01      	cmp	r3, #1
 800c766:	d0f0      	beq.n	800c74a <USB_CoreReset+0x36>

  return HAL_OK;
 800c768:	2300      	movs	r3, #0
}
 800c76a:	4618      	mov	r0, r3
 800c76c:	3714      	adds	r7, #20
 800c76e:	46bd      	mov	sp, r7
 800c770:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c774:	4770      	bx	lr
	...

0800c778 <USBD_AUDIO_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_AUDIO_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c778:	b580      	push	{r7, lr}
 800c77a:	b084      	sub	sp, #16
 800c77c:	af00      	add	r7, sp, #0
 800c77e:	6078      	str	r0, [r7, #4]
 800c780:	460b      	mov	r3, r1
 800c782:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_AUDIO_HandleTypeDef *haudio;

  /* Allocate Audio structure */
  haudio = (USBD_AUDIO_HandleTypeDef *)USBD_malloc(sizeof(USBD_AUDIO_HandleTypeDef));
 800c784:	f643 4050 	movw	r0, #15440	@ 0x3c50
 800c788:	f002 fb5c 	bl	800ee44 <USBD_static_malloc>
 800c78c:	60f8      	str	r0, [r7, #12]

  if (haudio == NULL)
 800c78e:	68fb      	ldr	r3, [r7, #12]
 800c790:	2b00      	cmp	r3, #0
 800c792:	d109      	bne.n	800c7a8 <USBD_AUDIO_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	32b0      	adds	r2, #176	@ 0xb0
 800c79e:	2100      	movs	r1, #0
 800c7a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800c7a4:	2302      	movs	r3, #2
 800c7a6:	e07e      	b.n	800c8a6 <USBD_AUDIO_Init+0x12e>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)haudio;
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	32b0      	adds	r2, #176	@ 0xb0
 800c7b2:	68f9      	ldr	r1, [r7, #12]
 800c7b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	32b0      	adds	r2, #176	@ 0xb0
 800c7c2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	7c1b      	ldrb	r3, [r3, #16]
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d10e      	bne.n	800c7f2 <USBD_AUDIO_Init+0x7a>
  {
    pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = AUDIO_HS_BINTERVAL;
 800c7d4:	4b36      	ldr	r3, [pc, #216]	@ (800c8b0 <USBD_AUDIO_Init+0x138>)
 800c7d6:	781b      	ldrb	r3, [r3, #0]
 800c7d8:	f003 020f 	and.w	r2, r3, #15
 800c7dc:	6879      	ldr	r1, [r7, #4]
 800c7de:	4613      	mov	r3, r2
 800c7e0:	009b      	lsls	r3, r3, #2
 800c7e2:	4413      	add	r3, r2
 800c7e4:	009b      	lsls	r3, r3, #2
 800c7e6:	440b      	add	r3, r1
 800c7e8:	f503 73b3 	add.w	r3, r3, #358	@ 0x166
 800c7ec:	2201      	movs	r2, #1
 800c7ee:	801a      	strh	r2, [r3, #0]
 800c7f0:	e00d      	b.n	800c80e <USBD_AUDIO_Init+0x96>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = AUDIO_FS_BINTERVAL;
 800c7f2:	4b2f      	ldr	r3, [pc, #188]	@ (800c8b0 <USBD_AUDIO_Init+0x138>)
 800c7f4:	781b      	ldrb	r3, [r3, #0]
 800c7f6:	f003 020f 	and.w	r2, r3, #15
 800c7fa:	6879      	ldr	r1, [r7, #4]
 800c7fc:	4613      	mov	r3, r2
 800c7fe:	009b      	lsls	r3, r3, #2
 800c800:	4413      	add	r3, r2
 800c802:	009b      	lsls	r3, r3, #2
 800c804:	440b      	add	r3, r1
 800c806:	f503 73b3 	add.w	r3, r3, #358	@ 0x166
 800c80a:	2201      	movs	r2, #1
 800c80c:	801a      	strh	r2, [r3, #0]
  }

  /* Open EP OUT */
  (void)USBD_LL_OpenEP(pdev, AUDIOOutEpAdd, USBD_EP_TYPE_ISOC, AUDIO_OUT_PACKET);
 800c80e:	4b28      	ldr	r3, [pc, #160]	@ (800c8b0 <USBD_AUDIO_Init+0x138>)
 800c810:	7819      	ldrb	r1, [r3, #0]
 800c812:	23c0      	movs	r3, #192	@ 0xc0
 800c814:	2201      	movs	r2, #1
 800c816:	6878      	ldr	r0, [r7, #4]
 800c818:	f002 f9f1 	bl	800ebfe <USBD_LL_OpenEP>
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].is_used = 1U;
 800c81c:	4b24      	ldr	r3, [pc, #144]	@ (800c8b0 <USBD_AUDIO_Init+0x138>)
 800c81e:	781b      	ldrb	r3, [r3, #0]
 800c820:	f003 020f 	and.w	r2, r3, #15
 800c824:	6879      	ldr	r1, [r7, #4]
 800c826:	4613      	mov	r3, r2
 800c828:	009b      	lsls	r3, r3, #2
 800c82a:	4413      	add	r3, r2
 800c82c:	009b      	lsls	r3, r3, #2
 800c82e:	440b      	add	r3, r1
 800c830:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c834:	2201      	movs	r2, #1
 800c836:	801a      	strh	r2, [r3, #0]

  haudio->alt_setting = 0U;
 800c838:	68fb      	ldr	r3, [r7, #12]
 800c83a:	2200      	movs	r2, #0
 800c83c:	601a      	str	r2, [r3, #0]
  haudio->offset = AUDIO_OFFSET_UNKNOWN;
 800c83e:	68fb      	ldr	r3, [r7, #12]
 800c840:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800c844:	2203      	movs	r2, #3
 800c846:	f883 2c04 	strb.w	r2, [r3, #3076]	@ 0xc04
  haudio->wr_ptr = 0U;
 800c84a:	68fb      	ldr	r3, [r7, #12]
 800c84c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800c850:	2200      	movs	r2, #0
 800c852:	f8a3 2c08 	strh.w	r2, [r3, #3080]	@ 0xc08
  haudio->rd_ptr = 0U;
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800c85c:	2200      	movs	r2, #0
 800c85e:	f8a3 2c06 	strh.w	r2, [r3, #3078]	@ 0xc06
  haudio->rd_enable = 0U;
 800c862:	68fb      	ldr	r3, [r7, #12]
 800c864:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800c868:	2200      	movs	r2, #0
 800c86a:	f883 2c05 	strb.w	r2, [r3, #3077]	@ 0xc05

  /* Initialize the Audio output Hardware layer */
  if (((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init(USBD_AUDIO_FREQ,
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c874:	687a      	ldr	r2, [r7, #4]
 800c876:	33b0      	adds	r3, #176	@ 0xb0
 800c878:	009b      	lsls	r3, r3, #2
 800c87a:	4413      	add	r3, r2
 800c87c:	685b      	ldr	r3, [r3, #4]
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	2200      	movs	r2, #0
 800c882:	2146      	movs	r1, #70	@ 0x46
 800c884:	f64b 3080 	movw	r0, #48000	@ 0xbb80
 800c888:	4798      	blx	r3
 800c88a:	4603      	mov	r3, r0
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d001      	beq.n	800c894 <USBD_AUDIO_Init+0x11c>
                                                                      AUDIO_DEFAULT_VOLUME,
                                                                      0U) != 0U)
  {
    return (uint8_t)USBD_FAIL;
 800c890:	2303      	movs	r3, #3
 800c892:	e008      	b.n	800c8a6 <USBD_AUDIO_Init+0x12e>
  }

  /* Prepare Out endpoint to receive 1st packet */
  (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd, haudio->buffer,
 800c894:	4b06      	ldr	r3, [pc, #24]	@ (800c8b0 <USBD_AUDIO_Init+0x138>)
 800c896:	7819      	ldrb	r1, [r3, #0]
 800c898:	68fb      	ldr	r3, [r7, #12]
 800c89a:	1d1a      	adds	r2, r3, #4
 800c89c:	23c0      	movs	r3, #192	@ 0xc0
 800c89e:	6878      	ldr	r0, [r7, #4]
 800c8a0:	f002 fa9c 	bl	800eddc <USBD_LL_PrepareReceive>
                               AUDIO_OUT_PACKET);

  return (uint8_t)USBD_OK;
 800c8a4:	2300      	movs	r3, #0
}
 800c8a6:	4618      	mov	r0, r3
 800c8a8:	3710      	adds	r7, #16
 800c8aa:	46bd      	mov	sp, r7
 800c8ac:	bd80      	pop	{r7, pc}
 800c8ae:	bf00      	nop
 800c8b0:	240000c2 	.word	0x240000c2

0800c8b4 <USBD_AUDIO_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_AUDIO_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c8b4:	b580      	push	{r7, lr}
 800c8b6:	b082      	sub	sp, #8
 800c8b8:	af00      	add	r7, sp, #0
 800c8ba:	6078      	str	r0, [r7, #4]
 800c8bc:	460b      	mov	r3, r1
 800c8be:	70fb      	strb	r3, [r7, #3]
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Open EP OUT */
  (void)USBD_LL_CloseEP(pdev, AUDIOOutEpAdd);
 800c8c0:	4b28      	ldr	r3, [pc, #160]	@ (800c964 <USBD_AUDIO_DeInit+0xb0>)
 800c8c2:	781b      	ldrb	r3, [r3, #0]
 800c8c4:	4619      	mov	r1, r3
 800c8c6:	6878      	ldr	r0, [r7, #4]
 800c8c8:	f002 f9bf 	bl	800ec4a <USBD_LL_CloseEP>
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].is_used = 0U;
 800c8cc:	4b25      	ldr	r3, [pc, #148]	@ (800c964 <USBD_AUDIO_DeInit+0xb0>)
 800c8ce:	781b      	ldrb	r3, [r3, #0]
 800c8d0:	f003 020f 	and.w	r2, r3, #15
 800c8d4:	6879      	ldr	r1, [r7, #4]
 800c8d6:	4613      	mov	r3, r2
 800c8d8:	009b      	lsls	r3, r3, #2
 800c8da:	4413      	add	r3, r2
 800c8dc:	009b      	lsls	r3, r3, #2
 800c8de:	440b      	add	r3, r1
 800c8e0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c8e4:	2200      	movs	r2, #0
 800c8e6:	801a      	strh	r2, [r3, #0]
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = 0U;
 800c8e8:	4b1e      	ldr	r3, [pc, #120]	@ (800c964 <USBD_AUDIO_DeInit+0xb0>)
 800c8ea:	781b      	ldrb	r3, [r3, #0]
 800c8ec:	f003 020f 	and.w	r2, r3, #15
 800c8f0:	6879      	ldr	r1, [r7, #4]
 800c8f2:	4613      	mov	r3, r2
 800c8f4:	009b      	lsls	r3, r3, #2
 800c8f6:	4413      	add	r3, r2
 800c8f8:	009b      	lsls	r3, r3, #2
 800c8fa:	440b      	add	r3, r1
 800c8fc:	f503 73b3 	add.w	r3, r3, #358	@ 0x166
 800c900:	2200      	movs	r2, #0
 800c902:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	32b0      	adds	r2, #176	@ 0xb0
 800c90e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c912:	2b00      	cmp	r3, #0
 800c914:	d020      	beq.n	800c958 <USBD_AUDIO_DeInit+0xa4>
  {
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit(0U);
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c91c:	687a      	ldr	r2, [r7, #4]
 800c91e:	33b0      	adds	r3, #176	@ 0xb0
 800c920:	009b      	lsls	r3, r3, #2
 800c922:	4413      	add	r3, r2
 800c924:	685b      	ldr	r3, [r3, #4]
 800c926:	685b      	ldr	r3, [r3, #4]
 800c928:	2000      	movs	r0, #0
 800c92a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	32b0      	adds	r2, #176	@ 0xb0
 800c936:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c93a:	4618      	mov	r0, r3
 800c93c:	f002 fa90 	bl	800ee60 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	32b0      	adds	r2, #176	@ 0xb0
 800c94a:	2100      	movs	r1, #0
 800c94c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	2200      	movs	r2, #0
 800c954:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800c958:	2300      	movs	r3, #0
}
 800c95a:	4618      	mov	r0, r3
 800c95c:	3708      	adds	r7, #8
 800c95e:	46bd      	mov	sp, r7
 800c960:	bd80      	pop	{r7, pc}
 800c962:	bf00      	nop
 800c964:	240000c2 	.word	0x240000c2

0800c968 <USBD_AUDIO_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_AUDIO_Setup(USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 800c968:	b580      	push	{r7, lr}
 800c96a:	b086      	sub	sp, #24
 800c96c:	af00      	add	r7, sp, #0
 800c96e:	6078      	str	r0, [r7, #4]
 800c970:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  uint16_t len;
  uint8_t *pbuf;
  uint16_t status_info = 0U;
 800c972:	2300      	movs	r3, #0
 800c974:	813b      	strh	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_OK;
 800c976:	2300      	movs	r3, #0
 800c978:	75fb      	strb	r3, [r7, #23]

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	32b0      	adds	r2, #176	@ 0xb0
 800c984:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c988:	613b      	str	r3, [r7, #16]

  if (haudio == NULL)
 800c98a:	693b      	ldr	r3, [r7, #16]
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d101      	bne.n	800c994 <USBD_AUDIO_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 800c990:	2303      	movs	r3, #3
 800c992:	e0c1      	b.n	800cb18 <USBD_AUDIO_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c994:	683b      	ldr	r3, [r7, #0]
 800c996:	781b      	ldrb	r3, [r3, #0]
 800c998:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d01a      	beq.n	800c9d6 <USBD_AUDIO_Setup+0x6e>
 800c9a0:	2b20      	cmp	r3, #32
 800c9a2:	f040 80b1 	bne.w	800cb08 <USBD_AUDIO_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 800c9a6:	683b      	ldr	r3, [r7, #0]
 800c9a8:	785b      	ldrb	r3, [r3, #1]
 800c9aa:	2b01      	cmp	r3, #1
 800c9ac:	d006      	beq.n	800c9bc <USBD_AUDIO_Setup+0x54>
 800c9ae:	2b81      	cmp	r3, #129	@ 0x81
 800c9b0:	d109      	bne.n	800c9c6 <USBD_AUDIO_Setup+0x5e>
      {
        case AUDIO_REQ_GET_CUR:
          AUDIO_REQ_GetCurrent(pdev, req);
 800c9b2:	6839      	ldr	r1, [r7, #0]
 800c9b4:	6878      	ldr	r0, [r7, #4]
 800c9b6:	f000 f9f5 	bl	800cda4 <AUDIO_REQ_GetCurrent>
          break;
 800c9ba:	e00b      	b.n	800c9d4 <USBD_AUDIO_Setup+0x6c>

        case AUDIO_REQ_SET_CUR:
          AUDIO_REQ_SetCurrent(pdev, req);
 800c9bc:	6839      	ldr	r1, [r7, #0]
 800c9be:	6878      	ldr	r0, [r7, #4]
 800c9c0:	f000 fa1c 	bl	800cdfc <AUDIO_REQ_SetCurrent>
          break;
 800c9c4:	e006      	b.n	800c9d4 <USBD_AUDIO_Setup+0x6c>

        default:
          USBD_CtlError(pdev, req);
 800c9c6:	6839      	ldr	r1, [r7, #0]
 800c9c8:	6878      	ldr	r0, [r7, #4]
 800c9ca:	f001 fcae 	bl	800e32a <USBD_CtlError>
          ret = USBD_FAIL;
 800c9ce:	2303      	movs	r3, #3
 800c9d0:	75fb      	strb	r3, [r7, #23]
          break;
 800c9d2:	bf00      	nop
      }
      break;
 800c9d4:	e09f      	b.n	800cb16 <USBD_AUDIO_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c9d6:	683b      	ldr	r3, [r7, #0]
 800c9d8:	785b      	ldrb	r3, [r3, #1]
 800c9da:	2b0b      	cmp	r3, #11
 800c9dc:	f200 8089 	bhi.w	800caf2 <USBD_AUDIO_Setup+0x18a>
 800c9e0:	a201      	add	r2, pc, #4	@ (adr r2, 800c9e8 <USBD_AUDIO_Setup+0x80>)
 800c9e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9e6:	bf00      	nop
 800c9e8:	0800ca19 	.word	0x0800ca19
 800c9ec:	0800cb01 	.word	0x0800cb01
 800c9f0:	0800caf3 	.word	0x0800caf3
 800c9f4:	0800caf3 	.word	0x0800caf3
 800c9f8:	0800caf3 	.word	0x0800caf3
 800c9fc:	0800caf3 	.word	0x0800caf3
 800ca00:	0800ca43 	.word	0x0800ca43
 800ca04:	0800caf3 	.word	0x0800caf3
 800ca08:	0800caf3 	.word	0x0800caf3
 800ca0c:	0800caf3 	.word	0x0800caf3
 800ca10:	0800ca8b 	.word	0x0800ca8b
 800ca14:	0800cab3 	.word	0x0800cab3
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ca1e:	b2db      	uxtb	r3, r3
 800ca20:	2b03      	cmp	r3, #3
 800ca22:	d107      	bne.n	800ca34 <USBD_AUDIO_Setup+0xcc>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800ca24:	f107 0308 	add.w	r3, r7, #8
 800ca28:	2202      	movs	r2, #2
 800ca2a:	4619      	mov	r1, r3
 800ca2c:	6878      	ldr	r0, [r7, #4]
 800ca2e:	f001 fcf9 	bl	800e424 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ca32:	e068      	b.n	800cb06 <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800ca34:	6839      	ldr	r1, [r7, #0]
 800ca36:	6878      	ldr	r0, [r7, #4]
 800ca38:	f001 fc77 	bl	800e32a <USBD_CtlError>
            ret = USBD_FAIL;
 800ca3c:	2303      	movs	r3, #3
 800ca3e:	75fb      	strb	r3, [r7, #23]
          break;
 800ca40:	e061      	b.n	800cb06 <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == AUDIO_DESCRIPTOR_TYPE)
 800ca42:	683b      	ldr	r3, [r7, #0]
 800ca44:	885b      	ldrh	r3, [r3, #2]
 800ca46:	0a1b      	lsrs	r3, r3, #8
 800ca48:	b29b      	uxth	r3, r3
 800ca4a:	2b21      	cmp	r3, #33	@ 0x21
 800ca4c:	d15a      	bne.n	800cb04 <USBD_AUDIO_Setup+0x19c>
          {
            pbuf = (uint8_t *)USBD_AUDIO_GetAudioHeaderDesc(pdev->pConfDesc);
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 800ca54:	4618      	mov	r0, r3
 800ca56:	f000 fa3f 	bl	800ced8 <USBD_AUDIO_GetAudioHeaderDesc>
 800ca5a:	60f8      	str	r0, [r7, #12]
            if (pbuf != NULL)
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	d00c      	beq.n	800ca7c <USBD_AUDIO_Setup+0x114>
            {
              len = MIN(USB_AUDIO_DESC_SIZ, req->wLength);
 800ca62:	683b      	ldr	r3, [r7, #0]
 800ca64:	88db      	ldrh	r3, [r3, #6]
 800ca66:	2b09      	cmp	r3, #9
 800ca68:	bf28      	it	cs
 800ca6a:	2309      	movcs	r3, #9
 800ca6c:	817b      	strh	r3, [r7, #10]
              (void)USBD_CtlSendData(pdev, pbuf, len);
 800ca6e:	897b      	ldrh	r3, [r7, #10]
 800ca70:	461a      	mov	r2, r3
 800ca72:	68f9      	ldr	r1, [r7, #12]
 800ca74:	6878      	ldr	r0, [r7, #4]
 800ca76:	f001 fcd5 	bl	800e424 <USBD_CtlSendData>
            {
              USBD_CtlError(pdev, req);
              ret = USBD_FAIL;
            }
          }
          break;
 800ca7a:	e043      	b.n	800cb04 <USBD_AUDIO_Setup+0x19c>
              USBD_CtlError(pdev, req);
 800ca7c:	6839      	ldr	r1, [r7, #0]
 800ca7e:	6878      	ldr	r0, [r7, #4]
 800ca80:	f001 fc53 	bl	800e32a <USBD_CtlError>
              ret = USBD_FAIL;
 800ca84:	2303      	movs	r3, #3
 800ca86:	75fb      	strb	r3, [r7, #23]
          break;
 800ca88:	e03c      	b.n	800cb04 <USBD_AUDIO_Setup+0x19c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ca90:	b2db      	uxtb	r3, r3
 800ca92:	2b03      	cmp	r3, #3
 800ca94:	d106      	bne.n	800caa4 <USBD_AUDIO_Setup+0x13c>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&haudio->alt_setting, 1U);
 800ca96:	693b      	ldr	r3, [r7, #16]
 800ca98:	2201      	movs	r2, #1
 800ca9a:	4619      	mov	r1, r3
 800ca9c:	6878      	ldr	r0, [r7, #4]
 800ca9e:	f001 fcc1 	bl	800e424 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800caa2:	e030      	b.n	800cb06 <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800caa4:	6839      	ldr	r1, [r7, #0]
 800caa6:	6878      	ldr	r0, [r7, #4]
 800caa8:	f001 fc3f 	bl	800e32a <USBD_CtlError>
            ret = USBD_FAIL;
 800caac:	2303      	movs	r3, #3
 800caae:	75fb      	strb	r3, [r7, #23]
          break;
 800cab0:	e029      	b.n	800cb06 <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cab8:	b2db      	uxtb	r3, r3
 800caba:	2b03      	cmp	r3, #3
 800cabc:	d112      	bne.n	800cae4 <USBD_AUDIO_Setup+0x17c>
          {
            if ((uint8_t)(req->wValue) <= USBD_MAX_NUM_INTERFACES)
 800cabe:	683b      	ldr	r3, [r7, #0]
 800cac0:	885b      	ldrh	r3, [r3, #2]
 800cac2:	b2db      	uxtb	r3, r3
 800cac4:	2b01      	cmp	r3, #1
 800cac6:	d806      	bhi.n	800cad6 <USBD_AUDIO_Setup+0x16e>
            {
              haudio->alt_setting = (uint8_t)(req->wValue);
 800cac8:	683b      	ldr	r3, [r7, #0]
 800caca:	885b      	ldrh	r3, [r3, #2]
 800cacc:	b2db      	uxtb	r3, r3
 800cace:	461a      	mov	r2, r3
 800cad0:	693b      	ldr	r3, [r7, #16]
 800cad2:	601a      	str	r2, [r3, #0]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800cad4:	e017      	b.n	800cb06 <USBD_AUDIO_Setup+0x19e>
              USBD_CtlError(pdev, req);
 800cad6:	6839      	ldr	r1, [r7, #0]
 800cad8:	6878      	ldr	r0, [r7, #4]
 800cada:	f001 fc26 	bl	800e32a <USBD_CtlError>
              ret = USBD_FAIL;
 800cade:	2303      	movs	r3, #3
 800cae0:	75fb      	strb	r3, [r7, #23]
          break;
 800cae2:	e010      	b.n	800cb06 <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800cae4:	6839      	ldr	r1, [r7, #0]
 800cae6:	6878      	ldr	r0, [r7, #4]
 800cae8:	f001 fc1f 	bl	800e32a <USBD_CtlError>
            ret = USBD_FAIL;
 800caec:	2303      	movs	r3, #3
 800caee:	75fb      	strb	r3, [r7, #23]
          break;
 800caf0:	e009      	b.n	800cb06 <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800caf2:	6839      	ldr	r1, [r7, #0]
 800caf4:	6878      	ldr	r0, [r7, #4]
 800caf6:	f001 fc18 	bl	800e32a <USBD_CtlError>
          ret = USBD_FAIL;
 800cafa:	2303      	movs	r3, #3
 800cafc:	75fb      	strb	r3, [r7, #23]
          break;
 800cafe:	e002      	b.n	800cb06 <USBD_AUDIO_Setup+0x19e>
          break;
 800cb00:	bf00      	nop
 800cb02:	e008      	b.n	800cb16 <USBD_AUDIO_Setup+0x1ae>
          break;
 800cb04:	bf00      	nop
      }
      break;
 800cb06:	e006      	b.n	800cb16 <USBD_AUDIO_Setup+0x1ae>
    default:
      USBD_CtlError(pdev, req);
 800cb08:	6839      	ldr	r1, [r7, #0]
 800cb0a:	6878      	ldr	r0, [r7, #4]
 800cb0c:	f001 fc0d 	bl	800e32a <USBD_CtlError>
      ret = USBD_FAIL;
 800cb10:	2303      	movs	r3, #3
 800cb12:	75fb      	strb	r3, [r7, #23]
      break;
 800cb14:	bf00      	nop
  }

  return (uint8_t)ret;
 800cb16:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb18:	4618      	mov	r0, r3
 800cb1a:	3718      	adds	r7, #24
 800cb1c:	46bd      	mov	sp, r7
 800cb1e:	bd80      	pop	{r7, pc}

0800cb20 <USBD_AUDIO_GetCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_AUDIO_GetCfgDesc(uint16_t *length)
{
 800cb20:	b480      	push	{r7}
 800cb22:	b083      	sub	sp, #12
 800cb24:	af00      	add	r7, sp, #0
 800cb26:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_AUDIO_CfgDesc);
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	226d      	movs	r2, #109	@ 0x6d
 800cb2c:	801a      	strh	r2, [r3, #0]

  return USBD_AUDIO_CfgDesc;
 800cb2e:	4b03      	ldr	r3, [pc, #12]	@ (800cb3c <USBD_AUDIO_GetCfgDesc+0x1c>)
}
 800cb30:	4618      	mov	r0, r3
 800cb32:	370c      	adds	r7, #12
 800cb34:	46bd      	mov	sp, r7
 800cb36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb3a:	4770      	bx	lr
 800cb3c:	24000048 	.word	0x24000048

0800cb40 <USBD_AUDIO_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800cb40:	b480      	push	{r7}
 800cb42:	b083      	sub	sp, #12
 800cb44:	af00      	add	r7, sp, #0
 800cb46:	6078      	str	r0, [r7, #4]
 800cb48:	460b      	mov	r3, r1
 800cb4a:	70fb      	strb	r3, [r7, #3]
  UNUSED(pdev);
  UNUSED(epnum);

  /* Only OUT data are processed */
  return (uint8_t)USBD_OK;
 800cb4c:	2300      	movs	r3, #0
}
 800cb4e:	4618      	mov	r0, r3
 800cb50:	370c      	adds	r7, #12
 800cb52:	46bd      	mov	sp, r7
 800cb54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb58:	4770      	bx	lr

0800cb5a <USBD_AUDIO_EP0_RxReady>:
  *         handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800cb5a:	b580      	push	{r7, lr}
 800cb5c:	b084      	sub	sp, #16
 800cb5e:	af00      	add	r7, sp, #0
 800cb60:	6078      	str	r0, [r7, #4]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	32b0      	adds	r2, #176	@ 0xb0
 800cb6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb70:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 800cb72:	68fb      	ldr	r3, [r7, #12]
 800cb74:	2b00      	cmp	r3, #0
 800cb76:	d101      	bne.n	800cb7c <USBD_AUDIO_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800cb78:	2303      	movs	r3, #3
 800cb7a:	e02a      	b.n	800cbd2 <USBD_AUDIO_EP0_RxReady+0x78>
  }

  if (haudio->control.cmd == AUDIO_REQ_SET_CUR)
 800cb7c:	68fb      	ldr	r3, [r7, #12]
 800cb7e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800cb82:	f893 3c0a 	ldrb.w	r3, [r3, #3082]	@ 0xc0a
 800cb86:	2b01      	cmp	r3, #1
 800cb88:	d122      	bne.n	800cbd0 <USBD_AUDIO_EP0_RxReady+0x76>
  {
    /* In this driver, to simplify code, only SET_CUR request is managed */

    if (haudio->control.unit == AUDIO_OUT_STREAMING_CTRL)
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800cb90:	f893 3c4c 	ldrb.w	r3, [r3, #3148]	@ 0xc4c
 800cb94:	2b02      	cmp	r3, #2
 800cb96:	d11b      	bne.n	800cbd0 <USBD_AUDIO_EP0_RxReady+0x76>
    {
      ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->MuteCtl(haudio->control.data[0]);
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800cb9e:	687a      	ldr	r2, [r7, #4]
 800cba0:	33b0      	adds	r3, #176	@ 0xb0
 800cba2:	009b      	lsls	r3, r3, #2
 800cba4:	4413      	add	r3, r2
 800cba6:	685b      	ldr	r3, [r3, #4]
 800cba8:	691b      	ldr	r3, [r3, #16]
 800cbaa:	68fa      	ldr	r2, [r7, #12]
 800cbac:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 800cbb0:	f892 2c0b 	ldrb.w	r2, [r2, #3083]	@ 0xc0b
 800cbb4:	4610      	mov	r0, r2
 800cbb6:	4798      	blx	r3
      haudio->control.cmd = 0U;
 800cbb8:	68fb      	ldr	r3, [r7, #12]
 800cbba:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800cbbe:	2200      	movs	r2, #0
 800cbc0:	f883 2c0a 	strb.w	r2, [r3, #3082]	@ 0xc0a
      haudio->control.len = 0U;
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800cbca:	2200      	movs	r2, #0
 800cbcc:	f883 2c4b 	strb.w	r2, [r3, #3147]	@ 0xc4b
    }
  }

  return (uint8_t)USBD_OK;
 800cbd0:	2300      	movs	r3, #0
}
 800cbd2:	4618      	mov	r0, r3
 800cbd4:	3710      	adds	r7, #16
 800cbd6:	46bd      	mov	sp, r7
 800cbd8:	bd80      	pop	{r7, pc}

0800cbda <USBD_AUDIO_EP0_TxReady>:
  *         handle EP0 TRx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_EP0_TxReady(USBD_HandleTypeDef *pdev)
{
 800cbda:	b480      	push	{r7}
 800cbdc:	b083      	sub	sp, #12
 800cbde:	af00      	add	r7, sp, #0
 800cbe0:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  /* Only OUT control data are processed */
  return (uint8_t)USBD_OK;
 800cbe2:	2300      	movs	r3, #0
}
 800cbe4:	4618      	mov	r0, r3
 800cbe6:	370c      	adds	r7, #12
 800cbe8:	46bd      	mov	sp, r7
 800cbea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbee:	4770      	bx	lr

0800cbf0 <USBD_AUDIO_SOF>:
  *         handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_SOF(USBD_HandleTypeDef *pdev)
{
 800cbf0:	b480      	push	{r7}
 800cbf2:	b083      	sub	sp, #12
 800cbf4:	af00      	add	r7, sp, #0
 800cbf6:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  return (uint8_t)USBD_OK;
 800cbf8:	2300      	movs	r3, #0
}
 800cbfa:	4618      	mov	r0, r3
 800cbfc:	370c      	adds	r7, #12
 800cbfe:	46bd      	mov	sp, r7
 800cc00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc04:	4770      	bx	lr

0800cc06 <USBD_AUDIO_IsoINIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_IsoINIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800cc06:	b480      	push	{r7}
 800cc08:	b083      	sub	sp, #12
 800cc0a:	af00      	add	r7, sp, #0
 800cc0c:	6078      	str	r0, [r7, #4]
 800cc0e:	460b      	mov	r3, r1
 800cc10:	70fb      	strb	r3, [r7, #3]
  UNUSED(pdev);
  UNUSED(epnum);

  return (uint8_t)USBD_OK;
 800cc12:	2300      	movs	r3, #0
}
 800cc14:	4618      	mov	r0, r3
 800cc16:	370c      	adds	r7, #12
 800cc18:	46bd      	mov	sp, r7
 800cc1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc1e:	4770      	bx	lr

0800cc20 <USBD_AUDIO_IsoOutIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_IsoOutIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800cc20:	b580      	push	{r7, lr}
 800cc22:	b084      	sub	sp, #16
 800cc24:	af00      	add	r7, sp, #0
 800cc26:	6078      	str	r0, [r7, #4]
 800cc28:	460b      	mov	r3, r1
 800cc2a:	70fb      	strb	r3, [r7, #3]
  USBD_AUDIO_HandleTypeDef *haudio;

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	32b0      	adds	r2, #176	@ 0xb0
 800cc36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	d101      	bne.n	800cc42 <USBD_AUDIO_IsoOutIncomplete+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800cc3e:	2303      	movs	r3, #3
 800cc40:	e016      	b.n	800cc70 <USBD_AUDIO_IsoOutIncomplete+0x50>
  }

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	32b0      	adds	r2, #176	@ 0xb0
 800cc4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cc50:	60fb      	str	r3, [r7, #12]

  /* Prepare Out endpoint to receive next audio packet */
  (void)USBD_LL_PrepareReceive(pdev, epnum,
                               &haudio->buffer[haudio->wr_ptr],
 800cc52:	68fb      	ldr	r3, [r7, #12]
 800cc54:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800cc58:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 800cc5c:	461a      	mov	r2, r3
  (void)USBD_LL_PrepareReceive(pdev, epnum,
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	4413      	add	r3, r2
 800cc62:	1d1a      	adds	r2, r3, #4
 800cc64:	78f9      	ldrb	r1, [r7, #3]
 800cc66:	23c0      	movs	r3, #192	@ 0xc0
 800cc68:	6878      	ldr	r0, [r7, #4]
 800cc6a:	f002 f8b7 	bl	800eddc <USBD_LL_PrepareReceive>
                               AUDIO_OUT_PACKET);

  return (uint8_t)USBD_OK;
 800cc6e:	2300      	movs	r3, #0
}
 800cc70:	4618      	mov	r0, r3
 800cc72:	3710      	adds	r7, #16
 800cc74:	46bd      	mov	sp, r7
 800cc76:	bd80      	pop	{r7, pc}

0800cc78 <USBD_AUDIO_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800cc78:	b580      	push	{r7, lr}
 800cc7a:	b084      	sub	sp, #16
 800cc7c:	af00      	add	r7, sp, #0
 800cc7e:	6078      	str	r0, [r7, #4]
 800cc80:	460b      	mov	r3, r1
 800cc82:	70fb      	strb	r3, [r7, #3]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	32b0      	adds	r2, #176	@ 0xb0
 800cc8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cc92:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 800cc94:	68fb      	ldr	r3, [r7, #12]
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d101      	bne.n	800cc9e <USBD_AUDIO_DataOut+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800cc9a:	2303      	movs	r3, #3
 800cc9c:	e07c      	b.n	800cd98 <USBD_AUDIO_DataOut+0x120>
  }

  if (epnum == AUDIOOutEpAdd)
 800cc9e:	4b40      	ldr	r3, [pc, #256]	@ (800cda0 <USBD_AUDIO_DataOut+0x128>)
 800cca0:	781b      	ldrb	r3, [r3, #0]
 800cca2:	78fa      	ldrb	r2, [r7, #3]
 800cca4:	429a      	cmp	r2, r3
 800cca6:	d176      	bne.n	800cd96 <USBD_AUDIO_DataOut+0x11e>
  {
    /* Get received data packet length */
    PacketSize = (uint16_t)USBD_LL_GetRxDataSize(pdev, epnum);
 800cca8:	78fb      	ldrb	r3, [r7, #3]
 800ccaa:	4619      	mov	r1, r3
 800ccac:	6878      	ldr	r0, [r7, #4]
 800ccae:	f002 f8b6 	bl	800ee1e <USBD_LL_GetRxDataSize>
 800ccb2:	4603      	mov	r3, r0
 800ccb4:	817b      	strh	r3, [r7, #10]

    /* Packet received Callback */
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->PeriodicTC(&haudio->buffer[haudio->wr_ptr],
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ccbc:	687a      	ldr	r2, [r7, #4]
 800ccbe:	33b0      	adds	r3, #176	@ 0xb0
 800ccc0:	009b      	lsls	r3, r3, #2
 800ccc2:	4413      	add	r3, r2
 800ccc4:	685b      	ldr	r3, [r3, #4]
 800ccc6:	695b      	ldr	r3, [r3, #20]
 800ccc8:	68fa      	ldr	r2, [r7, #12]
 800ccca:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 800ccce:	f8b2 2c08 	ldrh.w	r2, [r2, #3080]	@ 0xc08
 800ccd2:	4611      	mov	r1, r2
 800ccd4:	68fa      	ldr	r2, [r7, #12]
 800ccd6:	440a      	add	r2, r1
 800ccd8:	1d10      	adds	r0, r2, #4
 800ccda:	8979      	ldrh	r1, [r7, #10]
 800ccdc:	2201      	movs	r2, #1
 800ccde:	4798      	blx	r3
                                                                          PacketSize, AUDIO_OUT_TC);

    /* Increment the Buffer pointer or roll it back when all buffers are full */
    haudio->wr_ptr += PacketSize;
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800cce6:	f8b3 2c08 	ldrh.w	r2, [r3, #3080]	@ 0xc08
 800ccea:	897b      	ldrh	r3, [r7, #10]
 800ccec:	4413      	add	r3, r2
 800ccee:	b29a      	uxth	r2, r3
 800ccf0:	68fb      	ldr	r3, [r7, #12]
 800ccf2:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800ccf6:	f8a3 2c08 	strh.w	r2, [r3, #3080]	@ 0xc08

    if (haudio->wr_ptr >= AUDIO_TOTAL_BUF_SIZE)
 800ccfa:	68fb      	ldr	r3, [r7, #12]
 800ccfc:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800cd00:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 800cd04:	f5b3 5f70 	cmp.w	r3, #15360	@ 0x3c00
 800cd08:	d321      	bcc.n	800cd4e <USBD_AUDIO_DataOut+0xd6>
    {
      /* All buffers are full: roll back */
      haudio->wr_ptr = 0U;
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800cd10:	2200      	movs	r2, #0
 800cd12:	f8a3 2c08 	strh.w	r2, [r3, #3080]	@ 0xc08

      if (haudio->offset == AUDIO_OFFSET_UNKNOWN)
 800cd16:	68fb      	ldr	r3, [r7, #12]
 800cd18:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800cd1c:	f893 3c04 	ldrb.w	r3, [r3, #3076]	@ 0xc04
 800cd20:	2b03      	cmp	r3, #3
 800cd22:	d114      	bne.n	800cd4e <USBD_AUDIO_DataOut+0xd6>
      {
        ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->AudioCmd(&haudio->buffer[0],
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800cd2a:	687a      	ldr	r2, [r7, #4]
 800cd2c:	33b0      	adds	r3, #176	@ 0xb0
 800cd2e:	009b      	lsls	r3, r3, #2
 800cd30:	4413      	add	r3, r2
 800cd32:	685b      	ldr	r3, [r3, #4]
 800cd34:	689b      	ldr	r3, [r3, #8]
 800cd36:	68fa      	ldr	r2, [r7, #12]
 800cd38:	1d10      	adds	r0, r2, #4
 800cd3a:	2201      	movs	r2, #1
 800cd3c:	f44f 51f0 	mov.w	r1, #7680	@ 0x1e00
 800cd40:	4798      	blx	r3
                                                                            AUDIO_TOTAL_BUF_SIZE / 2U,
                                                                            AUDIO_CMD_START);
        haudio->offset = AUDIO_OFFSET_NONE;
 800cd42:	68fb      	ldr	r3, [r7, #12]
 800cd44:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800cd48:	2200      	movs	r2, #0
 800cd4a:	f883 2c04 	strb.w	r2, [r3, #3076]	@ 0xc04
      }
    }

    if (haudio->rd_enable == 0U)
 800cd4e:	68fb      	ldr	r3, [r7, #12]
 800cd50:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800cd54:	f893 3c05 	ldrb.w	r3, [r3, #3077]	@ 0xc05
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d10d      	bne.n	800cd78 <USBD_AUDIO_DataOut+0x100>
    {
      if (haudio->wr_ptr == (AUDIO_TOTAL_BUF_SIZE / 2U))
 800cd5c:	68fb      	ldr	r3, [r7, #12]
 800cd5e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800cd62:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 800cd66:	f5b3 5ff0 	cmp.w	r3, #7680	@ 0x1e00
 800cd6a:	d105      	bne.n	800cd78 <USBD_AUDIO_DataOut+0x100>
      {
        haudio->rd_enable = 1U;
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800cd72:	2201      	movs	r2, #1
 800cd74:	f883 2c05 	strb.w	r2, [r3, #3077]	@ 0xc05
      }
    }

    /* Prepare Out endpoint to receive next audio packet */
    (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd,
 800cd78:	4b09      	ldr	r3, [pc, #36]	@ (800cda0 <USBD_AUDIO_DataOut+0x128>)
 800cd7a:	7819      	ldrb	r1, [r3, #0]
                                 &haudio->buffer[haudio->wr_ptr],
 800cd7c:	68fb      	ldr	r3, [r7, #12]
 800cd7e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800cd82:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 800cd86:	461a      	mov	r2, r3
    (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd,
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	4413      	add	r3, r2
 800cd8c:	1d1a      	adds	r2, r3, #4
 800cd8e:	23c0      	movs	r3, #192	@ 0xc0
 800cd90:	6878      	ldr	r0, [r7, #4]
 800cd92:	f002 f823 	bl	800eddc <USBD_LL_PrepareReceive>
                                 AUDIO_OUT_PACKET);
  }

  return (uint8_t)USBD_OK;
 800cd96:	2300      	movs	r3, #0
}
 800cd98:	4618      	mov	r0, r3
 800cd9a:	3710      	adds	r7, #16
 800cd9c:	46bd      	mov	sp, r7
 800cd9e:	bd80      	pop	{r7, pc}
 800cda0:	240000c2 	.word	0x240000c2

0800cda4 <AUDIO_REQ_GetCurrent>:
  * @param  pdev: device instance
  * @param  req: setup class request
  * @retval status
  */
static void AUDIO_REQ_GetCurrent(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cda4:	b580      	push	{r7, lr}
 800cda6:	b084      	sub	sp, #16
 800cda8:	af00      	add	r7, sp, #0
 800cdaa:	6078      	str	r0, [r7, #4]
 800cdac:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	32b0      	adds	r2, #176	@ 0xb0
 800cdb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cdbc:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	d017      	beq.n	800cdf4 <AUDIO_REQ_GetCurrent+0x50>
  {
    return;
  }

  (void)USBD_memset(haudio->control.data, 0, USB_MAX_EP0_SIZE);
 800cdc4:	68fa      	ldr	r2, [r7, #12]
 800cdc6:	f643 430b 	movw	r3, #15371	@ 0x3c0b
 800cdca:	4413      	add	r3, r2
 800cdcc:	2240      	movs	r2, #64	@ 0x40
 800cdce:	2100      	movs	r1, #0
 800cdd0:	4618      	mov	r0, r3
 800cdd2:	f002 f87b 	bl	800eecc <memset>

  /* Send the current mute state */
  (void)USBD_CtlSendData(pdev, haudio->control.data,
 800cdd6:	68fa      	ldr	r2, [r7, #12]
 800cdd8:	f643 430b 	movw	r3, #15371	@ 0x3c0b
 800cddc:	4413      	add	r3, r2
                         MIN(req->wLength, USB_MAX_EP0_SIZE));
 800cdde:	683a      	ldr	r2, [r7, #0]
 800cde0:	88d2      	ldrh	r2, [r2, #6]
 800cde2:	2a40      	cmp	r2, #64	@ 0x40
 800cde4:	bf28      	it	cs
 800cde6:	2240      	movcs	r2, #64	@ 0x40
 800cde8:	b292      	uxth	r2, r2
  (void)USBD_CtlSendData(pdev, haudio->control.data,
 800cdea:	4619      	mov	r1, r3
 800cdec:	6878      	ldr	r0, [r7, #4]
 800cdee:	f001 fb19 	bl	800e424 <USBD_CtlSendData>
 800cdf2:	e000      	b.n	800cdf6 <AUDIO_REQ_GetCurrent+0x52>
    return;
 800cdf4:	bf00      	nop
}
 800cdf6:	3710      	adds	r7, #16
 800cdf8:	46bd      	mov	sp, r7
 800cdfa:	bd80      	pop	{r7, pc}

0800cdfc <AUDIO_REQ_SetCurrent>:
  * @param  pdev: device instance
  * @param  req: setup class request
  * @retval status
  */
static void AUDIO_REQ_SetCurrent(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cdfc:	b580      	push	{r7, lr}
 800cdfe:	b084      	sub	sp, #16
 800ce00:	af00      	add	r7, sp, #0
 800ce02:	6078      	str	r0, [r7, #4]
 800ce04:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	32b0      	adds	r2, #176	@ 0xb0
 800ce10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ce14:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	d02f      	beq.n	800ce7c <AUDIO_REQ_SetCurrent+0x80>
  {
    return;
  }

  if (req->wLength != 0U)
 800ce1c:	683b      	ldr	r3, [r7, #0]
 800ce1e:	88db      	ldrh	r3, [r3, #6]
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	d02c      	beq.n	800ce7e <AUDIO_REQ_SetCurrent+0x82>
  {
    haudio->control.cmd = AUDIO_REQ_SET_CUR;     /* Set the request value */
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800ce2a:	2201      	movs	r2, #1
 800ce2c:	f883 2c0a 	strb.w	r2, [r3, #3082]	@ 0xc0a
    haudio->control.len = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);  /* Set the request data length */
 800ce30:	683b      	ldr	r3, [r7, #0]
 800ce32:	88db      	ldrh	r3, [r3, #6]
 800ce34:	2b3f      	cmp	r3, #63	@ 0x3f
 800ce36:	d803      	bhi.n	800ce40 <AUDIO_REQ_SetCurrent+0x44>
 800ce38:	683b      	ldr	r3, [r7, #0]
 800ce3a:	88db      	ldrh	r3, [r3, #6]
 800ce3c:	b2da      	uxtb	r2, r3
 800ce3e:	e000      	b.n	800ce42 <AUDIO_REQ_SetCurrent+0x46>
 800ce40:	2240      	movs	r2, #64	@ 0x40
 800ce42:	68fb      	ldr	r3, [r7, #12]
 800ce44:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800ce48:	f883 2c4b 	strb.w	r2, [r3, #3147]	@ 0xc4b
    haudio->control.unit = HIBYTE(req->wIndex);  /* Set the request target unit */
 800ce4c:	683b      	ldr	r3, [r7, #0]
 800ce4e:	889b      	ldrh	r3, [r3, #4]
 800ce50:	0a1b      	lsrs	r3, r3, #8
 800ce52:	b29b      	uxth	r3, r3
 800ce54:	b2da      	uxtb	r2, r3
 800ce56:	68fb      	ldr	r3, [r7, #12]
 800ce58:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800ce5c:	f883 2c4c 	strb.w	r2, [r3, #3148]	@ 0xc4c

    /* Prepare the reception of the buffer over EP0 */
    (void)USBD_CtlPrepareRx(pdev, haudio->control.data, haudio->control.len);
 800ce60:	68fa      	ldr	r2, [r7, #12]
 800ce62:	f643 430b 	movw	r3, #15371	@ 0x3c0b
 800ce66:	4413      	add	r3, r2
 800ce68:	68fa      	ldr	r2, [r7, #12]
 800ce6a:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 800ce6e:	f892 2c4b 	ldrb.w	r2, [r2, #3147]	@ 0xc4b
 800ce72:	4619      	mov	r1, r3
 800ce74:	6878      	ldr	r0, [r7, #4]
 800ce76:	f001 fb01 	bl	800e47c <USBD_CtlPrepareRx>
 800ce7a:	e000      	b.n	800ce7e <AUDIO_REQ_SetCurrent+0x82>
    return;
 800ce7c:	bf00      	nop
  }
}
 800ce7e:	3710      	adds	r7, #16
 800ce80:	46bd      	mov	sp, r7
 800ce82:	bd80      	pop	{r7, pc}

0800ce84 <USBD_AUDIO_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_AUDIO_GetDeviceQualifierDesc(uint16_t *length)
{
 800ce84:	b480      	push	{r7}
 800ce86:	b083      	sub	sp, #12
 800ce88:	af00      	add	r7, sp, #0
 800ce8a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_AUDIO_DeviceQualifierDesc);
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	220a      	movs	r2, #10
 800ce90:	801a      	strh	r2, [r3, #0]

  return USBD_AUDIO_DeviceQualifierDesc;
 800ce92:	4b03      	ldr	r3, [pc, #12]	@ (800cea0 <USBD_AUDIO_GetDeviceQualifierDesc+0x1c>)
}
 800ce94:	4618      	mov	r0, r3
 800ce96:	370c      	adds	r7, #12
 800ce98:	46bd      	mov	sp, r7
 800ce9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce9e:	4770      	bx	lr
 800cea0:	240000b8 	.word	0x240000b8

0800cea4 <USBD_AUDIO_RegisterInterface>:
  * @param  fops: Audio interface callback
  * @retval status
  */
uint8_t USBD_AUDIO_RegisterInterface(USBD_HandleTypeDef *pdev,
                                     USBD_AUDIO_ItfTypeDef *fops)
{
 800cea4:	b480      	push	{r7}
 800cea6:	b083      	sub	sp, #12
 800cea8:	af00      	add	r7, sp, #0
 800ceaa:	6078      	str	r0, [r7, #4]
 800ceac:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800ceae:	683b      	ldr	r3, [r7, #0]
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	d101      	bne.n	800ceb8 <USBD_AUDIO_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800ceb4:	2303      	movs	r3, #3
 800ceb6:	e009      	b.n	800cecc <USBD_AUDIO_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800cebe:	687a      	ldr	r2, [r7, #4]
 800cec0:	33b0      	adds	r3, #176	@ 0xb0
 800cec2:	009b      	lsls	r3, r3, #2
 800cec4:	4413      	add	r3, r2
 800cec6:	683a      	ldr	r2, [r7, #0]
 800cec8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800ceca:	2300      	movs	r3, #0
}
 800cecc:	4618      	mov	r0, r3
 800cece:	370c      	adds	r7, #12
 800ced0:	46bd      	mov	sp, r7
 800ced2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ced6:	4770      	bx	lr

0800ced8 <USBD_AUDIO_GetAudioHeaderDesc>:
  * @param  pdev: device instance
  * @param  pConfDesc:  pointer to Bos descriptor
  * @retval pointer to the Audio AC Header descriptor
  */
static void *USBD_AUDIO_GetAudioHeaderDesc(uint8_t *pConfDesc)
{
 800ced8:	b580      	push	{r7, lr}
 800ceda:	b086      	sub	sp, #24
 800cedc:	af00      	add	r7, sp, #0
 800cede:	6078      	str	r0, [r7, #4]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	60fb      	str	r3, [r7, #12]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	617b      	str	r3, [r7, #20]
  uint8_t *pAudioDesc =  NULL;
 800cee8:	2300      	movs	r3, #0
 800ceea:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800ceec:	68fb      	ldr	r3, [r7, #12]
 800ceee:	885b      	ldrh	r3, [r3, #2]
 800cef0:	b29b      	uxth	r3, r3
 800cef2:	68fa      	ldr	r2, [r7, #12]
 800cef4:	7812      	ldrb	r2, [r2, #0]
 800cef6:	4293      	cmp	r3, r2
 800cef8:	d91b      	bls.n	800cf32 <USBD_AUDIO_GetAudioHeaderDesc+0x5a>
  {
    ptr = desc->bLength;
 800cefa:	68fb      	ldr	r3, [r7, #12]
 800cefc:	781b      	ldrb	r3, [r3, #0]
 800cefe:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800cf00:	e011      	b.n	800cf26 <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800cf02:	f107 030a 	add.w	r3, r7, #10
 800cf06:	4619      	mov	r1, r3
 800cf08:	6978      	ldr	r0, [r7, #20]
 800cf0a:	f000 fbe6 	bl	800d6da <USBD_GetNextDesc>
 800cf0e:	6178      	str	r0, [r7, #20]
      if ((pdesc->bDescriptorType == AUDIO_INTERFACE_DESCRIPTOR_TYPE) &&
 800cf10:	697b      	ldr	r3, [r7, #20]
 800cf12:	785b      	ldrb	r3, [r3, #1]
 800cf14:	2b24      	cmp	r3, #36	@ 0x24
 800cf16:	d106      	bne.n	800cf26 <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
          (pdesc->bDescriptorSubType == AUDIO_CONTROL_HEADER))
 800cf18:	697b      	ldr	r3, [r7, #20]
 800cf1a:	789b      	ldrb	r3, [r3, #2]
      if ((pdesc->bDescriptorType == AUDIO_INTERFACE_DESCRIPTOR_TYPE) &&
 800cf1c:	2b01      	cmp	r3, #1
 800cf1e:	d102      	bne.n	800cf26 <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
      {
        pAudioDesc = (uint8_t *)pdesc;
 800cf20:	697b      	ldr	r3, [r7, #20]
 800cf22:	613b      	str	r3, [r7, #16]
        break;
 800cf24:	e005      	b.n	800cf32 <USBD_AUDIO_GetAudioHeaderDesc+0x5a>
    while (ptr < desc->wTotalLength)
 800cf26:	68fb      	ldr	r3, [r7, #12]
 800cf28:	885b      	ldrh	r3, [r3, #2]
 800cf2a:	b29a      	uxth	r2, r3
 800cf2c:	897b      	ldrh	r3, [r7, #10]
 800cf2e:	429a      	cmp	r2, r3
 800cf30:	d8e7      	bhi.n	800cf02 <USBD_AUDIO_GetAudioHeaderDesc+0x2a>
      }
    }
  }
  return pAudioDesc;
 800cf32:	693b      	ldr	r3, [r7, #16]
}
 800cf34:	4618      	mov	r0, r3
 800cf36:	3718      	adds	r7, #24
 800cf38:	46bd      	mov	sp, r7
 800cf3a:	bd80      	pop	{r7, pc}

0800cf3c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800cf3c:	b580      	push	{r7, lr}
 800cf3e:	b086      	sub	sp, #24
 800cf40:	af00      	add	r7, sp, #0
 800cf42:	60f8      	str	r0, [r7, #12]
 800cf44:	60b9      	str	r1, [r7, #8]
 800cf46:	4613      	mov	r3, r2
 800cf48:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800cf4a:	68fb      	ldr	r3, [r7, #12]
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	d101      	bne.n	800cf54 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800cf50:	2303      	movs	r3, #3
 800cf52:	e01f      	b.n	800cf94 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800cf54:	68fb      	ldr	r3, [r7, #12]
 800cf56:	2200      	movs	r2, #0
 800cf58:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800cf5c:	68fb      	ldr	r3, [r7, #12]
 800cf5e:	2200      	movs	r2, #0
 800cf60:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800cf64:	68fb      	ldr	r3, [r7, #12]
 800cf66:	2200      	movs	r2, #0
 800cf68:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800cf6c:	68bb      	ldr	r3, [r7, #8]
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	d003      	beq.n	800cf7a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800cf72:	68fb      	ldr	r3, [r7, #12]
 800cf74:	68ba      	ldr	r2, [r7, #8]
 800cf76:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800cf7a:	68fb      	ldr	r3, [r7, #12]
 800cf7c:	2201      	movs	r2, #1
 800cf7e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800cf82:	68fb      	ldr	r3, [r7, #12]
 800cf84:	79fa      	ldrb	r2, [r7, #7]
 800cf86:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800cf88:	68f8      	ldr	r0, [r7, #12]
 800cf8a:	f001 fdcd 	bl	800eb28 <USBD_LL_Init>
 800cf8e:	4603      	mov	r3, r0
 800cf90:	75fb      	strb	r3, [r7, #23]

  return ret;
 800cf92:	7dfb      	ldrb	r3, [r7, #23]
}
 800cf94:	4618      	mov	r0, r3
 800cf96:	3718      	adds	r7, #24
 800cf98:	46bd      	mov	sp, r7
 800cf9a:	bd80      	pop	{r7, pc}

0800cf9c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800cf9c:	b580      	push	{r7, lr}
 800cf9e:	b084      	sub	sp, #16
 800cfa0:	af00      	add	r7, sp, #0
 800cfa2:	6078      	str	r0, [r7, #4]
 800cfa4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800cfa6:	2300      	movs	r3, #0
 800cfa8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800cfaa:	683b      	ldr	r3, [r7, #0]
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d101      	bne.n	800cfb4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800cfb0:	2303      	movs	r3, #3
 800cfb2:	e025      	b.n	800d000 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	683a      	ldr	r2, [r7, #0]
 800cfb8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	32ae      	adds	r2, #174	@ 0xae
 800cfc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cfca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	d00f      	beq.n	800cff0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	32ae      	adds	r2, #174	@ 0xae
 800cfda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cfde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cfe0:	f107 020e 	add.w	r2, r7, #14
 800cfe4:	4610      	mov	r0, r2
 800cfe6:	4798      	blx	r3
 800cfe8:	4602      	mov	r2, r0
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800cff6:	1c5a      	adds	r2, r3, #1
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800cffe:	2300      	movs	r3, #0
}
 800d000:	4618      	mov	r0, r3
 800d002:	3710      	adds	r7, #16
 800d004:	46bd      	mov	sp, r7
 800d006:	bd80      	pop	{r7, pc}

0800d008 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800d008:	b580      	push	{r7, lr}
 800d00a:	b082      	sub	sp, #8
 800d00c:	af00      	add	r7, sp, #0
 800d00e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800d010:	6878      	ldr	r0, [r7, #4]
 800d012:	f001 fdd9 	bl	800ebc8 <USBD_LL_Start>
 800d016:	4603      	mov	r3, r0
}
 800d018:	4618      	mov	r0, r3
 800d01a:	3708      	adds	r7, #8
 800d01c:	46bd      	mov	sp, r7
 800d01e:	bd80      	pop	{r7, pc}

0800d020 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800d020:	b480      	push	{r7}
 800d022:	b083      	sub	sp, #12
 800d024:	af00      	add	r7, sp, #0
 800d026:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d028:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800d02a:	4618      	mov	r0, r3
 800d02c:	370c      	adds	r7, #12
 800d02e:	46bd      	mov	sp, r7
 800d030:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d034:	4770      	bx	lr

0800d036 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d036:	b580      	push	{r7, lr}
 800d038:	b084      	sub	sp, #16
 800d03a:	af00      	add	r7, sp, #0
 800d03c:	6078      	str	r0, [r7, #4]
 800d03e:	460b      	mov	r3, r1
 800d040:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800d042:	2300      	movs	r3, #0
 800d044:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d009      	beq.n	800d064 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	78fa      	ldrb	r2, [r7, #3]
 800d05a:	4611      	mov	r1, r2
 800d05c:	6878      	ldr	r0, [r7, #4]
 800d05e:	4798      	blx	r3
 800d060:	4603      	mov	r3, r0
 800d062:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d064:	7bfb      	ldrb	r3, [r7, #15]
}
 800d066:	4618      	mov	r0, r3
 800d068:	3710      	adds	r7, #16
 800d06a:	46bd      	mov	sp, r7
 800d06c:	bd80      	pop	{r7, pc}

0800d06e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d06e:	b580      	push	{r7, lr}
 800d070:	b084      	sub	sp, #16
 800d072:	af00      	add	r7, sp, #0
 800d074:	6078      	str	r0, [r7, #4]
 800d076:	460b      	mov	r3, r1
 800d078:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800d07a:	2300      	movs	r3, #0
 800d07c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d084:	685b      	ldr	r3, [r3, #4]
 800d086:	78fa      	ldrb	r2, [r7, #3]
 800d088:	4611      	mov	r1, r2
 800d08a:	6878      	ldr	r0, [r7, #4]
 800d08c:	4798      	blx	r3
 800d08e:	4603      	mov	r3, r0
 800d090:	2b00      	cmp	r3, #0
 800d092:	d001      	beq.n	800d098 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800d094:	2303      	movs	r3, #3
 800d096:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d098:	7bfb      	ldrb	r3, [r7, #15]
}
 800d09a:	4618      	mov	r0, r3
 800d09c:	3710      	adds	r7, #16
 800d09e:	46bd      	mov	sp, r7
 800d0a0:	bd80      	pop	{r7, pc}

0800d0a2 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800d0a2:	b580      	push	{r7, lr}
 800d0a4:	b084      	sub	sp, #16
 800d0a6:	af00      	add	r7, sp, #0
 800d0a8:	6078      	str	r0, [r7, #4]
 800d0aa:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d0b2:	6839      	ldr	r1, [r7, #0]
 800d0b4:	4618      	mov	r0, r3
 800d0b6:	f001 f8fe 	bl	800e2b6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	2201      	movs	r2, #1
 800d0be:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800d0c8:	461a      	mov	r2, r3
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800d0d6:	f003 031f 	and.w	r3, r3, #31
 800d0da:	2b02      	cmp	r3, #2
 800d0dc:	d01a      	beq.n	800d114 <USBD_LL_SetupStage+0x72>
 800d0de:	2b02      	cmp	r3, #2
 800d0e0:	d822      	bhi.n	800d128 <USBD_LL_SetupStage+0x86>
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	d002      	beq.n	800d0ec <USBD_LL_SetupStage+0x4a>
 800d0e6:	2b01      	cmp	r3, #1
 800d0e8:	d00a      	beq.n	800d100 <USBD_LL_SetupStage+0x5e>
 800d0ea:	e01d      	b.n	800d128 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d0f2:	4619      	mov	r1, r3
 800d0f4:	6878      	ldr	r0, [r7, #4]
 800d0f6:	f000 fb2b 	bl	800d750 <USBD_StdDevReq>
 800d0fa:	4603      	mov	r3, r0
 800d0fc:	73fb      	strb	r3, [r7, #15]
      break;
 800d0fe:	e020      	b.n	800d142 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d106:	4619      	mov	r1, r3
 800d108:	6878      	ldr	r0, [r7, #4]
 800d10a:	f000 fb93 	bl	800d834 <USBD_StdItfReq>
 800d10e:	4603      	mov	r3, r0
 800d110:	73fb      	strb	r3, [r7, #15]
      break;
 800d112:	e016      	b.n	800d142 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d11a:	4619      	mov	r1, r3
 800d11c:	6878      	ldr	r0, [r7, #4]
 800d11e:	f000 fbf5 	bl	800d90c <USBD_StdEPReq>
 800d122:	4603      	mov	r3, r0
 800d124:	73fb      	strb	r3, [r7, #15]
      break;
 800d126:	e00c      	b.n	800d142 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800d12e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800d132:	b2db      	uxtb	r3, r3
 800d134:	4619      	mov	r1, r3
 800d136:	6878      	ldr	r0, [r7, #4]
 800d138:	f001 fda6 	bl	800ec88 <USBD_LL_StallEP>
 800d13c:	4603      	mov	r3, r0
 800d13e:	73fb      	strb	r3, [r7, #15]
      break;
 800d140:	bf00      	nop
  }

  return ret;
 800d142:	7bfb      	ldrb	r3, [r7, #15]
}
 800d144:	4618      	mov	r0, r3
 800d146:	3710      	adds	r7, #16
 800d148:	46bd      	mov	sp, r7
 800d14a:	bd80      	pop	{r7, pc}

0800d14c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800d14c:	b580      	push	{r7, lr}
 800d14e:	b086      	sub	sp, #24
 800d150:	af00      	add	r7, sp, #0
 800d152:	60f8      	str	r0, [r7, #12]
 800d154:	460b      	mov	r3, r1
 800d156:	607a      	str	r2, [r7, #4]
 800d158:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800d15a:	2300      	movs	r3, #0
 800d15c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800d15e:	7afb      	ldrb	r3, [r7, #11]
 800d160:	2b00      	cmp	r3, #0
 800d162:	d16e      	bne.n	800d242 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800d164:	68fb      	ldr	r3, [r7, #12]
 800d166:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800d16a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800d16c:	68fb      	ldr	r3, [r7, #12]
 800d16e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800d172:	2b03      	cmp	r3, #3
 800d174:	f040 8098 	bne.w	800d2a8 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800d178:	693b      	ldr	r3, [r7, #16]
 800d17a:	689a      	ldr	r2, [r3, #8]
 800d17c:	693b      	ldr	r3, [r7, #16]
 800d17e:	68db      	ldr	r3, [r3, #12]
 800d180:	429a      	cmp	r2, r3
 800d182:	d913      	bls.n	800d1ac <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800d184:	693b      	ldr	r3, [r7, #16]
 800d186:	689a      	ldr	r2, [r3, #8]
 800d188:	693b      	ldr	r3, [r7, #16]
 800d18a:	68db      	ldr	r3, [r3, #12]
 800d18c:	1ad2      	subs	r2, r2, r3
 800d18e:	693b      	ldr	r3, [r7, #16]
 800d190:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800d192:	693b      	ldr	r3, [r7, #16]
 800d194:	68da      	ldr	r2, [r3, #12]
 800d196:	693b      	ldr	r3, [r7, #16]
 800d198:	689b      	ldr	r3, [r3, #8]
 800d19a:	4293      	cmp	r3, r2
 800d19c:	bf28      	it	cs
 800d19e:	4613      	movcs	r3, r2
 800d1a0:	461a      	mov	r2, r3
 800d1a2:	6879      	ldr	r1, [r7, #4]
 800d1a4:	68f8      	ldr	r0, [r7, #12]
 800d1a6:	f001 f986 	bl	800e4b6 <USBD_CtlContinueRx>
 800d1aa:	e07d      	b.n	800d2a8 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800d1ac:	68fb      	ldr	r3, [r7, #12]
 800d1ae:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800d1b2:	f003 031f 	and.w	r3, r3, #31
 800d1b6:	2b02      	cmp	r3, #2
 800d1b8:	d014      	beq.n	800d1e4 <USBD_LL_DataOutStage+0x98>
 800d1ba:	2b02      	cmp	r3, #2
 800d1bc:	d81d      	bhi.n	800d1fa <USBD_LL_DataOutStage+0xae>
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d002      	beq.n	800d1c8 <USBD_LL_DataOutStage+0x7c>
 800d1c2:	2b01      	cmp	r3, #1
 800d1c4:	d003      	beq.n	800d1ce <USBD_LL_DataOutStage+0x82>
 800d1c6:	e018      	b.n	800d1fa <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800d1c8:	2300      	movs	r3, #0
 800d1ca:	75bb      	strb	r3, [r7, #22]
            break;
 800d1cc:	e018      	b.n	800d200 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800d1d4:	b2db      	uxtb	r3, r3
 800d1d6:	4619      	mov	r1, r3
 800d1d8:	68f8      	ldr	r0, [r7, #12]
 800d1da:	f000 fa64 	bl	800d6a6 <USBD_CoreFindIF>
 800d1de:	4603      	mov	r3, r0
 800d1e0:	75bb      	strb	r3, [r7, #22]
            break;
 800d1e2:	e00d      	b.n	800d200 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800d1ea:	b2db      	uxtb	r3, r3
 800d1ec:	4619      	mov	r1, r3
 800d1ee:	68f8      	ldr	r0, [r7, #12]
 800d1f0:	f000 fa66 	bl	800d6c0 <USBD_CoreFindEP>
 800d1f4:	4603      	mov	r3, r0
 800d1f6:	75bb      	strb	r3, [r7, #22]
            break;
 800d1f8:	e002      	b.n	800d200 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800d1fa:	2300      	movs	r3, #0
 800d1fc:	75bb      	strb	r3, [r7, #22]
            break;
 800d1fe:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800d200:	7dbb      	ldrb	r3, [r7, #22]
 800d202:	2b00      	cmp	r3, #0
 800d204:	d119      	bne.n	800d23a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d206:	68fb      	ldr	r3, [r7, #12]
 800d208:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d20c:	b2db      	uxtb	r3, r3
 800d20e:	2b03      	cmp	r3, #3
 800d210:	d113      	bne.n	800d23a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800d212:	7dba      	ldrb	r2, [r7, #22]
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	32ae      	adds	r2, #174	@ 0xae
 800d218:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d21c:	691b      	ldr	r3, [r3, #16]
 800d21e:	2b00      	cmp	r3, #0
 800d220:	d00b      	beq.n	800d23a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800d222:	7dba      	ldrb	r2, [r7, #22]
 800d224:	68fb      	ldr	r3, [r7, #12]
 800d226:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800d22a:	7dba      	ldrb	r2, [r7, #22]
 800d22c:	68fb      	ldr	r3, [r7, #12]
 800d22e:	32ae      	adds	r2, #174	@ 0xae
 800d230:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d234:	691b      	ldr	r3, [r3, #16]
 800d236:	68f8      	ldr	r0, [r7, #12]
 800d238:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800d23a:	68f8      	ldr	r0, [r7, #12]
 800d23c:	f001 f94c 	bl	800e4d8 <USBD_CtlSendStatus>
 800d240:	e032      	b.n	800d2a8 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800d242:	7afb      	ldrb	r3, [r7, #11]
 800d244:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d248:	b2db      	uxtb	r3, r3
 800d24a:	4619      	mov	r1, r3
 800d24c:	68f8      	ldr	r0, [r7, #12]
 800d24e:	f000 fa37 	bl	800d6c0 <USBD_CoreFindEP>
 800d252:	4603      	mov	r3, r0
 800d254:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d256:	7dbb      	ldrb	r3, [r7, #22]
 800d258:	2bff      	cmp	r3, #255	@ 0xff
 800d25a:	d025      	beq.n	800d2a8 <USBD_LL_DataOutStage+0x15c>
 800d25c:	7dbb      	ldrb	r3, [r7, #22]
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d122      	bne.n	800d2a8 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d262:	68fb      	ldr	r3, [r7, #12]
 800d264:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d268:	b2db      	uxtb	r3, r3
 800d26a:	2b03      	cmp	r3, #3
 800d26c:	d117      	bne.n	800d29e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800d26e:	7dba      	ldrb	r2, [r7, #22]
 800d270:	68fb      	ldr	r3, [r7, #12]
 800d272:	32ae      	adds	r2, #174	@ 0xae
 800d274:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d278:	699b      	ldr	r3, [r3, #24]
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d00f      	beq.n	800d29e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800d27e:	7dba      	ldrb	r2, [r7, #22]
 800d280:	68fb      	ldr	r3, [r7, #12]
 800d282:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800d286:	7dba      	ldrb	r2, [r7, #22]
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	32ae      	adds	r2, #174	@ 0xae
 800d28c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d290:	699b      	ldr	r3, [r3, #24]
 800d292:	7afa      	ldrb	r2, [r7, #11]
 800d294:	4611      	mov	r1, r2
 800d296:	68f8      	ldr	r0, [r7, #12]
 800d298:	4798      	blx	r3
 800d29a:	4603      	mov	r3, r0
 800d29c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800d29e:	7dfb      	ldrb	r3, [r7, #23]
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d001      	beq.n	800d2a8 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800d2a4:	7dfb      	ldrb	r3, [r7, #23]
 800d2a6:	e000      	b.n	800d2aa <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800d2a8:	2300      	movs	r3, #0
}
 800d2aa:	4618      	mov	r0, r3
 800d2ac:	3718      	adds	r7, #24
 800d2ae:	46bd      	mov	sp, r7
 800d2b0:	bd80      	pop	{r7, pc}

0800d2b2 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800d2b2:	b580      	push	{r7, lr}
 800d2b4:	b086      	sub	sp, #24
 800d2b6:	af00      	add	r7, sp, #0
 800d2b8:	60f8      	str	r0, [r7, #12]
 800d2ba:	460b      	mov	r3, r1
 800d2bc:	607a      	str	r2, [r7, #4]
 800d2be:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800d2c0:	7afb      	ldrb	r3, [r7, #11]
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	d16f      	bne.n	800d3a6 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800d2c6:	68fb      	ldr	r3, [r7, #12]
 800d2c8:	3314      	adds	r3, #20
 800d2ca:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800d2cc:	68fb      	ldr	r3, [r7, #12]
 800d2ce:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800d2d2:	2b02      	cmp	r3, #2
 800d2d4:	d15a      	bne.n	800d38c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800d2d6:	693b      	ldr	r3, [r7, #16]
 800d2d8:	689a      	ldr	r2, [r3, #8]
 800d2da:	693b      	ldr	r3, [r7, #16]
 800d2dc:	68db      	ldr	r3, [r3, #12]
 800d2de:	429a      	cmp	r2, r3
 800d2e0:	d914      	bls.n	800d30c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800d2e2:	693b      	ldr	r3, [r7, #16]
 800d2e4:	689a      	ldr	r2, [r3, #8]
 800d2e6:	693b      	ldr	r3, [r7, #16]
 800d2e8:	68db      	ldr	r3, [r3, #12]
 800d2ea:	1ad2      	subs	r2, r2, r3
 800d2ec:	693b      	ldr	r3, [r7, #16]
 800d2ee:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800d2f0:	693b      	ldr	r3, [r7, #16]
 800d2f2:	689b      	ldr	r3, [r3, #8]
 800d2f4:	461a      	mov	r2, r3
 800d2f6:	6879      	ldr	r1, [r7, #4]
 800d2f8:	68f8      	ldr	r0, [r7, #12]
 800d2fa:	f001 f8ae 	bl	800e45a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d2fe:	2300      	movs	r3, #0
 800d300:	2200      	movs	r2, #0
 800d302:	2100      	movs	r1, #0
 800d304:	68f8      	ldr	r0, [r7, #12]
 800d306:	f001 fd69 	bl	800eddc <USBD_LL_PrepareReceive>
 800d30a:	e03f      	b.n	800d38c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800d30c:	693b      	ldr	r3, [r7, #16]
 800d30e:	68da      	ldr	r2, [r3, #12]
 800d310:	693b      	ldr	r3, [r7, #16]
 800d312:	689b      	ldr	r3, [r3, #8]
 800d314:	429a      	cmp	r2, r3
 800d316:	d11c      	bne.n	800d352 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800d318:	693b      	ldr	r3, [r7, #16]
 800d31a:	685a      	ldr	r2, [r3, #4]
 800d31c:	693b      	ldr	r3, [r7, #16]
 800d31e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800d320:	429a      	cmp	r2, r3
 800d322:	d316      	bcc.n	800d352 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800d324:	693b      	ldr	r3, [r7, #16]
 800d326:	685a      	ldr	r2, [r3, #4]
 800d328:	68fb      	ldr	r3, [r7, #12]
 800d32a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800d32e:	429a      	cmp	r2, r3
 800d330:	d20f      	bcs.n	800d352 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800d332:	2200      	movs	r2, #0
 800d334:	2100      	movs	r1, #0
 800d336:	68f8      	ldr	r0, [r7, #12]
 800d338:	f001 f88f 	bl	800e45a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	2200      	movs	r2, #0
 800d340:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d344:	2300      	movs	r3, #0
 800d346:	2200      	movs	r2, #0
 800d348:	2100      	movs	r1, #0
 800d34a:	68f8      	ldr	r0, [r7, #12]
 800d34c:	f001 fd46 	bl	800eddc <USBD_LL_PrepareReceive>
 800d350:	e01c      	b.n	800d38c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d358:	b2db      	uxtb	r3, r3
 800d35a:	2b03      	cmp	r3, #3
 800d35c:	d10f      	bne.n	800d37e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800d35e:	68fb      	ldr	r3, [r7, #12]
 800d360:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d364:	68db      	ldr	r3, [r3, #12]
 800d366:	2b00      	cmp	r3, #0
 800d368:	d009      	beq.n	800d37e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800d36a:	68fb      	ldr	r3, [r7, #12]
 800d36c:	2200      	movs	r2, #0
 800d36e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d378:	68db      	ldr	r3, [r3, #12]
 800d37a:	68f8      	ldr	r0, [r7, #12]
 800d37c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800d37e:	2180      	movs	r1, #128	@ 0x80
 800d380:	68f8      	ldr	r0, [r7, #12]
 800d382:	f001 fc81 	bl	800ec88 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800d386:	68f8      	ldr	r0, [r7, #12]
 800d388:	f001 f8b9 	bl	800e4fe <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800d38c:	68fb      	ldr	r3, [r7, #12]
 800d38e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800d392:	2b00      	cmp	r3, #0
 800d394:	d03a      	beq.n	800d40c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800d396:	68f8      	ldr	r0, [r7, #12]
 800d398:	f7ff fe42 	bl	800d020 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800d39c:	68fb      	ldr	r3, [r7, #12]
 800d39e:	2200      	movs	r2, #0
 800d3a0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800d3a4:	e032      	b.n	800d40c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800d3a6:	7afb      	ldrb	r3, [r7, #11]
 800d3a8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d3ac:	b2db      	uxtb	r3, r3
 800d3ae:	4619      	mov	r1, r3
 800d3b0:	68f8      	ldr	r0, [r7, #12]
 800d3b2:	f000 f985 	bl	800d6c0 <USBD_CoreFindEP>
 800d3b6:	4603      	mov	r3, r0
 800d3b8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d3ba:	7dfb      	ldrb	r3, [r7, #23]
 800d3bc:	2bff      	cmp	r3, #255	@ 0xff
 800d3be:	d025      	beq.n	800d40c <USBD_LL_DataInStage+0x15a>
 800d3c0:	7dfb      	ldrb	r3, [r7, #23]
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	d122      	bne.n	800d40c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d3cc:	b2db      	uxtb	r3, r3
 800d3ce:	2b03      	cmp	r3, #3
 800d3d0:	d11c      	bne.n	800d40c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800d3d2:	7dfa      	ldrb	r2, [r7, #23]
 800d3d4:	68fb      	ldr	r3, [r7, #12]
 800d3d6:	32ae      	adds	r2, #174	@ 0xae
 800d3d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d3dc:	695b      	ldr	r3, [r3, #20]
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d014      	beq.n	800d40c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800d3e2:	7dfa      	ldrb	r2, [r7, #23]
 800d3e4:	68fb      	ldr	r3, [r7, #12]
 800d3e6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800d3ea:	7dfa      	ldrb	r2, [r7, #23]
 800d3ec:	68fb      	ldr	r3, [r7, #12]
 800d3ee:	32ae      	adds	r2, #174	@ 0xae
 800d3f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d3f4:	695b      	ldr	r3, [r3, #20]
 800d3f6:	7afa      	ldrb	r2, [r7, #11]
 800d3f8:	4611      	mov	r1, r2
 800d3fa:	68f8      	ldr	r0, [r7, #12]
 800d3fc:	4798      	blx	r3
 800d3fe:	4603      	mov	r3, r0
 800d400:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800d402:	7dbb      	ldrb	r3, [r7, #22]
 800d404:	2b00      	cmp	r3, #0
 800d406:	d001      	beq.n	800d40c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800d408:	7dbb      	ldrb	r3, [r7, #22]
 800d40a:	e000      	b.n	800d40e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800d40c:	2300      	movs	r3, #0
}
 800d40e:	4618      	mov	r0, r3
 800d410:	3718      	adds	r7, #24
 800d412:	46bd      	mov	sp, r7
 800d414:	bd80      	pop	{r7, pc}

0800d416 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800d416:	b580      	push	{r7, lr}
 800d418:	b084      	sub	sp, #16
 800d41a:	af00      	add	r7, sp, #0
 800d41c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800d41e:	2300      	movs	r3, #0
 800d420:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	2201      	movs	r2, #1
 800d426:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	2200      	movs	r2, #0
 800d42e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	2200      	movs	r2, #0
 800d436:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	2200      	movs	r2, #0
 800d43c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	2200      	movs	r2, #0
 800d444:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d44e:	2b00      	cmp	r3, #0
 800d450:	d014      	beq.n	800d47c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d458:	685b      	ldr	r3, [r3, #4]
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	d00e      	beq.n	800d47c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d464:	685b      	ldr	r3, [r3, #4]
 800d466:	687a      	ldr	r2, [r7, #4]
 800d468:	6852      	ldr	r2, [r2, #4]
 800d46a:	b2d2      	uxtb	r2, r2
 800d46c:	4611      	mov	r1, r2
 800d46e:	6878      	ldr	r0, [r7, #4]
 800d470:	4798      	blx	r3
 800d472:	4603      	mov	r3, r0
 800d474:	2b00      	cmp	r3, #0
 800d476:	d001      	beq.n	800d47c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800d478:	2303      	movs	r3, #3
 800d47a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d47c:	2340      	movs	r3, #64	@ 0x40
 800d47e:	2200      	movs	r2, #0
 800d480:	2100      	movs	r1, #0
 800d482:	6878      	ldr	r0, [r7, #4]
 800d484:	f001 fbbb 	bl	800ebfe <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	2201      	movs	r2, #1
 800d48c:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	2240      	movs	r2, #64	@ 0x40
 800d494:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d498:	2340      	movs	r3, #64	@ 0x40
 800d49a:	2200      	movs	r2, #0
 800d49c:	2180      	movs	r1, #128	@ 0x80
 800d49e:	6878      	ldr	r0, [r7, #4]
 800d4a0:	f001 fbad 	bl	800ebfe <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	2201      	movs	r2, #1
 800d4a8:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	2240      	movs	r2, #64	@ 0x40
 800d4ae:	621a      	str	r2, [r3, #32]

  return ret;
 800d4b0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d4b2:	4618      	mov	r0, r3
 800d4b4:	3710      	adds	r7, #16
 800d4b6:	46bd      	mov	sp, r7
 800d4b8:	bd80      	pop	{r7, pc}

0800d4ba <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800d4ba:	b480      	push	{r7}
 800d4bc:	b083      	sub	sp, #12
 800d4be:	af00      	add	r7, sp, #0
 800d4c0:	6078      	str	r0, [r7, #4]
 800d4c2:	460b      	mov	r3, r1
 800d4c4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	78fa      	ldrb	r2, [r7, #3]
 800d4ca:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800d4cc:	2300      	movs	r3, #0
}
 800d4ce:	4618      	mov	r0, r3
 800d4d0:	370c      	adds	r7, #12
 800d4d2:	46bd      	mov	sp, r7
 800d4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4d8:	4770      	bx	lr

0800d4da <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800d4da:	b480      	push	{r7}
 800d4dc:	b083      	sub	sp, #12
 800d4de:	af00      	add	r7, sp, #0
 800d4e0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d4e8:	b2db      	uxtb	r3, r3
 800d4ea:	2b04      	cmp	r3, #4
 800d4ec:	d006      	beq.n	800d4fc <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d4f4:	b2da      	uxtb	r2, r3
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	2204      	movs	r2, #4
 800d500:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800d504:	2300      	movs	r3, #0
}
 800d506:	4618      	mov	r0, r3
 800d508:	370c      	adds	r7, #12
 800d50a:	46bd      	mov	sp, r7
 800d50c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d510:	4770      	bx	lr

0800d512 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800d512:	b480      	push	{r7}
 800d514:	b083      	sub	sp, #12
 800d516:	af00      	add	r7, sp, #0
 800d518:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d520:	b2db      	uxtb	r3, r3
 800d522:	2b04      	cmp	r3, #4
 800d524:	d106      	bne.n	800d534 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800d52c:	b2da      	uxtb	r2, r3
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800d534:	2300      	movs	r3, #0
}
 800d536:	4618      	mov	r0, r3
 800d538:	370c      	adds	r7, #12
 800d53a:	46bd      	mov	sp, r7
 800d53c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d540:	4770      	bx	lr

0800d542 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800d542:	b580      	push	{r7, lr}
 800d544:	b082      	sub	sp, #8
 800d546:	af00      	add	r7, sp, #0
 800d548:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d550:	b2db      	uxtb	r3, r3
 800d552:	2b03      	cmp	r3, #3
 800d554:	d110      	bne.n	800d578 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d55c:	2b00      	cmp	r3, #0
 800d55e:	d00b      	beq.n	800d578 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d566:	69db      	ldr	r3, [r3, #28]
 800d568:	2b00      	cmp	r3, #0
 800d56a:	d005      	beq.n	800d578 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d572:	69db      	ldr	r3, [r3, #28]
 800d574:	6878      	ldr	r0, [r7, #4]
 800d576:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800d578:	2300      	movs	r3, #0
}
 800d57a:	4618      	mov	r0, r3
 800d57c:	3708      	adds	r7, #8
 800d57e:	46bd      	mov	sp, r7
 800d580:	bd80      	pop	{r7, pc}

0800d582 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800d582:	b580      	push	{r7, lr}
 800d584:	b082      	sub	sp, #8
 800d586:	af00      	add	r7, sp, #0
 800d588:	6078      	str	r0, [r7, #4]
 800d58a:	460b      	mov	r3, r1
 800d58c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	32ae      	adds	r2, #174	@ 0xae
 800d598:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d59c:	2b00      	cmp	r3, #0
 800d59e:	d101      	bne.n	800d5a4 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800d5a0:	2303      	movs	r3, #3
 800d5a2:	e01c      	b.n	800d5de <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d5aa:	b2db      	uxtb	r3, r3
 800d5ac:	2b03      	cmp	r3, #3
 800d5ae:	d115      	bne.n	800d5dc <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	32ae      	adds	r2, #174	@ 0xae
 800d5ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d5be:	6a1b      	ldr	r3, [r3, #32]
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d00b      	beq.n	800d5dc <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	32ae      	adds	r2, #174	@ 0xae
 800d5ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d5d2:	6a1b      	ldr	r3, [r3, #32]
 800d5d4:	78fa      	ldrb	r2, [r7, #3]
 800d5d6:	4611      	mov	r1, r2
 800d5d8:	6878      	ldr	r0, [r7, #4]
 800d5da:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d5dc:	2300      	movs	r3, #0
}
 800d5de:	4618      	mov	r0, r3
 800d5e0:	3708      	adds	r7, #8
 800d5e2:	46bd      	mov	sp, r7
 800d5e4:	bd80      	pop	{r7, pc}

0800d5e6 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800d5e6:	b580      	push	{r7, lr}
 800d5e8:	b082      	sub	sp, #8
 800d5ea:	af00      	add	r7, sp, #0
 800d5ec:	6078      	str	r0, [r7, #4]
 800d5ee:	460b      	mov	r3, r1
 800d5f0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	32ae      	adds	r2, #174	@ 0xae
 800d5fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d600:	2b00      	cmp	r3, #0
 800d602:	d101      	bne.n	800d608 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800d604:	2303      	movs	r3, #3
 800d606:	e01c      	b.n	800d642 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d60e:	b2db      	uxtb	r3, r3
 800d610:	2b03      	cmp	r3, #3
 800d612:	d115      	bne.n	800d640 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	32ae      	adds	r2, #174	@ 0xae
 800d61e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d624:	2b00      	cmp	r3, #0
 800d626:	d00b      	beq.n	800d640 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	32ae      	adds	r2, #174	@ 0xae
 800d632:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d636:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d638:	78fa      	ldrb	r2, [r7, #3]
 800d63a:	4611      	mov	r1, r2
 800d63c:	6878      	ldr	r0, [r7, #4]
 800d63e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d640:	2300      	movs	r3, #0
}
 800d642:	4618      	mov	r0, r3
 800d644:	3708      	adds	r7, #8
 800d646:	46bd      	mov	sp, r7
 800d648:	bd80      	pop	{r7, pc}

0800d64a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800d64a:	b480      	push	{r7}
 800d64c:	b083      	sub	sp, #12
 800d64e:	af00      	add	r7, sp, #0
 800d650:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d652:	2300      	movs	r3, #0
}
 800d654:	4618      	mov	r0, r3
 800d656:	370c      	adds	r7, #12
 800d658:	46bd      	mov	sp, r7
 800d65a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d65e:	4770      	bx	lr

0800d660 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800d660:	b580      	push	{r7, lr}
 800d662:	b084      	sub	sp, #16
 800d664:	af00      	add	r7, sp, #0
 800d666:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800d668:	2300      	movs	r3, #0
 800d66a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	2201      	movs	r2, #1
 800d670:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d67a:	2b00      	cmp	r3, #0
 800d67c:	d00e      	beq.n	800d69c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d684:	685b      	ldr	r3, [r3, #4]
 800d686:	687a      	ldr	r2, [r7, #4]
 800d688:	6852      	ldr	r2, [r2, #4]
 800d68a:	b2d2      	uxtb	r2, r2
 800d68c:	4611      	mov	r1, r2
 800d68e:	6878      	ldr	r0, [r7, #4]
 800d690:	4798      	blx	r3
 800d692:	4603      	mov	r3, r0
 800d694:	2b00      	cmp	r3, #0
 800d696:	d001      	beq.n	800d69c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800d698:	2303      	movs	r3, #3
 800d69a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d69c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d69e:	4618      	mov	r0, r3
 800d6a0:	3710      	adds	r7, #16
 800d6a2:	46bd      	mov	sp, r7
 800d6a4:	bd80      	pop	{r7, pc}

0800d6a6 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800d6a6:	b480      	push	{r7}
 800d6a8:	b083      	sub	sp, #12
 800d6aa:	af00      	add	r7, sp, #0
 800d6ac:	6078      	str	r0, [r7, #4]
 800d6ae:	460b      	mov	r3, r1
 800d6b0:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800d6b2:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800d6b4:	4618      	mov	r0, r3
 800d6b6:	370c      	adds	r7, #12
 800d6b8:	46bd      	mov	sp, r7
 800d6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6be:	4770      	bx	lr

0800d6c0 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800d6c0:	b480      	push	{r7}
 800d6c2:	b083      	sub	sp, #12
 800d6c4:	af00      	add	r7, sp, #0
 800d6c6:	6078      	str	r0, [r7, #4]
 800d6c8:	460b      	mov	r3, r1
 800d6ca:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800d6cc:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800d6ce:	4618      	mov	r0, r3
 800d6d0:	370c      	adds	r7, #12
 800d6d2:	46bd      	mov	sp, r7
 800d6d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6d8:	4770      	bx	lr

0800d6da <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800d6da:	b480      	push	{r7}
 800d6dc:	b085      	sub	sp, #20
 800d6de:	af00      	add	r7, sp, #0
 800d6e0:	6078      	str	r0, [r7, #4]
 800d6e2:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800d6e8:	683b      	ldr	r3, [r7, #0]
 800d6ea:	881b      	ldrh	r3, [r3, #0]
 800d6ec:	68fa      	ldr	r2, [r7, #12]
 800d6ee:	7812      	ldrb	r2, [r2, #0]
 800d6f0:	4413      	add	r3, r2
 800d6f2:	b29a      	uxth	r2, r3
 800d6f4:	683b      	ldr	r3, [r7, #0]
 800d6f6:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800d6f8:	68fb      	ldr	r3, [r7, #12]
 800d6fa:	781b      	ldrb	r3, [r3, #0]
 800d6fc:	461a      	mov	r2, r3
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	4413      	add	r3, r2
 800d702:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800d704:	68fb      	ldr	r3, [r7, #12]
}
 800d706:	4618      	mov	r0, r3
 800d708:	3714      	adds	r7, #20
 800d70a:	46bd      	mov	sp, r7
 800d70c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d710:	4770      	bx	lr

0800d712 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800d712:	b480      	push	{r7}
 800d714:	b087      	sub	sp, #28
 800d716:	af00      	add	r7, sp, #0
 800d718:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800d71e:	697b      	ldr	r3, [r7, #20]
 800d720:	781b      	ldrb	r3, [r3, #0]
 800d722:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800d724:	697b      	ldr	r3, [r7, #20]
 800d726:	3301      	adds	r3, #1
 800d728:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800d72a:	697b      	ldr	r3, [r7, #20]
 800d72c:	781b      	ldrb	r3, [r3, #0]
 800d72e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800d730:	8a3b      	ldrh	r3, [r7, #16]
 800d732:	021b      	lsls	r3, r3, #8
 800d734:	b21a      	sxth	r2, r3
 800d736:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800d73a:	4313      	orrs	r3, r2
 800d73c:	b21b      	sxth	r3, r3
 800d73e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800d740:	89fb      	ldrh	r3, [r7, #14]
}
 800d742:	4618      	mov	r0, r3
 800d744:	371c      	adds	r7, #28
 800d746:	46bd      	mov	sp, r7
 800d748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d74c:	4770      	bx	lr
	...

0800d750 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d750:	b580      	push	{r7, lr}
 800d752:	b084      	sub	sp, #16
 800d754:	af00      	add	r7, sp, #0
 800d756:	6078      	str	r0, [r7, #4]
 800d758:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d75a:	2300      	movs	r3, #0
 800d75c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d75e:	683b      	ldr	r3, [r7, #0]
 800d760:	781b      	ldrb	r3, [r3, #0]
 800d762:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d766:	2b40      	cmp	r3, #64	@ 0x40
 800d768:	d005      	beq.n	800d776 <USBD_StdDevReq+0x26>
 800d76a:	2b40      	cmp	r3, #64	@ 0x40
 800d76c:	d857      	bhi.n	800d81e <USBD_StdDevReq+0xce>
 800d76e:	2b00      	cmp	r3, #0
 800d770:	d00f      	beq.n	800d792 <USBD_StdDevReq+0x42>
 800d772:	2b20      	cmp	r3, #32
 800d774:	d153      	bne.n	800d81e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	32ae      	adds	r2, #174	@ 0xae
 800d780:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d784:	689b      	ldr	r3, [r3, #8]
 800d786:	6839      	ldr	r1, [r7, #0]
 800d788:	6878      	ldr	r0, [r7, #4]
 800d78a:	4798      	blx	r3
 800d78c:	4603      	mov	r3, r0
 800d78e:	73fb      	strb	r3, [r7, #15]
      break;
 800d790:	e04a      	b.n	800d828 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d792:	683b      	ldr	r3, [r7, #0]
 800d794:	785b      	ldrb	r3, [r3, #1]
 800d796:	2b09      	cmp	r3, #9
 800d798:	d83b      	bhi.n	800d812 <USBD_StdDevReq+0xc2>
 800d79a:	a201      	add	r2, pc, #4	@ (adr r2, 800d7a0 <USBD_StdDevReq+0x50>)
 800d79c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d7a0:	0800d7f5 	.word	0x0800d7f5
 800d7a4:	0800d809 	.word	0x0800d809
 800d7a8:	0800d813 	.word	0x0800d813
 800d7ac:	0800d7ff 	.word	0x0800d7ff
 800d7b0:	0800d813 	.word	0x0800d813
 800d7b4:	0800d7d3 	.word	0x0800d7d3
 800d7b8:	0800d7c9 	.word	0x0800d7c9
 800d7bc:	0800d813 	.word	0x0800d813
 800d7c0:	0800d7eb 	.word	0x0800d7eb
 800d7c4:	0800d7dd 	.word	0x0800d7dd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800d7c8:	6839      	ldr	r1, [r7, #0]
 800d7ca:	6878      	ldr	r0, [r7, #4]
 800d7cc:	f000 fa3c 	bl	800dc48 <USBD_GetDescriptor>
          break;
 800d7d0:	e024      	b.n	800d81c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800d7d2:	6839      	ldr	r1, [r7, #0]
 800d7d4:	6878      	ldr	r0, [r7, #4]
 800d7d6:	f000 fbcb 	bl	800df70 <USBD_SetAddress>
          break;
 800d7da:	e01f      	b.n	800d81c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800d7dc:	6839      	ldr	r1, [r7, #0]
 800d7de:	6878      	ldr	r0, [r7, #4]
 800d7e0:	f000 fc0a 	bl	800dff8 <USBD_SetConfig>
 800d7e4:	4603      	mov	r3, r0
 800d7e6:	73fb      	strb	r3, [r7, #15]
          break;
 800d7e8:	e018      	b.n	800d81c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800d7ea:	6839      	ldr	r1, [r7, #0]
 800d7ec:	6878      	ldr	r0, [r7, #4]
 800d7ee:	f000 fcad 	bl	800e14c <USBD_GetConfig>
          break;
 800d7f2:	e013      	b.n	800d81c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800d7f4:	6839      	ldr	r1, [r7, #0]
 800d7f6:	6878      	ldr	r0, [r7, #4]
 800d7f8:	f000 fcde 	bl	800e1b8 <USBD_GetStatus>
          break;
 800d7fc:	e00e      	b.n	800d81c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800d7fe:	6839      	ldr	r1, [r7, #0]
 800d800:	6878      	ldr	r0, [r7, #4]
 800d802:	f000 fd0d 	bl	800e220 <USBD_SetFeature>
          break;
 800d806:	e009      	b.n	800d81c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800d808:	6839      	ldr	r1, [r7, #0]
 800d80a:	6878      	ldr	r0, [r7, #4]
 800d80c:	f000 fd31 	bl	800e272 <USBD_ClrFeature>
          break;
 800d810:	e004      	b.n	800d81c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800d812:	6839      	ldr	r1, [r7, #0]
 800d814:	6878      	ldr	r0, [r7, #4]
 800d816:	f000 fd88 	bl	800e32a <USBD_CtlError>
          break;
 800d81a:	bf00      	nop
      }
      break;
 800d81c:	e004      	b.n	800d828 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800d81e:	6839      	ldr	r1, [r7, #0]
 800d820:	6878      	ldr	r0, [r7, #4]
 800d822:	f000 fd82 	bl	800e32a <USBD_CtlError>
      break;
 800d826:	bf00      	nop
  }

  return ret;
 800d828:	7bfb      	ldrb	r3, [r7, #15]
}
 800d82a:	4618      	mov	r0, r3
 800d82c:	3710      	adds	r7, #16
 800d82e:	46bd      	mov	sp, r7
 800d830:	bd80      	pop	{r7, pc}
 800d832:	bf00      	nop

0800d834 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d834:	b580      	push	{r7, lr}
 800d836:	b084      	sub	sp, #16
 800d838:	af00      	add	r7, sp, #0
 800d83a:	6078      	str	r0, [r7, #4]
 800d83c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d83e:	2300      	movs	r3, #0
 800d840:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d842:	683b      	ldr	r3, [r7, #0]
 800d844:	781b      	ldrb	r3, [r3, #0]
 800d846:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d84a:	2b40      	cmp	r3, #64	@ 0x40
 800d84c:	d005      	beq.n	800d85a <USBD_StdItfReq+0x26>
 800d84e:	2b40      	cmp	r3, #64	@ 0x40
 800d850:	d852      	bhi.n	800d8f8 <USBD_StdItfReq+0xc4>
 800d852:	2b00      	cmp	r3, #0
 800d854:	d001      	beq.n	800d85a <USBD_StdItfReq+0x26>
 800d856:	2b20      	cmp	r3, #32
 800d858:	d14e      	bne.n	800d8f8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d860:	b2db      	uxtb	r3, r3
 800d862:	3b01      	subs	r3, #1
 800d864:	2b02      	cmp	r3, #2
 800d866:	d840      	bhi.n	800d8ea <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800d868:	683b      	ldr	r3, [r7, #0]
 800d86a:	889b      	ldrh	r3, [r3, #4]
 800d86c:	b2db      	uxtb	r3, r3
 800d86e:	2b01      	cmp	r3, #1
 800d870:	d836      	bhi.n	800d8e0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800d872:	683b      	ldr	r3, [r7, #0]
 800d874:	889b      	ldrh	r3, [r3, #4]
 800d876:	b2db      	uxtb	r3, r3
 800d878:	4619      	mov	r1, r3
 800d87a:	6878      	ldr	r0, [r7, #4]
 800d87c:	f7ff ff13 	bl	800d6a6 <USBD_CoreFindIF>
 800d880:	4603      	mov	r3, r0
 800d882:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d884:	7bbb      	ldrb	r3, [r7, #14]
 800d886:	2bff      	cmp	r3, #255	@ 0xff
 800d888:	d01d      	beq.n	800d8c6 <USBD_StdItfReq+0x92>
 800d88a:	7bbb      	ldrb	r3, [r7, #14]
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	d11a      	bne.n	800d8c6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800d890:	7bba      	ldrb	r2, [r7, #14]
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	32ae      	adds	r2, #174	@ 0xae
 800d896:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d89a:	689b      	ldr	r3, [r3, #8]
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d00f      	beq.n	800d8c0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800d8a0:	7bba      	ldrb	r2, [r7, #14]
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800d8a8:	7bba      	ldrb	r2, [r7, #14]
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	32ae      	adds	r2, #174	@ 0xae
 800d8ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d8b2:	689b      	ldr	r3, [r3, #8]
 800d8b4:	6839      	ldr	r1, [r7, #0]
 800d8b6:	6878      	ldr	r0, [r7, #4]
 800d8b8:	4798      	blx	r3
 800d8ba:	4603      	mov	r3, r0
 800d8bc:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800d8be:	e004      	b.n	800d8ca <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800d8c0:	2303      	movs	r3, #3
 800d8c2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800d8c4:	e001      	b.n	800d8ca <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800d8c6:	2303      	movs	r3, #3
 800d8c8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800d8ca:	683b      	ldr	r3, [r7, #0]
 800d8cc:	88db      	ldrh	r3, [r3, #6]
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	d110      	bne.n	800d8f4 <USBD_StdItfReq+0xc0>
 800d8d2:	7bfb      	ldrb	r3, [r7, #15]
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d10d      	bne.n	800d8f4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800d8d8:	6878      	ldr	r0, [r7, #4]
 800d8da:	f000 fdfd 	bl	800e4d8 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800d8de:	e009      	b.n	800d8f4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800d8e0:	6839      	ldr	r1, [r7, #0]
 800d8e2:	6878      	ldr	r0, [r7, #4]
 800d8e4:	f000 fd21 	bl	800e32a <USBD_CtlError>
          break;
 800d8e8:	e004      	b.n	800d8f4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800d8ea:	6839      	ldr	r1, [r7, #0]
 800d8ec:	6878      	ldr	r0, [r7, #4]
 800d8ee:	f000 fd1c 	bl	800e32a <USBD_CtlError>
          break;
 800d8f2:	e000      	b.n	800d8f6 <USBD_StdItfReq+0xc2>
          break;
 800d8f4:	bf00      	nop
      }
      break;
 800d8f6:	e004      	b.n	800d902 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800d8f8:	6839      	ldr	r1, [r7, #0]
 800d8fa:	6878      	ldr	r0, [r7, #4]
 800d8fc:	f000 fd15 	bl	800e32a <USBD_CtlError>
      break;
 800d900:	bf00      	nop
  }

  return ret;
 800d902:	7bfb      	ldrb	r3, [r7, #15]
}
 800d904:	4618      	mov	r0, r3
 800d906:	3710      	adds	r7, #16
 800d908:	46bd      	mov	sp, r7
 800d90a:	bd80      	pop	{r7, pc}

0800d90c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d90c:	b580      	push	{r7, lr}
 800d90e:	b084      	sub	sp, #16
 800d910:	af00      	add	r7, sp, #0
 800d912:	6078      	str	r0, [r7, #4]
 800d914:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800d916:	2300      	movs	r3, #0
 800d918:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800d91a:	683b      	ldr	r3, [r7, #0]
 800d91c:	889b      	ldrh	r3, [r3, #4]
 800d91e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d920:	683b      	ldr	r3, [r7, #0]
 800d922:	781b      	ldrb	r3, [r3, #0]
 800d924:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d928:	2b40      	cmp	r3, #64	@ 0x40
 800d92a:	d007      	beq.n	800d93c <USBD_StdEPReq+0x30>
 800d92c:	2b40      	cmp	r3, #64	@ 0x40
 800d92e:	f200 817f 	bhi.w	800dc30 <USBD_StdEPReq+0x324>
 800d932:	2b00      	cmp	r3, #0
 800d934:	d02a      	beq.n	800d98c <USBD_StdEPReq+0x80>
 800d936:	2b20      	cmp	r3, #32
 800d938:	f040 817a 	bne.w	800dc30 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800d93c:	7bbb      	ldrb	r3, [r7, #14]
 800d93e:	4619      	mov	r1, r3
 800d940:	6878      	ldr	r0, [r7, #4]
 800d942:	f7ff febd 	bl	800d6c0 <USBD_CoreFindEP>
 800d946:	4603      	mov	r3, r0
 800d948:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d94a:	7b7b      	ldrb	r3, [r7, #13]
 800d94c:	2bff      	cmp	r3, #255	@ 0xff
 800d94e:	f000 8174 	beq.w	800dc3a <USBD_StdEPReq+0x32e>
 800d952:	7b7b      	ldrb	r3, [r7, #13]
 800d954:	2b00      	cmp	r3, #0
 800d956:	f040 8170 	bne.w	800dc3a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800d95a:	7b7a      	ldrb	r2, [r7, #13]
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800d962:	7b7a      	ldrb	r2, [r7, #13]
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	32ae      	adds	r2, #174	@ 0xae
 800d968:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d96c:	689b      	ldr	r3, [r3, #8]
 800d96e:	2b00      	cmp	r3, #0
 800d970:	f000 8163 	beq.w	800dc3a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800d974:	7b7a      	ldrb	r2, [r7, #13]
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	32ae      	adds	r2, #174	@ 0xae
 800d97a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d97e:	689b      	ldr	r3, [r3, #8]
 800d980:	6839      	ldr	r1, [r7, #0]
 800d982:	6878      	ldr	r0, [r7, #4]
 800d984:	4798      	blx	r3
 800d986:	4603      	mov	r3, r0
 800d988:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800d98a:	e156      	b.n	800dc3a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d98c:	683b      	ldr	r3, [r7, #0]
 800d98e:	785b      	ldrb	r3, [r3, #1]
 800d990:	2b03      	cmp	r3, #3
 800d992:	d008      	beq.n	800d9a6 <USBD_StdEPReq+0x9a>
 800d994:	2b03      	cmp	r3, #3
 800d996:	f300 8145 	bgt.w	800dc24 <USBD_StdEPReq+0x318>
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	f000 809b 	beq.w	800dad6 <USBD_StdEPReq+0x1ca>
 800d9a0:	2b01      	cmp	r3, #1
 800d9a2:	d03c      	beq.n	800da1e <USBD_StdEPReq+0x112>
 800d9a4:	e13e      	b.n	800dc24 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d9ac:	b2db      	uxtb	r3, r3
 800d9ae:	2b02      	cmp	r3, #2
 800d9b0:	d002      	beq.n	800d9b8 <USBD_StdEPReq+0xac>
 800d9b2:	2b03      	cmp	r3, #3
 800d9b4:	d016      	beq.n	800d9e4 <USBD_StdEPReq+0xd8>
 800d9b6:	e02c      	b.n	800da12 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d9b8:	7bbb      	ldrb	r3, [r7, #14]
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d00d      	beq.n	800d9da <USBD_StdEPReq+0xce>
 800d9be:	7bbb      	ldrb	r3, [r7, #14]
 800d9c0:	2b80      	cmp	r3, #128	@ 0x80
 800d9c2:	d00a      	beq.n	800d9da <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d9c4:	7bbb      	ldrb	r3, [r7, #14]
 800d9c6:	4619      	mov	r1, r3
 800d9c8:	6878      	ldr	r0, [r7, #4]
 800d9ca:	f001 f95d 	bl	800ec88 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d9ce:	2180      	movs	r1, #128	@ 0x80
 800d9d0:	6878      	ldr	r0, [r7, #4]
 800d9d2:	f001 f959 	bl	800ec88 <USBD_LL_StallEP>
 800d9d6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d9d8:	e020      	b.n	800da1c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800d9da:	6839      	ldr	r1, [r7, #0]
 800d9dc:	6878      	ldr	r0, [r7, #4]
 800d9de:	f000 fca4 	bl	800e32a <USBD_CtlError>
              break;
 800d9e2:	e01b      	b.n	800da1c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d9e4:	683b      	ldr	r3, [r7, #0]
 800d9e6:	885b      	ldrh	r3, [r3, #2]
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	d10e      	bne.n	800da0a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800d9ec:	7bbb      	ldrb	r3, [r7, #14]
 800d9ee:	2b00      	cmp	r3, #0
 800d9f0:	d00b      	beq.n	800da0a <USBD_StdEPReq+0xfe>
 800d9f2:	7bbb      	ldrb	r3, [r7, #14]
 800d9f4:	2b80      	cmp	r3, #128	@ 0x80
 800d9f6:	d008      	beq.n	800da0a <USBD_StdEPReq+0xfe>
 800d9f8:	683b      	ldr	r3, [r7, #0]
 800d9fa:	88db      	ldrh	r3, [r3, #6]
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	d104      	bne.n	800da0a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800da00:	7bbb      	ldrb	r3, [r7, #14]
 800da02:	4619      	mov	r1, r3
 800da04:	6878      	ldr	r0, [r7, #4]
 800da06:	f001 f93f 	bl	800ec88 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800da0a:	6878      	ldr	r0, [r7, #4]
 800da0c:	f000 fd64 	bl	800e4d8 <USBD_CtlSendStatus>

              break;
 800da10:	e004      	b.n	800da1c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800da12:	6839      	ldr	r1, [r7, #0]
 800da14:	6878      	ldr	r0, [r7, #4]
 800da16:	f000 fc88 	bl	800e32a <USBD_CtlError>
              break;
 800da1a:	bf00      	nop
          }
          break;
 800da1c:	e107      	b.n	800dc2e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800da24:	b2db      	uxtb	r3, r3
 800da26:	2b02      	cmp	r3, #2
 800da28:	d002      	beq.n	800da30 <USBD_StdEPReq+0x124>
 800da2a:	2b03      	cmp	r3, #3
 800da2c:	d016      	beq.n	800da5c <USBD_StdEPReq+0x150>
 800da2e:	e04b      	b.n	800dac8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800da30:	7bbb      	ldrb	r3, [r7, #14]
 800da32:	2b00      	cmp	r3, #0
 800da34:	d00d      	beq.n	800da52 <USBD_StdEPReq+0x146>
 800da36:	7bbb      	ldrb	r3, [r7, #14]
 800da38:	2b80      	cmp	r3, #128	@ 0x80
 800da3a:	d00a      	beq.n	800da52 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800da3c:	7bbb      	ldrb	r3, [r7, #14]
 800da3e:	4619      	mov	r1, r3
 800da40:	6878      	ldr	r0, [r7, #4]
 800da42:	f001 f921 	bl	800ec88 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800da46:	2180      	movs	r1, #128	@ 0x80
 800da48:	6878      	ldr	r0, [r7, #4]
 800da4a:	f001 f91d 	bl	800ec88 <USBD_LL_StallEP>
 800da4e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800da50:	e040      	b.n	800dad4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800da52:	6839      	ldr	r1, [r7, #0]
 800da54:	6878      	ldr	r0, [r7, #4]
 800da56:	f000 fc68 	bl	800e32a <USBD_CtlError>
              break;
 800da5a:	e03b      	b.n	800dad4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800da5c:	683b      	ldr	r3, [r7, #0]
 800da5e:	885b      	ldrh	r3, [r3, #2]
 800da60:	2b00      	cmp	r3, #0
 800da62:	d136      	bne.n	800dad2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800da64:	7bbb      	ldrb	r3, [r7, #14]
 800da66:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d004      	beq.n	800da78 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800da6e:	7bbb      	ldrb	r3, [r7, #14]
 800da70:	4619      	mov	r1, r3
 800da72:	6878      	ldr	r0, [r7, #4]
 800da74:	f001 f927 	bl	800ecc6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800da78:	6878      	ldr	r0, [r7, #4]
 800da7a:	f000 fd2d 	bl	800e4d8 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800da7e:	7bbb      	ldrb	r3, [r7, #14]
 800da80:	4619      	mov	r1, r3
 800da82:	6878      	ldr	r0, [r7, #4]
 800da84:	f7ff fe1c 	bl	800d6c0 <USBD_CoreFindEP>
 800da88:	4603      	mov	r3, r0
 800da8a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800da8c:	7b7b      	ldrb	r3, [r7, #13]
 800da8e:	2bff      	cmp	r3, #255	@ 0xff
 800da90:	d01f      	beq.n	800dad2 <USBD_StdEPReq+0x1c6>
 800da92:	7b7b      	ldrb	r3, [r7, #13]
 800da94:	2b00      	cmp	r3, #0
 800da96:	d11c      	bne.n	800dad2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800da98:	7b7a      	ldrb	r2, [r7, #13]
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800daa0:	7b7a      	ldrb	r2, [r7, #13]
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	32ae      	adds	r2, #174	@ 0xae
 800daa6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800daaa:	689b      	ldr	r3, [r3, #8]
 800daac:	2b00      	cmp	r3, #0
 800daae:	d010      	beq.n	800dad2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800dab0:	7b7a      	ldrb	r2, [r7, #13]
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	32ae      	adds	r2, #174	@ 0xae
 800dab6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800daba:	689b      	ldr	r3, [r3, #8]
 800dabc:	6839      	ldr	r1, [r7, #0]
 800dabe:	6878      	ldr	r0, [r7, #4]
 800dac0:	4798      	blx	r3
 800dac2:	4603      	mov	r3, r0
 800dac4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800dac6:	e004      	b.n	800dad2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800dac8:	6839      	ldr	r1, [r7, #0]
 800daca:	6878      	ldr	r0, [r7, #4]
 800dacc:	f000 fc2d 	bl	800e32a <USBD_CtlError>
              break;
 800dad0:	e000      	b.n	800dad4 <USBD_StdEPReq+0x1c8>
              break;
 800dad2:	bf00      	nop
          }
          break;
 800dad4:	e0ab      	b.n	800dc2e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dadc:	b2db      	uxtb	r3, r3
 800dade:	2b02      	cmp	r3, #2
 800dae0:	d002      	beq.n	800dae8 <USBD_StdEPReq+0x1dc>
 800dae2:	2b03      	cmp	r3, #3
 800dae4:	d032      	beq.n	800db4c <USBD_StdEPReq+0x240>
 800dae6:	e097      	b.n	800dc18 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800dae8:	7bbb      	ldrb	r3, [r7, #14]
 800daea:	2b00      	cmp	r3, #0
 800daec:	d007      	beq.n	800dafe <USBD_StdEPReq+0x1f2>
 800daee:	7bbb      	ldrb	r3, [r7, #14]
 800daf0:	2b80      	cmp	r3, #128	@ 0x80
 800daf2:	d004      	beq.n	800dafe <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800daf4:	6839      	ldr	r1, [r7, #0]
 800daf6:	6878      	ldr	r0, [r7, #4]
 800daf8:	f000 fc17 	bl	800e32a <USBD_CtlError>
                break;
 800dafc:	e091      	b.n	800dc22 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800dafe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800db02:	2b00      	cmp	r3, #0
 800db04:	da0b      	bge.n	800db1e <USBD_StdEPReq+0x212>
 800db06:	7bbb      	ldrb	r3, [r7, #14]
 800db08:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800db0c:	4613      	mov	r3, r2
 800db0e:	009b      	lsls	r3, r3, #2
 800db10:	4413      	add	r3, r2
 800db12:	009b      	lsls	r3, r3, #2
 800db14:	3310      	adds	r3, #16
 800db16:	687a      	ldr	r2, [r7, #4]
 800db18:	4413      	add	r3, r2
 800db1a:	3304      	adds	r3, #4
 800db1c:	e00b      	b.n	800db36 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800db1e:	7bbb      	ldrb	r3, [r7, #14]
 800db20:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800db24:	4613      	mov	r3, r2
 800db26:	009b      	lsls	r3, r3, #2
 800db28:	4413      	add	r3, r2
 800db2a:	009b      	lsls	r3, r3, #2
 800db2c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800db30:	687a      	ldr	r2, [r7, #4]
 800db32:	4413      	add	r3, r2
 800db34:	3304      	adds	r3, #4
 800db36:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800db38:	68bb      	ldr	r3, [r7, #8]
 800db3a:	2200      	movs	r2, #0
 800db3c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800db3e:	68bb      	ldr	r3, [r7, #8]
 800db40:	2202      	movs	r2, #2
 800db42:	4619      	mov	r1, r3
 800db44:	6878      	ldr	r0, [r7, #4]
 800db46:	f000 fc6d 	bl	800e424 <USBD_CtlSendData>
              break;
 800db4a:	e06a      	b.n	800dc22 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800db4c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800db50:	2b00      	cmp	r3, #0
 800db52:	da11      	bge.n	800db78 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800db54:	7bbb      	ldrb	r3, [r7, #14]
 800db56:	f003 020f 	and.w	r2, r3, #15
 800db5a:	6879      	ldr	r1, [r7, #4]
 800db5c:	4613      	mov	r3, r2
 800db5e:	009b      	lsls	r3, r3, #2
 800db60:	4413      	add	r3, r2
 800db62:	009b      	lsls	r3, r3, #2
 800db64:	440b      	add	r3, r1
 800db66:	3324      	adds	r3, #36	@ 0x24
 800db68:	881b      	ldrh	r3, [r3, #0]
 800db6a:	2b00      	cmp	r3, #0
 800db6c:	d117      	bne.n	800db9e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800db6e:	6839      	ldr	r1, [r7, #0]
 800db70:	6878      	ldr	r0, [r7, #4]
 800db72:	f000 fbda 	bl	800e32a <USBD_CtlError>
                  break;
 800db76:	e054      	b.n	800dc22 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800db78:	7bbb      	ldrb	r3, [r7, #14]
 800db7a:	f003 020f 	and.w	r2, r3, #15
 800db7e:	6879      	ldr	r1, [r7, #4]
 800db80:	4613      	mov	r3, r2
 800db82:	009b      	lsls	r3, r3, #2
 800db84:	4413      	add	r3, r2
 800db86:	009b      	lsls	r3, r3, #2
 800db88:	440b      	add	r3, r1
 800db8a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800db8e:	881b      	ldrh	r3, [r3, #0]
 800db90:	2b00      	cmp	r3, #0
 800db92:	d104      	bne.n	800db9e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800db94:	6839      	ldr	r1, [r7, #0]
 800db96:	6878      	ldr	r0, [r7, #4]
 800db98:	f000 fbc7 	bl	800e32a <USBD_CtlError>
                  break;
 800db9c:	e041      	b.n	800dc22 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800db9e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	da0b      	bge.n	800dbbe <USBD_StdEPReq+0x2b2>
 800dba6:	7bbb      	ldrb	r3, [r7, #14]
 800dba8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800dbac:	4613      	mov	r3, r2
 800dbae:	009b      	lsls	r3, r3, #2
 800dbb0:	4413      	add	r3, r2
 800dbb2:	009b      	lsls	r3, r3, #2
 800dbb4:	3310      	adds	r3, #16
 800dbb6:	687a      	ldr	r2, [r7, #4]
 800dbb8:	4413      	add	r3, r2
 800dbba:	3304      	adds	r3, #4
 800dbbc:	e00b      	b.n	800dbd6 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800dbbe:	7bbb      	ldrb	r3, [r7, #14]
 800dbc0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800dbc4:	4613      	mov	r3, r2
 800dbc6:	009b      	lsls	r3, r3, #2
 800dbc8:	4413      	add	r3, r2
 800dbca:	009b      	lsls	r3, r3, #2
 800dbcc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800dbd0:	687a      	ldr	r2, [r7, #4]
 800dbd2:	4413      	add	r3, r2
 800dbd4:	3304      	adds	r3, #4
 800dbd6:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800dbd8:	7bbb      	ldrb	r3, [r7, #14]
 800dbda:	2b00      	cmp	r3, #0
 800dbdc:	d002      	beq.n	800dbe4 <USBD_StdEPReq+0x2d8>
 800dbde:	7bbb      	ldrb	r3, [r7, #14]
 800dbe0:	2b80      	cmp	r3, #128	@ 0x80
 800dbe2:	d103      	bne.n	800dbec <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800dbe4:	68bb      	ldr	r3, [r7, #8]
 800dbe6:	2200      	movs	r2, #0
 800dbe8:	601a      	str	r2, [r3, #0]
 800dbea:	e00e      	b.n	800dc0a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800dbec:	7bbb      	ldrb	r3, [r7, #14]
 800dbee:	4619      	mov	r1, r3
 800dbf0:	6878      	ldr	r0, [r7, #4]
 800dbf2:	f001 f887 	bl	800ed04 <USBD_LL_IsStallEP>
 800dbf6:	4603      	mov	r3, r0
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	d003      	beq.n	800dc04 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800dbfc:	68bb      	ldr	r3, [r7, #8]
 800dbfe:	2201      	movs	r2, #1
 800dc00:	601a      	str	r2, [r3, #0]
 800dc02:	e002      	b.n	800dc0a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800dc04:	68bb      	ldr	r3, [r7, #8]
 800dc06:	2200      	movs	r2, #0
 800dc08:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800dc0a:	68bb      	ldr	r3, [r7, #8]
 800dc0c:	2202      	movs	r2, #2
 800dc0e:	4619      	mov	r1, r3
 800dc10:	6878      	ldr	r0, [r7, #4]
 800dc12:	f000 fc07 	bl	800e424 <USBD_CtlSendData>
              break;
 800dc16:	e004      	b.n	800dc22 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800dc18:	6839      	ldr	r1, [r7, #0]
 800dc1a:	6878      	ldr	r0, [r7, #4]
 800dc1c:	f000 fb85 	bl	800e32a <USBD_CtlError>
              break;
 800dc20:	bf00      	nop
          }
          break;
 800dc22:	e004      	b.n	800dc2e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800dc24:	6839      	ldr	r1, [r7, #0]
 800dc26:	6878      	ldr	r0, [r7, #4]
 800dc28:	f000 fb7f 	bl	800e32a <USBD_CtlError>
          break;
 800dc2c:	bf00      	nop
      }
      break;
 800dc2e:	e005      	b.n	800dc3c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800dc30:	6839      	ldr	r1, [r7, #0]
 800dc32:	6878      	ldr	r0, [r7, #4]
 800dc34:	f000 fb79 	bl	800e32a <USBD_CtlError>
      break;
 800dc38:	e000      	b.n	800dc3c <USBD_StdEPReq+0x330>
      break;
 800dc3a:	bf00      	nop
  }

  return ret;
 800dc3c:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc3e:	4618      	mov	r0, r3
 800dc40:	3710      	adds	r7, #16
 800dc42:	46bd      	mov	sp, r7
 800dc44:	bd80      	pop	{r7, pc}
	...

0800dc48 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dc48:	b580      	push	{r7, lr}
 800dc4a:	b084      	sub	sp, #16
 800dc4c:	af00      	add	r7, sp, #0
 800dc4e:	6078      	str	r0, [r7, #4]
 800dc50:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800dc52:	2300      	movs	r3, #0
 800dc54:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800dc56:	2300      	movs	r3, #0
 800dc58:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800dc5a:	2300      	movs	r3, #0
 800dc5c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800dc5e:	683b      	ldr	r3, [r7, #0]
 800dc60:	885b      	ldrh	r3, [r3, #2]
 800dc62:	0a1b      	lsrs	r3, r3, #8
 800dc64:	b29b      	uxth	r3, r3
 800dc66:	3b01      	subs	r3, #1
 800dc68:	2b0e      	cmp	r3, #14
 800dc6a:	f200 8152 	bhi.w	800df12 <USBD_GetDescriptor+0x2ca>
 800dc6e:	a201      	add	r2, pc, #4	@ (adr r2, 800dc74 <USBD_GetDescriptor+0x2c>)
 800dc70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc74:	0800dce5 	.word	0x0800dce5
 800dc78:	0800dcfd 	.word	0x0800dcfd
 800dc7c:	0800dd3d 	.word	0x0800dd3d
 800dc80:	0800df13 	.word	0x0800df13
 800dc84:	0800df13 	.word	0x0800df13
 800dc88:	0800deb3 	.word	0x0800deb3
 800dc8c:	0800dedf 	.word	0x0800dedf
 800dc90:	0800df13 	.word	0x0800df13
 800dc94:	0800df13 	.word	0x0800df13
 800dc98:	0800df13 	.word	0x0800df13
 800dc9c:	0800df13 	.word	0x0800df13
 800dca0:	0800df13 	.word	0x0800df13
 800dca4:	0800df13 	.word	0x0800df13
 800dca8:	0800df13 	.word	0x0800df13
 800dcac:	0800dcb1 	.word	0x0800dcb1
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dcb6:	69db      	ldr	r3, [r3, #28]
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	d00b      	beq.n	800dcd4 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dcc2:	69db      	ldr	r3, [r3, #28]
 800dcc4:	687a      	ldr	r2, [r7, #4]
 800dcc6:	7c12      	ldrb	r2, [r2, #16]
 800dcc8:	f107 0108 	add.w	r1, r7, #8
 800dccc:	4610      	mov	r0, r2
 800dcce:	4798      	blx	r3
 800dcd0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800dcd2:	e126      	b.n	800df22 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800dcd4:	6839      	ldr	r1, [r7, #0]
 800dcd6:	6878      	ldr	r0, [r7, #4]
 800dcd8:	f000 fb27 	bl	800e32a <USBD_CtlError>
        err++;
 800dcdc:	7afb      	ldrb	r3, [r7, #11]
 800dcde:	3301      	adds	r3, #1
 800dce0:	72fb      	strb	r3, [r7, #11]
      break;
 800dce2:	e11e      	b.n	800df22 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800dce4:	687b      	ldr	r3, [r7, #4]
 800dce6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dcea:	681b      	ldr	r3, [r3, #0]
 800dcec:	687a      	ldr	r2, [r7, #4]
 800dcee:	7c12      	ldrb	r2, [r2, #16]
 800dcf0:	f107 0108 	add.w	r1, r7, #8
 800dcf4:	4610      	mov	r0, r2
 800dcf6:	4798      	blx	r3
 800dcf8:	60f8      	str	r0, [r7, #12]
      break;
 800dcfa:	e112      	b.n	800df22 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	7c1b      	ldrb	r3, [r3, #16]
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d10d      	bne.n	800dd20 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dd0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd0c:	f107 0208 	add.w	r2, r7, #8
 800dd10:	4610      	mov	r0, r2
 800dd12:	4798      	blx	r3
 800dd14:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800dd16:	68fb      	ldr	r3, [r7, #12]
 800dd18:	3301      	adds	r3, #1
 800dd1a:	2202      	movs	r2, #2
 800dd1c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800dd1e:	e100      	b.n	800df22 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dd26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd28:	f107 0208 	add.w	r2, r7, #8
 800dd2c:	4610      	mov	r0, r2
 800dd2e:	4798      	blx	r3
 800dd30:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800dd32:	68fb      	ldr	r3, [r7, #12]
 800dd34:	3301      	adds	r3, #1
 800dd36:	2202      	movs	r2, #2
 800dd38:	701a      	strb	r2, [r3, #0]
      break;
 800dd3a:	e0f2      	b.n	800df22 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800dd3c:	683b      	ldr	r3, [r7, #0]
 800dd3e:	885b      	ldrh	r3, [r3, #2]
 800dd40:	b2db      	uxtb	r3, r3
 800dd42:	2b05      	cmp	r3, #5
 800dd44:	f200 80ac 	bhi.w	800dea0 <USBD_GetDescriptor+0x258>
 800dd48:	a201      	add	r2, pc, #4	@ (adr r2, 800dd50 <USBD_GetDescriptor+0x108>)
 800dd4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd4e:	bf00      	nop
 800dd50:	0800dd69 	.word	0x0800dd69
 800dd54:	0800dd9d 	.word	0x0800dd9d
 800dd58:	0800ddd1 	.word	0x0800ddd1
 800dd5c:	0800de05 	.word	0x0800de05
 800dd60:	0800de39 	.word	0x0800de39
 800dd64:	0800de6d 	.word	0x0800de6d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dd6e:	685b      	ldr	r3, [r3, #4]
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	d00b      	beq.n	800dd8c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dd7a:	685b      	ldr	r3, [r3, #4]
 800dd7c:	687a      	ldr	r2, [r7, #4]
 800dd7e:	7c12      	ldrb	r2, [r2, #16]
 800dd80:	f107 0108 	add.w	r1, r7, #8
 800dd84:	4610      	mov	r0, r2
 800dd86:	4798      	blx	r3
 800dd88:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800dd8a:	e091      	b.n	800deb0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800dd8c:	6839      	ldr	r1, [r7, #0]
 800dd8e:	6878      	ldr	r0, [r7, #4]
 800dd90:	f000 facb 	bl	800e32a <USBD_CtlError>
            err++;
 800dd94:	7afb      	ldrb	r3, [r7, #11]
 800dd96:	3301      	adds	r3, #1
 800dd98:	72fb      	strb	r3, [r7, #11]
          break;
 800dd9a:	e089      	b.n	800deb0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dda2:	689b      	ldr	r3, [r3, #8]
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	d00b      	beq.n	800ddc0 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ddae:	689b      	ldr	r3, [r3, #8]
 800ddb0:	687a      	ldr	r2, [r7, #4]
 800ddb2:	7c12      	ldrb	r2, [r2, #16]
 800ddb4:	f107 0108 	add.w	r1, r7, #8
 800ddb8:	4610      	mov	r0, r2
 800ddba:	4798      	blx	r3
 800ddbc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ddbe:	e077      	b.n	800deb0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ddc0:	6839      	ldr	r1, [r7, #0]
 800ddc2:	6878      	ldr	r0, [r7, #4]
 800ddc4:	f000 fab1 	bl	800e32a <USBD_CtlError>
            err++;
 800ddc8:	7afb      	ldrb	r3, [r7, #11]
 800ddca:	3301      	adds	r3, #1
 800ddcc:	72fb      	strb	r3, [r7, #11]
          break;
 800ddce:	e06f      	b.n	800deb0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ddd6:	68db      	ldr	r3, [r3, #12]
 800ddd8:	2b00      	cmp	r3, #0
 800ddda:	d00b      	beq.n	800ddf4 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dde2:	68db      	ldr	r3, [r3, #12]
 800dde4:	687a      	ldr	r2, [r7, #4]
 800dde6:	7c12      	ldrb	r2, [r2, #16]
 800dde8:	f107 0108 	add.w	r1, r7, #8
 800ddec:	4610      	mov	r0, r2
 800ddee:	4798      	blx	r3
 800ddf0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ddf2:	e05d      	b.n	800deb0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ddf4:	6839      	ldr	r1, [r7, #0]
 800ddf6:	6878      	ldr	r0, [r7, #4]
 800ddf8:	f000 fa97 	bl	800e32a <USBD_CtlError>
            err++;
 800ddfc:	7afb      	ldrb	r3, [r7, #11]
 800ddfe:	3301      	adds	r3, #1
 800de00:	72fb      	strb	r3, [r7, #11]
          break;
 800de02:	e055      	b.n	800deb0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800de0a:	691b      	ldr	r3, [r3, #16]
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	d00b      	beq.n	800de28 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800de16:	691b      	ldr	r3, [r3, #16]
 800de18:	687a      	ldr	r2, [r7, #4]
 800de1a:	7c12      	ldrb	r2, [r2, #16]
 800de1c:	f107 0108 	add.w	r1, r7, #8
 800de20:	4610      	mov	r0, r2
 800de22:	4798      	blx	r3
 800de24:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800de26:	e043      	b.n	800deb0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800de28:	6839      	ldr	r1, [r7, #0]
 800de2a:	6878      	ldr	r0, [r7, #4]
 800de2c:	f000 fa7d 	bl	800e32a <USBD_CtlError>
            err++;
 800de30:	7afb      	ldrb	r3, [r7, #11]
 800de32:	3301      	adds	r3, #1
 800de34:	72fb      	strb	r3, [r7, #11]
          break;
 800de36:	e03b      	b.n	800deb0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800de3e:	695b      	ldr	r3, [r3, #20]
 800de40:	2b00      	cmp	r3, #0
 800de42:	d00b      	beq.n	800de5c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800de4a:	695b      	ldr	r3, [r3, #20]
 800de4c:	687a      	ldr	r2, [r7, #4]
 800de4e:	7c12      	ldrb	r2, [r2, #16]
 800de50:	f107 0108 	add.w	r1, r7, #8
 800de54:	4610      	mov	r0, r2
 800de56:	4798      	blx	r3
 800de58:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800de5a:	e029      	b.n	800deb0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800de5c:	6839      	ldr	r1, [r7, #0]
 800de5e:	6878      	ldr	r0, [r7, #4]
 800de60:	f000 fa63 	bl	800e32a <USBD_CtlError>
            err++;
 800de64:	7afb      	ldrb	r3, [r7, #11]
 800de66:	3301      	adds	r3, #1
 800de68:	72fb      	strb	r3, [r7, #11]
          break;
 800de6a:	e021      	b.n	800deb0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800de72:	699b      	ldr	r3, [r3, #24]
 800de74:	2b00      	cmp	r3, #0
 800de76:	d00b      	beq.n	800de90 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800de7e:	699b      	ldr	r3, [r3, #24]
 800de80:	687a      	ldr	r2, [r7, #4]
 800de82:	7c12      	ldrb	r2, [r2, #16]
 800de84:	f107 0108 	add.w	r1, r7, #8
 800de88:	4610      	mov	r0, r2
 800de8a:	4798      	blx	r3
 800de8c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800de8e:	e00f      	b.n	800deb0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800de90:	6839      	ldr	r1, [r7, #0]
 800de92:	6878      	ldr	r0, [r7, #4]
 800de94:	f000 fa49 	bl	800e32a <USBD_CtlError>
            err++;
 800de98:	7afb      	ldrb	r3, [r7, #11]
 800de9a:	3301      	adds	r3, #1
 800de9c:	72fb      	strb	r3, [r7, #11]
          break;
 800de9e:	e007      	b.n	800deb0 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800dea0:	6839      	ldr	r1, [r7, #0]
 800dea2:	6878      	ldr	r0, [r7, #4]
 800dea4:	f000 fa41 	bl	800e32a <USBD_CtlError>
          err++;
 800dea8:	7afb      	ldrb	r3, [r7, #11]
 800deaa:	3301      	adds	r3, #1
 800deac:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800deae:	bf00      	nop
      }
      break;
 800deb0:	e037      	b.n	800df22 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	7c1b      	ldrb	r3, [r3, #16]
 800deb6:	2b00      	cmp	r3, #0
 800deb8:	d109      	bne.n	800dece <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dec0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dec2:	f107 0208 	add.w	r2, r7, #8
 800dec6:	4610      	mov	r0, r2
 800dec8:	4798      	blx	r3
 800deca:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800decc:	e029      	b.n	800df22 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800dece:	6839      	ldr	r1, [r7, #0]
 800ded0:	6878      	ldr	r0, [r7, #4]
 800ded2:	f000 fa2a 	bl	800e32a <USBD_CtlError>
        err++;
 800ded6:	7afb      	ldrb	r3, [r7, #11]
 800ded8:	3301      	adds	r3, #1
 800deda:	72fb      	strb	r3, [r7, #11]
      break;
 800dedc:	e021      	b.n	800df22 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	7c1b      	ldrb	r3, [r3, #16]
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	d10d      	bne.n	800df02 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800deec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800deee:	f107 0208 	add.w	r2, r7, #8
 800def2:	4610      	mov	r0, r2
 800def4:	4798      	blx	r3
 800def6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800def8:	68fb      	ldr	r3, [r7, #12]
 800defa:	3301      	adds	r3, #1
 800defc:	2207      	movs	r2, #7
 800defe:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800df00:	e00f      	b.n	800df22 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800df02:	6839      	ldr	r1, [r7, #0]
 800df04:	6878      	ldr	r0, [r7, #4]
 800df06:	f000 fa10 	bl	800e32a <USBD_CtlError>
        err++;
 800df0a:	7afb      	ldrb	r3, [r7, #11]
 800df0c:	3301      	adds	r3, #1
 800df0e:	72fb      	strb	r3, [r7, #11]
      break;
 800df10:	e007      	b.n	800df22 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800df12:	6839      	ldr	r1, [r7, #0]
 800df14:	6878      	ldr	r0, [r7, #4]
 800df16:	f000 fa08 	bl	800e32a <USBD_CtlError>
      err++;
 800df1a:	7afb      	ldrb	r3, [r7, #11]
 800df1c:	3301      	adds	r3, #1
 800df1e:	72fb      	strb	r3, [r7, #11]
      break;
 800df20:	bf00      	nop
  }

  if (err != 0U)
 800df22:	7afb      	ldrb	r3, [r7, #11]
 800df24:	2b00      	cmp	r3, #0
 800df26:	d11e      	bne.n	800df66 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800df28:	683b      	ldr	r3, [r7, #0]
 800df2a:	88db      	ldrh	r3, [r3, #6]
 800df2c:	2b00      	cmp	r3, #0
 800df2e:	d016      	beq.n	800df5e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800df30:	893b      	ldrh	r3, [r7, #8]
 800df32:	2b00      	cmp	r3, #0
 800df34:	d00e      	beq.n	800df54 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800df36:	683b      	ldr	r3, [r7, #0]
 800df38:	88da      	ldrh	r2, [r3, #6]
 800df3a:	893b      	ldrh	r3, [r7, #8]
 800df3c:	4293      	cmp	r3, r2
 800df3e:	bf28      	it	cs
 800df40:	4613      	movcs	r3, r2
 800df42:	b29b      	uxth	r3, r3
 800df44:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800df46:	893b      	ldrh	r3, [r7, #8]
 800df48:	461a      	mov	r2, r3
 800df4a:	68f9      	ldr	r1, [r7, #12]
 800df4c:	6878      	ldr	r0, [r7, #4]
 800df4e:	f000 fa69 	bl	800e424 <USBD_CtlSendData>
 800df52:	e009      	b.n	800df68 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800df54:	6839      	ldr	r1, [r7, #0]
 800df56:	6878      	ldr	r0, [r7, #4]
 800df58:	f000 f9e7 	bl	800e32a <USBD_CtlError>
 800df5c:	e004      	b.n	800df68 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800df5e:	6878      	ldr	r0, [r7, #4]
 800df60:	f000 faba 	bl	800e4d8 <USBD_CtlSendStatus>
 800df64:	e000      	b.n	800df68 <USBD_GetDescriptor+0x320>
    return;
 800df66:	bf00      	nop
  }
}
 800df68:	3710      	adds	r7, #16
 800df6a:	46bd      	mov	sp, r7
 800df6c:	bd80      	pop	{r7, pc}
 800df6e:	bf00      	nop

0800df70 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800df70:	b580      	push	{r7, lr}
 800df72:	b084      	sub	sp, #16
 800df74:	af00      	add	r7, sp, #0
 800df76:	6078      	str	r0, [r7, #4]
 800df78:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800df7a:	683b      	ldr	r3, [r7, #0]
 800df7c:	889b      	ldrh	r3, [r3, #4]
 800df7e:	2b00      	cmp	r3, #0
 800df80:	d131      	bne.n	800dfe6 <USBD_SetAddress+0x76>
 800df82:	683b      	ldr	r3, [r7, #0]
 800df84:	88db      	ldrh	r3, [r3, #6]
 800df86:	2b00      	cmp	r3, #0
 800df88:	d12d      	bne.n	800dfe6 <USBD_SetAddress+0x76>
 800df8a:	683b      	ldr	r3, [r7, #0]
 800df8c:	885b      	ldrh	r3, [r3, #2]
 800df8e:	2b7f      	cmp	r3, #127	@ 0x7f
 800df90:	d829      	bhi.n	800dfe6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800df92:	683b      	ldr	r3, [r7, #0]
 800df94:	885b      	ldrh	r3, [r3, #2]
 800df96:	b2db      	uxtb	r3, r3
 800df98:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800df9c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dfa4:	b2db      	uxtb	r3, r3
 800dfa6:	2b03      	cmp	r3, #3
 800dfa8:	d104      	bne.n	800dfb4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800dfaa:	6839      	ldr	r1, [r7, #0]
 800dfac:	6878      	ldr	r0, [r7, #4]
 800dfae:	f000 f9bc 	bl	800e32a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dfb2:	e01d      	b.n	800dff0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800dfb4:	687b      	ldr	r3, [r7, #4]
 800dfb6:	7bfa      	ldrb	r2, [r7, #15]
 800dfb8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800dfbc:	7bfb      	ldrb	r3, [r7, #15]
 800dfbe:	4619      	mov	r1, r3
 800dfc0:	6878      	ldr	r0, [r7, #4]
 800dfc2:	f000 fecb 	bl	800ed5c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800dfc6:	6878      	ldr	r0, [r7, #4]
 800dfc8:	f000 fa86 	bl	800e4d8 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800dfcc:	7bfb      	ldrb	r3, [r7, #15]
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	d004      	beq.n	800dfdc <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	2202      	movs	r2, #2
 800dfd6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dfda:	e009      	b.n	800dff0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	2201      	movs	r2, #1
 800dfe0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dfe4:	e004      	b.n	800dff0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800dfe6:	6839      	ldr	r1, [r7, #0]
 800dfe8:	6878      	ldr	r0, [r7, #4]
 800dfea:	f000 f99e 	bl	800e32a <USBD_CtlError>
  }
}
 800dfee:	bf00      	nop
 800dff0:	bf00      	nop
 800dff2:	3710      	adds	r7, #16
 800dff4:	46bd      	mov	sp, r7
 800dff6:	bd80      	pop	{r7, pc}

0800dff8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dff8:	b580      	push	{r7, lr}
 800dffa:	b084      	sub	sp, #16
 800dffc:	af00      	add	r7, sp, #0
 800dffe:	6078      	str	r0, [r7, #4]
 800e000:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e002:	2300      	movs	r3, #0
 800e004:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800e006:	683b      	ldr	r3, [r7, #0]
 800e008:	885b      	ldrh	r3, [r3, #2]
 800e00a:	b2da      	uxtb	r2, r3
 800e00c:	4b4e      	ldr	r3, [pc, #312]	@ (800e148 <USBD_SetConfig+0x150>)
 800e00e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800e010:	4b4d      	ldr	r3, [pc, #308]	@ (800e148 <USBD_SetConfig+0x150>)
 800e012:	781b      	ldrb	r3, [r3, #0]
 800e014:	2b01      	cmp	r3, #1
 800e016:	d905      	bls.n	800e024 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800e018:	6839      	ldr	r1, [r7, #0]
 800e01a:	6878      	ldr	r0, [r7, #4]
 800e01c:	f000 f985 	bl	800e32a <USBD_CtlError>
    return USBD_FAIL;
 800e020:	2303      	movs	r3, #3
 800e022:	e08c      	b.n	800e13e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e02a:	b2db      	uxtb	r3, r3
 800e02c:	2b02      	cmp	r3, #2
 800e02e:	d002      	beq.n	800e036 <USBD_SetConfig+0x3e>
 800e030:	2b03      	cmp	r3, #3
 800e032:	d029      	beq.n	800e088 <USBD_SetConfig+0x90>
 800e034:	e075      	b.n	800e122 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800e036:	4b44      	ldr	r3, [pc, #272]	@ (800e148 <USBD_SetConfig+0x150>)
 800e038:	781b      	ldrb	r3, [r3, #0]
 800e03a:	2b00      	cmp	r3, #0
 800e03c:	d020      	beq.n	800e080 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800e03e:	4b42      	ldr	r3, [pc, #264]	@ (800e148 <USBD_SetConfig+0x150>)
 800e040:	781b      	ldrb	r3, [r3, #0]
 800e042:	461a      	mov	r2, r3
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e048:	4b3f      	ldr	r3, [pc, #252]	@ (800e148 <USBD_SetConfig+0x150>)
 800e04a:	781b      	ldrb	r3, [r3, #0]
 800e04c:	4619      	mov	r1, r3
 800e04e:	6878      	ldr	r0, [r7, #4]
 800e050:	f7fe fff1 	bl	800d036 <USBD_SetClassConfig>
 800e054:	4603      	mov	r3, r0
 800e056:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800e058:	7bfb      	ldrb	r3, [r7, #15]
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d008      	beq.n	800e070 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800e05e:	6839      	ldr	r1, [r7, #0]
 800e060:	6878      	ldr	r0, [r7, #4]
 800e062:	f000 f962 	bl	800e32a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	2202      	movs	r2, #2
 800e06a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e06e:	e065      	b.n	800e13c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800e070:	6878      	ldr	r0, [r7, #4]
 800e072:	f000 fa31 	bl	800e4d8 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	2203      	movs	r2, #3
 800e07a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800e07e:	e05d      	b.n	800e13c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800e080:	6878      	ldr	r0, [r7, #4]
 800e082:	f000 fa29 	bl	800e4d8 <USBD_CtlSendStatus>
      break;
 800e086:	e059      	b.n	800e13c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800e088:	4b2f      	ldr	r3, [pc, #188]	@ (800e148 <USBD_SetConfig+0x150>)
 800e08a:	781b      	ldrb	r3, [r3, #0]
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	d112      	bne.n	800e0b6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	2202      	movs	r2, #2
 800e094:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800e098:	4b2b      	ldr	r3, [pc, #172]	@ (800e148 <USBD_SetConfig+0x150>)
 800e09a:	781b      	ldrb	r3, [r3, #0]
 800e09c:	461a      	mov	r2, r3
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e0a2:	4b29      	ldr	r3, [pc, #164]	@ (800e148 <USBD_SetConfig+0x150>)
 800e0a4:	781b      	ldrb	r3, [r3, #0]
 800e0a6:	4619      	mov	r1, r3
 800e0a8:	6878      	ldr	r0, [r7, #4]
 800e0aa:	f7fe ffe0 	bl	800d06e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800e0ae:	6878      	ldr	r0, [r7, #4]
 800e0b0:	f000 fa12 	bl	800e4d8 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e0b4:	e042      	b.n	800e13c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800e0b6:	4b24      	ldr	r3, [pc, #144]	@ (800e148 <USBD_SetConfig+0x150>)
 800e0b8:	781b      	ldrb	r3, [r3, #0]
 800e0ba:	461a      	mov	r2, r3
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	685b      	ldr	r3, [r3, #4]
 800e0c0:	429a      	cmp	r2, r3
 800e0c2:	d02a      	beq.n	800e11a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	685b      	ldr	r3, [r3, #4]
 800e0c8:	b2db      	uxtb	r3, r3
 800e0ca:	4619      	mov	r1, r3
 800e0cc:	6878      	ldr	r0, [r7, #4]
 800e0ce:	f7fe ffce 	bl	800d06e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800e0d2:	4b1d      	ldr	r3, [pc, #116]	@ (800e148 <USBD_SetConfig+0x150>)
 800e0d4:	781b      	ldrb	r3, [r3, #0]
 800e0d6:	461a      	mov	r2, r3
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e0dc:	4b1a      	ldr	r3, [pc, #104]	@ (800e148 <USBD_SetConfig+0x150>)
 800e0de:	781b      	ldrb	r3, [r3, #0]
 800e0e0:	4619      	mov	r1, r3
 800e0e2:	6878      	ldr	r0, [r7, #4]
 800e0e4:	f7fe ffa7 	bl	800d036 <USBD_SetClassConfig>
 800e0e8:	4603      	mov	r3, r0
 800e0ea:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800e0ec:	7bfb      	ldrb	r3, [r7, #15]
 800e0ee:	2b00      	cmp	r3, #0
 800e0f0:	d00f      	beq.n	800e112 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800e0f2:	6839      	ldr	r1, [r7, #0]
 800e0f4:	6878      	ldr	r0, [r7, #4]
 800e0f6:	f000 f918 	bl	800e32a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	685b      	ldr	r3, [r3, #4]
 800e0fe:	b2db      	uxtb	r3, r3
 800e100:	4619      	mov	r1, r3
 800e102:	6878      	ldr	r0, [r7, #4]
 800e104:	f7fe ffb3 	bl	800d06e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	2202      	movs	r2, #2
 800e10c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800e110:	e014      	b.n	800e13c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800e112:	6878      	ldr	r0, [r7, #4]
 800e114:	f000 f9e0 	bl	800e4d8 <USBD_CtlSendStatus>
      break;
 800e118:	e010      	b.n	800e13c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800e11a:	6878      	ldr	r0, [r7, #4]
 800e11c:	f000 f9dc 	bl	800e4d8 <USBD_CtlSendStatus>
      break;
 800e120:	e00c      	b.n	800e13c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800e122:	6839      	ldr	r1, [r7, #0]
 800e124:	6878      	ldr	r0, [r7, #4]
 800e126:	f000 f900 	bl	800e32a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e12a:	4b07      	ldr	r3, [pc, #28]	@ (800e148 <USBD_SetConfig+0x150>)
 800e12c:	781b      	ldrb	r3, [r3, #0]
 800e12e:	4619      	mov	r1, r3
 800e130:	6878      	ldr	r0, [r7, #4]
 800e132:	f7fe ff9c 	bl	800d06e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800e136:	2303      	movs	r3, #3
 800e138:	73fb      	strb	r3, [r7, #15]
      break;
 800e13a:	bf00      	nop
  }

  return ret;
 800e13c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e13e:	4618      	mov	r0, r3
 800e140:	3710      	adds	r7, #16
 800e142:	46bd      	mov	sp, r7
 800e144:	bd80      	pop	{r7, pc}
 800e146:	bf00      	nop
 800e148:	240005bc 	.word	0x240005bc

0800e14c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e14c:	b580      	push	{r7, lr}
 800e14e:	b082      	sub	sp, #8
 800e150:	af00      	add	r7, sp, #0
 800e152:	6078      	str	r0, [r7, #4]
 800e154:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800e156:	683b      	ldr	r3, [r7, #0]
 800e158:	88db      	ldrh	r3, [r3, #6]
 800e15a:	2b01      	cmp	r3, #1
 800e15c:	d004      	beq.n	800e168 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800e15e:	6839      	ldr	r1, [r7, #0]
 800e160:	6878      	ldr	r0, [r7, #4]
 800e162:	f000 f8e2 	bl	800e32a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800e166:	e023      	b.n	800e1b0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e16e:	b2db      	uxtb	r3, r3
 800e170:	2b02      	cmp	r3, #2
 800e172:	dc02      	bgt.n	800e17a <USBD_GetConfig+0x2e>
 800e174:	2b00      	cmp	r3, #0
 800e176:	dc03      	bgt.n	800e180 <USBD_GetConfig+0x34>
 800e178:	e015      	b.n	800e1a6 <USBD_GetConfig+0x5a>
 800e17a:	2b03      	cmp	r3, #3
 800e17c:	d00b      	beq.n	800e196 <USBD_GetConfig+0x4a>
 800e17e:	e012      	b.n	800e1a6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	2200      	movs	r2, #0
 800e184:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	3308      	adds	r3, #8
 800e18a:	2201      	movs	r2, #1
 800e18c:	4619      	mov	r1, r3
 800e18e:	6878      	ldr	r0, [r7, #4]
 800e190:	f000 f948 	bl	800e424 <USBD_CtlSendData>
        break;
 800e194:	e00c      	b.n	800e1b0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	3304      	adds	r3, #4
 800e19a:	2201      	movs	r2, #1
 800e19c:	4619      	mov	r1, r3
 800e19e:	6878      	ldr	r0, [r7, #4]
 800e1a0:	f000 f940 	bl	800e424 <USBD_CtlSendData>
        break;
 800e1a4:	e004      	b.n	800e1b0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800e1a6:	6839      	ldr	r1, [r7, #0]
 800e1a8:	6878      	ldr	r0, [r7, #4]
 800e1aa:	f000 f8be 	bl	800e32a <USBD_CtlError>
        break;
 800e1ae:	bf00      	nop
}
 800e1b0:	bf00      	nop
 800e1b2:	3708      	adds	r7, #8
 800e1b4:	46bd      	mov	sp, r7
 800e1b6:	bd80      	pop	{r7, pc}

0800e1b8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e1b8:	b580      	push	{r7, lr}
 800e1ba:	b082      	sub	sp, #8
 800e1bc:	af00      	add	r7, sp, #0
 800e1be:	6078      	str	r0, [r7, #4]
 800e1c0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e1c8:	b2db      	uxtb	r3, r3
 800e1ca:	3b01      	subs	r3, #1
 800e1cc:	2b02      	cmp	r3, #2
 800e1ce:	d81e      	bhi.n	800e20e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800e1d0:	683b      	ldr	r3, [r7, #0]
 800e1d2:	88db      	ldrh	r3, [r3, #6]
 800e1d4:	2b02      	cmp	r3, #2
 800e1d6:	d004      	beq.n	800e1e2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800e1d8:	6839      	ldr	r1, [r7, #0]
 800e1da:	6878      	ldr	r0, [r7, #4]
 800e1dc:	f000 f8a5 	bl	800e32a <USBD_CtlError>
        break;
 800e1e0:	e01a      	b.n	800e218 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	2201      	movs	r2, #1
 800e1e6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800e1ee:	2b00      	cmp	r3, #0
 800e1f0:	d005      	beq.n	800e1fe <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	68db      	ldr	r3, [r3, #12]
 800e1f6:	f043 0202 	orr.w	r2, r3, #2
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	330c      	adds	r3, #12
 800e202:	2202      	movs	r2, #2
 800e204:	4619      	mov	r1, r3
 800e206:	6878      	ldr	r0, [r7, #4]
 800e208:	f000 f90c 	bl	800e424 <USBD_CtlSendData>
      break;
 800e20c:	e004      	b.n	800e218 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800e20e:	6839      	ldr	r1, [r7, #0]
 800e210:	6878      	ldr	r0, [r7, #4]
 800e212:	f000 f88a 	bl	800e32a <USBD_CtlError>
      break;
 800e216:	bf00      	nop
  }
}
 800e218:	bf00      	nop
 800e21a:	3708      	adds	r7, #8
 800e21c:	46bd      	mov	sp, r7
 800e21e:	bd80      	pop	{r7, pc}

0800e220 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e220:	b580      	push	{r7, lr}
 800e222:	b082      	sub	sp, #8
 800e224:	af00      	add	r7, sp, #0
 800e226:	6078      	str	r0, [r7, #4]
 800e228:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e22a:	683b      	ldr	r3, [r7, #0]
 800e22c:	885b      	ldrh	r3, [r3, #2]
 800e22e:	2b01      	cmp	r3, #1
 800e230:	d107      	bne.n	800e242 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	2201      	movs	r2, #1
 800e236:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800e23a:	6878      	ldr	r0, [r7, #4]
 800e23c:	f000 f94c 	bl	800e4d8 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800e240:	e013      	b.n	800e26a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800e242:	683b      	ldr	r3, [r7, #0]
 800e244:	885b      	ldrh	r3, [r3, #2]
 800e246:	2b02      	cmp	r3, #2
 800e248:	d10b      	bne.n	800e262 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800e24a:	683b      	ldr	r3, [r7, #0]
 800e24c:	889b      	ldrh	r3, [r3, #4]
 800e24e:	0a1b      	lsrs	r3, r3, #8
 800e250:	b29b      	uxth	r3, r3
 800e252:	b2da      	uxtb	r2, r3
 800e254:	687b      	ldr	r3, [r7, #4]
 800e256:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800e25a:	6878      	ldr	r0, [r7, #4]
 800e25c:	f000 f93c 	bl	800e4d8 <USBD_CtlSendStatus>
}
 800e260:	e003      	b.n	800e26a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800e262:	6839      	ldr	r1, [r7, #0]
 800e264:	6878      	ldr	r0, [r7, #4]
 800e266:	f000 f860 	bl	800e32a <USBD_CtlError>
}
 800e26a:	bf00      	nop
 800e26c:	3708      	adds	r7, #8
 800e26e:	46bd      	mov	sp, r7
 800e270:	bd80      	pop	{r7, pc}

0800e272 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e272:	b580      	push	{r7, lr}
 800e274:	b082      	sub	sp, #8
 800e276:	af00      	add	r7, sp, #0
 800e278:	6078      	str	r0, [r7, #4]
 800e27a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e282:	b2db      	uxtb	r3, r3
 800e284:	3b01      	subs	r3, #1
 800e286:	2b02      	cmp	r3, #2
 800e288:	d80b      	bhi.n	800e2a2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e28a:	683b      	ldr	r3, [r7, #0]
 800e28c:	885b      	ldrh	r3, [r3, #2]
 800e28e:	2b01      	cmp	r3, #1
 800e290:	d10c      	bne.n	800e2ac <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	2200      	movs	r2, #0
 800e296:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800e29a:	6878      	ldr	r0, [r7, #4]
 800e29c:	f000 f91c 	bl	800e4d8 <USBD_CtlSendStatus>
      }
      break;
 800e2a0:	e004      	b.n	800e2ac <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800e2a2:	6839      	ldr	r1, [r7, #0]
 800e2a4:	6878      	ldr	r0, [r7, #4]
 800e2a6:	f000 f840 	bl	800e32a <USBD_CtlError>
      break;
 800e2aa:	e000      	b.n	800e2ae <USBD_ClrFeature+0x3c>
      break;
 800e2ac:	bf00      	nop
  }
}
 800e2ae:	bf00      	nop
 800e2b0:	3708      	adds	r7, #8
 800e2b2:	46bd      	mov	sp, r7
 800e2b4:	bd80      	pop	{r7, pc}

0800e2b6 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800e2b6:	b580      	push	{r7, lr}
 800e2b8:	b084      	sub	sp, #16
 800e2ba:	af00      	add	r7, sp, #0
 800e2bc:	6078      	str	r0, [r7, #4]
 800e2be:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800e2c0:	683b      	ldr	r3, [r7, #0]
 800e2c2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800e2c4:	68fb      	ldr	r3, [r7, #12]
 800e2c6:	781a      	ldrb	r2, [r3, #0]
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800e2cc:	68fb      	ldr	r3, [r7, #12]
 800e2ce:	3301      	adds	r3, #1
 800e2d0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800e2d2:	68fb      	ldr	r3, [r7, #12]
 800e2d4:	781a      	ldrb	r2, [r3, #0]
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800e2da:	68fb      	ldr	r3, [r7, #12]
 800e2dc:	3301      	adds	r3, #1
 800e2de:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800e2e0:	68f8      	ldr	r0, [r7, #12]
 800e2e2:	f7ff fa16 	bl	800d712 <SWAPBYTE>
 800e2e6:	4603      	mov	r3, r0
 800e2e8:	461a      	mov	r2, r3
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800e2ee:	68fb      	ldr	r3, [r7, #12]
 800e2f0:	3301      	adds	r3, #1
 800e2f2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e2f4:	68fb      	ldr	r3, [r7, #12]
 800e2f6:	3301      	adds	r3, #1
 800e2f8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800e2fa:	68f8      	ldr	r0, [r7, #12]
 800e2fc:	f7ff fa09 	bl	800d712 <SWAPBYTE>
 800e300:	4603      	mov	r3, r0
 800e302:	461a      	mov	r2, r3
 800e304:	687b      	ldr	r3, [r7, #4]
 800e306:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800e308:	68fb      	ldr	r3, [r7, #12]
 800e30a:	3301      	adds	r3, #1
 800e30c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e30e:	68fb      	ldr	r3, [r7, #12]
 800e310:	3301      	adds	r3, #1
 800e312:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800e314:	68f8      	ldr	r0, [r7, #12]
 800e316:	f7ff f9fc 	bl	800d712 <SWAPBYTE>
 800e31a:	4603      	mov	r3, r0
 800e31c:	461a      	mov	r2, r3
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	80da      	strh	r2, [r3, #6]
}
 800e322:	bf00      	nop
 800e324:	3710      	adds	r7, #16
 800e326:	46bd      	mov	sp, r7
 800e328:	bd80      	pop	{r7, pc}

0800e32a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e32a:	b580      	push	{r7, lr}
 800e32c:	b082      	sub	sp, #8
 800e32e:	af00      	add	r7, sp, #0
 800e330:	6078      	str	r0, [r7, #4]
 800e332:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800e334:	2180      	movs	r1, #128	@ 0x80
 800e336:	6878      	ldr	r0, [r7, #4]
 800e338:	f000 fca6 	bl	800ec88 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800e33c:	2100      	movs	r1, #0
 800e33e:	6878      	ldr	r0, [r7, #4]
 800e340:	f000 fca2 	bl	800ec88 <USBD_LL_StallEP>
}
 800e344:	bf00      	nop
 800e346:	3708      	adds	r7, #8
 800e348:	46bd      	mov	sp, r7
 800e34a:	bd80      	pop	{r7, pc}

0800e34c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800e34c:	b580      	push	{r7, lr}
 800e34e:	b086      	sub	sp, #24
 800e350:	af00      	add	r7, sp, #0
 800e352:	60f8      	str	r0, [r7, #12]
 800e354:	60b9      	str	r1, [r7, #8]
 800e356:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800e358:	2300      	movs	r3, #0
 800e35a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800e35c:	68fb      	ldr	r3, [r7, #12]
 800e35e:	2b00      	cmp	r3, #0
 800e360:	d042      	beq.n	800e3e8 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800e362:	68fb      	ldr	r3, [r7, #12]
 800e364:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800e366:	6938      	ldr	r0, [r7, #16]
 800e368:	f000 f842 	bl	800e3f0 <USBD_GetLen>
 800e36c:	4603      	mov	r3, r0
 800e36e:	3301      	adds	r3, #1
 800e370:	005b      	lsls	r3, r3, #1
 800e372:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e376:	d808      	bhi.n	800e38a <USBD_GetString+0x3e>
 800e378:	6938      	ldr	r0, [r7, #16]
 800e37a:	f000 f839 	bl	800e3f0 <USBD_GetLen>
 800e37e:	4603      	mov	r3, r0
 800e380:	3301      	adds	r3, #1
 800e382:	b29b      	uxth	r3, r3
 800e384:	005b      	lsls	r3, r3, #1
 800e386:	b29a      	uxth	r2, r3
 800e388:	e001      	b.n	800e38e <USBD_GetString+0x42>
 800e38a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800e392:	7dfb      	ldrb	r3, [r7, #23]
 800e394:	68ba      	ldr	r2, [r7, #8]
 800e396:	4413      	add	r3, r2
 800e398:	687a      	ldr	r2, [r7, #4]
 800e39a:	7812      	ldrb	r2, [r2, #0]
 800e39c:	701a      	strb	r2, [r3, #0]
  idx++;
 800e39e:	7dfb      	ldrb	r3, [r7, #23]
 800e3a0:	3301      	adds	r3, #1
 800e3a2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800e3a4:	7dfb      	ldrb	r3, [r7, #23]
 800e3a6:	68ba      	ldr	r2, [r7, #8]
 800e3a8:	4413      	add	r3, r2
 800e3aa:	2203      	movs	r2, #3
 800e3ac:	701a      	strb	r2, [r3, #0]
  idx++;
 800e3ae:	7dfb      	ldrb	r3, [r7, #23]
 800e3b0:	3301      	adds	r3, #1
 800e3b2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800e3b4:	e013      	b.n	800e3de <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800e3b6:	7dfb      	ldrb	r3, [r7, #23]
 800e3b8:	68ba      	ldr	r2, [r7, #8]
 800e3ba:	4413      	add	r3, r2
 800e3bc:	693a      	ldr	r2, [r7, #16]
 800e3be:	7812      	ldrb	r2, [r2, #0]
 800e3c0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800e3c2:	693b      	ldr	r3, [r7, #16]
 800e3c4:	3301      	adds	r3, #1
 800e3c6:	613b      	str	r3, [r7, #16]
    idx++;
 800e3c8:	7dfb      	ldrb	r3, [r7, #23]
 800e3ca:	3301      	adds	r3, #1
 800e3cc:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800e3ce:	7dfb      	ldrb	r3, [r7, #23]
 800e3d0:	68ba      	ldr	r2, [r7, #8]
 800e3d2:	4413      	add	r3, r2
 800e3d4:	2200      	movs	r2, #0
 800e3d6:	701a      	strb	r2, [r3, #0]
    idx++;
 800e3d8:	7dfb      	ldrb	r3, [r7, #23]
 800e3da:	3301      	adds	r3, #1
 800e3dc:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800e3de:	693b      	ldr	r3, [r7, #16]
 800e3e0:	781b      	ldrb	r3, [r3, #0]
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d1e7      	bne.n	800e3b6 <USBD_GetString+0x6a>
 800e3e6:	e000      	b.n	800e3ea <USBD_GetString+0x9e>
    return;
 800e3e8:	bf00      	nop
  }
}
 800e3ea:	3718      	adds	r7, #24
 800e3ec:	46bd      	mov	sp, r7
 800e3ee:	bd80      	pop	{r7, pc}

0800e3f0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800e3f0:	b480      	push	{r7}
 800e3f2:	b085      	sub	sp, #20
 800e3f4:	af00      	add	r7, sp, #0
 800e3f6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800e3f8:	2300      	movs	r3, #0
 800e3fa:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800e400:	e005      	b.n	800e40e <USBD_GetLen+0x1e>
  {
    len++;
 800e402:	7bfb      	ldrb	r3, [r7, #15]
 800e404:	3301      	adds	r3, #1
 800e406:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800e408:	68bb      	ldr	r3, [r7, #8]
 800e40a:	3301      	adds	r3, #1
 800e40c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800e40e:	68bb      	ldr	r3, [r7, #8]
 800e410:	781b      	ldrb	r3, [r3, #0]
 800e412:	2b00      	cmp	r3, #0
 800e414:	d1f5      	bne.n	800e402 <USBD_GetLen+0x12>
  }

  return len;
 800e416:	7bfb      	ldrb	r3, [r7, #15]
}
 800e418:	4618      	mov	r0, r3
 800e41a:	3714      	adds	r7, #20
 800e41c:	46bd      	mov	sp, r7
 800e41e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e422:	4770      	bx	lr

0800e424 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800e424:	b580      	push	{r7, lr}
 800e426:	b084      	sub	sp, #16
 800e428:	af00      	add	r7, sp, #0
 800e42a:	60f8      	str	r0, [r7, #12]
 800e42c:	60b9      	str	r1, [r7, #8]
 800e42e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800e430:	68fb      	ldr	r3, [r7, #12]
 800e432:	2202      	movs	r2, #2
 800e434:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800e438:	68fb      	ldr	r3, [r7, #12]
 800e43a:	687a      	ldr	r2, [r7, #4]
 800e43c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800e43e:	68fb      	ldr	r3, [r7, #12]
 800e440:	687a      	ldr	r2, [r7, #4]
 800e442:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	68ba      	ldr	r2, [r7, #8]
 800e448:	2100      	movs	r1, #0
 800e44a:	68f8      	ldr	r0, [r7, #12]
 800e44c:	f000 fca5 	bl	800ed9a <USBD_LL_Transmit>

  return USBD_OK;
 800e450:	2300      	movs	r3, #0
}
 800e452:	4618      	mov	r0, r3
 800e454:	3710      	adds	r7, #16
 800e456:	46bd      	mov	sp, r7
 800e458:	bd80      	pop	{r7, pc}

0800e45a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800e45a:	b580      	push	{r7, lr}
 800e45c:	b084      	sub	sp, #16
 800e45e:	af00      	add	r7, sp, #0
 800e460:	60f8      	str	r0, [r7, #12]
 800e462:	60b9      	str	r1, [r7, #8]
 800e464:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	68ba      	ldr	r2, [r7, #8]
 800e46a:	2100      	movs	r1, #0
 800e46c:	68f8      	ldr	r0, [r7, #12]
 800e46e:	f000 fc94 	bl	800ed9a <USBD_LL_Transmit>

  return USBD_OK;
 800e472:	2300      	movs	r3, #0
}
 800e474:	4618      	mov	r0, r3
 800e476:	3710      	adds	r7, #16
 800e478:	46bd      	mov	sp, r7
 800e47a:	bd80      	pop	{r7, pc}

0800e47c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800e47c:	b580      	push	{r7, lr}
 800e47e:	b084      	sub	sp, #16
 800e480:	af00      	add	r7, sp, #0
 800e482:	60f8      	str	r0, [r7, #12]
 800e484:	60b9      	str	r1, [r7, #8]
 800e486:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800e488:	68fb      	ldr	r3, [r7, #12]
 800e48a:	2203      	movs	r2, #3
 800e48c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800e490:	68fb      	ldr	r3, [r7, #12]
 800e492:	687a      	ldr	r2, [r7, #4]
 800e494:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800e498:	68fb      	ldr	r3, [r7, #12]
 800e49a:	687a      	ldr	r2, [r7, #4]
 800e49c:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	68ba      	ldr	r2, [r7, #8]
 800e4a4:	2100      	movs	r1, #0
 800e4a6:	68f8      	ldr	r0, [r7, #12]
 800e4a8:	f000 fc98 	bl	800eddc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e4ac:	2300      	movs	r3, #0
}
 800e4ae:	4618      	mov	r0, r3
 800e4b0:	3710      	adds	r7, #16
 800e4b2:	46bd      	mov	sp, r7
 800e4b4:	bd80      	pop	{r7, pc}

0800e4b6 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800e4b6:	b580      	push	{r7, lr}
 800e4b8:	b084      	sub	sp, #16
 800e4ba:	af00      	add	r7, sp, #0
 800e4bc:	60f8      	str	r0, [r7, #12]
 800e4be:	60b9      	str	r1, [r7, #8]
 800e4c0:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	68ba      	ldr	r2, [r7, #8]
 800e4c6:	2100      	movs	r1, #0
 800e4c8:	68f8      	ldr	r0, [r7, #12]
 800e4ca:	f000 fc87 	bl	800eddc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e4ce:	2300      	movs	r3, #0
}
 800e4d0:	4618      	mov	r0, r3
 800e4d2:	3710      	adds	r7, #16
 800e4d4:	46bd      	mov	sp, r7
 800e4d6:	bd80      	pop	{r7, pc}

0800e4d8 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800e4d8:	b580      	push	{r7, lr}
 800e4da:	b082      	sub	sp, #8
 800e4dc:	af00      	add	r7, sp, #0
 800e4de:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	2204      	movs	r2, #4
 800e4e4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800e4e8:	2300      	movs	r3, #0
 800e4ea:	2200      	movs	r2, #0
 800e4ec:	2100      	movs	r1, #0
 800e4ee:	6878      	ldr	r0, [r7, #4]
 800e4f0:	f000 fc53 	bl	800ed9a <USBD_LL_Transmit>

  return USBD_OK;
 800e4f4:	2300      	movs	r3, #0
}
 800e4f6:	4618      	mov	r0, r3
 800e4f8:	3708      	adds	r7, #8
 800e4fa:	46bd      	mov	sp, r7
 800e4fc:	bd80      	pop	{r7, pc}

0800e4fe <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800e4fe:	b580      	push	{r7, lr}
 800e500:	b082      	sub	sp, #8
 800e502:	af00      	add	r7, sp, #0
 800e504:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	2205      	movs	r2, #5
 800e50a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e50e:	2300      	movs	r3, #0
 800e510:	2200      	movs	r2, #0
 800e512:	2100      	movs	r1, #0
 800e514:	6878      	ldr	r0, [r7, #4]
 800e516:	f000 fc61 	bl	800eddc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e51a:	2300      	movs	r3, #0
}
 800e51c:	4618      	mov	r0, r3
 800e51e:	3708      	adds	r7, #8
 800e520:	46bd      	mov	sp, r7
 800e522:	bd80      	pop	{r7, pc}

0800e524 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800e524:	b580      	push	{r7, lr}
 800e526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800e528:	2200      	movs	r2, #0
 800e52a:	4913      	ldr	r1, [pc, #76]	@ (800e578 <MX_USB_DEVICE_Init+0x54>)
 800e52c:	4813      	ldr	r0, [pc, #76]	@ (800e57c <MX_USB_DEVICE_Init+0x58>)
 800e52e:	f7fe fd05 	bl	800cf3c <USBD_Init>
 800e532:	4603      	mov	r3, r0
 800e534:	2b00      	cmp	r3, #0
 800e536:	d001      	beq.n	800e53c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800e538:	f7f2 fb68 	bl	8000c0c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_AUDIO) != USBD_OK)
 800e53c:	4910      	ldr	r1, [pc, #64]	@ (800e580 <MX_USB_DEVICE_Init+0x5c>)
 800e53e:	480f      	ldr	r0, [pc, #60]	@ (800e57c <MX_USB_DEVICE_Init+0x58>)
 800e540:	f7fe fd2c 	bl	800cf9c <USBD_RegisterClass>
 800e544:	4603      	mov	r3, r0
 800e546:	2b00      	cmp	r3, #0
 800e548:	d001      	beq.n	800e54e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800e54a:	f7f2 fb5f 	bl	8000c0c <Error_Handler>
  }
  if (USBD_AUDIO_RegisterInterface(&hUsbDeviceFS, &USBD_AUDIO_fops_FS) != USBD_OK)
 800e54e:	490d      	ldr	r1, [pc, #52]	@ (800e584 <MX_USB_DEVICE_Init+0x60>)
 800e550:	480a      	ldr	r0, [pc, #40]	@ (800e57c <MX_USB_DEVICE_Init+0x58>)
 800e552:	f7fe fca7 	bl	800cea4 <USBD_AUDIO_RegisterInterface>
 800e556:	4603      	mov	r3, r0
 800e558:	2b00      	cmp	r3, #0
 800e55a:	d001      	beq.n	800e560 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800e55c:	f7f2 fb56 	bl	8000c0c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800e560:	4806      	ldr	r0, [pc, #24]	@ (800e57c <MX_USB_DEVICE_Init+0x58>)
 800e562:	f7fe fd51 	bl	800d008 <USBD_Start>
 800e566:	4603      	mov	r3, r0
 800e568:	2b00      	cmp	r3, #0
 800e56a:	d001      	beq.n	800e570 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800e56c:	f7f2 fb4e 	bl	8000c0c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 800e570:	f7f7 fa1a 	bl	80059a8 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800e574:	bf00      	nop
 800e576:	bd80      	pop	{r7, pc}
 800e578:	240000e0 	.word	0x240000e0
 800e57c:	240005c0 	.word	0x240005c0
 800e580:	24000010 	.word	0x24000010
 800e584:	240000c4 	.word	0x240000c4

0800e588 <AUDIO_Init_FS>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  options: Reserved for future use
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_Init_FS(uint32_t AudioFreq, uint32_t Volume, uint32_t options)
{
 800e588:	b480      	push	{r7}
 800e58a:	b085      	sub	sp, #20
 800e58c:	af00      	add	r7, sp, #0
 800e58e:	60f8      	str	r0, [r7, #12]
 800e590:	60b9      	str	r1, [r7, #8]
 800e592:	607a      	str	r2, [r7, #4]
  /* USER CODE BEGIN 0 */
  UNUSED(AudioFreq);
  UNUSED(Volume);
  UNUSED(options);
  return (USBD_OK);
 800e594:	2300      	movs	r3, #0
  /* USER CODE END 0 */
}
 800e596:	4618      	mov	r0, r3
 800e598:	3714      	adds	r7, #20
 800e59a:	46bd      	mov	sp, r7
 800e59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5a0:	4770      	bx	lr

0800e5a2 <AUDIO_DeInit_FS>:
  * @brief  De-Initializes the AUDIO media low layer
  * @param  options: Reserved for future use
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_DeInit_FS(uint32_t options)
{
 800e5a2:	b480      	push	{r7}
 800e5a4:	b083      	sub	sp, #12
 800e5a6:	af00      	add	r7, sp, #0
 800e5a8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 1 */
  UNUSED(options);
  return (USBD_OK);
 800e5aa:	2300      	movs	r3, #0
  /* USER CODE END 1 */
}
 800e5ac:	4618      	mov	r0, r3
 800e5ae:	370c      	adds	r7, #12
 800e5b0:	46bd      	mov	sp, r7
 800e5b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5b6:	4770      	bx	lr

0800e5b8 <AUDIO_AudioCmd_FS>:
  * @param  size: Number of data to be sent (in bytes)
  * @param  cmd: Command opcode
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_AudioCmd_FS(uint8_t* pbuf, uint32_t size, uint8_t cmd)
{
 800e5b8:	b480      	push	{r7}
 800e5ba:	b085      	sub	sp, #20
 800e5bc:	af00      	add	r7, sp, #0
 800e5be:	60f8      	str	r0, [r7, #12]
 800e5c0:	60b9      	str	r1, [r7, #8]
 800e5c2:	4613      	mov	r3, r2
 800e5c4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */
  switch(cmd)
 800e5c6:	79fb      	ldrb	r3, [r7, #7]
 800e5c8:	2b01      	cmp	r3, #1
 800e5ca:	d001      	beq.n	800e5d0 <AUDIO_AudioCmd_FS+0x18>
 800e5cc:	2b02      	cmp	r3, #2
  {
    case AUDIO_CMD_START:
    break;

    case AUDIO_CMD_PLAY:
    break;
 800e5ce:	e000      	b.n	800e5d2 <AUDIO_AudioCmd_FS+0x1a>
    break;
 800e5d0:	bf00      	nop
  }
  UNUSED(pbuf);
  UNUSED(size);
  UNUSED(cmd);
  return (USBD_OK);
 800e5d2:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 800e5d4:	4618      	mov	r0, r3
 800e5d6:	3714      	adds	r7, #20
 800e5d8:	46bd      	mov	sp, r7
 800e5da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5de:	4770      	bx	lr

0800e5e0 <AUDIO_VolumeCtl_FS>:
  * @brief  Controls AUDIO Volume.
  * @param  vol: volume level (0..100)
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_VolumeCtl_FS(uint8_t vol)
{
 800e5e0:	b480      	push	{r7}
 800e5e2:	b083      	sub	sp, #12
 800e5e4:	af00      	add	r7, sp, #0
 800e5e6:	4603      	mov	r3, r0
 800e5e8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 3 */
  UNUSED(vol);
  return (USBD_OK);
 800e5ea:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800e5ec:	4618      	mov	r0, r3
 800e5ee:	370c      	adds	r7, #12
 800e5f0:	46bd      	mov	sp, r7
 800e5f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5f6:	4770      	bx	lr

0800e5f8 <AUDIO_MuteCtl_FS>:
  * @brief  Controls AUDIO Mute.
  * @param  cmd: command opcode
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_MuteCtl_FS(uint8_t cmd)
{
 800e5f8:	b480      	push	{r7}
 800e5fa:	b083      	sub	sp, #12
 800e5fc:	af00      	add	r7, sp, #0
 800e5fe:	4603      	mov	r3, r0
 800e600:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
  UNUSED(cmd);
  return (USBD_OK);
 800e602:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800e604:	4618      	mov	r0, r3
 800e606:	370c      	adds	r7, #12
 800e608:	46bd      	mov	sp, r7
 800e60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e60e:	4770      	bx	lr

0800e610 <AUDIO_PeriodicTC_FS>:
  * @brief  AUDIO_PeriodicT_FS
  * @param  cmd: Command opcode
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_PeriodicTC_FS(uint8_t *pbuf, uint32_t size, uint8_t cmd)
{
 800e610:	b480      	push	{r7}
 800e612:	b085      	sub	sp, #20
 800e614:	af00      	add	r7, sp, #0
 800e616:	60f8      	str	r0, [r7, #12]
 800e618:	60b9      	str	r1, [r7, #8]
 800e61a:	4613      	mov	r3, r2
 800e61c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
  UNUSED(pbuf);
  UNUSED(size);
  UNUSED(cmd);
  return (USBD_OK);
 800e61e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800e620:	4618      	mov	r0, r3
 800e622:	3714      	adds	r7, #20
 800e624:	46bd      	mov	sp, r7
 800e626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e62a:	4770      	bx	lr

0800e62c <AUDIO_GetState_FS>:
/**
  * @brief  Gets AUDIO State.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_GetState_FS(void)
{
 800e62c:	b480      	push	{r7}
 800e62e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 6 */
  return (USBD_OK);
 800e630:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800e632:	4618      	mov	r0, r3
 800e634:	46bd      	mov	sp, r7
 800e636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e63a:	4770      	bx	lr

0800e63c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e63c:	b480      	push	{r7}
 800e63e:	b083      	sub	sp, #12
 800e640:	af00      	add	r7, sp, #0
 800e642:	4603      	mov	r3, r0
 800e644:	6039      	str	r1, [r7, #0]
 800e646:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800e648:	683b      	ldr	r3, [r7, #0]
 800e64a:	2212      	movs	r2, #18
 800e64c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800e64e:	4b03      	ldr	r3, [pc, #12]	@ (800e65c <USBD_FS_DeviceDescriptor+0x20>)
}
 800e650:	4618      	mov	r0, r3
 800e652:	370c      	adds	r7, #12
 800e654:	46bd      	mov	sp, r7
 800e656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e65a:	4770      	bx	lr
 800e65c:	24000100 	.word	0x24000100

0800e660 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e660:	b480      	push	{r7}
 800e662:	b083      	sub	sp, #12
 800e664:	af00      	add	r7, sp, #0
 800e666:	4603      	mov	r3, r0
 800e668:	6039      	str	r1, [r7, #0]
 800e66a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e66c:	683b      	ldr	r3, [r7, #0]
 800e66e:	2204      	movs	r2, #4
 800e670:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e672:	4b03      	ldr	r3, [pc, #12]	@ (800e680 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800e674:	4618      	mov	r0, r3
 800e676:	370c      	adds	r7, #12
 800e678:	46bd      	mov	sp, r7
 800e67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e67e:	4770      	bx	lr
 800e680:	24000114 	.word	0x24000114

0800e684 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e684:	b580      	push	{r7, lr}
 800e686:	b082      	sub	sp, #8
 800e688:	af00      	add	r7, sp, #0
 800e68a:	4603      	mov	r3, r0
 800e68c:	6039      	str	r1, [r7, #0]
 800e68e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e690:	79fb      	ldrb	r3, [r7, #7]
 800e692:	2b00      	cmp	r3, #0
 800e694:	d105      	bne.n	800e6a2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e696:	683a      	ldr	r2, [r7, #0]
 800e698:	4907      	ldr	r1, [pc, #28]	@ (800e6b8 <USBD_FS_ProductStrDescriptor+0x34>)
 800e69a:	4808      	ldr	r0, [pc, #32]	@ (800e6bc <USBD_FS_ProductStrDescriptor+0x38>)
 800e69c:	f7ff fe56 	bl	800e34c <USBD_GetString>
 800e6a0:	e004      	b.n	800e6ac <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e6a2:	683a      	ldr	r2, [r7, #0]
 800e6a4:	4904      	ldr	r1, [pc, #16]	@ (800e6b8 <USBD_FS_ProductStrDescriptor+0x34>)
 800e6a6:	4805      	ldr	r0, [pc, #20]	@ (800e6bc <USBD_FS_ProductStrDescriptor+0x38>)
 800e6a8:	f7ff fe50 	bl	800e34c <USBD_GetString>
  }
  return USBD_StrDesc;
 800e6ac:	4b02      	ldr	r3, [pc, #8]	@ (800e6b8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800e6ae:	4618      	mov	r0, r3
 800e6b0:	3708      	adds	r7, #8
 800e6b2:	46bd      	mov	sp, r7
 800e6b4:	bd80      	pop	{r7, pc}
 800e6b6:	bf00      	nop
 800e6b8:	2400089c 	.word	0x2400089c
 800e6bc:	0800ef3c 	.word	0x0800ef3c

0800e6c0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e6c0:	b580      	push	{r7, lr}
 800e6c2:	b082      	sub	sp, #8
 800e6c4:	af00      	add	r7, sp, #0
 800e6c6:	4603      	mov	r3, r0
 800e6c8:	6039      	str	r1, [r7, #0]
 800e6ca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e6cc:	683a      	ldr	r2, [r7, #0]
 800e6ce:	4904      	ldr	r1, [pc, #16]	@ (800e6e0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800e6d0:	4804      	ldr	r0, [pc, #16]	@ (800e6e4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800e6d2:	f7ff fe3b 	bl	800e34c <USBD_GetString>
  return USBD_StrDesc;
 800e6d6:	4b02      	ldr	r3, [pc, #8]	@ (800e6e0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800e6d8:	4618      	mov	r0, r3
 800e6da:	3708      	adds	r7, #8
 800e6dc:	46bd      	mov	sp, r7
 800e6de:	bd80      	pop	{r7, pc}
 800e6e0:	2400089c 	.word	0x2400089c
 800e6e4:	0800ef50 	.word	0x0800ef50

0800e6e8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e6e8:	b580      	push	{r7, lr}
 800e6ea:	b082      	sub	sp, #8
 800e6ec:	af00      	add	r7, sp, #0
 800e6ee:	4603      	mov	r3, r0
 800e6f0:	6039      	str	r1, [r7, #0]
 800e6f2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e6f4:	683b      	ldr	r3, [r7, #0]
 800e6f6:	221a      	movs	r2, #26
 800e6f8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e6fa:	f000 f843 	bl	800e784 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800e6fe:	4b02      	ldr	r3, [pc, #8]	@ (800e708 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800e700:	4618      	mov	r0, r3
 800e702:	3708      	adds	r7, #8
 800e704:	46bd      	mov	sp, r7
 800e706:	bd80      	pop	{r7, pc}
 800e708:	24000118 	.word	0x24000118

0800e70c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e70c:	b580      	push	{r7, lr}
 800e70e:	b082      	sub	sp, #8
 800e710:	af00      	add	r7, sp, #0
 800e712:	4603      	mov	r3, r0
 800e714:	6039      	str	r1, [r7, #0]
 800e716:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e718:	79fb      	ldrb	r3, [r7, #7]
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	d105      	bne.n	800e72a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e71e:	683a      	ldr	r2, [r7, #0]
 800e720:	4907      	ldr	r1, [pc, #28]	@ (800e740 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e722:	4808      	ldr	r0, [pc, #32]	@ (800e744 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e724:	f7ff fe12 	bl	800e34c <USBD_GetString>
 800e728:	e004      	b.n	800e734 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e72a:	683a      	ldr	r2, [r7, #0]
 800e72c:	4904      	ldr	r1, [pc, #16]	@ (800e740 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e72e:	4805      	ldr	r0, [pc, #20]	@ (800e744 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e730:	f7ff fe0c 	bl	800e34c <USBD_GetString>
  }
  return USBD_StrDesc;
 800e734:	4b02      	ldr	r3, [pc, #8]	@ (800e740 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800e736:	4618      	mov	r0, r3
 800e738:	3708      	adds	r7, #8
 800e73a:	46bd      	mov	sp, r7
 800e73c:	bd80      	pop	{r7, pc}
 800e73e:	bf00      	nop
 800e740:	2400089c 	.word	0x2400089c
 800e744:	0800ef64 	.word	0x0800ef64

0800e748 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e748:	b580      	push	{r7, lr}
 800e74a:	b082      	sub	sp, #8
 800e74c:	af00      	add	r7, sp, #0
 800e74e:	4603      	mov	r3, r0
 800e750:	6039      	str	r1, [r7, #0]
 800e752:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e754:	79fb      	ldrb	r3, [r7, #7]
 800e756:	2b00      	cmp	r3, #0
 800e758:	d105      	bne.n	800e766 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e75a:	683a      	ldr	r2, [r7, #0]
 800e75c:	4907      	ldr	r1, [pc, #28]	@ (800e77c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e75e:	4808      	ldr	r0, [pc, #32]	@ (800e780 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e760:	f7ff fdf4 	bl	800e34c <USBD_GetString>
 800e764:	e004      	b.n	800e770 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e766:	683a      	ldr	r2, [r7, #0]
 800e768:	4904      	ldr	r1, [pc, #16]	@ (800e77c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e76a:	4805      	ldr	r0, [pc, #20]	@ (800e780 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e76c:	f7ff fdee 	bl	800e34c <USBD_GetString>
  }
  return USBD_StrDesc;
 800e770:	4b02      	ldr	r3, [pc, #8]	@ (800e77c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800e772:	4618      	mov	r0, r3
 800e774:	3708      	adds	r7, #8
 800e776:	46bd      	mov	sp, r7
 800e778:	bd80      	pop	{r7, pc}
 800e77a:	bf00      	nop
 800e77c:	2400089c 	.word	0x2400089c
 800e780:	0800ef74 	.word	0x0800ef74

0800e784 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e784:	b580      	push	{r7, lr}
 800e786:	b084      	sub	sp, #16
 800e788:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e78a:	4b0f      	ldr	r3, [pc, #60]	@ (800e7c8 <Get_SerialNum+0x44>)
 800e78c:	681b      	ldr	r3, [r3, #0]
 800e78e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e790:	4b0e      	ldr	r3, [pc, #56]	@ (800e7cc <Get_SerialNum+0x48>)
 800e792:	681b      	ldr	r3, [r3, #0]
 800e794:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e796:	4b0e      	ldr	r3, [pc, #56]	@ (800e7d0 <Get_SerialNum+0x4c>)
 800e798:	681b      	ldr	r3, [r3, #0]
 800e79a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e79c:	68fa      	ldr	r2, [r7, #12]
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	4413      	add	r3, r2
 800e7a2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e7a4:	68fb      	ldr	r3, [r7, #12]
 800e7a6:	2b00      	cmp	r3, #0
 800e7a8:	d009      	beq.n	800e7be <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e7aa:	2208      	movs	r2, #8
 800e7ac:	4909      	ldr	r1, [pc, #36]	@ (800e7d4 <Get_SerialNum+0x50>)
 800e7ae:	68f8      	ldr	r0, [r7, #12]
 800e7b0:	f000 f814 	bl	800e7dc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e7b4:	2204      	movs	r2, #4
 800e7b6:	4908      	ldr	r1, [pc, #32]	@ (800e7d8 <Get_SerialNum+0x54>)
 800e7b8:	68b8      	ldr	r0, [r7, #8]
 800e7ba:	f000 f80f 	bl	800e7dc <IntToUnicode>
  }
}
 800e7be:	bf00      	nop
 800e7c0:	3710      	adds	r7, #16
 800e7c2:	46bd      	mov	sp, r7
 800e7c4:	bd80      	pop	{r7, pc}
 800e7c6:	bf00      	nop
 800e7c8:	1ff1e800 	.word	0x1ff1e800
 800e7cc:	1ff1e804 	.word	0x1ff1e804
 800e7d0:	1ff1e808 	.word	0x1ff1e808
 800e7d4:	2400011a 	.word	0x2400011a
 800e7d8:	2400012a 	.word	0x2400012a

0800e7dc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e7dc:	b480      	push	{r7}
 800e7de:	b087      	sub	sp, #28
 800e7e0:	af00      	add	r7, sp, #0
 800e7e2:	60f8      	str	r0, [r7, #12]
 800e7e4:	60b9      	str	r1, [r7, #8]
 800e7e6:	4613      	mov	r3, r2
 800e7e8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e7ea:	2300      	movs	r3, #0
 800e7ec:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e7ee:	2300      	movs	r3, #0
 800e7f0:	75fb      	strb	r3, [r7, #23]
 800e7f2:	e027      	b.n	800e844 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e7f4:	68fb      	ldr	r3, [r7, #12]
 800e7f6:	0f1b      	lsrs	r3, r3, #28
 800e7f8:	2b09      	cmp	r3, #9
 800e7fa:	d80b      	bhi.n	800e814 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e7fc:	68fb      	ldr	r3, [r7, #12]
 800e7fe:	0f1b      	lsrs	r3, r3, #28
 800e800:	b2da      	uxtb	r2, r3
 800e802:	7dfb      	ldrb	r3, [r7, #23]
 800e804:	005b      	lsls	r3, r3, #1
 800e806:	4619      	mov	r1, r3
 800e808:	68bb      	ldr	r3, [r7, #8]
 800e80a:	440b      	add	r3, r1
 800e80c:	3230      	adds	r2, #48	@ 0x30
 800e80e:	b2d2      	uxtb	r2, r2
 800e810:	701a      	strb	r2, [r3, #0]
 800e812:	e00a      	b.n	800e82a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e814:	68fb      	ldr	r3, [r7, #12]
 800e816:	0f1b      	lsrs	r3, r3, #28
 800e818:	b2da      	uxtb	r2, r3
 800e81a:	7dfb      	ldrb	r3, [r7, #23]
 800e81c:	005b      	lsls	r3, r3, #1
 800e81e:	4619      	mov	r1, r3
 800e820:	68bb      	ldr	r3, [r7, #8]
 800e822:	440b      	add	r3, r1
 800e824:	3237      	adds	r2, #55	@ 0x37
 800e826:	b2d2      	uxtb	r2, r2
 800e828:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e82a:	68fb      	ldr	r3, [r7, #12]
 800e82c:	011b      	lsls	r3, r3, #4
 800e82e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e830:	7dfb      	ldrb	r3, [r7, #23]
 800e832:	005b      	lsls	r3, r3, #1
 800e834:	3301      	adds	r3, #1
 800e836:	68ba      	ldr	r2, [r7, #8]
 800e838:	4413      	add	r3, r2
 800e83a:	2200      	movs	r2, #0
 800e83c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e83e:	7dfb      	ldrb	r3, [r7, #23]
 800e840:	3301      	adds	r3, #1
 800e842:	75fb      	strb	r3, [r7, #23]
 800e844:	7dfa      	ldrb	r2, [r7, #23]
 800e846:	79fb      	ldrb	r3, [r7, #7]
 800e848:	429a      	cmp	r2, r3
 800e84a:	d3d3      	bcc.n	800e7f4 <IntToUnicode+0x18>
  }
}
 800e84c:	bf00      	nop
 800e84e:	bf00      	nop
 800e850:	371c      	adds	r7, #28
 800e852:	46bd      	mov	sp, r7
 800e854:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e858:	4770      	bx	lr
	...

0800e85c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800e85c:	b580      	push	{r7, lr}
 800e85e:	b0ba      	sub	sp, #232	@ 0xe8
 800e860:	af00      	add	r7, sp, #0
 800e862:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e864:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800e868:	2200      	movs	r2, #0
 800e86a:	601a      	str	r2, [r3, #0]
 800e86c:	605a      	str	r2, [r3, #4]
 800e86e:	609a      	str	r2, [r3, #8]
 800e870:	60da      	str	r2, [r3, #12]
 800e872:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800e874:	f107 0310 	add.w	r3, r7, #16
 800e878:	22c0      	movs	r2, #192	@ 0xc0
 800e87a:	2100      	movs	r1, #0
 800e87c:	4618      	mov	r0, r3
 800e87e:	f000 fb25 	bl	800eecc <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	681b      	ldr	r3, [r3, #0]
 800e886:	4a2c      	ldr	r2, [pc, #176]	@ (800e938 <HAL_PCD_MspInit+0xdc>)
 800e888:	4293      	cmp	r3, r2
 800e88a:	d151      	bne.n	800e930 <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800e88c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800e890:	f04f 0300 	mov.w	r3, #0
 800e894:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800e898:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800e89c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800e8a0:	f107 0310 	add.w	r3, r7, #16
 800e8a4:	4618      	mov	r0, r3
 800e8a6:	f7f8 f875 	bl	8006994 <HAL_RCCEx_PeriphCLKConfig>
 800e8aa:	4603      	mov	r3, r0
 800e8ac:	2b00      	cmp	r3, #0
 800e8ae:	d001      	beq.n	800e8b4 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 800e8b0:	f7f2 f9ac 	bl	8000c0c <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 800e8b4:	f7f7 f878 	bl	80059a8 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e8b8:	4b20      	ldr	r3, [pc, #128]	@ (800e93c <HAL_PCD_MspInit+0xe0>)
 800e8ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800e8be:	4a1f      	ldr	r2, [pc, #124]	@ (800e93c <HAL_PCD_MspInit+0xe0>)
 800e8c0:	f043 0301 	orr.w	r3, r3, #1
 800e8c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800e8c8:	4b1c      	ldr	r3, [pc, #112]	@ (800e93c <HAL_PCD_MspInit+0xe0>)
 800e8ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800e8ce:	f003 0301 	and.w	r3, r3, #1
 800e8d2:	60fb      	str	r3, [r7, #12]
 800e8d4:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 800e8d6:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 800e8da:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e8de:	2302      	movs	r3, #2
 800e8e0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e8e4:	2300      	movs	r3, #0
 800e8e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e8ea:	2300      	movs	r3, #0
 800e8ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800e8f0:	230a      	movs	r3, #10
 800e8f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e8f6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800e8fa:	4619      	mov	r1, r3
 800e8fc:	4810      	ldr	r0, [pc, #64]	@ (800e940 <HAL_PCD_MspInit+0xe4>)
 800e8fe:	f7f5 fbb1 	bl	8004064 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800e902:	4b0e      	ldr	r3, [pc, #56]	@ (800e93c <HAL_PCD_MspInit+0xe0>)
 800e904:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800e908:	4a0c      	ldr	r2, [pc, #48]	@ (800e93c <HAL_PCD_MspInit+0xe0>)
 800e90a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800e90e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800e912:	4b0a      	ldr	r3, [pc, #40]	@ (800e93c <HAL_PCD_MspInit+0xe0>)
 800e914:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800e918:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e91c:	60bb      	str	r3, [r7, #8]
 800e91e:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800e920:	2200      	movs	r2, #0
 800e922:	2100      	movs	r1, #0
 800e924:	2065      	movs	r0, #101	@ 0x65
 800e926:	f7f2 fe50 	bl	80015ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800e92a:	2065      	movs	r0, #101	@ 0x65
 800e92c:	f7f2 fe67 	bl	80015fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800e930:	bf00      	nop
 800e932:	37e8      	adds	r7, #232	@ 0xe8
 800e934:	46bd      	mov	sp, r7
 800e936:	bd80      	pop	{r7, pc}
 800e938:	40080000 	.word	0x40080000
 800e93c:	58024400 	.word	0x58024400
 800e940:	58020000 	.word	0x58020000

0800e944 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e944:	b580      	push	{r7, lr}
 800e946:	b082      	sub	sp, #8
 800e948:	af00      	add	r7, sp, #0
 800e94a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800e958:	4619      	mov	r1, r3
 800e95a:	4610      	mov	r0, r2
 800e95c:	f7fe fba1 	bl	800d0a2 <USBD_LL_SetupStage>
}
 800e960:	bf00      	nop
 800e962:	3708      	adds	r7, #8
 800e964:	46bd      	mov	sp, r7
 800e966:	bd80      	pop	{r7, pc}

0800e968 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e968:	b580      	push	{r7, lr}
 800e96a:	b082      	sub	sp, #8
 800e96c:	af00      	add	r7, sp, #0
 800e96e:	6078      	str	r0, [r7, #4]
 800e970:	460b      	mov	r3, r1
 800e972:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800e97a:	78fa      	ldrb	r2, [r7, #3]
 800e97c:	6879      	ldr	r1, [r7, #4]
 800e97e:	4613      	mov	r3, r2
 800e980:	00db      	lsls	r3, r3, #3
 800e982:	4413      	add	r3, r2
 800e984:	009b      	lsls	r3, r3, #2
 800e986:	440b      	add	r3, r1
 800e988:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800e98c:	681a      	ldr	r2, [r3, #0]
 800e98e:	78fb      	ldrb	r3, [r7, #3]
 800e990:	4619      	mov	r1, r3
 800e992:	f7fe fbdb 	bl	800d14c <USBD_LL_DataOutStage>
}
 800e996:	bf00      	nop
 800e998:	3708      	adds	r7, #8
 800e99a:	46bd      	mov	sp, r7
 800e99c:	bd80      	pop	{r7, pc}

0800e99e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e99e:	b580      	push	{r7, lr}
 800e9a0:	b082      	sub	sp, #8
 800e9a2:	af00      	add	r7, sp, #0
 800e9a4:	6078      	str	r0, [r7, #4]
 800e9a6:	460b      	mov	r3, r1
 800e9a8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800e9b0:	78fa      	ldrb	r2, [r7, #3]
 800e9b2:	6879      	ldr	r1, [r7, #4]
 800e9b4:	4613      	mov	r3, r2
 800e9b6:	00db      	lsls	r3, r3, #3
 800e9b8:	4413      	add	r3, r2
 800e9ba:	009b      	lsls	r3, r3, #2
 800e9bc:	440b      	add	r3, r1
 800e9be:	3320      	adds	r3, #32
 800e9c0:	681a      	ldr	r2, [r3, #0]
 800e9c2:	78fb      	ldrb	r3, [r7, #3]
 800e9c4:	4619      	mov	r1, r3
 800e9c6:	f7fe fc74 	bl	800d2b2 <USBD_LL_DataInStage>
}
 800e9ca:	bf00      	nop
 800e9cc:	3708      	adds	r7, #8
 800e9ce:	46bd      	mov	sp, r7
 800e9d0:	bd80      	pop	{r7, pc}

0800e9d2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e9d2:	b580      	push	{r7, lr}
 800e9d4:	b082      	sub	sp, #8
 800e9d6:	af00      	add	r7, sp, #0
 800e9d8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e9e0:	4618      	mov	r0, r3
 800e9e2:	f7fe fdae 	bl	800d542 <USBD_LL_SOF>
}
 800e9e6:	bf00      	nop
 800e9e8:	3708      	adds	r7, #8
 800e9ea:	46bd      	mov	sp, r7
 800e9ec:	bd80      	pop	{r7, pc}

0800e9ee <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e9ee:	b580      	push	{r7, lr}
 800e9f0:	b084      	sub	sp, #16
 800e9f2:	af00      	add	r7, sp, #0
 800e9f4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e9f6:	2301      	movs	r3, #1
 800e9f8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	79db      	ldrb	r3, [r3, #7]
 800e9fe:	2b00      	cmp	r3, #0
 800ea00:	d102      	bne.n	800ea08 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800ea02:	2300      	movs	r3, #0
 800ea04:	73fb      	strb	r3, [r7, #15]
 800ea06:	e008      	b.n	800ea1a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	79db      	ldrb	r3, [r3, #7]
 800ea0c:	2b02      	cmp	r3, #2
 800ea0e:	d102      	bne.n	800ea16 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800ea10:	2301      	movs	r3, #1
 800ea12:	73fb      	strb	r3, [r7, #15]
 800ea14:	e001      	b.n	800ea1a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800ea16:	f7f2 f8f9 	bl	8000c0c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ea20:	7bfa      	ldrb	r2, [r7, #15]
 800ea22:	4611      	mov	r1, r2
 800ea24:	4618      	mov	r0, r3
 800ea26:	f7fe fd48 	bl	800d4ba <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ea30:	4618      	mov	r0, r3
 800ea32:	f7fe fcf0 	bl	800d416 <USBD_LL_Reset>
}
 800ea36:	bf00      	nop
 800ea38:	3710      	adds	r7, #16
 800ea3a:	46bd      	mov	sp, r7
 800ea3c:	bd80      	pop	{r7, pc}
	...

0800ea40 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ea40:	b580      	push	{r7, lr}
 800ea42:	b082      	sub	sp, #8
 800ea44:	af00      	add	r7, sp, #0
 800ea46:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ea4e:	4618      	mov	r0, r3
 800ea50:	f7fe fd43 	bl	800d4da <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	681b      	ldr	r3, [r3, #0]
 800ea58:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ea5c:	681b      	ldr	r3, [r3, #0]
 800ea5e:	687a      	ldr	r2, [r7, #4]
 800ea60:	6812      	ldr	r2, [r2, #0]
 800ea62:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ea66:	f043 0301 	orr.w	r3, r3, #1
 800ea6a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	7adb      	ldrb	r3, [r3, #11]
 800ea70:	2b00      	cmp	r3, #0
 800ea72:	d005      	beq.n	800ea80 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ea74:	4b04      	ldr	r3, [pc, #16]	@ (800ea88 <HAL_PCD_SuspendCallback+0x48>)
 800ea76:	691b      	ldr	r3, [r3, #16]
 800ea78:	4a03      	ldr	r2, [pc, #12]	@ (800ea88 <HAL_PCD_SuspendCallback+0x48>)
 800ea7a:	f043 0306 	orr.w	r3, r3, #6
 800ea7e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800ea80:	bf00      	nop
 800ea82:	3708      	adds	r7, #8
 800ea84:	46bd      	mov	sp, r7
 800ea86:	bd80      	pop	{r7, pc}
 800ea88:	e000ed00 	.word	0xe000ed00

0800ea8c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ea8c:	b580      	push	{r7, lr}
 800ea8e:	b082      	sub	sp, #8
 800ea90:	af00      	add	r7, sp, #0
 800ea92:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ea9a:	4618      	mov	r0, r3
 800ea9c:	f7fe fd39 	bl	800d512 <USBD_LL_Resume>
}
 800eaa0:	bf00      	nop
 800eaa2:	3708      	adds	r7, #8
 800eaa4:	46bd      	mov	sp, r7
 800eaa6:	bd80      	pop	{r7, pc}

0800eaa8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eaa8:	b580      	push	{r7, lr}
 800eaaa:	b082      	sub	sp, #8
 800eaac:	af00      	add	r7, sp, #0
 800eaae:	6078      	str	r0, [r7, #4]
 800eab0:	460b      	mov	r3, r1
 800eab2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800eab4:	687b      	ldr	r3, [r7, #4]
 800eab6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800eaba:	78fa      	ldrb	r2, [r7, #3]
 800eabc:	4611      	mov	r1, r2
 800eabe:	4618      	mov	r0, r3
 800eac0:	f7fe fd91 	bl	800d5e6 <USBD_LL_IsoOUTIncomplete>
}
 800eac4:	bf00      	nop
 800eac6:	3708      	adds	r7, #8
 800eac8:	46bd      	mov	sp, r7
 800eaca:	bd80      	pop	{r7, pc}

0800eacc <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eacc:	b580      	push	{r7, lr}
 800eace:	b082      	sub	sp, #8
 800ead0:	af00      	add	r7, sp, #0
 800ead2:	6078      	str	r0, [r7, #4]
 800ead4:	460b      	mov	r3, r1
 800ead6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800eade:	78fa      	ldrb	r2, [r7, #3]
 800eae0:	4611      	mov	r1, r2
 800eae2:	4618      	mov	r0, r3
 800eae4:	f7fe fd4d 	bl	800d582 <USBD_LL_IsoINIncomplete>
}
 800eae8:	bf00      	nop
 800eaea:	3708      	adds	r7, #8
 800eaec:	46bd      	mov	sp, r7
 800eaee:	bd80      	pop	{r7, pc}

0800eaf0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eaf0:	b580      	push	{r7, lr}
 800eaf2:	b082      	sub	sp, #8
 800eaf4:	af00      	add	r7, sp, #0
 800eaf6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800eaf8:	687b      	ldr	r3, [r7, #4]
 800eafa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800eafe:	4618      	mov	r0, r3
 800eb00:	f7fe fda3 	bl	800d64a <USBD_LL_DevConnected>
}
 800eb04:	bf00      	nop
 800eb06:	3708      	adds	r7, #8
 800eb08:	46bd      	mov	sp, r7
 800eb0a:	bd80      	pop	{r7, pc}

0800eb0c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eb0c:	b580      	push	{r7, lr}
 800eb0e:	b082      	sub	sp, #8
 800eb10:	af00      	add	r7, sp, #0
 800eb12:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800eb1a:	4618      	mov	r0, r3
 800eb1c:	f7fe fda0 	bl	800d660 <USBD_LL_DevDisconnected>
}
 800eb20:	bf00      	nop
 800eb22:	3708      	adds	r7, #8
 800eb24:	46bd      	mov	sp, r7
 800eb26:	bd80      	pop	{r7, pc}

0800eb28 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800eb28:	b580      	push	{r7, lr}
 800eb2a:	b082      	sub	sp, #8
 800eb2c:	af00      	add	r7, sp, #0
 800eb2e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	781b      	ldrb	r3, [r3, #0]
 800eb34:	2b00      	cmp	r3, #0
 800eb36:	d13e      	bne.n	800ebb6 <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800eb38:	4a21      	ldr	r2, [pc, #132]	@ (800ebc0 <USBD_LL_Init+0x98>)
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	4a1f      	ldr	r2, [pc, #124]	@ (800ebc0 <USBD_LL_Init+0x98>)
 800eb44:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800eb48:	4b1d      	ldr	r3, [pc, #116]	@ (800ebc0 <USBD_LL_Init+0x98>)
 800eb4a:	4a1e      	ldr	r2, [pc, #120]	@ (800ebc4 <USBD_LL_Init+0x9c>)
 800eb4c:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800eb4e:	4b1c      	ldr	r3, [pc, #112]	@ (800ebc0 <USBD_LL_Init+0x98>)
 800eb50:	2209      	movs	r2, #9
 800eb52:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800eb54:	4b1a      	ldr	r3, [pc, #104]	@ (800ebc0 <USBD_LL_Init+0x98>)
 800eb56:	2202      	movs	r2, #2
 800eb58:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800eb5a:	4b19      	ldr	r3, [pc, #100]	@ (800ebc0 <USBD_LL_Init+0x98>)
 800eb5c:	2200      	movs	r2, #0
 800eb5e:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800eb60:	4b17      	ldr	r3, [pc, #92]	@ (800ebc0 <USBD_LL_Init+0x98>)
 800eb62:	2202      	movs	r2, #2
 800eb64:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800eb66:	4b16      	ldr	r3, [pc, #88]	@ (800ebc0 <USBD_LL_Init+0x98>)
 800eb68:	2201      	movs	r2, #1
 800eb6a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800eb6c:	4b14      	ldr	r3, [pc, #80]	@ (800ebc0 <USBD_LL_Init+0x98>)
 800eb6e:	2200      	movs	r2, #0
 800eb70:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800eb72:	4b13      	ldr	r3, [pc, #76]	@ (800ebc0 <USBD_LL_Init+0x98>)
 800eb74:	2200      	movs	r2, #0
 800eb76:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 800eb78:	4b11      	ldr	r3, [pc, #68]	@ (800ebc0 <USBD_LL_Init+0x98>)
 800eb7a:	2201      	movs	r2, #1
 800eb7c:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800eb7e:	4b10      	ldr	r3, [pc, #64]	@ (800ebc0 <USBD_LL_Init+0x98>)
 800eb80:	2200      	movs	r2, #0
 800eb82:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800eb84:	4b0e      	ldr	r3, [pc, #56]	@ (800ebc0 <USBD_LL_Init+0x98>)
 800eb86:	2200      	movs	r2, #0
 800eb88:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800eb8a:	480d      	ldr	r0, [pc, #52]	@ (800ebc0 <USBD_LL_Init+0x98>)
 800eb8c:	f7f5 fc33 	bl	80043f6 <HAL_PCD_Init>
 800eb90:	4603      	mov	r3, r0
 800eb92:	2b00      	cmp	r3, #0
 800eb94:	d001      	beq.n	800eb9a <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 800eb96:	f7f2 f839 	bl	8000c0c <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800eb9a:	2180      	movs	r1, #128	@ 0x80
 800eb9c:	4808      	ldr	r0, [pc, #32]	@ (800ebc0 <USBD_LL_Init+0x98>)
 800eb9e:	f7f6 fe88 	bl	80058b2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800eba2:	2240      	movs	r2, #64	@ 0x40
 800eba4:	2100      	movs	r1, #0
 800eba6:	4806      	ldr	r0, [pc, #24]	@ (800ebc0 <USBD_LL_Init+0x98>)
 800eba8:	f7f6 fe3c 	bl	8005824 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800ebac:	2280      	movs	r2, #128	@ 0x80
 800ebae:	2101      	movs	r1, #1
 800ebb0:	4803      	ldr	r0, [pc, #12]	@ (800ebc0 <USBD_LL_Init+0x98>)
 800ebb2:	f7f6 fe37 	bl	8005824 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 800ebb6:	2300      	movs	r3, #0
}
 800ebb8:	4618      	mov	r0, r3
 800ebba:	3708      	adds	r7, #8
 800ebbc:	46bd      	mov	sp, r7
 800ebbe:	bd80      	pop	{r7, pc}
 800ebc0:	24000a9c 	.word	0x24000a9c
 800ebc4:	40080000 	.word	0x40080000

0800ebc8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800ebc8:	b580      	push	{r7, lr}
 800ebca:	b084      	sub	sp, #16
 800ebcc:	af00      	add	r7, sp, #0
 800ebce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ebd0:	2300      	movs	r3, #0
 800ebd2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ebd4:	2300      	movs	r3, #0
 800ebd6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ebde:	4618      	mov	r0, r3
 800ebe0:	f7f5 fd15 	bl	800460e <HAL_PCD_Start>
 800ebe4:	4603      	mov	r3, r0
 800ebe6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ebe8:	7bfb      	ldrb	r3, [r7, #15]
 800ebea:	4618      	mov	r0, r3
 800ebec:	f000 f942 	bl	800ee74 <USBD_Get_USB_Status>
 800ebf0:	4603      	mov	r3, r0
 800ebf2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ebf4:	7bbb      	ldrb	r3, [r7, #14]
}
 800ebf6:	4618      	mov	r0, r3
 800ebf8:	3710      	adds	r7, #16
 800ebfa:	46bd      	mov	sp, r7
 800ebfc:	bd80      	pop	{r7, pc}

0800ebfe <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800ebfe:	b580      	push	{r7, lr}
 800ec00:	b084      	sub	sp, #16
 800ec02:	af00      	add	r7, sp, #0
 800ec04:	6078      	str	r0, [r7, #4]
 800ec06:	4608      	mov	r0, r1
 800ec08:	4611      	mov	r1, r2
 800ec0a:	461a      	mov	r2, r3
 800ec0c:	4603      	mov	r3, r0
 800ec0e:	70fb      	strb	r3, [r7, #3]
 800ec10:	460b      	mov	r3, r1
 800ec12:	70bb      	strb	r3, [r7, #2]
 800ec14:	4613      	mov	r3, r2
 800ec16:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ec18:	2300      	movs	r3, #0
 800ec1a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ec1c:	2300      	movs	r3, #0
 800ec1e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ec26:	78bb      	ldrb	r3, [r7, #2]
 800ec28:	883a      	ldrh	r2, [r7, #0]
 800ec2a:	78f9      	ldrb	r1, [r7, #3]
 800ec2c:	f7f6 fa16 	bl	800505c <HAL_PCD_EP_Open>
 800ec30:	4603      	mov	r3, r0
 800ec32:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ec34:	7bfb      	ldrb	r3, [r7, #15]
 800ec36:	4618      	mov	r0, r3
 800ec38:	f000 f91c 	bl	800ee74 <USBD_Get_USB_Status>
 800ec3c:	4603      	mov	r3, r0
 800ec3e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ec40:	7bbb      	ldrb	r3, [r7, #14]
}
 800ec42:	4618      	mov	r0, r3
 800ec44:	3710      	adds	r7, #16
 800ec46:	46bd      	mov	sp, r7
 800ec48:	bd80      	pop	{r7, pc}

0800ec4a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ec4a:	b580      	push	{r7, lr}
 800ec4c:	b084      	sub	sp, #16
 800ec4e:	af00      	add	r7, sp, #0
 800ec50:	6078      	str	r0, [r7, #4]
 800ec52:	460b      	mov	r3, r1
 800ec54:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ec56:	2300      	movs	r3, #0
 800ec58:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ec5a:	2300      	movs	r3, #0
 800ec5c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ec64:	78fa      	ldrb	r2, [r7, #3]
 800ec66:	4611      	mov	r1, r2
 800ec68:	4618      	mov	r0, r3
 800ec6a:	f7f6 fa5f 	bl	800512c <HAL_PCD_EP_Close>
 800ec6e:	4603      	mov	r3, r0
 800ec70:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ec72:	7bfb      	ldrb	r3, [r7, #15]
 800ec74:	4618      	mov	r0, r3
 800ec76:	f000 f8fd 	bl	800ee74 <USBD_Get_USB_Status>
 800ec7a:	4603      	mov	r3, r0
 800ec7c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ec7e:	7bbb      	ldrb	r3, [r7, #14]
}
 800ec80:	4618      	mov	r0, r3
 800ec82:	3710      	adds	r7, #16
 800ec84:	46bd      	mov	sp, r7
 800ec86:	bd80      	pop	{r7, pc}

0800ec88 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ec88:	b580      	push	{r7, lr}
 800ec8a:	b084      	sub	sp, #16
 800ec8c:	af00      	add	r7, sp, #0
 800ec8e:	6078      	str	r0, [r7, #4]
 800ec90:	460b      	mov	r3, r1
 800ec92:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ec94:	2300      	movs	r3, #0
 800ec96:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ec98:	2300      	movs	r3, #0
 800ec9a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800eca2:	78fa      	ldrb	r2, [r7, #3]
 800eca4:	4611      	mov	r1, r2
 800eca6:	4618      	mov	r0, r3
 800eca8:	f7f6 fb17 	bl	80052da <HAL_PCD_EP_SetStall>
 800ecac:	4603      	mov	r3, r0
 800ecae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ecb0:	7bfb      	ldrb	r3, [r7, #15]
 800ecb2:	4618      	mov	r0, r3
 800ecb4:	f000 f8de 	bl	800ee74 <USBD_Get_USB_Status>
 800ecb8:	4603      	mov	r3, r0
 800ecba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ecbc:	7bbb      	ldrb	r3, [r7, #14]
}
 800ecbe:	4618      	mov	r0, r3
 800ecc0:	3710      	adds	r7, #16
 800ecc2:	46bd      	mov	sp, r7
 800ecc4:	bd80      	pop	{r7, pc}

0800ecc6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ecc6:	b580      	push	{r7, lr}
 800ecc8:	b084      	sub	sp, #16
 800ecca:	af00      	add	r7, sp, #0
 800eccc:	6078      	str	r0, [r7, #4]
 800ecce:	460b      	mov	r3, r1
 800ecd0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ecd2:	2300      	movs	r3, #0
 800ecd4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ecd6:	2300      	movs	r3, #0
 800ecd8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ece0:	78fa      	ldrb	r2, [r7, #3]
 800ece2:	4611      	mov	r1, r2
 800ece4:	4618      	mov	r0, r3
 800ece6:	f7f6 fb5b 	bl	80053a0 <HAL_PCD_EP_ClrStall>
 800ecea:	4603      	mov	r3, r0
 800ecec:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ecee:	7bfb      	ldrb	r3, [r7, #15]
 800ecf0:	4618      	mov	r0, r3
 800ecf2:	f000 f8bf 	bl	800ee74 <USBD_Get_USB_Status>
 800ecf6:	4603      	mov	r3, r0
 800ecf8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ecfa:	7bbb      	ldrb	r3, [r7, #14]
}
 800ecfc:	4618      	mov	r0, r3
 800ecfe:	3710      	adds	r7, #16
 800ed00:	46bd      	mov	sp, r7
 800ed02:	bd80      	pop	{r7, pc}

0800ed04 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ed04:	b480      	push	{r7}
 800ed06:	b085      	sub	sp, #20
 800ed08:	af00      	add	r7, sp, #0
 800ed0a:	6078      	str	r0, [r7, #4]
 800ed0c:	460b      	mov	r3, r1
 800ed0e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ed10:	687b      	ldr	r3, [r7, #4]
 800ed12:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ed16:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ed18:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ed1c:	2b00      	cmp	r3, #0
 800ed1e:	da0b      	bge.n	800ed38 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ed20:	78fb      	ldrb	r3, [r7, #3]
 800ed22:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ed26:	68f9      	ldr	r1, [r7, #12]
 800ed28:	4613      	mov	r3, r2
 800ed2a:	00db      	lsls	r3, r3, #3
 800ed2c:	4413      	add	r3, r2
 800ed2e:	009b      	lsls	r3, r3, #2
 800ed30:	440b      	add	r3, r1
 800ed32:	3316      	adds	r3, #22
 800ed34:	781b      	ldrb	r3, [r3, #0]
 800ed36:	e00b      	b.n	800ed50 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ed38:	78fb      	ldrb	r3, [r7, #3]
 800ed3a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ed3e:	68f9      	ldr	r1, [r7, #12]
 800ed40:	4613      	mov	r3, r2
 800ed42:	00db      	lsls	r3, r3, #3
 800ed44:	4413      	add	r3, r2
 800ed46:	009b      	lsls	r3, r3, #2
 800ed48:	440b      	add	r3, r1
 800ed4a:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800ed4e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ed50:	4618      	mov	r0, r3
 800ed52:	3714      	adds	r7, #20
 800ed54:	46bd      	mov	sp, r7
 800ed56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed5a:	4770      	bx	lr

0800ed5c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ed5c:	b580      	push	{r7, lr}
 800ed5e:	b084      	sub	sp, #16
 800ed60:	af00      	add	r7, sp, #0
 800ed62:	6078      	str	r0, [r7, #4]
 800ed64:	460b      	mov	r3, r1
 800ed66:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ed68:	2300      	movs	r3, #0
 800ed6a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ed6c:	2300      	movs	r3, #0
 800ed6e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ed70:	687b      	ldr	r3, [r7, #4]
 800ed72:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ed76:	78fa      	ldrb	r2, [r7, #3]
 800ed78:	4611      	mov	r1, r2
 800ed7a:	4618      	mov	r0, r3
 800ed7c:	f7f6 f94a 	bl	8005014 <HAL_PCD_SetAddress>
 800ed80:	4603      	mov	r3, r0
 800ed82:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ed84:	7bfb      	ldrb	r3, [r7, #15]
 800ed86:	4618      	mov	r0, r3
 800ed88:	f000 f874 	bl	800ee74 <USBD_Get_USB_Status>
 800ed8c:	4603      	mov	r3, r0
 800ed8e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ed90:	7bbb      	ldrb	r3, [r7, #14]
}
 800ed92:	4618      	mov	r0, r3
 800ed94:	3710      	adds	r7, #16
 800ed96:	46bd      	mov	sp, r7
 800ed98:	bd80      	pop	{r7, pc}

0800ed9a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ed9a:	b580      	push	{r7, lr}
 800ed9c:	b086      	sub	sp, #24
 800ed9e:	af00      	add	r7, sp, #0
 800eda0:	60f8      	str	r0, [r7, #12]
 800eda2:	607a      	str	r2, [r7, #4]
 800eda4:	603b      	str	r3, [r7, #0]
 800eda6:	460b      	mov	r3, r1
 800eda8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800edaa:	2300      	movs	r3, #0
 800edac:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800edae:	2300      	movs	r3, #0
 800edb0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800edb2:	68fb      	ldr	r3, [r7, #12]
 800edb4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800edb8:	7af9      	ldrb	r1, [r7, #11]
 800edba:	683b      	ldr	r3, [r7, #0]
 800edbc:	687a      	ldr	r2, [r7, #4]
 800edbe:	f7f6 fa52 	bl	8005266 <HAL_PCD_EP_Transmit>
 800edc2:	4603      	mov	r3, r0
 800edc4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800edc6:	7dfb      	ldrb	r3, [r7, #23]
 800edc8:	4618      	mov	r0, r3
 800edca:	f000 f853 	bl	800ee74 <USBD_Get_USB_Status>
 800edce:	4603      	mov	r3, r0
 800edd0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800edd2:	7dbb      	ldrb	r3, [r7, #22]
}
 800edd4:	4618      	mov	r0, r3
 800edd6:	3718      	adds	r7, #24
 800edd8:	46bd      	mov	sp, r7
 800edda:	bd80      	pop	{r7, pc}

0800eddc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800eddc:	b580      	push	{r7, lr}
 800edde:	b086      	sub	sp, #24
 800ede0:	af00      	add	r7, sp, #0
 800ede2:	60f8      	str	r0, [r7, #12]
 800ede4:	607a      	str	r2, [r7, #4]
 800ede6:	603b      	str	r3, [r7, #0]
 800ede8:	460b      	mov	r3, r1
 800edea:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800edec:	2300      	movs	r3, #0
 800edee:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800edf0:	2300      	movs	r3, #0
 800edf2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800edf4:	68fb      	ldr	r3, [r7, #12]
 800edf6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800edfa:	7af9      	ldrb	r1, [r7, #11]
 800edfc:	683b      	ldr	r3, [r7, #0]
 800edfe:	687a      	ldr	r2, [r7, #4]
 800ee00:	f7f6 f9de 	bl	80051c0 <HAL_PCD_EP_Receive>
 800ee04:	4603      	mov	r3, r0
 800ee06:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ee08:	7dfb      	ldrb	r3, [r7, #23]
 800ee0a:	4618      	mov	r0, r3
 800ee0c:	f000 f832 	bl	800ee74 <USBD_Get_USB_Status>
 800ee10:	4603      	mov	r3, r0
 800ee12:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ee14:	7dbb      	ldrb	r3, [r7, #22]
}
 800ee16:	4618      	mov	r0, r3
 800ee18:	3718      	adds	r7, #24
 800ee1a:	46bd      	mov	sp, r7
 800ee1c:	bd80      	pop	{r7, pc}

0800ee1e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ee1e:	b580      	push	{r7, lr}
 800ee20:	b082      	sub	sp, #8
 800ee22:	af00      	add	r7, sp, #0
 800ee24:	6078      	str	r0, [r7, #4]
 800ee26:	460b      	mov	r3, r1
 800ee28:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800ee2a:	687b      	ldr	r3, [r7, #4]
 800ee2c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ee30:	78fa      	ldrb	r2, [r7, #3]
 800ee32:	4611      	mov	r1, r2
 800ee34:	4618      	mov	r0, r3
 800ee36:	f7f6 f9fe 	bl	8005236 <HAL_PCD_EP_GetRxCount>
 800ee3a:	4603      	mov	r3, r0
}
 800ee3c:	4618      	mov	r0, r3
 800ee3e:	3708      	adds	r7, #8
 800ee40:	46bd      	mov	sp, r7
 800ee42:	bd80      	pop	{r7, pc}

0800ee44 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800ee44:	b480      	push	{r7}
 800ee46:	b083      	sub	sp, #12
 800ee48:	af00      	add	r7, sp, #0
 800ee4a:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_AUDIO_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800ee4c:	4b03      	ldr	r3, [pc, #12]	@ (800ee5c <USBD_static_malloc+0x18>)
}
 800ee4e:	4618      	mov	r0, r3
 800ee50:	370c      	adds	r7, #12
 800ee52:	46bd      	mov	sp, r7
 800ee54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee58:	4770      	bx	lr
 800ee5a:	bf00      	nop
 800ee5c:	24000f80 	.word	0x24000f80

0800ee60 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800ee60:	b480      	push	{r7}
 800ee62:	b083      	sub	sp, #12
 800ee64:	af00      	add	r7, sp, #0
 800ee66:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 800ee68:	bf00      	nop
 800ee6a:	370c      	adds	r7, #12
 800ee6c:	46bd      	mov	sp, r7
 800ee6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee72:	4770      	bx	lr

0800ee74 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ee74:	b480      	push	{r7}
 800ee76:	b085      	sub	sp, #20
 800ee78:	af00      	add	r7, sp, #0
 800ee7a:	4603      	mov	r3, r0
 800ee7c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ee7e:	2300      	movs	r3, #0
 800ee80:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ee82:	79fb      	ldrb	r3, [r7, #7]
 800ee84:	2b03      	cmp	r3, #3
 800ee86:	d817      	bhi.n	800eeb8 <USBD_Get_USB_Status+0x44>
 800ee88:	a201      	add	r2, pc, #4	@ (adr r2, 800ee90 <USBD_Get_USB_Status+0x1c>)
 800ee8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee8e:	bf00      	nop
 800ee90:	0800eea1 	.word	0x0800eea1
 800ee94:	0800eea7 	.word	0x0800eea7
 800ee98:	0800eead 	.word	0x0800eead
 800ee9c:	0800eeb3 	.word	0x0800eeb3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800eea0:	2300      	movs	r3, #0
 800eea2:	73fb      	strb	r3, [r7, #15]
    break;
 800eea4:	e00b      	b.n	800eebe <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800eea6:	2303      	movs	r3, #3
 800eea8:	73fb      	strb	r3, [r7, #15]
    break;
 800eeaa:	e008      	b.n	800eebe <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800eeac:	2301      	movs	r3, #1
 800eeae:	73fb      	strb	r3, [r7, #15]
    break;
 800eeb0:	e005      	b.n	800eebe <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800eeb2:	2303      	movs	r3, #3
 800eeb4:	73fb      	strb	r3, [r7, #15]
    break;
 800eeb6:	e002      	b.n	800eebe <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800eeb8:	2303      	movs	r3, #3
 800eeba:	73fb      	strb	r3, [r7, #15]
    break;
 800eebc:	bf00      	nop
  }
  return usb_status;
 800eebe:	7bfb      	ldrb	r3, [r7, #15]
}
 800eec0:	4618      	mov	r0, r3
 800eec2:	3714      	adds	r7, #20
 800eec4:	46bd      	mov	sp, r7
 800eec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeca:	4770      	bx	lr

0800eecc <memset>:
 800eecc:	4402      	add	r2, r0
 800eece:	4603      	mov	r3, r0
 800eed0:	4293      	cmp	r3, r2
 800eed2:	d100      	bne.n	800eed6 <memset+0xa>
 800eed4:	4770      	bx	lr
 800eed6:	f803 1b01 	strb.w	r1, [r3], #1
 800eeda:	e7f9      	b.n	800eed0 <memset+0x4>

0800eedc <__libc_init_array>:
 800eedc:	b570      	push	{r4, r5, r6, lr}
 800eede:	4d0d      	ldr	r5, [pc, #52]	@ (800ef14 <__libc_init_array+0x38>)
 800eee0:	4c0d      	ldr	r4, [pc, #52]	@ (800ef18 <__libc_init_array+0x3c>)
 800eee2:	1b64      	subs	r4, r4, r5
 800eee4:	10a4      	asrs	r4, r4, #2
 800eee6:	2600      	movs	r6, #0
 800eee8:	42a6      	cmp	r6, r4
 800eeea:	d109      	bne.n	800ef00 <__libc_init_array+0x24>
 800eeec:	4d0b      	ldr	r5, [pc, #44]	@ (800ef1c <__libc_init_array+0x40>)
 800eeee:	4c0c      	ldr	r4, [pc, #48]	@ (800ef20 <__libc_init_array+0x44>)
 800eef0:	f000 f818 	bl	800ef24 <_init>
 800eef4:	1b64      	subs	r4, r4, r5
 800eef6:	10a4      	asrs	r4, r4, #2
 800eef8:	2600      	movs	r6, #0
 800eefa:	42a6      	cmp	r6, r4
 800eefc:	d105      	bne.n	800ef0a <__libc_init_array+0x2e>
 800eefe:	bd70      	pop	{r4, r5, r6, pc}
 800ef00:	f855 3b04 	ldr.w	r3, [r5], #4
 800ef04:	4798      	blx	r3
 800ef06:	3601      	adds	r6, #1
 800ef08:	e7ee      	b.n	800eee8 <__libc_init_array+0xc>
 800ef0a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ef0e:	4798      	blx	r3
 800ef10:	3601      	adds	r6, #1
 800ef12:	e7f2      	b.n	800eefa <__libc_init_array+0x1e>
 800ef14:	0800efcc 	.word	0x0800efcc
 800ef18:	0800efcc 	.word	0x0800efcc
 800ef1c:	0800efcc 	.word	0x0800efcc
 800ef20:	0800efd0 	.word	0x0800efd0

0800ef24 <_init>:
 800ef24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef26:	bf00      	nop
 800ef28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ef2a:	bc08      	pop	{r3}
 800ef2c:	469e      	mov	lr, r3
 800ef2e:	4770      	bx	lr

0800ef30 <_fini>:
 800ef30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef32:	bf00      	nop
 800ef34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ef36:	bc08      	pop	{r3}
 800ef38:	469e      	mov	lr, r3
 800ef3a:	4770      	bx	lr
