
---------- Begin Simulation Statistics ----------
final_tick                               1229876788273                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 252404                       # Simulator instruction rate (inst/s)
host_mem_usage                              134508120                       # Number of bytes of host memory used
host_op_rate                                   291846                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 58334.55                       # Real time elapsed on the host
host_tick_rate                                4977042                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 14723882344                       # Number of instructions simulated
sim_ops                                   17024710736                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.290334                       # Number of seconds simulated
sim_ticks                                290333523238                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   19                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                   23                       # Number of system calls
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.workload.numSyscalls                   17                       # Number of system calls
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.workload.numSyscalls                   29                       # Number of system calls
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu4.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu4.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu4.num_vec_insts                           0                       # number of vector instructions
system.cpu4.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu4.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu4.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu4.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu4.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu4.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu4.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu4.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu4.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu4.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu4.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu4.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.workload.numSyscalls                   19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          681                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1209                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    43.847609                       # BTB Hit Percentage
system.switch_cpus0.branchPred.BTBHits       87076164                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBLookups    198588171                       # Number of BTB lookups
system.switch_cpus0.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.condIncorrect       161562                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.condPredicted    178946545                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.indirectHits      5250708                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectLookups      5251510                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectMisses          802                       # Number of indirect misses.
system.switch_cpus0.branchPred.lookups      224320288                       # Number of BP lookups
system.switch_cpus0.branchPred.usedRAS       16752643                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPredindirectMispredicted           43                       # Number of mispredicted indirect branches.
system.switch_cpus0.cc_regfile_reads        401013102                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       374328762                       # number of cc regfile writes
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.branchMispredicts       161360                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.branches         222490229                       # Number of branches committed
system.switch_cpus0.commit.bw_lim_events     73602979                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.commitNonSpecStalls     11541040                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.commitSquashedInsts      4372818                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.committedInsts   1043841219                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    1214518420                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.committed_per_cycle::samples    695612280                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.745970                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.649989                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    378837078     54.46%     54.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     83801467     12.05%     66.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     68374400      9.83%     76.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     17235561      2.48%     78.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     44037879      6.33%     85.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     10718800      1.54%     86.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      9336690      1.34%     88.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      9667426      1.39%     89.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     73602979     10.58%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    695612280                       # Number of insts commited each cycle
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.function_calls     16710978                       # Number of function calls committed.
system.switch_cpus0.commit.int_insts       1082114742                       # Number of committed integer instructions.
system.switch_cpus0.commit.loads            235993227                       # Number of loads committed
system.switch_cpus0.commit.membars           12823322                       # Number of memory barriers committed
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    752388698     61.95%     61.95% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult     47446162      3.91%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAes            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAesMix            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma3            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdPredAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    235993227     19.43%     85.29% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite    178690333     14.71%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   1214518420                       # Class of committed instruction
system.switch_cpus0.commit.refs             414683560                       # Number of memory references committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.vec_insts         19716479                       # Number of committed Vector instructions.
system.switch_cpus0.committedInsts         1043841219                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           1214518420                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.667001                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.667001                       # CPI: Total CPI of All Threads
system.switch_cpus0.decode.BlockedCycles    422009962                       # Number of cycles decode is blocked
system.switch_cpus0.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.BranchResolved     86934718                       # Number of times decode resolved a branch
system.switch_cpus0.decode.DecodedInsts    1221294846                       # Number of instructions handled by decode
system.switch_cpus0.decode.IdleCycles        80282576                       # Number of cycles decode is idle
system.switch_cpus0.decode.RunCycles        154228186                       # Number of cycles decode is running
system.switch_cpus0.decode.SquashCycles        168688                       # Number of cycles decode is squashing
system.switch_cpus0.decode.SquashedInsts          523                       # Number of squashed instructions handled by decode
system.switch_cpus0.decode.UnblockCycles     39553875                       # Number of cycles decode is unblocking
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.fetch.Branches          224320288                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.CacheLines        147662189                       # Number of cache lines fetched
system.switch_cpus0.fetch.Cycles            548301002                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.IcacheSquashes        17601                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           69                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.Insts            1052072817                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.MiscStallCycles            5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.SquashCycles         337780                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.branchRate         0.322187                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.icacheStallCycles    147773327                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.predictedBranches    109079515                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.rate               1.511070                       # Number of inst fetches per cycle
system.switch_cpus0.fetch.rateDist::samples    696243293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.757704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.826703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       450815914     64.75%     64.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1        32286168      4.64%     69.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        20451577      2.94%     72.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        26001667      3.73%     76.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        38234358      5.49%     81.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5        17858478      2.56%     84.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6        22870997      3.28%     87.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         8653311      1.24%     88.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        79070823     11.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    696243293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.idleCycles                    168                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       241617                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches       222761107                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.760426                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           424383594                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores         178932746                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       18301147                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    236837898                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     11581156                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          918                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts    179268937                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts   1218882571                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    245450848                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       149601                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts   1225684758                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        768833                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       908544                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        168688                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles      2675627                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           66                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.lsq.thread0.forwLoads     44801316                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          594                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        10493                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads      8976465                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.squashedLoads       844671                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.squashedStores       578604                       # Number of stores squashed
system.switch_cpus0.iew.memOrderViolationEvents        10493                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         1026                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       240591                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers       1171715849                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count           1216454867                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.576009                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        674919305                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.747169                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent            1216509095                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads      1498924140                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      870325414                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.499247                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.499247                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    753898423     61.50%     61.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult     47450771      3.87%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            2      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            1      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    245494681     20.03%     85.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite    178990481     14.60%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    1225834359                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           19077143                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.015563                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        2393693     12.55%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult       2564652     13.44%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     25.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       5774035     30.27%     56.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      8344763     43.74%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses    1216189845                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   3110856731                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   1196735357                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   1203513174                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded        1207301414                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued       1225834359                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded     11581157                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined      4364151                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued         3382                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        40117                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined      3838693                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    696243293                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.760641                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.066513                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    289639467     41.60%     41.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    116028788     16.66%     58.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     79500283     11.42%     69.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     64376009      9.25%     78.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     51013340      7.33%     86.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     51392129      7.38%     93.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     23795564      3.42%     97.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     10092115      1.45%     98.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     10405598      1.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    696243293                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.760640                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses      28721657                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads     56135805                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses     19719510                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes     19743969                       # Number of vector instruction queue writes
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.memDep0.conflictingLoads      8866767                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     10141118                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    236837898                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores    179268937                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads     1289943954                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes      46164084                       # number of misc regfile writes
system.switch_cpus0.numCycles               696243461                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.rename.BlockCycles       31083468                       # Number of cycles rename is blocking
system.switch_cpus0.rename.CommittedMaps   1272061771                       # Number of HB maps that are committed
system.switch_cpus0.rename.IQFullEvents      46806235                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.IdleCycles        97007300                       # Number of cycles rename is idle
system.switch_cpus0.rename.LQFullEvents      27607661                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.ROBFullEvents         9025                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.RenameLookups   1956895871                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.RenamedInsts    1220039976                       # Number of instructions processed by rename
system.switch_cpus0.rename.RenamedOperands   1277986164                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RunCycles        176327989                       # Number of cycles rename is running
system.switch_cpus0.rename.SQFullEvents      16746561                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.SquashCycles        168688                       # Number of cycles rename is squashing
system.switch_cpus0.rename.UnblockCycles    107509491                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.UndoneMaps         5924389                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.int_rename_lookups   1494051425                       # Number of integer rename lookups
system.switch_cpus0.rename.serializeStallCycles    284146350                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.serializingInsts     14186025                       # count of serializing insts renamed
system.switch_cpus0.rename.skidInsts        230872787                       # count of insts added to the skid buffer
system.switch_cpus0.rename.tempSerializingInsts     11581179                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.vec_rename_lookups     13154420                       # Number of vector rename lookups
system.switch_cpus0.rob.rob_reads          1840900292                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         2438413547                       # The number of ROB writes
system.switch_cpus0.timesIdled                      6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.vec_regfile_reads        13146599                       # number of vector regfile reads
system.switch_cpus0.vec_regfile_writes        6572912                       # number of vector regfile writes
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    35.867428                       # BTB Hit Percentage
system.switch_cpus1.branchPred.BTBHits       61531254                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBLookups    171551898                       # Number of BTB lookups
system.switch_cpus1.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.condIncorrect       389652                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.condPredicted    149372406                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.indirectHits      6198713                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectLookups      6684142                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectMisses       485429                       # Number of indirect misses.
system.switch_cpus1.branchPred.lookups      182534515                       # Number of BP lookups
system.switch_cpus1.branchPred.usedRAS        9203571                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPredindirectMispredicted           44                       # Number of mispredicted indirect branches.
system.switch_cpus1.cc_regfile_reads        276534264                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       249638190                       # number of cc regfile writes
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.branchMispredicts       365894                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.branches         178284455                       # Number of branches committed
system.switch_cpus1.commit.bw_lim_events     68273546                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.commitNonSpecStalls     13621155                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.commitSquashedInsts     18448269                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.committedInsts    955720771                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    1114899304                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.committed_per_cycle::samples    693724435                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.607121                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.597182                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    378024987     54.49%     54.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    127369042     18.36%     72.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     44838090      6.46%     79.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     21570565      3.11%     82.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     16279974      2.35%     84.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     12987226      1.87%     86.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     13769042      1.98%     88.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     10611963      1.53%     90.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     68273546      9.84%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    693724435                       # Number of insts commited each cycle
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.function_calls      9128793                       # Number of function calls committed.
system.switch_cpus1.commit.int_insts       1021812198                       # Number of committed integer instructions.
system.switch_cpus1.commit.loads            233769173                       # Number of loads committed
system.switch_cpus1.commit.membars           16648002                       # Number of memory barriers committed
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu    651225856     58.41%     58.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult     25932768      2.33%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAes            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAesMix            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma3            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdPredAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    233769173     20.97%     81.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    203971507     18.30%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   1114899304                       # Class of committed instruction
system.switch_cpus1.commit.refs             437740680                       # Number of memory references committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.vec_insts         50796133                       # Number of committed Vector instructions.
system.switch_cpus1.committedInsts          955720771                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           1114899304                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.728501                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.728501                       # CPI: Total CPI of All Threads
system.switch_cpus1.decode.BlockedCycles    497551756                       # Number of cycles decode is blocked
system.switch_cpus1.decode.BranchMispred        23765                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.BranchResolved     60978438                       # Number of times decode resolved a branch
system.switch_cpus1.decode.DecodedInsts    1138502016                       # Number of instructions handled by decode
system.switch_cpus1.decode.IdleCycles        42438253                       # Number of cycles decode is idle
system.switch_cpus1.decode.RunCycles        111670476                       # Number of cycles decode is running
system.switch_cpus1.decode.SquashCycles        384988                       # Number of cycles decode is squashing
system.switch_cpus1.decode.SquashedInsts          438                       # Number of squashed instructions handled by decode
system.switch_cpus1.decode.UnblockCycles     44197592                       # Number of cycles decode is unblocking
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.fetch.Branches          182534515                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.CacheLines        118070190                       # Number of cache lines fetched
system.switch_cpus1.fetch.Cycles            577470728                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.IcacheSquashes        63305                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles          125                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.Insts             981659989                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.MiscStallCycles            8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.SquashCycles         817492                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.branchRate         0.262171                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.icacheStallCycles    118363461                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.predictedBranches     76933538                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.rate               1.409938                       # Number of inst fetches per cycle
system.switch_cpus1.fetch.rateDist::samples    696243068                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.647030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.890189                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       479863377     68.92%     68.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        31714525      4.56%     73.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        16645017      2.39%     75.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        21659701      3.11%     78.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        23877997      3.43%     82.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         8211042      1.18%     83.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        10230597      1.47%     85.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7        13527413      1.94%     87.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        90513399     13.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    696243068                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.idleCycles                    393                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       462077                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches       179564885                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.654235                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           467350103                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores         206036821                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles        2307542                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    238125872                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     13668518                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts         2167                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts    208161394                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts   1133112521                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    261313282                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       470652                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts   1151750099                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        744430                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     36329526                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        384988                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     36976308                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.lsq.thread0.forwLoads     19639955                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2191                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        32254                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads     24834168                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4356697                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.squashedStores      4189885                       # Number of stores squashed
system.switch_cpus1.iew.memOrderViolationEvents        32254                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       120435                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       341642                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers       1023120807                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count           1126474366                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.594438                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        608181732                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.617932                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent            1126660904                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads      1373681201                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      787017616                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.372682                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.372682                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    658640679     57.16%     57.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult     25941605      2.25%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            4      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            2      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    261481784     22.69%     82.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    206156677     17.89%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    1152220751                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           29456654                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.025565                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1518607      5.16%      5.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult         19231      0.07%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      13908266     47.22%     52.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     14010550     47.56%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses    1105172399                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   2880347010                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   1074880091                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   1094724153                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded        1119444002                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued       1152220751                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded     13668519                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined     18213207                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        12441                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        47363                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     14835991                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    696243068                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.654912                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.136089                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    320737127     46.07%     46.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    119641530     17.18%     63.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     66189165      9.51%     72.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     46492859      6.68%     79.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     50972215      7.32%     86.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     36482437      5.24%     92.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     28839822      4.14%     96.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     13720967      1.97%     98.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     13166946      1.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    696243068                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.654911                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses      76505006                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads    149806655                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses     51594275                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes     56633825                       # Number of vector instruction queue writes
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.memDep0.conflictingLoads     18807819                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     24117441                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    238125872                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    208161394                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads     1528121693                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes      54484528                       # number of misc regfile writes
system.switch_cpus1.numCycles               696243461                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.rename.BlockCycles       51285683                       # Number of cycles rename is blocking
system.switch_cpus1.rename.CommittedMaps   1069494002                       # Number of HB maps that are committed
system.switch_cpus1.rename.IQFullEvents       7265911                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.IdleCycles        60950786                       # Number of cycles rename is idle
system.switch_cpus1.rename.LQFullEvents      44776155                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.ROBFullEvents         9325                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.RenameLookups   1790328061                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.RenamedInsts    1135657314                       # Number of instructions processed by rename
system.switch_cpus1.rename.RenamedOperands   1088707303                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RunCycles        136759465                       # Number of cycles rename is running
system.switch_cpus1.rename.SQFullEvents      25609712                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.SquashCycles        384988                       # Number of cycles rename is squashing
system.switch_cpus1.rename.UnblockCycles    107176955                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.UndoneMaps        19213279                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.int_rename_lookups   1358832908                       # Number of integer rename lookups
system.switch_cpus1.rename.serializeStallCycles    339685188                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.serializingInsts     16764968                       # count of serializing insts renamed
system.switch_cpus1.rename.skidInsts        235735389                       # count of insts added to the skid buffer
system.switch_cpus1.rename.tempSerializingInsts     13690651                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.vec_rename_lookups     35800232                       # Number of vector rename lookups
system.switch_cpus1.rob.rob_reads          1758798163                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         2269217120                       # The number of ROB writes
system.switch_cpus1.timesIdled                      8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.vec_regfile_reads        34347901                       # number of vector regfile reads
system.switch_cpus1.vec_regfile_writes       17248250                       # number of vector regfile writes
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    40.900370                       # BTB Hit Percentage
system.switch_cpus2.branchPred.BTBHits       58641207                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBLookups    143375738                       # Number of BTB lookups
system.switch_cpus2.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.condIncorrect       858345                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.condPredicted    129523761                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.indirectHits      4494311                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectLookups      4495149                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectMisses          838                       # Number of indirect misses.
system.switch_cpus2.branchPred.lookups      150877752                       # Number of BP lookups
system.switch_cpus2.branchPred.usedRAS        5557726                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPredindirectMispredicted           44                       # Number of mispredicted indirect branches.
system.switch_cpus2.cc_regfile_reads        235509534                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       216853233                       # number of cc regfile writes
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.branchMispredicts       858170                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.branches         145760266                       # Number of branches committed
system.switch_cpus2.commit.bw_lim_events     56637861                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.commitNonSpecStalls      9878699                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.commitSquashedInsts     11881838                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.committedInsts    889902990                       # Number of instructions committed
system.switch_cpus2.commit.committedOps    1001860752                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.committed_per_cycle::samples    694286637                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.443007                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.398756                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    374627540     53.96%     53.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    133209117     19.19%     73.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     70942622     10.22%     83.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     17908608      2.58%     85.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     14436128      2.08%     88.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      6105390      0.88%     88.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6     11269380      1.62%     90.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      9149991      1.32%     91.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8     56637861      8.16%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    694286637                       # Number of insts commited each cycle
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.function_calls      5523014                       # Number of function calls committed.
system.switch_cpus2.commit.int_insts        922515759                       # Number of committed integer instructions.
system.switch_cpus2.commit.loads            224244183                       # Number of loads committed
system.switch_cpus2.commit.membars           10976290                       # Number of memory barriers committed
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    590845356     58.97%     58.97% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult     55977997      5.59%     64.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv      1097605      0.11%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAes            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAesMix            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha1Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha256Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShaSigma2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShaSigma3            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdPredAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    224244183     22.38%     87.05% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite    129695611     12.95%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total   1001860752                       # Class of committed instruction
system.switch_cpus2.commit.refs             353939794                       # Number of memory references committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.vec_insts         16979218                       # Number of committed Vector instructions.
system.switch_cpus2.committedInsts          889902990                       # Number of Instructions Simulated
system.switch_cpus2.committedOps           1001860752                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.782381                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.782381                       # CPI: Total CPI of All Threads
system.switch_cpus2.decode.BlockedCycles    512305182                       # Number of cycles decode is blocked
system.switch_cpus2.decode.BranchMispred          204                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.BranchResolved     56861429                       # Number of times decode resolved a branch
system.switch_cpus2.decode.DecodedInsts    1028612498                       # Number of instructions handled by decode
system.switch_cpus2.decode.IdleCycles        40668104                       # Number of cycles decode is idle
system.switch_cpus2.decode.RunCycles         92049614                       # Number of cycles decode is running
system.switch_cpus2.decode.SquashCycles        871657                       # Number of cycles decode is squashing
system.switch_cpus2.decode.SquashedInsts          729                       # Number of squashed instructions handled by decode
system.switch_cpus2.decode.UnblockCycles     50348684                       # Number of cycles decode is unblocking
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.fetch.Branches          150877752                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.CacheLines         83976698                       # Number of cache lines fetched
system.switch_cpus2.fetch.Cycles            611228294                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.IcacheSquashes        25089                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.Insts             929113314                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.MiscStallCycles           66                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.SquashCycles        1743664                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.branchRate         0.216703                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.icacheStallCycles     84142990                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.predictedBranches     68693244                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.rate               1.334466                       # Number of inst fetches per cycle
system.switch_cpus2.fetch.rateDist::samples    696243244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.502729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.805262                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       499399789     71.73%     71.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1        27324708      3.92%     75.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        20201340      2.90%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3        15576389      2.24%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4        19167613      2.75%     83.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5        10275733      1.48%     85.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6        11862456      1.70%     86.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         6897444      0.99%     87.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        85537772     12.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    696243244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.idleCycles                    217                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       895779                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches       146318994                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.464086                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           368561741                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores         129920737                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       35209134                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    227404108                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      9913045                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        83295                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts    130296694                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts   1013731669                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    238641004                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1831070                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts   1019360078                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents       4978837                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       962913                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        871657                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      8499765                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        88905                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.lsq.thread0.forwLoads     13874102                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          968                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        20424                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads     12284980                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3159895                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.squashedStores       601058                       # Number of stores squashed
system.switch_cpus2.iew.memOrderViolationEvents        20424                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect        56323                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       839456                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        897363155                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count           1005294660                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.677586                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        608040934                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.443884                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent            1005737436                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads      1311450281                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      764899118                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.278149                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.278149                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    594823722     58.25%     58.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult     55980759      5.48%     63.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv      1097605      0.11%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            2      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            1      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    239328985     23.44%     87.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite    129960076     12.73%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total    1021191150                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           17367582                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.017007                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        2362549     13.60%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       8986999     51.75%     65.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      6018034     34.65%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses    1010385573                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   2700807040                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    988313302                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes   1008579523                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded        1003818623                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued       1021191150                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded      9913046                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined     11870817                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        28444                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        34347                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined     10056442                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    696243244                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.466716                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.969068                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    313938020     45.09%     45.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    155482009     22.33%     67.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     77196138     11.09%     78.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     38258563      5.49%     84.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     39563111      5.68%     89.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     25688777      3.69%     93.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     24164310      3.47%     96.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     10759541      1.55%     98.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     11192775      1.61%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    696243244                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.466716                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses      28173159                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads     55214528                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses     16981358                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes     17043383                       # Number of vector instruction queue writes
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.memDep0.conflictingLoads     26304719                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      9199247                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    227404108                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores    130296694                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads     1059754588                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes      39514728                       # number of misc regfile writes
system.switch_cpus2.numCycles               696243461                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.rename.BlockCycles      115783965                       # Number of cycles rename is blocking
system.switch_cpus2.rename.CommittedMaps   1001658147                       # Number of HB maps that are committed
system.switch_cpus2.rename.IQFullEvents     112945580                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.IdleCycles        58673253                       # Number of cycles rename is idle
system.switch_cpus2.rename.LQFullEvents      13222044                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.ROBFullEvents        11099                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.RenameLookups   1607239214                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.RenamedInsts    1020566681                       # Number of instructions processed by rename
system.switch_cpus2.rename.RenamedOperands   1023065243                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RunCycles        120847873                       # Number of cycles rename is running
system.switch_cpus2.rename.SQFullEvents       5118506                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.SquashCycles        871657                       # Number of cycles rename is squashing
system.switch_cpus2.rename.UnblockCycles    153485175                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.UndoneMaps        21407001                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.int_rename_lookups   1315469625                       # Number of integer rename lookups
system.switch_cpus2.rename.serializeStallCycles    246581319                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.serializingInsts     12142705                       # count of serializing insts renamed
system.switch_cpus2.rename.skidInsts        311905577                       # count of insts added to the skid buffer
system.switch_cpus2.rename.tempSerializingInsts      9947351                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.vec_rename_lookups     11345318                       # Number of vector rename lookups
system.switch_cpus2.rob.rob_reads          1651391145                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         2029441907                       # The number of ROB writes
system.switch_cpus2.timesIdled                      6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.vec_regfile_reads        11319535                       # number of vector regfile reads
system.switch_cpus2.vec_regfile_writes        5662000                       # number of vector regfile writes
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    29.840831                       # BTB Hit Percentage
system.switch_cpus3.branchPred.BTBHits       63307351                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBLookups    212150094                       # Number of BTB lookups
system.switch_cpus3.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.condIncorrect       361718                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.condPredicted    186404612                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.indirectHits      7941079                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectLookups      7942473                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectMisses         1394                       # Number of indirect misses.
system.switch_cpus3.branchPred.lookups      221956171                       # Number of BP lookups
system.switch_cpus3.branchPred.usedRAS        9803982                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPredindirectMispredicted           41                       # Number of mispredicted indirect branches.
system.switch_cpus3.cc_regfile_reads        313231776                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       278819688                       # number of cc regfile writes
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.branchMispredicts       301399                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.branches         218304816                       # Number of branches committed
system.switch_cpus3.commit.bw_lim_events     65626574                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.commitNonSpecStalls     17319452                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.commitSquashedInsts      7041068                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.committedInsts    961320849                       # Number of instructions committed
system.switch_cpus3.commit.committedOps    1124782841                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.committed_per_cycle::samples    695271063                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.617762                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.591653                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    381020588     54.80%     54.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1    123170334     17.72%     72.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     39095298      5.62%     78.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     24277657      3.49%     81.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     25135682      3.62%     85.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      7731197      1.11%     86.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6     18118496      2.61%     88.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7     11095237      1.60%     90.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     65626574      9.44%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    695271063                       # Number of insts commited each cycle
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.function_calls      9682982                       # Number of function calls committed.
system.switch_cpus3.commit.int_insts       1020501367                       # Number of committed integer instructions.
system.switch_cpus3.commit.loads            242537521                       # Number of loads committed
system.switch_cpus3.commit.membars           19243750                       # Number of memory barriers committed
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    683725694     60.79%     60.79% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult      3848884      0.34%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdReduceAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAes            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAesMix            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSha1Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSha256Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShaSigma2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShaSigma3            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdPredAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead    242537521     21.56%     82.69% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite    194670742     17.31%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total   1124782841                       # Class of committed instruction
system.switch_cpus3.commit.refs             437208263                       # Number of memory references committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.vec_insts         23814961                       # Number of committed Vector instructions.
system.switch_cpus3.committedInsts          961320849                       # Number of Instructions Simulated
system.switch_cpus3.committedOps           1124782841                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.724257                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.724257                       # CPI: Total CPI of All Threads
system.switch_cpus3.decode.BlockedCycles    508996592                       # Number of cycles decode is blocked
system.switch_cpus3.decode.BranchMispred        60350                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.BranchResolved     63032683                       # Number of times decode resolved a branch
system.switch_cpus3.decode.DecodedInsts    1136289990                       # Number of instructions handled by decode
system.switch_cpus3.decode.IdleCycles        33209279                       # Number of cycles decode is idle
system.switch_cpus3.decode.RunCycles        109006443                       # Number of cycles decode is running
system.switch_cpus3.decode.SquashCycles        306279                       # Number of cycles decode is squashing
system.switch_cpus3.decode.SquashedInsts       481629                       # Number of squashed instructions handled by decode
system.switch_cpus3.decode.UnblockCycles     44724695                       # Number of cycles decode is unblocking
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.fetch.Branches          221956171                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.CacheLines        112330621                       # Number of cache lines fetched
system.switch_cpus3.fetch.Cycles            583313232                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.IcacheSquashes        73135                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           69                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.Insts             977499768                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.MiscStallCycles           36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.SquashCycles         733196                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.branchRate         0.318791                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.icacheStallCycles    112563354                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.predictedBranches     81052412                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.rate               1.403963                       # Number of inst fetches per cycle
system.switch_cpus3.fetch.rateDist::samples    696243289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.642183                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.844569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       475791389     68.34%     68.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1        26052099      3.74%     72.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2        21470872      3.08%     75.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3        28291608      4.06%     79.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4        25540390      3.67%     82.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5        10732776      1.54%     84.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6        15600316      2.24%     86.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2047687      0.29%     86.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        90716152     13.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    696243289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.idleCycles                    172                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       421896                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches       218743625                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            1.639682                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           451652488                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores         195007903                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles         665947                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    243969178                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts     17379721                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        13655                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts    195646205                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts   1131718645                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    256644585                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       600936                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts   1141617959                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents             0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      5217197                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        306279                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      5202253                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.lsq.thread0.forwLoads      7938883                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         6654                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads     13531269                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.squashedLoads      1431651                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.squashedStores       975462                       # Number of stores squashed
system.switch_cpus3.iew.memOrderViolationEvents         6654                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect        60898                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       360998                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers       1038732419                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count           1127768101                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.573918                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        596147495                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              1.619790                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent            1127895106                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads      1307190491                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      774287251                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.380725                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.380725                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    686346458     60.09%     60.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      3848884      0.34%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            2      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            1      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    256890301     22.49%     82.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite    195133255     17.08%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total    1142218901                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           17665968                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.015466                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         518330      2.93%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%      2.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       6725145     38.07%     41.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite     10422493     59.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses    1123909712                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   2927057994                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses   1103952934                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes   1114835620                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded        1114338923                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued       1142218901                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded     17379722                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined      6935782                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued        47680                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        60270                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined      5807319                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    696243289                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.640546                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.241773                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    352966372     50.70%     50.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     96152159     13.81%     64.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     55640833      7.99%     72.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     48093168      6.91%     79.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     43680993      6.27%     85.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     35957321      5.16%     90.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     26847551      3.86%     94.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     20329447      2.92%     97.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     16575445      2.38%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    696243289                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  1.640545                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses      35975157                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads     71336739                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses     23815167                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes     23825389                       # Number of vector instruction queue writes
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.memDep0.conflictingLoads      5946994                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     11541650                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    243969178                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores    195646205                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads     1347683685                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes      69277692                       # number of misc regfile writes
system.switch_cpus3.numCycles               696243461                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.rename.BlockCycles        5920272                       # Number of cycles rename is blocking
system.switch_cpus3.rename.CommittedMaps   1092247048                       # Number of HB maps that are committed
system.switch_cpus3.rename.IQFullEvents       4363209                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.IdleCycles        51579423                       # Number of cycles rename is idle
system.switch_cpus3.rename.LQFullEvents      33538736                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.RenameLookups   1692484823                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.RenamedInsts    1134577732                       # Number of instructions processed by rename
system.switch_cpus3.rename.RenamedOperands   1102871786                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RunCycles        137202870                       # Number of cycles rename is running
system.switch_cpus3.rename.SQFullEvents           533                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.SquashCycles        306279                       # Number of cycles rename is squashing
system.switch_cpus3.rename.UnblockCycles     67875547                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.UndoneMaps        10624694                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.int_rename_lookups   1301488003                       # Number of integer rename lookups
system.switch_cpus3.rename.serializeStallCycles    433358889                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.serializingInsts     21288779                       # count of serializing insts renamed
system.switch_cpus3.rename.skidInsts        231332386                       # count of insts added to the skid buffer
system.switch_cpus3.rename.tempSerializingInsts     17379754                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.vec_rename_lookups     15880107                       # Number of vector rename lookups
system.switch_cpus3.rob.rob_reads          1761468021                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         2264620081                       # The number of ROB writes
system.switch_cpus3.timesIdled                      8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.vec_regfile_reads        15876755                       # number of vector regfile reads
system.switch_cpus3.vec_regfile_writes        7938440                       # number of vector regfile writes
system.switch_cpus4.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.branchPred.BTBHitPct    46.240082                       # BTB Hit Percentage
system.switch_cpus4.branchPred.BTBHits       90443964                       # Number of BTB hits
system.switch_cpus4.branchPred.BTBLookups    195596459                       # Number of BTB lookups
system.switch_cpus4.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus4.branchPred.condIncorrect       238610                       # Number of conditional branches incorrect
system.switch_cpus4.branchPred.condPredicted    174632844                       # Number of conditional branches predicted
system.switch_cpus4.branchPred.indirectHits      5144445                       # Number of indirect target hits.
system.switch_cpus4.branchPred.indirectLookups      5491815                       # Number of indirect predictor lookups.
system.switch_cpus4.branchPred.indirectMisses       347370                       # Number of indirect misses.
system.switch_cpus4.branchPred.lookups      224667178                       # Number of BP lookups
system.switch_cpus4.branchPred.usedRAS       19008074                       # Number of times the RAS was used to get a target.
system.switch_cpus4.branchPredindirectMispredicted           47                       # Number of mispredicted indirect branches.
system.switch_cpus4.cc_regfile_reads        381558783                       # number of cc regfile reads
system.switch_cpus4.cc_regfile_writes       359315976                       # number of cc regfile writes
system.switch_cpus4.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus4.commit.branchMispredicts       238462                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.branches         221686601                       # Number of branches committed
system.switch_cpus4.commit.bw_lim_events     80690674                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.commitNonSpecStalls     11303393                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.commitSquashedInsts      6331092                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.committedInsts   1111387319                       # Number of instructions committed
system.switch_cpus4.commit.committedOps    1313645050                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.committed_per_cycle::samples    695326966                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     1.889248                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     2.740594                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    361764331     52.03%     52.03% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     86331916     12.42%     64.44% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2     68154961      9.80%     74.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3     20205814      2.91%     77.15% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4     43122266      6.20%     83.35% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5     10452931      1.50%     84.86% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6     12121852      1.74%     86.60% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7     12482221      1.80%     88.40% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8     80690674     11.60%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    695326966                       # Number of insts commited each cycle
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.function_calls     18878795                       # Number of function calls committed.
system.switch_cpus4.commit.int_insts       1185216333                       # Number of committed integer instructions.
system.switch_cpus4.commit.loads            263800669                       # Number of loads committed
system.switch_cpus4.commit.membars           12559276                       # Number of memory barriers committed
system.switch_cpus4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntAlu    789422591     60.09%     60.09% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntMult     46474310      3.54%     63.63% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatMult            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatMultAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatMisc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatSqrt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAddAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAlu            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMisc        78496      0.01%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdShift            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdShiftAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatCvt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMisc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdReduceAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAes            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAesMix            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdSha1Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdSha256Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdShaSigma2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdShaSigma3            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdPredAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::MemRead    263800669     20.08%     83.72% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::MemWrite    213868984     16.28%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::total   1313645050                       # Class of committed instruction
system.switch_cpus4.commit.refs             477669653                       # Number of memory references committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.vec_insts         42192022                       # Number of committed Vector instructions.
system.switch_cpus4.committedInsts         1111387319                       # Number of Instructions Simulated
system.switch_cpus4.committedOps           1313645050                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.cpi                      0.626463                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                0.626463                       # CPI: Total CPI of All Threads
system.switch_cpus4.decode.BlockedCycles    427507948                       # Number of cycles decode is blocked
system.switch_cpus4.decode.BranchMispred          223                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.BranchResolved     90280838                       # Number of times decode resolved a branch
system.switch_cpus4.decode.DecodedInsts    1323542613                       # Number of instructions handled by decode
system.switch_cpus4.decode.IdleCycles        66246420                       # Number of cycles decode is idle
system.switch_cpus4.decode.RunCycles        160031538                       # Number of cycles decode is running
system.switch_cpus4.decode.SquashCycles        255717                       # Number of cycles decode is squashing
system.switch_cpus4.decode.SquashedInsts          556                       # Number of squashed instructions handled by decode
system.switch_cpus4.decode.UnblockCycles     42201621                       # Number of cycles decode is unblocking
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.fetch.Branches          224667178                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.CacheLines        131536224                       # Number of cache lines fetched
system.switch_cpus4.fetch.Cycles            564279849                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.IcacheSquashes        43764                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.IcacheWaitRetryStallCycles           87                       # Number of stall cycles due to full MSHR
system.switch_cpus4.fetch.Insts            1124036888                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.MiscStallCycles          110                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus4.fetch.SquashCycles         511730                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.branchRate         0.322685                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.icacheStallCycles    131707335                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.predictedBranches    114596483                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.rate               1.614431                       # Number of inst fetches per cycle
system.switch_cpus4.fetch.rateDist::samples    696243246                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     1.907506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.966467                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       441106185     63.36%     63.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1        36187038      5.20%     68.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2        20392159      2.93%     71.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3        22311327      3.20%     74.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4        22534868      3.24%     77.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5        18464143      2.65%     80.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6        33765447      4.85%     85.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7        12726905      1.83%     87.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        88755174     12.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    696243246                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.idleCycles                    215                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.iew.branchMispredicts       319596                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.exec_branches       222036523                       # Number of branches executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_rate            1.927892                       # Inst execution rate
system.switch_cpus4.iew.exec_refs           504281773                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_stores         214325514                       # Number of stores executed
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.iewBlockCycles         663275                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewDispLoadInsts    265002998                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispNonSpecInsts     11342693                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewDispSquashedInsts         6446                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispStoreInsts    214923923                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispatchedInsts   1319975391                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewExecLoadInsts    289956259                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       316063                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.iewExecutedInsts   1342282390                       # Number of executed instructions
system.switch_cpus4.iew.iewIQFullEvents         21912                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewLSQFullEvents      5370702                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.iewSquashCycles        255717                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewUnblockCycles      5392563                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.lsq.thread0.forwLoads     44855026                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.ignoredResponses         1656                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.memOrderViolation        24128                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads     25593074                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.squashedLoads      1202316                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.squashedStores      1054930                       # Number of stores squashed
system.switch_cpus4.iew.memOrderViolationEvents        24128                       # Number of memory order violations
system.switch_cpus4.iew.predictedNotTakenIncorrect        83984                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.predictedTakenIncorrect       235612                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.wb_consumers       1258768396                       # num instructions consuming a value
system.switch_cpus4.iew.wb_count           1316393087                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_fanout            0.582403                       # average fanout of values written-back
system.switch_cpus4.iew.wb_producers        733109894                       # num instructions producing a value
system.switch_cpus4.iew.wb_rate              1.890708                       # insts written-back per cycle
system.switch_cpus4.iew.wb_sent            1316492485                       # cumulative count of insts sent to commit
system.switch_cpus4.int_regfile_reads      1642576021                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      935674244                       # number of integer regfile writes
system.switch_cpus4.ipc                      1.596262                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                1.596262                       # IPC: Total IPC of All Threads
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    791570203     58.96%     58.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult     46491539      3.46%     62.42% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     62.42% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     62.42% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     62.42% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     62.42% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     62.42% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMultAcc            0      0.00%     62.42% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     62.42% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMisc            4      0.00%     62.42% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     62.42% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     62.42% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     62.42% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     62.42% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     62.42% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     62.42% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc        78499      0.01%     62.43% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     62.43% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     62.43% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     62.43% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.43% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdDiv            0      0.00%     62.43% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     62.43% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.43% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.43% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.43% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.43% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.43% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.43% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     62.43% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.43% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.43% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.43% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.43% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.43% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.43% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.43% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAes            0      0.00%     62.43% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAesMix            0      0.00%     62.43% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.43% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.43% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.43% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.43% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.43% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.43% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdPredAlu            0      0.00%     62.43% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead    290045400     21.60%     84.03% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite    214412812     15.97%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total    1342598457                       # Type of FU issued
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fu_busy_cnt           31080590                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.023150                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu        3942176     12.68%     12.68% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult       2516742      8.10%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMultAcc            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMisc            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdDiv             0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdReduceAdd            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdReduceAlu            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdReduceCmp            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAes             0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAesMix            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSha1Hash            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSha1Hash2            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSha256Hash            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSha256Hash2            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShaSigma2            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShaSigma3            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdPredAlu            0      0.00%     20.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead      11415992     36.73%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite     13205680     42.49%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.int_alu_accesses    1305144497                       # Number of integer alu accesses
system.switch_cpus4.iq.int_inst_queue_reads   3281681996                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses   1274166074                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.int_inst_queue_writes   1283930033                       # Number of integer instruction queue writes
system.switch_cpus4.iq.iqInstsAdded        1308632697                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqInstsIssued       1342598457                       # Number of instructions issued
system.switch_cpus4.iq.iqNonSpecInstsAdded     11342694                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqSquashedInstsExamined      6330252                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedInstsIssued         7219                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedNonSpecRemoved        39301                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.iqSquashedOperandsExamined      5706554                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.issued_per_cycle::samples    696243246                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     1.928347                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     2.247089                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    285754834     41.04%     41.04% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1    116013770     16.66%     57.71% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     64656190      9.29%     66.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3     54531562      7.83%     74.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4     56080159      8.05%     82.88% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5     50834836      7.30%     90.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6     36059503      5.18%     95.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7     19673349      2.83%     98.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8     12639043      1.82%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    696243246                       # Number of insts issued each cycle
system.switch_cpus4.iq.rate                  1.928346                       # Inst issue rate
system.switch_cpus4.iq.vec_alu_accesses      68534550                       # Number of vector alu accesses
system.switch_cpus4.iq.vec_inst_queue_reads    130845969                       # Number of vector instruction queue reads
system.switch_cpus4.iq.vec_inst_queue_wakeup_accesses     42227013                       # Number of vector instruction queue wakeup accesses
system.switch_cpus4.iq.vec_inst_queue_writes     42399714                       # Number of vector instruction queue writes
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus4.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.memDep0.conflictingLoads     21599081                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores     16482287                       # Number of conflicting stores.
system.switch_cpus4.memDep0.insertedLoads    265002998                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores    214923923                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.misc_regfile_reads     1611991361                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes      45213496                       # number of misc regfile writes
system.switch_cpus4.numCycles               696243461                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.rename.BlockCycles       13849380                       # Number of cycles rename is blocking
system.switch_cpus4.rename.CommittedMaps   1328650290                       # Number of HB maps that are committed
system.switch_cpus4.rename.IQFullEvents      32363580                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.IdleCycles        83227947                       # Number of cycles rename is idle
system.switch_cpus4.rename.LQFullEvents      27565193                       # Number of times rename has blocked due to LQ full
system.switch_cpus4.rename.ROBFullEvents          638                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.RenameLookups   2127471247                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.RenamedInsts    1321905390                       # Number of instructions processed by rename
system.switch_cpus4.rename.RenamedOperands   1337563568                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RunCycles        184148310                       # Number of cycles rename is running
system.switch_cpus4.rename.SQFullEvents      55146523                       # Number of times rename has blocked due to SQ full
system.switch_cpus4.rename.SquashCycles        255717                       # Number of cycles rename is squashing
system.switch_cpus4.rename.UnblockCycles    135057521                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.UndoneMaps         8913161                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.int_rename_lookups   1623247229                       # Number of integer rename lookups
system.switch_cpus4.rename.serializeStallCycles    279704365                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.serializingInsts     13893926                       # count of serializing insts renamed
system.switch_cpus4.rename.skidInsts        234429958                       # count of insts added to the skid buffer
system.switch_cpus4.rename.tempSerializingInsts     11342700                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.vec_rename_lookups     28211151                       # Number of vector rename lookups
system.switch_cpus4.rob.rob_reads          1934612187                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes         2640868788                       # The number of ROB writes
system.switch_cpus4.timesIdled                      7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.vec_regfile_reads        28164500                       # number of vector regfile reads
system.switch_cpus4.vec_regfile_writes       14101841                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests           70                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     13383334                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     26766671                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                528                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          616                       # Transaction distribution
system.membus.trans_dist::CleanEvict               65                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           528                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port          875                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port          862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         1737                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1737                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port        73728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port        72704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       146432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  146432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               528                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     528    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 528                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3326836                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             3318673                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4994336                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus4.pwrStateResidencyTicks::OFF 1229876788273                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 1229876788273                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 1229876788273                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 1229876788273                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 1229876788273                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu4.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu4.pwrStateResidencyTicks::ON   939543265035                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::OFF  290333523238                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.demand_hits::.cpu4.inst   1923926708                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::.switch_cpus4.inst    131536175                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total      2055462883                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::.cpu4.inst   1923926708                       # number of overall hits
system.cpu4.icache.overall_hits::.switch_cpus4.inst    131536175                       # number of overall hits
system.cpu4.icache.overall_hits::total     2055462883                       # number of overall hits
system.cpu4.icache.demand_misses::.cpu4.inst          785                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::.switch_cpus4.inst           47                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total           832                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::.cpu4.inst          785                       # number of overall misses
system.cpu4.icache.overall_misses::.switch_cpus4.inst           47                       # number of overall misses
system.cpu4.icache.overall_misses::total          832                       # number of overall misses
system.cpu4.icache.demand_miss_latency::.switch_cpus4.inst      4580328                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      4580328                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::.switch_cpus4.inst      4580328                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      4580328                       # number of overall miss cycles
system.cpu4.icache.demand_accesses::.cpu4.inst   1923927493                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::.switch_cpus4.inst    131536222                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total   2055463715                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::.cpu4.inst   1923927493                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::.switch_cpus4.inst    131536222                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total   2055463715                       # number of overall (read+write) accesses
system.cpu4.icache.demand_miss_rate::.cpu4.inst     0.000000                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::.switch_cpus4.inst     0.000000                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::.cpu4.inst     0.000000                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::.switch_cpus4.inst     0.000000                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu4.icache.demand_avg_miss_latency::.switch_cpus4.inst 97453.787234                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total  5505.201923                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::.switch_cpus4.inst 97453.787234                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total  5505.201923                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs          406                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs           58                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.writebacks::.writebacks          191                       # number of writebacks
system.cpu4.icache.writebacks::total              191                       # number of writebacks
system.cpu4.icache.demand_mshr_hits::.switch_cpus4.inst           17                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::.switch_cpus4.inst           17                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu4.icache.demand_mshr_misses::.switch_cpus4.inst           30                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::.switch_cpus4.inst           30                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu4.icache.demand_mshr_miss_latency::.switch_cpus4.inst      3323490                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      3323490                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::.switch_cpus4.inst      3323490                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      3323490                       # number of overall MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_rate::.switch_cpus4.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::.switch_cpus4.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu4.icache.demand_avg_mshr_miss_latency::.switch_cpus4.inst       110783                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total       110783                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::.switch_cpus4.inst       110783                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total       110783                       # average overall mshr miss latency
system.cpu4.icache.replacements                   191                       # number of replacements
system.cpu4.icache.ReadReq_hits::.cpu4.inst   1923926708                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::.switch_cpus4.inst    131536175                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total     2055462883                       # number of ReadReq hits
system.cpu4.icache.ReadReq_misses::.cpu4.inst          785                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::.switch_cpus4.inst           47                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total          832                       # number of ReadReq misses
system.cpu4.icache.ReadReq_miss_latency::.switch_cpus4.inst      4580328                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      4580328                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_accesses::.cpu4.inst   1923927493                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::.switch_cpus4.inst    131536222                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total   2055463715                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_miss_rate::.cpu4.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::.switch_cpus4.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_avg_miss_latency::.switch_cpus4.inst 97453.787234                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total  5505.201923                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_mshr_hits::.switch_cpus4.inst           17                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::.switch_cpus4.inst           30                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::.switch_cpus4.inst      3323490                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      3323490                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::.switch_cpus4.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus4.inst       110783                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total       110783                       # average ReadReq mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.tagsinuse          622.916969                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs         2055463698                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs              815                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         2522041.347239                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::.cpu4.inst   615.893227                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::.switch_cpus4.inst     7.023742                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::.cpu4.inst     0.987008                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::.switch_cpus4.inst     0.011256                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.998264                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses      80163085700                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses     80163085700                       # Number of data accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.demand_hits::.cpu4.data    745093796                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::.switch_cpus4.data    398508216                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total      1143602012                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::.cpu4.data    745093796                       # number of overall hits
system.cpu4.dcache.overall_hits::.switch_cpus4.data    398508216                       # number of overall hits
system.cpu4.dcache.overall_hits::total     1143602012                       # number of overall hits
system.cpu4.dcache.demand_misses::.cpu4.data      7043776                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::.switch_cpus4.data     13743796                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total      20787572                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::.cpu4.data      7043776                       # number of overall misses
system.cpu4.dcache.overall_misses::.switch_cpus4.data     13743796                       # number of overall misses
system.cpu4.dcache.overall_misses::total     20787572                       # number of overall misses
system.cpu4.dcache.demand_miss_latency::.switch_cpus4.data 164266031529                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total 164266031529                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::.switch_cpus4.data 164266031529                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total 164266031529                       # number of overall miss cycles
system.cpu4.dcache.demand_accesses::.cpu4.data    752137572                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::.switch_cpus4.data    412252012                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total   1164389584                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::.cpu4.data    752137572                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::.switch_cpus4.data    412252012                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total   1164389584                       # number of overall (read+write) accesses
system.cpu4.dcache.demand_miss_rate::.cpu4.data     0.009365                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::.switch_cpus4.data     0.033338                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.017853                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::.cpu4.data     0.009365                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::.switch_cpus4.data     0.033338                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.017853                       # miss rate for overall accesses
system.cpu4.dcache.demand_avg_miss_latency::.switch_cpus4.data 11952.013223                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total  7902.126883                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::.switch_cpus4.data 11952.013223                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total  7902.126883                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::.writebacks      8935979                       # number of writebacks
system.cpu4.dcache.writebacks::total          8935979                       # number of writebacks
system.cpu4.dcache.demand_mshr_hits::.switch_cpus4.data     11260955                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total     11260955                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::.switch_cpus4.data     11260955                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total     11260955                       # number of overall MSHR hits
system.cpu4.dcache.demand_mshr_misses::.switch_cpus4.data      2482841                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total      2482841                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::.switch_cpus4.data      2482841                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total      2482841                       # number of overall MSHR misses
system.cpu4.dcache.demand_mshr_miss_latency::.switch_cpus4.data  25532988396                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  25532988396                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::.switch_cpus4.data  25532988396                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  25532988396                       # number of overall MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_rate::.switch_cpus4.data     0.006023                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002132                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::.switch_cpus4.data     0.006023                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002132                       # mshr miss rate for overall accesses
system.cpu4.dcache.demand_avg_mshr_miss_latency::.switch_cpus4.data 10283.779105                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 10283.779105                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::.switch_cpus4.data 10283.779105                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 10283.779105                       # average overall mshr miss latency
system.cpu4.dcache.replacements               9526422                       # number of replacements
system.cpu4.dcache.ReadReq_hits::.cpu4.data    401847633                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::.switch_cpus4.data    195942644                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total      597790277                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_misses::.cpu4.data      3509879                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::.switch_cpus4.data     13743758                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total     17253637                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_miss_latency::.switch_cpus4.data 164265626205                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total 164265626205                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_accesses::.cpu4.data    405357512                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::.switch_cpus4.data    209686402                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total    615043914                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_miss_rate::.cpu4.data     0.008659                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::.switch_cpus4.data     0.065544                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.028053                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::.switch_cpus4.data 11952.016778                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total  9520.637661                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_mshr_hits::.switch_cpus4.data     11260936                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total     11260936                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::.switch_cpus4.data      2482822                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total      2482822                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::.switch_cpus4.data  25532796576                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  25532796576                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::.switch_cpus4.data     0.011841                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004037                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus4.data 10283.780543                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 10283.780543                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_hits::.cpu4.data    343246163                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::.switch_cpus4.data    202565572                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total     545811735                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_misses::.cpu4.data      3533897                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::.switch_cpus4.data           38                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total      3533935                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_miss_latency::.switch_cpus4.data       405324                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total       405324                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_accesses::.cpu4.data    346780060                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::.switch_cpus4.data    202565610                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total    549345670                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_miss_rate::.cpu4.data     0.010191                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::.switch_cpus4.data     0.000000                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.006433                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_avg_miss_latency::.switch_cpus4.data 10666.421053                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total     0.114695                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_mshr_hits::.switch_cpus4.data           19                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_misses::.switch_cpus4.data           19                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_miss_latency::.switch_cpus4.data       191820                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       191820                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_rate::.switch_cpus4.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus4.data 10095.789474                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 10095.789474                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_hits::.cpu4.data     17868063                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::.switch_cpus4.data     11303369                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total     29171432                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_misses::.cpu4.data           42                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::.switch_cpus4.data           36                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total           78                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_miss_latency::.switch_cpus4.data       426591                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total       426591                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_accesses::.cpu4.data     17868105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::.switch_cpus4.data     11303405                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total     29171510                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_miss_rate::.cpu4.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::.switch_cpus4.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus4.data 11849.750000                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total  5469.115385                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_mshr_hits::.switch_cpus4.data           17                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total           17                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_misses::.switch_cpus4.data           19                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus4.data       205164                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total       205164                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus4.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus4.data 10798.105263                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10798.105263                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_hits::.cpu4.data     17868105                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::.switch_cpus4.data     11303374                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total     29171479                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_accesses::.cpu4.data     17868105                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::.switch_cpus4.data     11303374                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total     29171479                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.tagsinuse          255.998885                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs         1211471601                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs          9526678                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           127.166217                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::.cpu4.data   209.731339                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::.switch_cpus4.data    46.267546                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::.cpu4.data     0.819263                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::.switch_cpus4.data     0.180733                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses      39136969014                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses     39136969014                       # Number of data accesses
system.cpu2.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu2.pwrStateResidencyTicks::ON   939543265035                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  290333523238                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst   2002099691                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     83976648                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2086076339                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst   2002099691                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     83976648                       # number of overall hits
system.cpu2.icache.overall_hits::total     2086076339                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          793                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst           48                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           841                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          793                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst           48                       # number of overall misses
system.cpu2.icache.overall_misses::total          841                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      4135389                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4135389                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      4135389                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4135389                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst   2002100484                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     83976696                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2086077180                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst   2002100484                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     83976696                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2086077180                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 86153.937500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  4917.228300                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 86153.937500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  4917.228300                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          371                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    61.833333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          201                       # number of writebacks
system.cpu2.icache.writebacks::total              201                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           16                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           32                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           32                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      2974461                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2974461                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      2974461                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2974461                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 92951.906250                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 92951.906250                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 92951.906250                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 92951.906250                       # average overall mshr miss latency
system.cpu2.icache.replacements                   201                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst   2002099691                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     83976648                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2086076339                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          793                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst           48                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          841                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      4135389                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4135389                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst   2002100484                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     83976696                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2086077180                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 86153.937500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  4917.228300                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           32                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      2974461                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2974461                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 92951.906250                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 92951.906250                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          623.680820                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2086077164                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              825                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         2528578.380606                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   616.262241                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst     7.418580                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.987600                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.011889                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999488                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      81357010845                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     81357010845                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data    721698507                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    316999392                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      1038697899                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data    721698507                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    316999392                       # number of overall hits
system.cpu2.dcache.overall_hits::total     1038697899                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      7526808                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      6730963                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      14257771                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      7526808                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      6730963                       # number of overall misses
system.cpu2.dcache.overall_misses::total     14257771                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  69481507023                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  69481507023                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  69481507023                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  69481507023                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    729225315                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    323730355                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   1052955670                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    729225315                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    323730355                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   1052955670                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.010322                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.020792                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.013541                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.010322                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.020792                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.013541                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 10322.669583                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  4873.237691                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 10322.669583                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  4873.237691                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       570806                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          88905                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets     6.420404                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      6756827                       # number of writebacks
system.cpu2.dcache.writebacks::total          6756827                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      4667830                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4667830                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      4667830                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4667830                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      2063133                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2063133                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2063133                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2063133                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  20767276374                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  20767276374                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  20767276374                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  20767276374                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.006373                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001959                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.006373                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001959                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 10065.893170                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 10065.893170                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 10065.893170                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 10065.893170                       # average overall mshr miss latency
system.cpu2.dcache.replacements               9589748                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data    442209166                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    197146002                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      639355168                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      3811774                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      6638799                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     10450573                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  68359004322                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  68359004322                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    446020940                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    203784801                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    649805741                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.008546                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.032577                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016083                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 10296.893206                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  6541.172845                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      4575717                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4575717                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      2063082                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2063082                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  20766765132                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  20766765132                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.010124                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003175                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 10065.894197                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 10065.894197                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data    279489341                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    119853390                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     399342731                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      3715034                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        92164                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      3807198                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   1122502701                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1122502701                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data    283204375                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    119945554                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    403149929                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.013118                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000768                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.009444                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 12179.405202                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total   294.836964                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data        92113                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        92113                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data           51                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           51                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data       511242                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       511242                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 10024.352941                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 10024.352941                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data     20101442                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data      9878676                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total     29980118                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           46                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data           34                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           80                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data       389895                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       389895                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data     20101488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data      9878710                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total     29980198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 11467.500000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  4873.687500                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.switch_cpus2.data           17                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           17                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data           17                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data       170136                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       170136                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data        10008                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10008                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data     20101488                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data      9878682                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total     29980170                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data     20101488                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data      9878682                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total     29980170                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          255.998883                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         1108248191                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          9590004                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           115.562850                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   207.371558                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data    48.627324                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.810045                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.189950                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses      35622903220                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses     35622903220                       # Number of data accesses
system.cpu3.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu3.pwrStateResidencyTicks::ON   939543265035                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  290333523238                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst   1964364365                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst    112330575                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      2076694940                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst   1964364365                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst    112330575                       # number of overall hits
system.cpu3.icache.overall_hits::total     2076694940                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst          797                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst           45                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           842                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst          797                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst           45                       # number of overall misses
system.cpu3.icache.overall_misses::total          842                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst      4247979                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4247979                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst      4247979                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4247979                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst   1964365162                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst    112330620                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   2076695782                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst   1964365162                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst    112330620                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   2076695782                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 94399.533333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total  5045.105701                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 94399.533333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total  5045.105701                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          300                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    37.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks          203                       # number of writebacks
system.cpu3.icache.writebacks::total              203                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           15                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst           30                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst           30                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst      3032007                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3032007                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst      3032007                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3032007                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 101066.900000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 101066.900000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 101066.900000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 101066.900000                       # average overall mshr miss latency
system.cpu3.icache.replacements                   203                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst   1964364365                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst    112330575                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     2076694940                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst          797                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst           45                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          842                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst      4247979                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4247979                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst   1964365162                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst    112330620                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   2076695782                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 94399.533333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total  5045.105701                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst           30                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst      3032007                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3032007                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 101066.900000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 101066.900000                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          623.282306                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         2076695767                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              827                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         2511119.428053                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   616.283282                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst     6.999025                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.987633                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.011216                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998850                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      80991136325                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     80991136325                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data    740329883                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    389593503                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total      1129923386                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data    740329883                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    389593503                       # number of overall hits
system.cpu3.dcache.overall_hits::total     1129923386                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      6758805                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      7538119                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      14296924                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      6758805                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      7538119                       # number of overall misses
system.cpu3.dcache.overall_misses::total     14296924                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  88768455498                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  88768455498                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  88768455498                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  88768455498                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data    747088688                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    397131622                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total   1144220310                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data    747088688                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    397131622                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total   1144220310                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.009047                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.018981                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012495                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.009047                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.018981                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012495                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 11775.942446                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  6208.919870                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 11775.942446                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  6208.919870                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      7613720                       # number of writebacks
system.cpu3.dcache.writebacks::total          7613720                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      5742899                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      5742899                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      5742899                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      5742899                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1795220                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1795220                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1795220                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1795220                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  18060680328                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  18060680328                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  18060680328                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  18060680328                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.004520                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001569                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.004520                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001569                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 10060.427317                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 10060.427317                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 10060.427317                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 10060.427317                       # average overall mshr miss latency
system.cpu3.dcache.replacements               8553855                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data    384373477                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data    212242445                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      596615922                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2701205                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      7537858                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     10239063                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  88765375953                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  88765375953                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data    387074682                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    219780303                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    606854985                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.006979                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.034297                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016872                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 11775.941647                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  8669.287019                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      5742754                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      5742754                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      1795104                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1795104                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  18059508141                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  18059508141                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.008168                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002958                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 10060.424433                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 10060.424433                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data    355956406                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data    177351058                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     533307464                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      4057600                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data          261                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      4057861                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data      3079545                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      3079545                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data    360014006                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data    177351319                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    537365325                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.011271                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.000001                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.007551                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 11799.022989                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total     0.758908                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data          145                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          145                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data          116                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          116                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data      1172187                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1172187                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 10105.060345                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 10105.060345                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data     27711803                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data     17319466                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total     45031269                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           57                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data           56                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          113                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data       705564                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       705564                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data     27711860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data     17319522                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total     45031382                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 12599.357143                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  6243.929204                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.switch_cpus3.data           27                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           27                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data           29                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data       319422                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       319422                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 11014.551724                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11014.551724                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data     27711860                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data     17319423                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total     45031283                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data     27711860                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data     17319423                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total     45031283                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          255.998880                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs         1228540049                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          8554111                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           143.619840                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   208.080812                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data    47.918069                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.812816                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.187180                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses      39505609311                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses     39505609311                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   939543265035                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  290333523238                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1945003913                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    147662143                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2092666056                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1945003913                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    147662143                       # number of overall hits
system.cpu0.icache.overall_hits::total     2092666056                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          833                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           46                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           879                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          833                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           46                       # number of overall misses
system.cpu0.icache.overall_misses::total          879                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      4113705                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4113705                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      4113705                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4113705                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1945004746                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    147662189                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2092666935                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1945004746                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    147662189                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2092666935                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 89428.369565                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  4679.982935                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 89428.369565                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  4679.982935                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          264                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           44                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          238                       # number of writebacks
system.cpu0.icache.writebacks::total              238                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           17                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           17                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           29                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      2760123                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2760123                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      2760123                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2760123                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 95176.655172                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 95176.655172                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 95176.655172                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 95176.655172                       # average overall mshr miss latency
system.cpu0.icache.replacements                   238                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1945003913                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    147662143                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2092666056                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          833                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           46                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          879                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      4113705                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4113705                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1945004746                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    147662189                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2092666935                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 89428.369565                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  4679.982935                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           17                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           29                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      2760123                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2760123                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 95176.655172                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 95176.655172                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.537272                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2092666918                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              862                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2427687.839907                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   616.838222                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst     6.699050                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.988523                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.010736                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999258                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      81614011327                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     81614011327                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    692524767                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    333465755                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1025990522                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    692524767                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    333465755                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1025990522                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      9537371                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     15329314                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      24866685                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      9537371                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     15329314                       # number of overall misses
system.cpu0.dcache.overall_misses::total     24866685                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 181286432382                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 181286432382                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 181286432382                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 181286432382                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    702062138                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    348795069                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1050857207                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    702062138                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    348795069                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1050857207                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.013585                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.043949                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.023663                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.013585                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.043949                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.023663                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 11826.128187                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  7290.333729                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 11826.128187                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  7290.333729                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          785                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               68                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    11.544118                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      6215213                       # number of writebacks
system.cpu0.dcache.writebacks::total          6215213                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     11211232                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     11211232                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     11211232                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     11211232                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      4118082                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4118082                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      4118082                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      4118082                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  42288034218                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  42288034218                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  42288034218                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  42288034218                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.011807                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003919                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.011807                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003919                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 10268.866482                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10268.866482                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 10268.866482                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10268.866482                       # average overall mshr miss latency
system.cpu0.dcache.replacements              13655289                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    383520605                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    166316595                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      549837200                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5993652                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     15329162                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     21322814                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 181284626772                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 181284626772                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    389514257                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    181645757                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    571160014                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.015388                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.084390                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037332                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 11826.127663                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  8501.909118                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     11211118                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11211118                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      4118044                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      4118044                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  42287652663                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  42287652663                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.022671                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007210                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 10268.868585                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10268.868585                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    309004162                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    167149160                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     476153322                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3543719                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data          152                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3543871                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data      1805610                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1805610                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    312547881                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    167149312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    479697193                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.011338                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000001                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.007388                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 11879.013158                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total     0.509502                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          114                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data           38                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           38                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data       381555                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       381555                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 10040.921053                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 10040.921053                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data     18209658                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data     11541009                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     29750667                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           73                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data           37                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          110                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data       424506                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       424506                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data     18209731                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data     11541046                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     29750777                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 11473.135135                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  3859.145455                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.switch_cpus0.data           18                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           18                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data       190152                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       190152                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data        10008                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10008                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data     18209731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data     11541021                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     29750752                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data     18209731                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data     11541021                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     29750752                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.998883                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1099147486                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         13655545                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            80.490928                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   207.842243                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data    48.156639                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.811884                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.188112                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      35545135097                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     35545135097                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   939543265035                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  290333523238                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1936812903                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    118070140                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2054883043                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1936812903                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    118070140                       # number of overall hits
system.cpu1.icache.overall_hits::total     2054883043                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          811                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           50                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           861                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          811                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           50                       # number of overall misses
system.cpu1.icache.overall_misses::total          861                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      5289645                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5289645                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      5289645                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5289645                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1936813714                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    118070190                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2054883904                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1936813714                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    118070190                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2054883904                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 105792.900000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  6143.606272                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 105792.900000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  6143.606272                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          558                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           62                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          221                       # number of writebacks
system.cpu1.icache.writebacks::total              221                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           16                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           34                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      3671268                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3671268                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      3671268                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3671268                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 107978.470588                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 107978.470588                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 107978.470588                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 107978.470588                       # average overall mshr miss latency
system.cpu1.icache.replacements                   221                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1936812903                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    118070140                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2054883043                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          811                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           50                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          861                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      5289645                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5289645                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1936813714                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    118070190                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2054883904                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 105792.900000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  6143.606272                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      3671268                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3671268                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 107978.470588                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 107978.470588                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.538562                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2054883888                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              845                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2431815.252071                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   615.549970                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst     7.988592                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.986458                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.012802                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999261                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      80140473101                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     80140473101                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    789628098                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    388738983                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1178367081                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    789628098                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    388738983                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1178367081                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8843303                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      6680900                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      15524203                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8843303                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      6680900                       # number of overall misses
system.cpu1.dcache.overall_misses::total     15524203                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  62747004561                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  62747004561                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  62747004561                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  62747004561                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    798471401                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    395419883                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1193891284                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    798471401                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    395419883                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1193891284                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.011075                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.016896                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.013003                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.011075                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.016896                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.013003                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  9391.998767                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  4041.882508                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  9391.998767                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  4041.882508                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     10710515                       # number of writebacks
system.cpu1.dcache.writebacks::total         10710515                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      3757125                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3757125                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      3757125                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3757125                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      2923775                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2923775                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2923775                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2923775                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  29534388207                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  29534388207                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  29534388207                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  29534388207                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.007394                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002449                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.007394                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002449                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 10101.457262                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10101.457262                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 10101.457262                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10101.457262                       # average overall mshr miss latency
system.cpu1.dcache.replacements              11768311                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    411733477                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    198388997                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      610122474                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4866752                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      6680511                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     11547263                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  62742444666                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  62742444666                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    416600229                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    205069508                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    621669737                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.011682                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.032577                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018575                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  9391.863087                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  5433.533874                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      3756805                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3756805                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      2923706                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2923706                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  29533665129                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  29533665129                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.014257                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004703                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 10101.448343                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10101.448343                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    377894621                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    190349986                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     568244607                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3976551                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data          389                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3976940                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data      4559895                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      4559895                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    381871172                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    190350375                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    572221547                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.010413                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000002                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.006950                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 11722.095116                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total     1.146584                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data          320                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          320                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data           69                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data       723078                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       723078                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 10479.391304                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 10479.391304                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     23258720                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data     13621128                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     36879848                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1443                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data           46                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1489                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data       554610                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       554610                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     23260163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data     13621174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     36881337                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000062                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000040                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 12056.739130                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total   372.471457                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data       516246                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       516246                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 11222.739130                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11222.739130                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     23260163                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data     13621132                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     36881295                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     23260163                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data     13621132                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     36881295                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.998895                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1263896791                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         11768567                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           107.395980                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   207.843072                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data    48.155823                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.811887                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.188109                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          135                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      40576693879                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     40576693879                       # Number of data accesses
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          13290998                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8338414                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          154                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5045448                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92338                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92338                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           155                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13290843                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side           87                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     12354303                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8771463                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side           96                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      6189450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side           90                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      5385747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side           89                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side      7448580                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              40150007                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side         7424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    663217280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         8704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    701923584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         8192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    398278272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         7680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    411905792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side         7552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side    604960384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2780324864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             681                       # Total snoops (count)
system.tol2bus.snoopTraffic                     78848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         13384017                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000005                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.002271                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               13383948    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     69      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13384017                       # Request fanout histogram
system.tol2bus.respLayer13.occupancy       3747303454                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.3                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            62550                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy       5180030606                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            62550                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.reqLayer0.occupancy        25069405743                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.6                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        4306625770                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             66720                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        6102605683                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             71306                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8589881216                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             60881                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus0.data        22912                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data          512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus3.inst         2176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus3.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus4.inst         1664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus4.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             34304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus0.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus1.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus3.inst         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus4.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total        10496                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks        39424                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          39424                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data          179                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus3.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus4.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus4.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                268                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks          308                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               308                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.inst         7936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus0.data        78916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.inst         8817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data         1763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.inst         6172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.data          441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus3.inst         7495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus3.data          441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus4.inst         5731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus4.data          441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total               118154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus0.inst         7936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus1.inst         8817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus2.inst         6172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus3.inst         7495                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus4.inst         5731                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           36152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks        135789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total              135789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks        135789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.inst         7936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data        78916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.inst         8817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data         1763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.inst         6172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.data          441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus3.inst         7495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus3.data          441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus4.inst         5731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus4.data          441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total              253942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples       616.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples       358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.inst::samples        28.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus3.inst::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus3.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus4.inst::samples        26.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus4.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.140900931444                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds           32                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds           32                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState              75632                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState               553                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                        268                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                       308                       # Number of write requests accepted
system.mem_ctrls0.readBursts                      536                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                     616                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0               60                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               34                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2               38                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3               32                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               24                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               26                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               42                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               24                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               32                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               24                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              42                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              32                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              44                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              36                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              22                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              24                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0               66                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1               36                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2               28                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3               38                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4               21                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5               30                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6               40                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7               34                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8               40                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9               40                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10              34                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11              54                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12              40                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13              32                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14              20                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15              32                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.06                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.64                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                    11959666                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                   2680000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat               22009666                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    22312.81                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               41062.81                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                     282                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                    272                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                52.61                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               44.16                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  536                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                 616                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                    221                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                    228                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     34                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     29                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     10                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      8                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                    25                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                    27                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                    28                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                    28                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                    29                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                    30                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                    31                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                    31                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                    32                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                    36                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                    41                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                    44                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                    37                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                    38                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                    38                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                    33                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                    33                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                    33                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples          567                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   126.532628                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   123.078078                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    32.804247                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-95           48      8.47%      8.47% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-159          505     89.07%     97.53% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-223            1      0.18%     97.71% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-287            9      1.59%     99.29% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-415            4      0.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          567                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples           32                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     15.625000                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    14.555432                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     5.621101                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-5              1      3.12%      3.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::6-7              1      3.12%      6.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10-11            4     12.50%     18.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-13            5     15.62%     34.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14-15            4     12.50%     46.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17            4     12.50%     59.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19            6     18.75%     78.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21            3      9.38%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23            2      6.25%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27            1      3.12%     96.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33            1      3.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total           32                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples           32                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     18.281250                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    18.168780                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     2.188450                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16               7     21.88%     21.88% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18              19     59.38%     81.25% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      3.12%     84.38% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               1      3.12%     87.50% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               2      6.25%     93.75% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               1      3.12%     96.88% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::26               1      3.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total           32                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM                 34304                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                  37440                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                  34304                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys               39424                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        0.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 289089679791                       # Total gap between requests
system.mem_ctrls0.avgGap                 501891805.19                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data        22912                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data          512                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.inst         1792                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.data          128                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus3.inst         2176                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus3.data          128                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus4.inst         1664                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus4.data          128                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks        37440                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.inst 7935.700894282550                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 78916.136670920911                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.inst 8817.445438091721                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 1763.489087618344                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.inst 6172.211806664205                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.data 440.872271904586                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus3.inst 7494.828622377964                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus3.data 440.872271904586                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus4.inst 5731.339534759620                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus4.data 440.872271904586                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 128955.139532091431                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data          358                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data            8                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.inst           28                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus3.inst           34                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus3.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus4.inst           26                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus4.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks          616                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.inst      1436976                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data     13296218                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.inst      2120092                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data       280000                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.inst      1148588                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.data        70000                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus3.inst      1859134                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus3.data       230406                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus4.inst      1400428                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus4.data       167824                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 5530642068578                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.inst     39916.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     37140.27                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.inst     53002.30                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data     35000.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.inst     41021.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.data     35000.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus3.inst     54680.41                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus3.data    115203.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus4.inst     53862.62                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus4.data     83912.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 8978315046.39                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   48.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy             2042040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy             1085370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy            1827840                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy           1524240                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    22918081680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy      4480185750                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    107715280320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      135120027240                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       465.395886                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 279994527831                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   9694620000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT    644375407                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy             2006340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy             1066395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy            1999200                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy           1529460                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    22918081680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy      4479355830                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    107715975840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      135120014745                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       465.395843                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 279996290367                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   9694620000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT    642612871                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus0.data        22784                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data          512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.data          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus3.data          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus4.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus4.data          384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             33280                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus2.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus4.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         9088                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks        39424                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          39424                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data          178                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus3.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus4.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus4.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                260                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks          308                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total               308                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.inst         4409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus0.data        78475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.inst         6172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data         1763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.inst         7936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.data          882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus3.inst         5731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus3.data          882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus4.inst         7054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus4.data         1323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total               114627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus0.inst         4409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus1.inst         6172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus2.inst         7936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus3.inst         5731                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus4.inst         7054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           31302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks        135789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total              135789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks        135789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.inst         4409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data        78475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.inst         6172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data         1763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.inst         7936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.data          882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus3.inst         5731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus3.data          882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus4.inst         7054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus4.data         1323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total              250415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples       616.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.inst::samples        20.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples       356.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.inst::samples        28.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.data::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus3.inst::samples        26.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus3.data::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus4.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus4.data::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.194345385330                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds           33                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds           33                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState              75618                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               568                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                        260                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                       308                       # Number of write requests accepted
system.mem_ctrls1.readBursts                      520                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                     616                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0               36                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               34                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               26                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3               38                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               16                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               34                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               26                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               36                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               38                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               38                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10              22                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              32                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              38                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13              36                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              34                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              36                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0               38                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1               44                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2               38                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3               48                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4               26                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5               26                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6               24                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7               34                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8               44                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9               34                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10              46                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11              38                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12              40                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13              40                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14              39                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15              42                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.04                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.79                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                    12348956                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                   2600000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat               22098956                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    23747.99                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               42497.99                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                     275                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                    288                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                52.88                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               46.75                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  520                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 616                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                    223                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    225                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     22                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     20                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      9                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     10                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                    24                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                    24                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                    26                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                    27                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                    30                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                    32                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                    33                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                    35                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                    37                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                    38                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                    40                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                    41                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                    39                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                    36                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                    35                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                    34                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                    33                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                    33                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples          558                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   128.573477                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   124.511415                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    41.566638                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-127           43      7.71%      7.71% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-191          497     89.07%     96.77% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-319           15      2.69%     99.46% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-447            2      0.36%     99.82% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-831            1      0.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          558                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples           33                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     15.757576                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    13.575641                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     7.933435                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-5              2      6.06%      6.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::6-7              4     12.12%     18.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-9              2      6.06%     24.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10-11            4     12.12%     36.36% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13            2      6.06%     42.42% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15            1      3.03%     45.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17            3      9.09%     54.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19            3      9.09%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21            2      6.06%     69.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23            4     12.12%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25            1      3.03%     84.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27            3      9.09%     93.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29            1      3.03%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35            1      3.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total           33                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples           33                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.212121                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    18.103504                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     2.161562                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               6     18.18%     18.18% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17               2      6.06%     24.24% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18              21     63.64%     87.88% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               1      3.03%     90.91% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               1      3.03%     93.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               1      3.03%     96.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26               1      3.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total           33                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM                 33280                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                  38464                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                  33280                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys               39424                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        0.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 289089757353                       # Total gap between requests
system.mem_ctrls1.avgGap                 508960840.41                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.inst         1280                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data        22784                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.inst         1792                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data          512                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.data          256                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus3.inst         1664                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus3.data          256                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus4.inst         2048                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus4.data          384                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks        38464                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.inst 4408.722719045861                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 78475.264399016320                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.inst 6172.211806664205                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 1763.489087618344                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.inst 7935.700894282550                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.data 881.744543809172                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus3.inst 5731.339534759620                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus3.data 881.744543809172                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus4.inst 7053.956350473378                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus4.data 1322.616815713758                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 132482.117707328114                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.inst           20                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data          356                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.inst           28                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data            8                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.data            4                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus3.inst           26                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus3.data            4                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus4.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus4.data            6                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks          616                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.inst      1032318                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data     14282228                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.inst      1393976                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data       307500                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.inst      1260916                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.data       254070                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus3.inst       997766                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus3.data       339074                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus4.inst      1907972                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus4.data       323136                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 6372249298659                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.inst     51615.90                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     40118.62                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.inst     49784.86                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     38437.50                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.inst     35025.44                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.data     63517.50                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus3.inst     38375.62                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus3.data     84768.50                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus4.inst     59624.12                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus4.data     53856.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 10344560549.77                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   49.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy             2084880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy             1108140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy            1956360                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy           1686060                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    22918081680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy      4490796300                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    107706340320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      135122053740                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       465.402866                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 279971200993                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   9694620000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT    667702245                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy             1899240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy             1009470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy            1756440                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy           1451160                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    22918081680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy      4448889900                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    107741634720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      135114722610                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       465.377615                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 280063195233                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   9694620000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT    575708005                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.l2.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data      4117744                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      2923813                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data      2063147                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data      1795246                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus4.data      2482856                       # number of demand (read+write) hits
system.l2.demand_hits::total                 13382808                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data      4117744                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      2923813                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data      2063147                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data      1795246                       # number of overall hits
system.l2.overall_hits::.switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus4.data      2482856                       # number of overall hits
system.l2.overall_hits::total                13382808                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data          357                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data            8                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst           32                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus4.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus4.data            4                       # number of demand (read+write) misses
system.l2.demand_misses::total                    528                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst           28                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data          357                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           34                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data            8                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst           32                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst           30                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus4.inst           29                       # number of overall misses
system.l2.overall_misses::.switch_cpus4.data            4                       # number of overall misses
system.l2.overall_misses::total                   528                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst      2712585                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data     32048952                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      3622062                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data       710568                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst      2933178                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data       313584                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst      2989890                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data       486222                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus4.inst      3275535                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus4.data       483720                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         49576296                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      2712585                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data     32048952                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      3622062                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data       710568                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst      2933178                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data       313584                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst      2989890                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data       486222                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus4.inst      3275535                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus4.data       483720                       # number of overall miss cycles
system.l2.overall_miss_latency::total        49576296                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data      4118101                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      2923821                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      2063150                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data      1795249                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus4.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus4.data      2482860                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13383336                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data      4118101                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      2923821                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      2063150                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data      1795249                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus4.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus4.data      2482860                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13383336                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.965517                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.000087                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.000003                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.000001                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.000002                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus4.inst     0.966667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus4.data     0.000002                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000039                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.965517                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.000087                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.000003                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.000001                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.000002                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus4.inst     0.966667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus4.data     0.000002                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000039                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 96878.035714                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 89772.974790                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 106531.235294                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data        88821                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 91661.812500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data       104528                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst        99663                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data       162074                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus4.inst 112949.482759                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus4.data       120930                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93894.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 96878.035714                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 89772.974790                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 106531.235294                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data        88821                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 91661.812500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data       104528                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst        99663                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data       162074                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus4.inst 112949.482759                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus4.data       120930                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93894.500000                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 616                       # number of writebacks
system.l2.writebacks::total                       616                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus0.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data          357                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus4.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus4.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               528                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data          357                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus4.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus4.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              528                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      2473730                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data     28990571                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      3331193                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data       641885                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst      2660162                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data       287887                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst      2734757                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data       460433                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus4.inst      3028105                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus4.data       449209                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     45057932                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      2473730                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data     28990571                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      3331193                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data       641885                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst      2660162                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data       287887                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst      2734757                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data       460433                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus4.inst      3028105                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus4.data       449209                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     45057932                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.965517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.000087                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.000003                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.000001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus4.inst     0.966667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus4.data     0.000002                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000039                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.965517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.000087                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.000003                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.000001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus4.inst     0.966667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus4.data     0.000002                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000039                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 88347.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 81206.081232                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 97976.264706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 80235.625000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 83130.062500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 95962.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 91158.566667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 153477.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus4.inst 104417.413793                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus4.data 112302.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85336.992424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 88347.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 81206.081232                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 97976.264706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 80235.625000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 83130.062500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 95962.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 91158.566667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 153477.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus4.inst 104417.413793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus4.data 112302.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85336.992424                       # average overall mshr miss latency
system.l2.replacements                            681                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8337798                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8337798                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8337798                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8337798                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          153                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              153                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          153                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          153                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus0.data           38                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data           69                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data        92096                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data          116                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus4.data           19                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 92338                       # number of ReadExReq hits
system.l2.ReadExReq_accesses::.switch_cpus0.data           38                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data           69                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data        92096                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data          116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus4.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92338                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_hits::.switch_cpus0.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus4.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           28                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst           32                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst           30                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus4.inst           29                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              153                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      2712585                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      3622062                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst      2933178                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst      2989890                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus4.inst      3275535                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     15533250                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst           29                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst           34                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst           32                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst           30                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus4.inst           30                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            155                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.965517                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus4.inst     0.966667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.987097                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 96878.035714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 106531.235294                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 91661.812500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst        99663                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus4.inst 112949.482759                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101524.509804                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           28                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst           32                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst           30                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus4.inst           29                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          153                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      2473730                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      3331193                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst      2660162                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst      2734757                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus4.inst      3028105                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     14227947                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.965517                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus4.inst     0.966667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.987097                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 88347.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 97976.264706                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 83130.062500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 91158.566667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus4.inst 104417.413793                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 92993.117647                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      4117706                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      2923744                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data      1971051                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data      1795130                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus4.data      2482837                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          13290468                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data          357                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data            8                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus4.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             375                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data     32048952                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data       710568                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data       313584                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data       486222                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus4.data       483720                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     34043046                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data      4118063                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      2923752                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      1971054                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data      1795133                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus4.data      2482841                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13290843                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.000087                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.000003                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.000002                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.000002                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus4.data     0.000002                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000028                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 89772.974790                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data        88821                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data       104528                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data       162074                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus4.data       120930                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90781.456000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data          357                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data            8                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data            3                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data            3                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus4.data            4                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          375                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     28990571                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data       641885                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data       287887                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data       460433                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus4.data       449209                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     30829985                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.000087                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.000003                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.000002                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus4.data     0.000002                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 81206.081232                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 80235.625000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 95962.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 153477.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus4.data 112302.250000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82213.293333                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1229876788273                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    66547159                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     33449                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   1989.511166                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     153.055352                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data            2094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    26206.842204                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data            1619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data             972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu4.data            1337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst    27.377742                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data   217.109695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst    33.840338                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data     7.989493                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst    31.425717                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data     2.971568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst    29.648448                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data     2.999996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus4.inst    28.753174                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus4.data     3.986273                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.063904                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.799769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.049408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.029663                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu4.data       0.040802                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.000836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.006626                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.001033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.000959                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.000091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.000905                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus4.inst     0.000877                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus4.data     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32756                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 428266297                       # Number of tag accesses
system.l2.tags.data_accesses                428266297                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
