<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xczu7ev-ffvc1156-2-e" LaunchTime="1635462633">
  <File Type="PA-TCL" Name="clock_divider.tcl"/>
  <File Type="BITSTR-BMM" Name="clock_divider_bd.bmm"/>
  <File Type="REPORTS-TCL" Name="clock_divider_reports.tcl"/>
  <File Type="OPT-DCP" Name="clock_divider_opt.dcp"/>
  <File Type="OPT-DRC" Name="clock_divider_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="clock_divider.hwdef"/>
  <File Type="PWROPT-DCP" Name="clock_divider_pwropt.dcp"/>
  <File Type="PLACE-DCP" Name="clock_divider_placed.dcp"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="clock_divider_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BGN" Name="clock_divider.bgn"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="clock_divider_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="clock_divider.bin"/>
  <File Type="PHYSOPT-DCP" Name="clock_divider_physopt.dcp"/>
  <File Type="BITSTR-MSK" Name="clock_divider.msk"/>
  <File Type="ROUTE-ERROR-DCP" Name="clock_divider_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="clock_divider_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="clock_divider_routed_bb.dcp"/>
  <File Type="BITSTR-LTX" Name="clock_divider.ltx"/>
  <File Type="BITSTR-MMI" Name="clock_divider.mmi"/>
  <File Type="BITSTR-SYSDEF" Name="clock_divider.sysdef"/>
  <File Type="ROUTE-TIMING-PB" Name="clock_divider_timing_summary_routed.pb"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="clock_divider_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="clock_divider_postroute_physopt_bb.dcp"/>
  <File Type="BG-BIT" Name="clock_divider.bit"/>
  <File Type="BITSTR-RBT" Name="clock_divider.rbt"/>
  <File Type="BITSTR-NKY" Name="clock_divider.nky"/>
  <File Type="BG-DRC" Name="clock_divider.drc"/>
  <File Type="RDI-RDI" Name="clock_divider.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/clock_divider.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="clock_divider"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/../Lab6/VerilogFiles_Fall2021/248NeededFiles/clock_divider.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
