INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGAassignment/signal_delay/signal_delay.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGAassignment/signal_delay/signal_delay.srcs/sources_1/new/fifo_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGAassignment/signal_delay/signal_delay.srcs/sources_1/new/fifo_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_top
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy, assumed default net type wire [F:/FPGAassignment/signal_delay/signal_delay.srcs/sources_1/new/fifo_top.v:47]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy, assumed default net type wire [F:/FPGAassignment/signal_delay/signal_delay.srcs/sources_1/new/fifo_top.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGAassignment/signal_delay/signal_delay.srcs/sources_1/new/fifo_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGAassignment/signal_delay/signal_delay.srcs/sim_1/new/tb_fifo_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo_top
