Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Wed Mar 20 12:12:12 2019
| Host             : correlator2.fnal.gov running 64-bit Scientific Linux release 7.6 (Nitrogen)
| Command          : report_power -file ctp7_top_power_routed.rpt -pb ctp7_top_power_summary_routed.pb -rpx ctp7_top_power_routed.rpx
| Design           : ctp7_top
| Device           : xc7vx690tffg1927-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 8.109        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 7.587        |
| Device Static (W)        | 0.523        |
| Total Off-Chip Power (W) | 0.109        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 78.1         |
| Junction Temperature (C) | 31.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.265 |      103 |       --- |             --- |
| Slice Logic              |     0.173 |    89548 |       --- |             --- |
|   LUT as Logic           |     0.163 |    33555 |    433200 |            7.75 |
|   Register               |     0.009 |    42590 |    866400 |            4.92 |
|   CARRY4                 |     0.001 |     1931 |    108300 |            1.78 |
|   LUT as Shift Register  |    <0.001 |      589 |    174200 |            0.34 |
|   LUT as Distributed RAM |    <0.001 |      328 |    174200 |            0.19 |
|   F7/F8 Muxes            |    <0.001 |      149 |    433200 |            0.03 |
|   Others                 |     0.000 |     4545 |       --- |             --- |
| Signals                  |     0.258 |    67455 |       --- |             --- |
| Block RAM                |     0.272 |       65 |      1470 |            4.42 |
| MMCM                     |     0.331 |        3 |        20 |           15.00 |
| I/O                      |     0.584 |       49 |       600 |            8.17 |
| GTH                      |     5.702 |       36 |       --- |             --- |
| XADC                     |    <0.001 |        1 |       --- |             --- |
| Static Power             |     0.523 |          |           |                 |
| Total                    |     8.109 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.873 |       1.623 |      0.251 |
| Vccaux    |       1.800 |     0.315 |       0.260 |      0.055 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.301 |       0.300 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.018 |       0.010 |      0.008 |
| MGTAVcc   |       1.000 |     3.648 |       3.551 |      0.097 |
| MGTAVtt   |       1.200 |     1.278 |       1.253 |      0.025 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                      | Domain                                                                                                                                                  | Constraint (ns) |
+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK  | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                         |             8.3 |
| GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |             8.3 |
| GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |             8.3 |
| GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |             8.3 |
| GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |             8.3 |
| GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |             8.3 |
| GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |             8.3 |
| GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |             8.3 |
| GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |             8.3 |
| GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |             8.3 |
| GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |             8.3 |
| GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK  | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                         |             8.3 |
| GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |             8.3 |
| GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |             8.3 |
| GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |             8.3 |
| GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |             8.3 |
| GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |             8.3 |
| GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |             8.3 |
| GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |             8.3 |
| GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |             8.3 |
| GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |             8.3 |
| GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |             8.3 |
| GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK  | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                         |             8.3 |
| GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |             8.3 |
| GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |             8.3 |
| GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |             8.3 |
| GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |             8.3 |
| GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |             8.3 |
| GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                        |             8.3 |
| GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK  | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                         |             8.3 |
| GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK  | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                         |             8.3 |
| GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK  | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                         |             8.3 |
| GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK  | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                         |             8.3 |
| GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK  | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                         |             8.3 |
| GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK  | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                         |             8.3 |
| GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK  | GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_o[rxoutclk]                                         |             8.3 |
| axi_c2c_selio_rx_clk_in                                                                                    | axi_c2c_zynq_to_v7_clk                                                                                                                                  |             3.3 |
| clk_200_diff_in_clk_p                                                                                      | clk_200_diff_in_clk_p                                                                                                                                   |             5.0 |
| clk_40_ttc_p_i                                                                                             | clk_40_ttc_p_i                                                                                                                                          |            24.7 |
| clk_out                                                                                                    | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out  |             3.3 |
| clk_out1_v7_bd_clk_wiz_0_0                                                                                 | i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0                                                                                                       |             5.0 |
| clk_out3_v7_bd_clk_wiz_0_0                                                                                 | i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0                                                                                                       |            20.0 |
| clk_ttc120_out_ttc_mmcm                                                                                    | U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm                                                                                               |             8.2 |
| clk_ttc240_out_ttc_mmcm                                                                                    | U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc240_out_ttc_mmcm                                                                                               |             4.1 |
| clk_ttc40_out_ttc_mmcm                                                                                     | U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc40_out_ttc_mmcm                                                                                                |            24.7 |
| clkfbout                                                                                                   | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clkfbout |             3.3 |
| clkfbout_ttc_mmcm                                                                                          | U_ttc_core/i_ctp7_ttc_clocks/inst/clkfbout_ttc_mmcm                                                                                                     |            24.7 |
| clkfbout_v7_bd_clk_wiz_0_0                                                                                 | i_v7_bd/clk_wiz_0/inst/clkfbout_v7_bd_clk_wiz_0_0                                                                                                       |             5.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                    |            33.0 |
| divClk                                                                                                     | U_AxiVersion/GEN_DEVICE_DNA.DeviceDna_1/GEN_7SERIES.DeviceDna7Series_Inst/divClk                                                                        |           160.0 |
| locClkInvR                                                                                                 | U_AxiVersion/GEN_DEVICE_DNA.DeviceDna_1/GEN_7SERIES.DeviceDna7Series_Inst/locClkInvR                                                                    |           160.0 |
| refclk_F_0_p_i[0]                                                                                          | refclk_F_0_p_i[0]                                                                                                                                       |             6.2 |
| refclk_F_0_p_i[1]                                                                                          | refclk_F_0_p_i[1]                                                                                                                                       |             6.2 |
| refclk_F_0_p_i[2]                                                                                          | refclk_F_0_p_i[2]                                                                                                                                       |             6.2 |
| refclk_F_0_p_i[3]                                                                                          | refclk_F_0_p_i[3]                                                                                                                                       |             6.2 |
+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------+-----------+
| Name                                                                                   | Power (W) |
+----------------------------------------------------------------------------------------+-----------+
| ctp7_top                                                                               |     7.587 |
|   GEM_style_source_links[0].i_gbt                                                      |     0.747 |
|     g_rx_sync_fifos[0].i_gbt_rx_sync_ovf_latch                                         |    <0.001 |
|     g_rx_sync_fifos[0].i_gbt_rx_sync_unf_latch                                         |    <0.001 |
|     g_rx_sync_fifos[0].i_rx_sync_fifo                                                  |     0.008 |
|       U0                                                                               |     0.008 |
|         inst_fifo_gen                                                                  |     0.008 |
|           gconvfifo.rf                                                                 |     0.008 |
|             grf.rf                                                                     |     0.008 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 grhf.rhf                                                               |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 gwhf.whf                                                               |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.007 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.007 |
|                   inst_blk_mem_gen                                                     |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                       valid.cstr                                                       |     0.007 |
|                         ramloop[0].ram.r                                               |     0.007 |
|                           prim_noinit.ram                                              |     0.007 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     g_rx_sync_fifos[10].i_rx_sync_fifo                                                 |     0.008 |
|       U0                                                                               |     0.008 |
|         inst_fifo_gen                                                                  |     0.008 |
|           gconvfifo.rf                                                                 |     0.008 |
|             grf.rf                                                                     |     0.008 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 grhf.rhf                                                               |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.007 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.007 |
|                   inst_blk_mem_gen                                                     |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                       valid.cstr                                                       |     0.007 |
|                         ramloop[0].ram.r                                               |     0.007 |
|                           prim_noinit.ram                                              |     0.007 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     g_rx_sync_fifos[11].i_rx_sync_fifo                                                 |     0.008 |
|       U0                                                                               |     0.008 |
|         inst_fifo_gen                                                                  |     0.008 |
|           gconvfifo.rf                                                                 |     0.008 |
|             grf.rf                                                                     |     0.008 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 grhf.rhf                                                               |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.007 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.007 |
|                   inst_blk_mem_gen                                                     |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                       valid.cstr                                                       |     0.007 |
|                         ramloop[0].ram.r                                               |     0.007 |
|                           prim_noinit.ram                                              |     0.007 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     g_rx_sync_fifos[12].i_rx_sync_fifo                                                 |     0.008 |
|       U0                                                                               |     0.008 |
|         inst_fifo_gen                                                                  |     0.008 |
|           gconvfifo.rf                                                                 |     0.008 |
|             grf.rf                                                                     |     0.008 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 grhf.rhf                                                               |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.007 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.007 |
|                   inst_blk_mem_gen                                                     |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                       valid.cstr                                                       |     0.007 |
|                         ramloop[0].ram.r                                               |     0.007 |
|                           prim_noinit.ram                                              |     0.007 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     g_rx_sync_fifos[13].i_rx_sync_fifo                                                 |     0.008 |
|       U0                                                                               |     0.008 |
|         inst_fifo_gen                                                                  |     0.008 |
|           gconvfifo.rf                                                                 |     0.008 |
|             grf.rf                                                                     |     0.008 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 grhf.rhf                                                               |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.007 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.007 |
|                   inst_blk_mem_gen                                                     |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                       valid.cstr                                                       |     0.007 |
|                         ramloop[0].ram.r                                               |     0.007 |
|                           prim_noinit.ram                                              |     0.007 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     g_rx_sync_fifos[14].i_rx_sync_fifo                                                 |     0.008 |
|       U0                                                                               |     0.008 |
|         inst_fifo_gen                                                                  |     0.008 |
|           gconvfifo.rf                                                                 |     0.008 |
|             grf.rf                                                                     |     0.008 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 grhf.rhf                                                               |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.007 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.007 |
|                   inst_blk_mem_gen                                                     |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                       valid.cstr                                                       |     0.007 |
|                         ramloop[0].ram.r                                               |     0.007 |
|                           prim_noinit.ram                                              |     0.007 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     g_rx_sync_fifos[15].i_rx_sync_fifo                                                 |     0.008 |
|       U0                                                                               |     0.008 |
|         inst_fifo_gen                                                                  |     0.008 |
|           gconvfifo.rf                                                                 |     0.008 |
|             grf.rf                                                                     |     0.008 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 grhf.rhf                                                               |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.007 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.007 |
|                   inst_blk_mem_gen                                                     |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                       valid.cstr                                                       |     0.007 |
|                         ramloop[0].ram.r                                               |     0.007 |
|                           prim_noinit.ram                                              |     0.007 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     g_rx_sync_fifos[16].i_rx_sync_fifo                                                 |     0.008 |
|       U0                                                                               |     0.008 |
|         inst_fifo_gen                                                                  |     0.008 |
|           gconvfifo.rf                                                                 |     0.008 |
|             grf.rf                                                                     |     0.008 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 grhf.rhf                                                               |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.007 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.007 |
|                   inst_blk_mem_gen                                                     |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                       valid.cstr                                                       |     0.007 |
|                         ramloop[0].ram.r                                               |     0.007 |
|                           prim_noinit.ram                                              |     0.007 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     g_rx_sync_fifos[17].i_rx_sync_fifo                                                 |     0.008 |
|       U0                                                                               |     0.008 |
|         inst_fifo_gen                                                                  |     0.008 |
|           gconvfifo.rf                                                                 |     0.008 |
|             grf.rf                                                                     |     0.008 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 grhf.rhf                                                               |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.007 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.007 |
|                   inst_blk_mem_gen                                                     |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                       valid.cstr                                                       |     0.007 |
|                         ramloop[0].ram.r                                               |     0.007 |
|                           prim_noinit.ram                                              |     0.007 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     g_rx_sync_fifos[18].i_rx_sync_fifo                                                 |     0.008 |
|       U0                                                                               |     0.008 |
|         inst_fifo_gen                                                                  |     0.008 |
|           gconvfifo.rf                                                                 |     0.008 |
|             grf.rf                                                                     |     0.008 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 grhf.rhf                                                               |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.007 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.007 |
|                   inst_blk_mem_gen                                                     |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                       valid.cstr                                                       |     0.007 |
|                         ramloop[0].ram.r                                               |     0.007 |
|                           prim_noinit.ram                                              |     0.007 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     g_rx_sync_fifos[19].i_rx_sync_fifo                                                 |     0.008 |
|       U0                                                                               |     0.008 |
|         inst_fifo_gen                                                                  |     0.008 |
|           gconvfifo.rf                                                                 |     0.008 |
|             grf.rf                                                                     |     0.008 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 grhf.rhf                                                               |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.007 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.007 |
|                   inst_blk_mem_gen                                                     |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                       valid.cstr                                                       |     0.007 |
|                         ramloop[0].ram.r                                               |     0.007 |
|                           prim_noinit.ram                                              |     0.007 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     g_rx_sync_fifos[1].i_gbt_rx_sync_ovf_latch                                         |    <0.001 |
|     g_rx_sync_fifos[1].i_gbt_rx_sync_unf_latch                                         |    <0.001 |
|     g_rx_sync_fifos[1].i_rx_sync_fifo                                                  |     0.009 |
|       U0                                                                               |     0.009 |
|         inst_fifo_gen                                                                  |     0.009 |
|           gconvfifo.rf                                                                 |     0.009 |
|             grf.rf                                                                     |     0.009 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 grhf.rhf                                                               |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 gwhf.whf                                                               |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.007 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.007 |
|                   inst_blk_mem_gen                                                     |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                       valid.cstr                                                       |     0.007 |
|                         ramloop[0].ram.r                                               |     0.007 |
|                           prim_noinit.ram                                              |     0.007 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     g_rx_sync_fifos[20].i_rx_sync_fifo                                                 |     0.008 |
|       U0                                                                               |     0.008 |
|         inst_fifo_gen                                                                  |     0.008 |
|           gconvfifo.rf                                                                 |     0.008 |
|             grf.rf                                                                     |     0.008 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 grhf.rhf                                                               |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.007 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.007 |
|                   inst_blk_mem_gen                                                     |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                       valid.cstr                                                       |     0.007 |
|                         ramloop[0].ram.r                                               |     0.007 |
|                           prim_noinit.ram                                              |     0.007 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     g_rx_sync_fifos[21].i_rx_sync_fifo                                                 |     0.008 |
|       U0                                                                               |     0.008 |
|         inst_fifo_gen                                                                  |     0.008 |
|           gconvfifo.rf                                                                 |     0.008 |
|             grf.rf                                                                     |     0.008 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 grhf.rhf                                                               |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.007 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.007 |
|                   inst_blk_mem_gen                                                     |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                       valid.cstr                                                       |     0.007 |
|                         ramloop[0].ram.r                                               |     0.007 |
|                           prim_noinit.ram                                              |     0.007 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     g_rx_sync_fifos[22].i_rx_sync_fifo                                                 |     0.008 |
|       U0                                                                               |     0.008 |
|         inst_fifo_gen                                                                  |     0.008 |
|           gconvfifo.rf                                                                 |     0.008 |
|             grf.rf                                                                     |     0.008 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 grhf.rhf                                                               |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.007 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.007 |
|                   inst_blk_mem_gen                                                     |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                       valid.cstr                                                       |     0.007 |
|                         ramloop[0].ram.r                                               |     0.007 |
|                           prim_noinit.ram                                              |     0.007 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     g_rx_sync_fifos[23].i_rx_sync_fifo                                                 |     0.008 |
|       U0                                                                               |     0.008 |
|         inst_fifo_gen                                                                  |     0.008 |
|           gconvfifo.rf                                                                 |     0.008 |
|             grf.rf                                                                     |     0.008 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 grhf.rhf                                                               |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.007 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.007 |
|                   inst_blk_mem_gen                                                     |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                       valid.cstr                                                       |     0.007 |
|                         ramloop[0].ram.r                                               |     0.007 |
|                           prim_noinit.ram                                              |     0.007 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     g_rx_sync_fifos[24].i_rx_sync_fifo                                                 |     0.008 |
|       U0                                                                               |     0.008 |
|         inst_fifo_gen                                                                  |     0.008 |
|           gconvfifo.rf                                                                 |     0.008 |
|             grf.rf                                                                     |     0.008 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 grhf.rhf                                                               |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.007 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.007 |
|                   inst_blk_mem_gen                                                     |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                       valid.cstr                                                       |     0.007 |
|                         ramloop[0].ram.r                                               |     0.007 |
|                           prim_noinit.ram                                              |     0.007 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     g_rx_sync_fifos[25].i_rx_sync_fifo                                                 |     0.008 |
|       U0                                                                               |     0.008 |
|         inst_fifo_gen                                                                  |     0.008 |
|           gconvfifo.rf                                                                 |     0.008 |
|             grf.rf                                                                     |     0.008 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 grhf.rhf                                                               |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.007 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.007 |
|                   inst_blk_mem_gen                                                     |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                       valid.cstr                                                       |     0.007 |
|                         ramloop[0].ram.r                                               |     0.007 |
|                           prim_noinit.ram                                              |     0.007 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     g_rx_sync_fifos[26].i_rx_sync_fifo                                                 |     0.008 |
|       U0                                                                               |     0.008 |
|         inst_fifo_gen                                                                  |     0.008 |
|           gconvfifo.rf                                                                 |     0.008 |
|             grf.rf                                                                     |     0.008 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 grhf.rhf                                                               |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.007 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.007 |
|                   inst_blk_mem_gen                                                     |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                       valid.cstr                                                       |     0.007 |
|                         ramloop[0].ram.r                                               |     0.007 |
|                           prim_noinit.ram                                              |     0.007 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     g_rx_sync_fifos[27].i_rx_sync_fifo                                                 |     0.008 |
|       U0                                                                               |     0.008 |
|         inst_fifo_gen                                                                  |     0.008 |
|           gconvfifo.rf                                                                 |     0.008 |
|             grf.rf                                                                     |     0.008 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 grhf.rhf                                                               |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.007 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.007 |
|                   inst_blk_mem_gen                                                     |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                       valid.cstr                                                       |     0.007 |
|                         ramloop[0].ram.r                                               |     0.007 |
|                           prim_noinit.ram                                              |     0.007 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     g_rx_sync_fifos[28].i_rx_sync_fifo                                                 |     0.008 |
|       U0                                                                               |     0.008 |
|         inst_fifo_gen                                                                  |     0.008 |
|           gconvfifo.rf                                                                 |     0.008 |
|             grf.rf                                                                     |     0.008 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 grhf.rhf                                                               |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.007 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.007 |
|                   inst_blk_mem_gen                                                     |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                       valid.cstr                                                       |     0.007 |
|                         ramloop[0].ram.r                                               |     0.007 |
|                           prim_noinit.ram                                              |     0.007 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     g_rx_sync_fifos[29].i_rx_sync_fifo                                                 |     0.008 |
|       U0                                                                               |     0.008 |
|         inst_fifo_gen                                                                  |     0.008 |
|           gconvfifo.rf                                                                 |     0.008 |
|             grf.rf                                                                     |     0.008 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 grhf.rhf                                                               |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.007 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.007 |
|                   inst_blk_mem_gen                                                     |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                       valid.cstr                                                       |     0.007 |
|                         ramloop[0].ram.r                                               |     0.007 |
|                           prim_noinit.ram                                              |     0.007 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     g_rx_sync_fifos[2].i_rx_sync_fifo                                                  |     0.008 |
|       U0                                                                               |     0.008 |
|         inst_fifo_gen                                                                  |     0.008 |
|           gconvfifo.rf                                                                 |     0.008 |
|             grf.rf                                                                     |     0.008 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 grhf.rhf                                                               |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.007 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.007 |
|                   inst_blk_mem_gen                                                     |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                       valid.cstr                                                       |     0.007 |
|                         ramloop[0].ram.r                                               |     0.007 |
|                           prim_noinit.ram                                              |     0.007 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     g_rx_sync_fifos[30].i_rx_sync_fifo                                                 |     0.008 |
|       U0                                                                               |     0.008 |
|         inst_fifo_gen                                                                  |     0.008 |
|           gconvfifo.rf                                                                 |     0.008 |
|             grf.rf                                                                     |     0.008 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 grhf.rhf                                                               |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.007 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.007 |
|                   inst_blk_mem_gen                                                     |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                       valid.cstr                                                       |     0.007 |
|                         ramloop[0].ram.r                                               |     0.007 |
|                           prim_noinit.ram                                              |     0.007 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     g_rx_sync_fifos[31].i_rx_sync_fifo                                                 |     0.009 |
|       U0                                                                               |     0.009 |
|         inst_fifo_gen                                                                  |     0.009 |
|           gconvfifo.rf                                                                 |     0.009 |
|             grf.rf                                                                     |     0.009 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 grhf.rhf                                                               |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.007 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.007 |
|                   inst_blk_mem_gen                                                     |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                       valid.cstr                                                       |     0.007 |
|                         ramloop[0].ram.r                                               |     0.007 |
|                           prim_noinit.ram                                              |     0.007 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     g_rx_sync_fifos[32].i_rx_sync_fifo                                                 |     0.009 |
|       U0                                                                               |     0.009 |
|         inst_fifo_gen                                                                  |     0.009 |
|           gconvfifo.rf                                                                 |     0.009 |
|             grf.rf                                                                     |     0.009 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 grhf.rhf                                                               |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.007 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.007 |
|                   inst_blk_mem_gen                                                     |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                       valid.cstr                                                       |     0.007 |
|                         ramloop[0].ram.r                                               |     0.007 |
|                           prim_noinit.ram                                              |     0.007 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     g_rx_sync_fifos[33].i_rx_sync_fifo                                                 |     0.009 |
|       U0                                                                               |     0.009 |
|         inst_fifo_gen                                                                  |     0.009 |
|           gconvfifo.rf                                                                 |     0.009 |
|             grf.rf                                                                     |     0.009 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 grhf.rhf                                                               |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.007 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.007 |
|                   inst_blk_mem_gen                                                     |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                       valid.cstr                                                       |     0.007 |
|                         ramloop[0].ram.r                                               |     0.007 |
|                           prim_noinit.ram                                              |     0.007 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     g_rx_sync_fifos[34].i_rx_sync_fifo                                                 |     0.009 |
|       U0                                                                               |     0.009 |
|         inst_fifo_gen                                                                  |     0.009 |
|           gconvfifo.rf                                                                 |     0.009 |
|             grf.rf                                                                     |     0.009 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 grhf.rhf                                                               |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.007 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.007 |
|                   inst_blk_mem_gen                                                     |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                       valid.cstr                                                       |     0.007 |
|                         ramloop[0].ram.r                                               |     0.007 |
|                           prim_noinit.ram                                              |     0.007 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     g_rx_sync_fifos[35].i_rx_sync_fifo                                                 |     0.009 |
|       U0                                                                               |     0.009 |
|         inst_fifo_gen                                                                  |     0.009 |
|           gconvfifo.rf                                                                 |     0.009 |
|             grf.rf                                                                     |     0.009 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 grhf.rhf                                                               |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.007 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.007 |
|                   inst_blk_mem_gen                                                     |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                       valid.cstr                                                       |     0.007 |
|                         ramloop[0].ram.r                                               |     0.007 |
|                           prim_noinit.ram                                              |     0.007 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     g_rx_sync_fifos[3].i_rx_sync_fifo                                                  |     0.008 |
|       U0                                                                               |     0.008 |
|         inst_fifo_gen                                                                  |     0.008 |
|           gconvfifo.rf                                                                 |     0.008 |
|             grf.rf                                                                     |     0.008 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 grhf.rhf                                                               |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.007 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.007 |
|                   inst_blk_mem_gen                                                     |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                       valid.cstr                                                       |     0.007 |
|                         ramloop[0].ram.r                                               |     0.007 |
|                           prim_noinit.ram                                              |     0.007 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     g_rx_sync_fifos[4].i_rx_sync_fifo                                                  |     0.008 |
|       U0                                                                               |     0.008 |
|         inst_fifo_gen                                                                  |     0.008 |
|           gconvfifo.rf                                                                 |     0.008 |
|             grf.rf                                                                     |     0.008 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 grhf.rhf                                                               |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.007 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.007 |
|                   inst_blk_mem_gen                                                     |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                       valid.cstr                                                       |     0.007 |
|                         ramloop[0].ram.r                                               |     0.007 |
|                           prim_noinit.ram                                              |     0.007 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     g_rx_sync_fifos[5].i_rx_sync_fifo                                                  |     0.008 |
|       U0                                                                               |     0.008 |
|         inst_fifo_gen                                                                  |     0.008 |
|           gconvfifo.rf                                                                 |     0.008 |
|             grf.rf                                                                     |     0.008 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 grhf.rhf                                                               |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.007 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.007 |
|                   inst_blk_mem_gen                                                     |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                       valid.cstr                                                       |     0.007 |
|                         ramloop[0].ram.r                                               |     0.007 |
|                           prim_noinit.ram                                              |     0.007 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     g_rx_sync_fifos[6].i_rx_sync_fifo                                                  |     0.008 |
|       U0                                                                               |     0.008 |
|         inst_fifo_gen                                                                  |     0.008 |
|           gconvfifo.rf                                                                 |     0.008 |
|             grf.rf                                                                     |     0.008 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 grhf.rhf                                                               |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.007 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.007 |
|                   inst_blk_mem_gen                                                     |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                       valid.cstr                                                       |     0.007 |
|                         ramloop[0].ram.r                                               |     0.007 |
|                           prim_noinit.ram                                              |     0.007 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     g_rx_sync_fifos[7].i_rx_sync_fifo                                                  |     0.008 |
|       U0                                                                               |     0.008 |
|         inst_fifo_gen                                                                  |     0.008 |
|           gconvfifo.rf                                                                 |     0.008 |
|             grf.rf                                                                     |     0.008 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 grhf.rhf                                                               |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.007 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.007 |
|                   inst_blk_mem_gen                                                     |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                       valid.cstr                                                       |     0.007 |
|                         ramloop[0].ram.r                                               |     0.007 |
|                           prim_noinit.ram                                              |     0.007 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     g_rx_sync_fifos[8].i_rx_sync_fifo                                                  |     0.008 |
|       U0                                                                               |     0.008 |
|         inst_fifo_gen                                                                  |     0.008 |
|           gconvfifo.rf                                                                 |     0.008 |
|             grf.rf                                                                     |     0.008 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 grhf.rhf                                                               |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.007 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.007 |
|                   inst_blk_mem_gen                                                     |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                       valid.cstr                                                       |     0.007 |
|                         ramloop[0].ram.r                                               |     0.007 |
|                           prim_noinit.ram                                              |     0.007 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     g_rx_sync_fifos[9].i_rx_sync_fifo                                                  |     0.008 |
|       U0                                                                               |     0.008 |
|         inst_fifo_gen                                                                  |     0.008 |
|           gconvfifo.rf                                                                 |     0.008 |
|             grf.rf                                                                     |     0.008 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 grhf.rhf                                                               |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |     0.007 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                               |     0.007 |
|                   inst_blk_mem_gen                                                     |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                       valid.cstr                                                       |     0.007 |
|                         ramloop[0].ram.r                                               |     0.007 |
|                           prim_noinit.ram                                              |     0.007 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[0].gbtRx                                     |     0.004 |
|       decoder                                                                          |    <0.001 |
|       descrambler                                                                      |    <0.001 |
|       frameAligner                                                                     |     0.003 |
|         patternSearch                                                                  |    <0.001 |
|         rightShifter                                                                   |     0.002 |
|         rxBitSlipCounter                                                               |    <0.001 |
|         writeAddressCtrl                                                               |    <0.001 |
|       rxGearbox                                                                        |     0.001 |
|         rxGearboxStd_gen.rxGearboxStd                                                  |     0.001 |
|           dpram                                                                        |     0.001 |
|             dpram                                                                      |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_blk_mem_gen                                                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                     valid.cstr                                                         |     0.001 |
|                       ramloop[0].ram.r                                                 |     0.001 |
|                         prim_noinit.ram                                                |     0.001 |
|           readControl                                                                  |    <0.001 |
|       status                                                                           |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[0].i_gbt_rx_not_ready_latch                  |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[10].gbtRx                                    |     0.004 |
|       decoder                                                                          |    <0.001 |
|       descrambler                                                                      |    <0.001 |
|       frameAligner                                                                     |     0.003 |
|         patternSearch                                                                  |    <0.001 |
|         rightShifter                                                                   |     0.002 |
|         rxBitSlipCounter                                                               |    <0.001 |
|         writeAddressCtrl                                                               |    <0.001 |
|       rxGearbox                                                                        |     0.001 |
|         rxGearboxStd_gen.rxGearboxStd                                                  |     0.001 |
|           dpram                                                                        |     0.001 |
|             dpram                                                                      |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_blk_mem_gen                                                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                     valid.cstr                                                         |     0.001 |
|                       ramloop[0].ram.r                                                 |     0.001 |
|                         prim_noinit.ram                                                |     0.001 |
|           readControl                                                                  |    <0.001 |
|       status                                                                           |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[11].gbtRx                                    |     0.004 |
|       decoder                                                                          |    <0.001 |
|       descrambler                                                                      |    <0.001 |
|       frameAligner                                                                     |     0.003 |
|         patternSearch                                                                  |    <0.001 |
|         rightShifter                                                                   |     0.002 |
|         rxBitSlipCounter                                                               |    <0.001 |
|         writeAddressCtrl                                                               |    <0.001 |
|       rxGearbox                                                                        |     0.001 |
|         rxGearboxStd_gen.rxGearboxStd                                                  |     0.001 |
|           dpram                                                                        |     0.001 |
|             dpram                                                                      |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_blk_mem_gen                                                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                     valid.cstr                                                         |     0.001 |
|                       ramloop[0].ram.r                                                 |     0.001 |
|                         prim_noinit.ram                                                |     0.001 |
|           readControl                                                                  |    <0.001 |
|       status                                                                           |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[12].gbtRx                                    |     0.004 |
|       decoder                                                                          |    <0.001 |
|       descrambler                                                                      |    <0.001 |
|       frameAligner                                                                     |     0.003 |
|         patternSearch                                                                  |    <0.001 |
|         rightShifter                                                                   |     0.002 |
|         rxBitSlipCounter                                                               |    <0.001 |
|         writeAddressCtrl                                                               |    <0.001 |
|       rxGearbox                                                                        |     0.001 |
|         rxGearboxStd_gen.rxGearboxStd                                                  |     0.001 |
|           dpram                                                                        |     0.001 |
|             dpram                                                                      |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_blk_mem_gen                                                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                     valid.cstr                                                         |     0.001 |
|                       ramloop[0].ram.r                                                 |     0.001 |
|                         prim_noinit.ram                                                |     0.001 |
|           readControl                                                                  |    <0.001 |
|       status                                                                           |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[13].gbtRx                                    |     0.004 |
|       decoder                                                                          |    <0.001 |
|       descrambler                                                                      |    <0.001 |
|       frameAligner                                                                     |     0.003 |
|         patternSearch                                                                  |    <0.001 |
|         rightShifter                                                                   |     0.002 |
|         rxBitSlipCounter                                                               |    <0.001 |
|         writeAddressCtrl                                                               |    <0.001 |
|       rxGearbox                                                                        |     0.001 |
|         rxGearboxStd_gen.rxGearboxStd                                                  |     0.001 |
|           dpram                                                                        |     0.001 |
|             dpram                                                                      |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_blk_mem_gen                                                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                     valid.cstr                                                         |     0.001 |
|                       ramloop[0].ram.r                                                 |     0.001 |
|                         prim_noinit.ram                                                |     0.001 |
|           readControl                                                                  |    <0.001 |
|       status                                                                           |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[14].gbtRx                                    |     0.004 |
|       decoder                                                                          |    <0.001 |
|       descrambler                                                                      |    <0.001 |
|       frameAligner                                                                     |     0.003 |
|         patternSearch                                                                  |    <0.001 |
|         rightShifter                                                                   |     0.002 |
|         rxBitSlipCounter                                                               |    <0.001 |
|         writeAddressCtrl                                                               |    <0.001 |
|       rxGearbox                                                                        |     0.001 |
|         rxGearboxStd_gen.rxGearboxStd                                                  |     0.001 |
|           dpram                                                                        |     0.001 |
|             dpram                                                                      |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_blk_mem_gen                                                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                     valid.cstr                                                         |     0.001 |
|                       ramloop[0].ram.r                                                 |     0.001 |
|                         prim_noinit.ram                                                |     0.001 |
|           readControl                                                                  |    <0.001 |
|       status                                                                           |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[15].gbtRx                                    |     0.004 |
|       decoder                                                                          |    <0.001 |
|       descrambler                                                                      |    <0.001 |
|       frameAligner                                                                     |     0.003 |
|         patternSearch                                                                  |    <0.001 |
|         rightShifter                                                                   |     0.002 |
|         rxBitSlipCounter                                                               |    <0.001 |
|         writeAddressCtrl                                                               |    <0.001 |
|       rxGearbox                                                                        |     0.001 |
|         rxGearboxStd_gen.rxGearboxStd                                                  |     0.001 |
|           dpram                                                                        |     0.001 |
|             dpram                                                                      |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_blk_mem_gen                                                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                     valid.cstr                                                         |     0.001 |
|                       ramloop[0].ram.r                                                 |     0.001 |
|                         prim_noinit.ram                                                |     0.001 |
|           readControl                                                                  |    <0.001 |
|       status                                                                           |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[16].gbtRx                                    |     0.004 |
|       decoder                                                                          |    <0.001 |
|       descrambler                                                                      |    <0.001 |
|       frameAligner                                                                     |     0.003 |
|         patternSearch                                                                  |    <0.001 |
|         rightShifter                                                                   |     0.002 |
|         rxBitSlipCounter                                                               |    <0.001 |
|         writeAddressCtrl                                                               |    <0.001 |
|       rxGearbox                                                                        |     0.001 |
|         rxGearboxStd_gen.rxGearboxStd                                                  |     0.001 |
|           dpram                                                                        |     0.001 |
|             dpram                                                                      |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_blk_mem_gen                                                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                     valid.cstr                                                         |     0.001 |
|                       ramloop[0].ram.r                                                 |     0.001 |
|                         prim_noinit.ram                                                |     0.001 |
|           readControl                                                                  |    <0.001 |
|       status                                                                           |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[17].gbtRx                                    |     0.004 |
|       decoder                                                                          |    <0.001 |
|       descrambler                                                                      |    <0.001 |
|       frameAligner                                                                     |     0.003 |
|         patternSearch                                                                  |    <0.001 |
|         rightShifter                                                                   |     0.002 |
|         rxBitSlipCounter                                                               |    <0.001 |
|         writeAddressCtrl                                                               |    <0.001 |
|       rxGearbox                                                                        |     0.001 |
|         rxGearboxStd_gen.rxGearboxStd                                                  |     0.001 |
|           dpram                                                                        |     0.001 |
|             dpram                                                                      |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_blk_mem_gen                                                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                     valid.cstr                                                         |     0.001 |
|                       ramloop[0].ram.r                                                 |     0.001 |
|                         prim_noinit.ram                                                |     0.001 |
|           readControl                                                                  |    <0.001 |
|       status                                                                           |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[18].gbtRx                                    |     0.004 |
|       decoder                                                                          |    <0.001 |
|       descrambler                                                                      |    <0.001 |
|       frameAligner                                                                     |     0.003 |
|         patternSearch                                                                  |    <0.001 |
|         rightShifter                                                                   |     0.002 |
|         rxBitSlipCounter                                                               |    <0.001 |
|         writeAddressCtrl                                                               |    <0.001 |
|       rxGearbox                                                                        |     0.001 |
|         rxGearboxStd_gen.rxGearboxStd                                                  |     0.001 |
|           dpram                                                                        |     0.001 |
|             dpram                                                                      |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_blk_mem_gen                                                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                     valid.cstr                                                         |     0.001 |
|                       ramloop[0].ram.r                                                 |     0.001 |
|                         prim_noinit.ram                                                |     0.001 |
|           readControl                                                                  |    <0.001 |
|       status                                                                           |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[19].gbtRx                                    |     0.004 |
|       decoder                                                                          |    <0.001 |
|       descrambler                                                                      |    <0.001 |
|       frameAligner                                                                     |     0.003 |
|         patternSearch                                                                  |    <0.001 |
|         rightShifter                                                                   |     0.002 |
|         rxBitSlipCounter                                                               |    <0.001 |
|         writeAddressCtrl                                                               |    <0.001 |
|       rxGearbox                                                                        |     0.001 |
|         rxGearboxStd_gen.rxGearboxStd                                                  |     0.001 |
|           dpram                                                                        |     0.001 |
|             dpram                                                                      |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_blk_mem_gen                                                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                     valid.cstr                                                         |     0.001 |
|                       ramloop[0].ram.r                                                 |     0.001 |
|                         prim_noinit.ram                                                |     0.001 |
|           readControl                                                                  |    <0.001 |
|       status                                                                           |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[1].gbtRx                                     |     0.004 |
|       decoder                                                                          |    <0.001 |
|       descrambler                                                                      |    <0.001 |
|       frameAligner                                                                     |     0.003 |
|         patternSearch                                                                  |    <0.001 |
|         rightShifter                                                                   |     0.002 |
|         rxBitSlipCounter                                                               |    <0.001 |
|         writeAddressCtrl                                                               |    <0.001 |
|       rxGearbox                                                                        |     0.001 |
|         rxGearboxStd_gen.rxGearboxStd                                                  |     0.001 |
|           dpram                                                                        |     0.001 |
|             dpram                                                                      |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_blk_mem_gen                                                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                     valid.cstr                                                         |     0.001 |
|                       ramloop[0].ram.r                                                 |     0.001 |
|                         prim_noinit.ram                                                |     0.001 |
|           readControl                                                                  |    <0.001 |
|       status                                                                           |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[1].i_gbt_rx_not_ready_latch                  |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[20].gbtRx                                    |     0.004 |
|       decoder                                                                          |    <0.001 |
|       descrambler                                                                      |    <0.001 |
|       frameAligner                                                                     |     0.003 |
|         patternSearch                                                                  |    <0.001 |
|         rightShifter                                                                   |     0.002 |
|         rxBitSlipCounter                                                               |    <0.001 |
|         writeAddressCtrl                                                               |    <0.001 |
|       rxGearbox                                                                        |     0.001 |
|         rxGearboxStd_gen.rxGearboxStd                                                  |     0.001 |
|           dpram                                                                        |     0.001 |
|             dpram                                                                      |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_blk_mem_gen                                                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                     valid.cstr                                                         |     0.001 |
|                       ramloop[0].ram.r                                                 |     0.001 |
|                         prim_noinit.ram                                                |     0.001 |
|           readControl                                                                  |    <0.001 |
|       status                                                                           |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[21].gbtRx                                    |     0.004 |
|       decoder                                                                          |    <0.001 |
|       descrambler                                                                      |    <0.001 |
|       frameAligner                                                                     |     0.003 |
|         patternSearch                                                                  |    <0.001 |
|         rightShifter                                                                   |     0.002 |
|         rxBitSlipCounter                                                               |    <0.001 |
|         writeAddressCtrl                                                               |    <0.001 |
|       rxGearbox                                                                        |     0.001 |
|         rxGearboxStd_gen.rxGearboxStd                                                  |     0.001 |
|           dpram                                                                        |     0.001 |
|             dpram                                                                      |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_blk_mem_gen                                                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                     valid.cstr                                                         |     0.001 |
|                       ramloop[0].ram.r                                                 |     0.001 |
|                         prim_noinit.ram                                                |     0.001 |
|           readControl                                                                  |    <0.001 |
|       status                                                                           |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[22].gbtRx                                    |     0.004 |
|       decoder                                                                          |    <0.001 |
|       descrambler                                                                      |    <0.001 |
|       frameAligner                                                                     |     0.003 |
|         patternSearch                                                                  |    <0.001 |
|         rightShifter                                                                   |     0.002 |
|         rxBitSlipCounter                                                               |    <0.001 |
|         writeAddressCtrl                                                               |    <0.001 |
|       rxGearbox                                                                        |     0.001 |
|         rxGearboxStd_gen.rxGearboxStd                                                  |     0.001 |
|           dpram                                                                        |     0.001 |
|             dpram                                                                      |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_blk_mem_gen                                                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                     valid.cstr                                                         |     0.001 |
|                       ramloop[0].ram.r                                                 |     0.001 |
|                         prim_noinit.ram                                                |     0.001 |
|           readControl                                                                  |    <0.001 |
|       status                                                                           |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[23].gbtRx                                    |     0.004 |
|       decoder                                                                          |    <0.001 |
|       descrambler                                                                      |    <0.001 |
|       frameAligner                                                                     |     0.003 |
|         patternSearch                                                                  |    <0.001 |
|         rightShifter                                                                   |     0.002 |
|         rxBitSlipCounter                                                               |    <0.001 |
|         writeAddressCtrl                                                               |    <0.001 |
|       rxGearbox                                                                        |     0.001 |
|         rxGearboxStd_gen.rxGearboxStd                                                  |     0.001 |
|           dpram                                                                        |     0.001 |
|             dpram                                                                      |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_blk_mem_gen                                                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                     valid.cstr                                                         |     0.001 |
|                       ramloop[0].ram.r                                                 |     0.001 |
|                         prim_noinit.ram                                                |     0.001 |
|           readControl                                                                  |    <0.001 |
|       status                                                                           |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[24].gbtRx                                    |     0.004 |
|       decoder                                                                          |    <0.001 |
|       descrambler                                                                      |    <0.001 |
|       frameAligner                                                                     |     0.003 |
|         patternSearch                                                                  |    <0.001 |
|         rightShifter                                                                   |     0.002 |
|         rxBitSlipCounter                                                               |    <0.001 |
|         writeAddressCtrl                                                               |    <0.001 |
|       rxGearbox                                                                        |     0.001 |
|         rxGearboxStd_gen.rxGearboxStd                                                  |     0.001 |
|           dpram                                                                        |     0.001 |
|             dpram                                                                      |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_blk_mem_gen                                                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                     valid.cstr                                                         |     0.001 |
|                       ramloop[0].ram.r                                                 |     0.001 |
|                         prim_noinit.ram                                                |     0.001 |
|           readControl                                                                  |    <0.001 |
|       status                                                                           |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[25].gbtRx                                    |     0.004 |
|       decoder                                                                          |    <0.001 |
|       descrambler                                                                      |    <0.001 |
|       frameAligner                                                                     |     0.003 |
|         patternSearch                                                                  |    <0.001 |
|         rightShifter                                                                   |     0.002 |
|         rxBitSlipCounter                                                               |    <0.001 |
|         writeAddressCtrl                                                               |    <0.001 |
|       rxGearbox                                                                        |     0.001 |
|         rxGearboxStd_gen.rxGearboxStd                                                  |     0.001 |
|           dpram                                                                        |     0.001 |
|             dpram                                                                      |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_blk_mem_gen                                                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                     valid.cstr                                                         |     0.001 |
|                       ramloop[0].ram.r                                                 |     0.001 |
|                         prim_noinit.ram                                                |     0.001 |
|           readControl                                                                  |    <0.001 |
|       status                                                                           |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[26].gbtRx                                    |     0.004 |
|       decoder                                                                          |    <0.001 |
|       descrambler                                                                      |    <0.001 |
|       frameAligner                                                                     |     0.003 |
|         patternSearch                                                                  |    <0.001 |
|         rightShifter                                                                   |     0.002 |
|         rxBitSlipCounter                                                               |    <0.001 |
|         writeAddressCtrl                                                               |    <0.001 |
|       rxGearbox                                                                        |     0.001 |
|         rxGearboxStd_gen.rxGearboxStd                                                  |     0.001 |
|           dpram                                                                        |     0.001 |
|             dpram                                                                      |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_blk_mem_gen                                                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                     valid.cstr                                                         |     0.001 |
|                       ramloop[0].ram.r                                                 |     0.001 |
|                         prim_noinit.ram                                                |     0.001 |
|           readControl                                                                  |    <0.001 |
|       status                                                                           |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[27].gbtRx                                    |     0.004 |
|       decoder                                                                          |    <0.001 |
|       descrambler                                                                      |    <0.001 |
|       frameAligner                                                                     |     0.003 |
|         patternSearch                                                                  |    <0.001 |
|         rightShifter                                                                   |     0.002 |
|         rxBitSlipCounter                                                               |    <0.001 |
|         writeAddressCtrl                                                               |    <0.001 |
|       rxGearbox                                                                        |     0.001 |
|         rxGearboxStd_gen.rxGearboxStd                                                  |     0.001 |
|           dpram                                                                        |     0.001 |
|             dpram                                                                      |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_blk_mem_gen                                                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                     valid.cstr                                                         |     0.001 |
|                       ramloop[0].ram.r                                                 |     0.001 |
|                         prim_noinit.ram                                                |     0.001 |
|           readControl                                                                  |    <0.001 |
|       status                                                                           |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[28].gbtRx                                    |     0.004 |
|       decoder                                                                          |    <0.001 |
|       descrambler                                                                      |    <0.001 |
|       frameAligner                                                                     |     0.003 |
|         patternSearch                                                                  |    <0.001 |
|         rightShifter                                                                   |     0.002 |
|         rxBitSlipCounter                                                               |    <0.001 |
|         writeAddressCtrl                                                               |    <0.001 |
|       rxGearbox                                                                        |     0.001 |
|         rxGearboxStd_gen.rxGearboxStd                                                  |     0.001 |
|           dpram                                                                        |     0.001 |
|             dpram                                                                      |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_blk_mem_gen                                                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                     valid.cstr                                                         |     0.001 |
|                       ramloop[0].ram.r                                                 |     0.001 |
|                         prim_noinit.ram                                                |     0.001 |
|           readControl                                                                  |    <0.001 |
|       status                                                                           |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[29].gbtRx                                    |     0.004 |
|       decoder                                                                          |    <0.001 |
|       descrambler                                                                      |    <0.001 |
|       frameAligner                                                                     |     0.003 |
|         patternSearch                                                                  |    <0.001 |
|         rightShifter                                                                   |     0.002 |
|         rxBitSlipCounter                                                               |    <0.001 |
|         writeAddressCtrl                                                               |    <0.001 |
|       rxGearbox                                                                        |     0.001 |
|         rxGearboxStd_gen.rxGearboxStd                                                  |     0.001 |
|           dpram                                                                        |     0.001 |
|             dpram                                                                      |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_blk_mem_gen                                                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                     valid.cstr                                                         |     0.001 |
|                       ramloop[0].ram.r                                                 |     0.001 |
|                         prim_noinit.ram                                                |     0.001 |
|           readControl                                                                  |    <0.001 |
|       status                                                                           |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[2].gbtRx                                     |     0.004 |
|       decoder                                                                          |    <0.001 |
|       descrambler                                                                      |    <0.001 |
|       frameAligner                                                                     |     0.003 |
|         patternSearch                                                                  |    <0.001 |
|         rightShifter                                                                   |     0.002 |
|         rxBitSlipCounter                                                               |    <0.001 |
|         writeAddressCtrl                                                               |    <0.001 |
|       rxGearbox                                                                        |     0.001 |
|         rxGearboxStd_gen.rxGearboxStd                                                  |     0.001 |
|           dpram                                                                        |     0.001 |
|             dpram                                                                      |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_blk_mem_gen                                                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                     valid.cstr                                                         |     0.001 |
|                       ramloop[0].ram.r                                                 |     0.001 |
|                         prim_noinit.ram                                                |     0.001 |
|           readControl                                                                  |    <0.001 |
|       status                                                                           |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[30].gbtRx                                    |     0.004 |
|       decoder                                                                          |    <0.001 |
|       descrambler                                                                      |    <0.001 |
|       frameAligner                                                                     |     0.003 |
|         patternSearch                                                                  |    <0.001 |
|         rightShifter                                                                   |     0.002 |
|         rxBitSlipCounter                                                               |    <0.001 |
|         writeAddressCtrl                                                               |    <0.001 |
|       rxGearbox                                                                        |     0.001 |
|         rxGearboxStd_gen.rxGearboxStd                                                  |     0.001 |
|           dpram                                                                        |     0.001 |
|             dpram                                                                      |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_blk_mem_gen                                                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                     valid.cstr                                                         |     0.001 |
|                       ramloop[0].ram.r                                                 |     0.001 |
|                         prim_noinit.ram                                                |     0.001 |
|           readControl                                                                  |    <0.001 |
|       status                                                                           |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[31].gbtRx                                    |     0.004 |
|       decoder                                                                          |    <0.001 |
|       descrambler                                                                      |    <0.001 |
|       frameAligner                                                                     |     0.003 |
|         patternSearch                                                                  |    <0.001 |
|         rightShifter                                                                   |     0.002 |
|         rxBitSlipCounter                                                               |    <0.001 |
|         writeAddressCtrl                                                               |    <0.001 |
|       rxGearbox                                                                        |     0.001 |
|         rxGearboxStd_gen.rxGearboxStd                                                  |     0.001 |
|           dpram                                                                        |     0.001 |
|             dpram                                                                      |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_blk_mem_gen                                                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                     valid.cstr                                                         |     0.001 |
|                       ramloop[0].ram.r                                                 |     0.001 |
|                         prim_noinit.ram                                                |     0.001 |
|           readControl                                                                  |    <0.001 |
|       status                                                                           |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[32].gbtRx                                    |     0.004 |
|       decoder                                                                          |    <0.001 |
|       descrambler                                                                      |    <0.001 |
|       frameAligner                                                                     |     0.003 |
|         patternSearch                                                                  |    <0.001 |
|         rightShifter                                                                   |     0.002 |
|         rxBitSlipCounter                                                               |    <0.001 |
|         writeAddressCtrl                                                               |    <0.001 |
|       rxGearbox                                                                        |     0.001 |
|         rxGearboxStd_gen.rxGearboxStd                                                  |     0.001 |
|           dpram                                                                        |     0.001 |
|             dpram                                                                      |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_blk_mem_gen                                                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                     valid.cstr                                                         |     0.001 |
|                       ramloop[0].ram.r                                                 |     0.001 |
|                         prim_noinit.ram                                                |     0.001 |
|           readControl                                                                  |    <0.001 |
|       status                                                                           |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[33].gbtRx                                    |     0.004 |
|       decoder                                                                          |    <0.001 |
|       descrambler                                                                      |    <0.001 |
|       frameAligner                                                                     |     0.003 |
|         patternSearch                                                                  |    <0.001 |
|         rightShifter                                                                   |     0.002 |
|         rxBitSlipCounter                                                               |    <0.001 |
|         writeAddressCtrl                                                               |    <0.001 |
|       rxGearbox                                                                        |     0.001 |
|         rxGearboxStd_gen.rxGearboxStd                                                  |     0.001 |
|           dpram                                                                        |     0.001 |
|             dpram                                                                      |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_blk_mem_gen                                                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                     valid.cstr                                                         |     0.001 |
|                       ramloop[0].ram.r                                                 |     0.001 |
|                         prim_noinit.ram                                                |     0.001 |
|           readControl                                                                  |    <0.001 |
|       status                                                                           |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[34].gbtRx                                    |     0.004 |
|       decoder                                                                          |    <0.001 |
|       descrambler                                                                      |    <0.001 |
|       frameAligner                                                                     |     0.003 |
|         patternSearch                                                                  |    <0.001 |
|         rightShifter                                                                   |     0.002 |
|         rxBitSlipCounter                                                               |    <0.001 |
|         writeAddressCtrl                                                               |    <0.001 |
|       rxGearbox                                                                        |     0.001 |
|         rxGearboxStd_gen.rxGearboxStd                                                  |     0.001 |
|           dpram                                                                        |     0.001 |
|             dpram                                                                      |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_blk_mem_gen                                                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                     valid.cstr                                                         |     0.001 |
|                       ramloop[0].ram.r                                                 |     0.001 |
|                         prim_noinit.ram                                                |     0.001 |
|           readControl                                                                  |    <0.001 |
|       status                                                                           |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[35].gbtRx                                    |     0.004 |
|       decoder                                                                          |    <0.001 |
|       descrambler                                                                      |    <0.001 |
|       frameAligner                                                                     |     0.003 |
|         patternSearch                                                                  |    <0.001 |
|         rightShifter                                                                   |     0.002 |
|         rxBitSlipCounter                                                               |    <0.001 |
|         writeAddressCtrl                                                               |    <0.001 |
|       rxGearbox                                                                        |     0.001 |
|         rxGearboxStd_gen.rxGearboxStd                                                  |     0.001 |
|           dpram                                                                        |     0.001 |
|             dpram                                                                      |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_blk_mem_gen                                                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                     valid.cstr                                                         |     0.001 |
|                       ramloop[0].ram.r                                                 |     0.001 |
|                         prim_noinit.ram                                                |     0.001 |
|           readControl                                                                  |    <0.001 |
|       status                                                                           |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[3].gbtRx                                     |     0.004 |
|       decoder                                                                          |    <0.001 |
|       descrambler                                                                      |    <0.001 |
|       frameAligner                                                                     |     0.003 |
|         patternSearch                                                                  |    <0.001 |
|         rightShifter                                                                   |     0.002 |
|         rxBitSlipCounter                                                               |    <0.001 |
|         writeAddressCtrl                                                               |    <0.001 |
|       rxGearbox                                                                        |     0.001 |
|         rxGearboxStd_gen.rxGearboxStd                                                  |     0.001 |
|           dpram                                                                        |     0.001 |
|             dpram                                                                      |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_blk_mem_gen                                                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                     valid.cstr                                                         |     0.001 |
|                       ramloop[0].ram.r                                                 |     0.001 |
|                         prim_noinit.ram                                                |     0.001 |
|           readControl                                                                  |    <0.001 |
|       status                                                                           |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[4].gbtRx                                     |     0.004 |
|       decoder                                                                          |    <0.001 |
|       descrambler                                                                      |    <0.001 |
|       frameAligner                                                                     |     0.003 |
|         patternSearch                                                                  |    <0.001 |
|         rightShifter                                                                   |     0.002 |
|         rxBitSlipCounter                                                               |    <0.001 |
|         writeAddressCtrl                                                               |    <0.001 |
|       rxGearbox                                                                        |     0.001 |
|         rxGearboxStd_gen.rxGearboxStd                                                  |     0.001 |
|           dpram                                                                        |     0.001 |
|             dpram                                                                      |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_blk_mem_gen                                                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                     valid.cstr                                                         |     0.001 |
|                       ramloop[0].ram.r                                                 |     0.001 |
|                         prim_noinit.ram                                                |     0.001 |
|           readControl                                                                  |    <0.001 |
|       status                                                                           |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[5].gbtRx                                     |     0.004 |
|       decoder                                                                          |    <0.001 |
|       descrambler                                                                      |    <0.001 |
|       frameAligner                                                                     |     0.003 |
|         patternSearch                                                                  |    <0.001 |
|         rightShifter                                                                   |     0.002 |
|         rxBitSlipCounter                                                               |    <0.001 |
|         writeAddressCtrl                                                               |    <0.001 |
|       rxGearbox                                                                        |     0.001 |
|         rxGearboxStd_gen.rxGearboxStd                                                  |     0.001 |
|           dpram                                                                        |     0.001 |
|             dpram                                                                      |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_blk_mem_gen                                                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                     valid.cstr                                                         |     0.001 |
|                       ramloop[0].ram.r                                                 |     0.001 |
|                         prim_noinit.ram                                                |     0.001 |
|           readControl                                                                  |    <0.001 |
|       status                                                                           |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[6].gbtRx                                     |     0.004 |
|       decoder                                                                          |    <0.001 |
|       descrambler                                                                      |    <0.001 |
|       frameAligner                                                                     |     0.003 |
|         patternSearch                                                                  |    <0.001 |
|         rightShifter                                                                   |     0.002 |
|         rxBitSlipCounter                                                               |    <0.001 |
|         writeAddressCtrl                                                               |    <0.001 |
|       rxGearbox                                                                        |     0.001 |
|         rxGearboxStd_gen.rxGearboxStd                                                  |     0.001 |
|           dpram                                                                        |     0.001 |
|             dpram                                                                      |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_blk_mem_gen                                                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                     valid.cstr                                                         |     0.001 |
|                       ramloop[0].ram.r                                                 |     0.001 |
|                         prim_noinit.ram                                                |     0.001 |
|           readControl                                                                  |    <0.001 |
|       status                                                                           |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[7].gbtRx                                     |     0.004 |
|       decoder                                                                          |    <0.001 |
|       descrambler                                                                      |    <0.001 |
|       frameAligner                                                                     |     0.003 |
|         patternSearch                                                                  |    <0.001 |
|         rightShifter                                                                   |     0.002 |
|         rxBitSlipCounter                                                               |    <0.001 |
|         writeAddressCtrl                                                               |    <0.001 |
|       rxGearbox                                                                        |     0.001 |
|         rxGearboxStd_gen.rxGearboxStd                                                  |     0.001 |
|           dpram                                                                        |     0.001 |
|             dpram                                                                      |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_blk_mem_gen                                                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                     valid.cstr                                                         |     0.001 |
|                       ramloop[0].ram.r                                                 |     0.001 |
|                         prim_noinit.ram                                                |     0.001 |
|           readControl                                                                  |    <0.001 |
|       status                                                                           |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[8].gbtRx                                     |     0.004 |
|       decoder                                                                          |    <0.001 |
|       descrambler                                                                      |    <0.001 |
|       frameAligner                                                                     |     0.003 |
|         patternSearch                                                                  |    <0.001 |
|         rightShifter                                                                   |     0.002 |
|         rxBitSlipCounter                                                               |    <0.001 |
|         writeAddressCtrl                                                               |    <0.001 |
|       rxGearbox                                                                        |     0.001 |
|         rxGearboxStd_gen.rxGearboxStd                                                  |     0.001 |
|           dpram                                                                        |     0.001 |
|             dpram                                                                      |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_blk_mem_gen                                                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                     valid.cstr                                                         |     0.001 |
|                       ramloop[0].ram.r                                                 |     0.001 |
|                         prim_noinit.ram                                                |     0.001 |
|           readControl                                                                  |    <0.001 |
|       status                                                                           |    <0.001 |
|     gbtRx_param_generic_src_gen.gbtRx_gen[9].gbtRx                                     |     0.004 |
|       decoder                                                                          |    <0.001 |
|       descrambler                                                                      |    <0.001 |
|       frameAligner                                                                     |     0.003 |
|         patternSearch                                                                  |    <0.001 |
|         rightShifter                                                                   |     0.002 |
|         rxBitSlipCounter                                                               |    <0.001 |
|         writeAddressCtrl                                                               |    <0.001 |
|       rxGearbox                                                                        |     0.001 |
|         rxGearboxStd_gen.rxGearboxStd                                                  |     0.001 |
|           dpram                                                                        |     0.001 |
|             dpram                                                                      |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_blk_mem_gen                                                       |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                     valid.cstr                                                         |     0.001 |
|                       ramloop[0].ram.r                                                 |     0.001 |
|                         prim_noinit.ram                                                |     0.001 |
|           readControl                                                                  |    <0.001 |
|       status                                                                           |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[0].gbtTx                                     |     0.009 |
|       encoder                                                                          |     0.004 |
|         gbtFrame_gen.reedSolomonEncoder0to59                                           |     0.002 |
|           polyDivider                                                                  |     0.002 |
|         gbtFrame_gen.reedSolomonEncoder60to119                                         |     0.002 |
|           polyDivider                                                                  |     0.002 |
|       scrambler                                                                        |     0.002 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit           |    <0.001 |
|       txGearbox                                                                        |     0.003 |
|         txGearboxLatOpt_gen.txGearboxLatOpt                                            |     0.003 |
|       txPhaseMon                                                                       |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[0].i_sync_gearbox_align_done                 |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[0].i_sync_gearbox_aligned                    |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[10].gbtTx                                    |     0.009 |
|       encoder                                                                          |     0.004 |
|         gbtFrame_gen.reedSolomonEncoder0to59                                           |     0.002 |
|           polyDivider                                                                  |     0.002 |
|         gbtFrame_gen.reedSolomonEncoder60to119                                         |     0.002 |
|           polyDivider                                                                  |     0.002 |
|       scrambler                                                                        |     0.002 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit           |    <0.001 |
|       txGearbox                                                                        |     0.002 |
|         txGearboxLatOpt_gen.txGearboxLatOpt                                            |     0.002 |
|       txPhaseMon                                                                       |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[10].i_sync_gearbox_align_done                |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[10].i_sync_gearbox_aligned                   |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[11].gbtTx                                    |     0.008 |
|       encoder                                                                          |     0.004 |
|         gbtFrame_gen.reedSolomonEncoder0to59                                           |     0.002 |
|           polyDivider                                                                  |     0.002 |
|         gbtFrame_gen.reedSolomonEncoder60to119                                         |     0.002 |
|           polyDivider                                                                  |     0.002 |
|       scrambler                                                                        |     0.002 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit           |    <0.001 |
|       txGearbox                                                                        |     0.002 |
|         txGearboxLatOpt_gen.txGearboxLatOpt                                            |     0.002 |
|       txPhaseMon                                                                       |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[11].i_sync_gearbox_align_done                |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[11].i_sync_gearbox_aligned                   |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[12].gbtTx                                    |     0.008 |
|       encoder                                                                          |     0.004 |
|         gbtFrame_gen.reedSolomonEncoder0to59                                           |     0.002 |
|           polyDivider                                                                  |     0.002 |
|         gbtFrame_gen.reedSolomonEncoder60to119                                         |     0.002 |
|           polyDivider                                                                  |     0.002 |
|       scrambler                                                                        |     0.002 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit           |    <0.001 |
|       txGearbox                                                                        |     0.002 |
|         txGearboxLatOpt_gen.txGearboxLatOpt                                            |     0.002 |
|       txPhaseMon                                                                       |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[12].i_sync_gearbox_align_done                |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[12].i_sync_gearbox_aligned                   |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[13].gbtTx                                    |     0.009 |
|       encoder                                                                          |     0.004 |
|         gbtFrame_gen.reedSolomonEncoder0to59                                           |     0.002 |
|           polyDivider                                                                  |     0.002 |
|         gbtFrame_gen.reedSolomonEncoder60to119                                         |     0.002 |
|           polyDivider                                                                  |     0.002 |
|       scrambler                                                                        |     0.002 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit           |    <0.001 |
|       txGearbox                                                                        |     0.003 |
|         txGearboxLatOpt_gen.txGearboxLatOpt                                            |     0.003 |
|       txPhaseMon                                                                       |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[13].i_sync_gearbox_align_done                |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[13].i_sync_gearbox_aligned                   |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[14].gbtTx                                    |     0.008 |
|       encoder                                                                          |     0.004 |
|         gbtFrame_gen.reedSolomonEncoder0to59                                           |     0.002 |
|           polyDivider                                                                  |     0.002 |
|         gbtFrame_gen.reedSolomonEncoder60to119                                         |     0.002 |
|           polyDivider                                                                  |     0.002 |
|       scrambler                                                                        |     0.002 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit           |    <0.001 |
|       txGearbox                                                                        |     0.002 |
|         txGearboxLatOpt_gen.txGearboxLatOpt                                            |     0.002 |
|       txPhaseMon                                                                       |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[14].i_sync_gearbox_align_done                |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[14].i_sync_gearbox_aligned                   |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[15].gbtTx                                    |     0.009 |
|       encoder                                                                          |     0.004 |
|         gbtFrame_gen.reedSolomonEncoder0to59                                           |     0.002 |
|           polyDivider                                                                  |     0.002 |
|         gbtFrame_gen.reedSolomonEncoder60to119                                         |     0.002 |
|           polyDivider                                                                  |     0.002 |
|       scrambler                                                                        |     0.002 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit           |    <0.001 |
|       txGearbox                                                                        |     0.002 |
|         txGearboxLatOpt_gen.txGearboxLatOpt                                            |     0.002 |
|       txPhaseMon                                                                       |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[15].i_sync_gearbox_align_done                |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[15].i_sync_gearbox_aligned                   |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[16].gbtTx                                    |     0.008 |
|       encoder                                                                          |     0.004 |
|         gbtFrame_gen.reedSolomonEncoder0to59                                           |     0.002 |
|           polyDivider                                                                  |     0.002 |
|         gbtFrame_gen.reedSolomonEncoder60to119                                         |     0.002 |
|           polyDivider                                                                  |     0.002 |
|       scrambler                                                                        |     0.002 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit           |    <0.001 |
|       txGearbox                                                                        |     0.002 |
|         txGearboxLatOpt_gen.txGearboxLatOpt                                            |     0.002 |
|       txPhaseMon                                                                       |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[16].i_sync_gearbox_align_done                |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[16].i_sync_gearbox_aligned                   |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[17].gbtTx                                    |     0.008 |
|       encoder                                                                          |     0.003 |
|         gbtFrame_gen.reedSolomonEncoder0to59                                           |     0.002 |
|           polyDivider                                                                  |     0.002 |
|         gbtFrame_gen.reedSolomonEncoder60to119                                         |     0.002 |
|           polyDivider                                                                  |     0.002 |
|       scrambler                                                                        |     0.002 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit           |    <0.001 |
|       txGearbox                                                                        |     0.002 |
|         txGearboxLatOpt_gen.txGearboxLatOpt                                            |     0.002 |
|       txPhaseMon                                                                       |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[17].i_sync_gearbox_align_done                |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[17].i_sync_gearbox_aligned                   |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[18].gbtTx                                    |     0.008 |
|       encoder                                                                          |     0.003 |
|         gbtFrame_gen.reedSolomonEncoder0to59                                           |     0.002 |
|           polyDivider                                                                  |     0.002 |
|         gbtFrame_gen.reedSolomonEncoder60to119                                         |     0.002 |
|           polyDivider                                                                  |     0.002 |
|       scrambler                                                                        |     0.002 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit           |    <0.001 |
|       txGearbox                                                                        |     0.002 |
|         txGearboxLatOpt_gen.txGearboxLatOpt                                            |     0.002 |
|       txPhaseMon                                                                       |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[18].i_sync_gearbox_align_done                |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[18].i_sync_gearbox_aligned                   |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[19].gbtTx                                    |     0.008 |
|       encoder                                                                          |     0.003 |
|         gbtFrame_gen.reedSolomonEncoder0to59                                           |     0.002 |
|           polyDivider                                                                  |     0.002 |
|         gbtFrame_gen.reedSolomonEncoder60to119                                         |     0.002 |
|           polyDivider                                                                  |     0.002 |
|       scrambler                                                                        |     0.002 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit           |    <0.001 |
|       txGearbox                                                                        |     0.002 |
|         txGearboxLatOpt_gen.txGearboxLatOpt                                            |     0.002 |
|       txPhaseMon                                                                       |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[19].i_sync_gearbox_align_done                |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[19].i_sync_gearbox_aligned                   |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[1].gbtTx                                     |     0.009 |
|       encoder                                                                          |     0.004 |
|         gbtFrame_gen.reedSolomonEncoder0to59                                           |     0.002 |
|           polyDivider                                                                  |     0.002 |
|         gbtFrame_gen.reedSolomonEncoder60to119                                         |     0.002 |
|           polyDivider                                                                  |     0.002 |
|       scrambler                                                                        |     0.002 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit           |    <0.001 |
|       txGearbox                                                                        |     0.002 |
|         txGearboxLatOpt_gen.txGearboxLatOpt                                            |     0.002 |
|       txPhaseMon                                                                       |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[1].i_sync_gearbox_align_done                 |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[1].i_sync_gearbox_aligned                    |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[20].gbtTx                                    |     0.008 |
|       encoder                                                                          |     0.004 |
|         gbtFrame_gen.reedSolomonEncoder0to59                                           |     0.002 |
|           polyDivider                                                                  |     0.002 |
|         gbtFrame_gen.reedSolomonEncoder60to119                                         |     0.001 |
|           polyDivider                                                                  |     0.001 |
|       scrambler                                                                        |     0.002 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit           |    <0.001 |
|       txGearbox                                                                        |     0.002 |
|         txGearboxLatOpt_gen.txGearboxLatOpt                                            |     0.002 |
|       txPhaseMon                                                                       |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[20].i_sync_gearbox_align_done                |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[20].i_sync_gearbox_aligned                   |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[21].gbtTx                                    |     0.008 |
|       encoder                                                                          |     0.004 |
|         gbtFrame_gen.reedSolomonEncoder0to59                                           |     0.002 |
|           polyDivider                                                                  |     0.002 |
|         gbtFrame_gen.reedSolomonEncoder60to119                                         |     0.002 |
|           polyDivider                                                                  |     0.002 |
|       scrambler                                                                        |     0.002 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit           |    <0.001 |
|       txGearbox                                                                        |     0.002 |
|         txGearboxLatOpt_gen.txGearboxLatOpt                                            |     0.002 |
|       txPhaseMon                                                                       |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[21].i_sync_gearbox_align_done                |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[21].i_sync_gearbox_aligned                   |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[22].gbtTx                                    |     0.008 |
|       encoder                                                                          |     0.004 |
|         gbtFrame_gen.reedSolomonEncoder0to59                                           |     0.002 |
|           polyDivider                                                                  |     0.002 |
|         gbtFrame_gen.reedSolomonEncoder60to119                                         |     0.002 |
|           polyDivider                                                                  |     0.002 |
|       scrambler                                                                        |     0.002 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit           |    <0.001 |
|       txGearbox                                                                        |     0.002 |
|         txGearboxLatOpt_gen.txGearboxLatOpt                                            |     0.002 |
|       txPhaseMon                                                                       |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[22].i_sync_gearbox_align_done                |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[22].i_sync_gearbox_aligned                   |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[23].gbtTx                                    |     0.008 |
|       encoder                                                                          |     0.004 |
|         gbtFrame_gen.reedSolomonEncoder0to59                                           |     0.002 |
|           polyDivider                                                                  |     0.002 |
|         gbtFrame_gen.reedSolomonEncoder60to119                                         |     0.002 |
|           polyDivider                                                                  |     0.002 |
|       scrambler                                                                        |     0.002 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit           |    <0.001 |
|       txGearbox                                                                        |     0.002 |
|         txGearboxLatOpt_gen.txGearboxLatOpt                                            |     0.002 |
|       txPhaseMon                                                                       |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[23].i_sync_gearbox_align_done                |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[23].i_sync_gearbox_aligned                   |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[24].gbtTx                                    |     0.008 |
|       encoder                                                                          |     0.004 |
|         gbtFrame_gen.reedSolomonEncoder0to59                                           |     0.002 |
|           polyDivider                                                                  |     0.002 |
|         gbtFrame_gen.reedSolomonEncoder60to119                                         |     0.002 |
|           polyDivider                                                                  |     0.002 |
|       scrambler                                                                        |     0.002 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit           |    <0.001 |
|       txGearbox                                                                        |     0.002 |
|         txGearboxLatOpt_gen.txGearboxLatOpt                                            |     0.002 |
|       txPhaseMon                                                                       |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[24].i_sync_gearbox_align_done                |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[24].i_sync_gearbox_aligned                   |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[25].gbtTx                                    |     0.008 |
|       encoder                                                                          |     0.004 |
|         gbtFrame_gen.reedSolomonEncoder0to59                                           |     0.002 |
|           polyDivider                                                                  |     0.002 |
|         gbtFrame_gen.reedSolomonEncoder60to119                                         |     0.002 |
|           polyDivider                                                                  |     0.002 |
|       scrambler                                                                        |     0.002 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit           |    <0.001 |
|       txGearbox                                                                        |     0.002 |
|         txGearboxLatOpt_gen.txGearboxLatOpt                                            |     0.002 |
|       txPhaseMon                                                                       |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[25].i_sync_gearbox_align_done                |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[25].i_sync_gearbox_aligned                   |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[26].gbtTx                                    |     0.008 |
|       encoder                                                                          |     0.004 |
|         gbtFrame_gen.reedSolomonEncoder0to59                                           |     0.002 |
|           polyDivider                                                                  |     0.002 |
|         gbtFrame_gen.reedSolomonEncoder60to119                                         |     0.002 |
|           polyDivider                                                                  |     0.002 |
|       scrambler                                                                        |     0.002 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit           |    <0.001 |
|       txGearbox                                                                        |     0.002 |
|         txGearboxLatOpt_gen.txGearboxLatOpt                                            |     0.002 |
|       txPhaseMon                                                                       |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[26].i_sync_gearbox_align_done                |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[26].i_sync_gearbox_aligned                   |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[27].gbtTx                                    |     0.008 |
|       encoder                                                                          |     0.004 |
|         gbtFrame_gen.reedSolomonEncoder0to59                                           |     0.002 |
|           polyDivider                                                                  |     0.002 |
|         gbtFrame_gen.reedSolomonEncoder60to119                                         |     0.002 |
|           polyDivider                                                                  |     0.002 |
|       scrambler                                                                        |     0.002 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit           |    <0.001 |
|       txGearbox                                                                        |     0.002 |
|         txGearboxLatOpt_gen.txGearboxLatOpt                                            |     0.002 |
|       txPhaseMon                                                                       |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[27].i_sync_gearbox_align_done                |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[27].i_sync_gearbox_aligned                   |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[28].gbtTx                                    |     0.009 |
|       encoder                                                                          |     0.004 |
|         gbtFrame_gen.reedSolomonEncoder0to59                                           |     0.002 |
|           polyDivider                                                                  |     0.002 |
|         gbtFrame_gen.reedSolomonEncoder60to119                                         |     0.002 |
|           polyDivider                                                                  |     0.002 |
|       scrambler                                                                        |     0.002 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit           |    <0.001 |
|       txGearbox                                                                        |     0.002 |
|         txGearboxLatOpt_gen.txGearboxLatOpt                                            |     0.002 |
|       txPhaseMon                                                                       |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[28].i_sync_gearbox_align_done                |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[28].i_sync_gearbox_aligned                   |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[29].gbtTx                                    |     0.008 |
|       encoder                                                                          |     0.004 |
|         gbtFrame_gen.reedSolomonEncoder0to59                                           |     0.002 |
|           polyDivider                                                                  |     0.002 |
|         gbtFrame_gen.reedSolomonEncoder60to119                                         |     0.002 |
|           polyDivider                                                                  |     0.002 |
|       scrambler                                                                        |     0.002 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit           |    <0.001 |
|       txGearbox                                                                        |     0.002 |
|         txGearboxLatOpt_gen.txGearboxLatOpt                                            |     0.002 |
|       txPhaseMon                                                                       |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[29].i_sync_gearbox_align_done                |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[29].i_sync_gearbox_aligned                   |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[2].gbtTx                                     |     0.009 |
|       encoder                                                                          |     0.004 |
|         gbtFrame_gen.reedSolomonEncoder0to59                                           |     0.002 |
|           polyDivider                                                                  |     0.002 |
|         gbtFrame_gen.reedSolomonEncoder60to119                                         |     0.002 |
|           polyDivider                                                                  |     0.002 |
|       scrambler                                                                        |     0.002 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit           |    <0.001 |
|       txGearbox                                                                        |     0.002 |
|         txGearboxLatOpt_gen.txGearboxLatOpt                                            |     0.002 |
|       txPhaseMon                                                                       |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[2].i_sync_gearbox_align_done                 |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[2].i_sync_gearbox_aligned                    |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[30].gbtTx                                    |     0.009 |
|       encoder                                                                          |     0.004 |
|         gbtFrame_gen.reedSolomonEncoder0to59                                           |     0.002 |
|           polyDivider                                                                  |     0.002 |
|         gbtFrame_gen.reedSolomonEncoder60to119                                         |     0.002 |
|           polyDivider                                                                  |     0.002 |
|       scrambler                                                                        |     0.002 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit           |    <0.001 |
|       txGearbox                                                                        |     0.002 |
|         txGearboxLatOpt_gen.txGearboxLatOpt                                            |     0.002 |
|       txPhaseMon                                                                       |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[30].i_sync_gearbox_align_done                |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[30].i_sync_gearbox_aligned                   |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[31].gbtTx                                    |     0.008 |
|       encoder                                                                          |     0.004 |
|         gbtFrame_gen.reedSolomonEncoder0to59                                           |     0.002 |
|           polyDivider                                                                  |     0.002 |
|         gbtFrame_gen.reedSolomonEncoder60to119                                         |     0.002 |
|           polyDivider                                                                  |     0.002 |
|       scrambler                                                                        |     0.002 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit           |    <0.001 |
|       txGearbox                                                                        |     0.002 |
|         txGearboxLatOpt_gen.txGearboxLatOpt                                            |     0.002 |
|       txPhaseMon                                                                       |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[31].i_sync_gearbox_align_done                |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[31].i_sync_gearbox_aligned                   |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[32].gbtTx                                    |     0.009 |
|       encoder                                                                          |     0.004 |
|         gbtFrame_gen.reedSolomonEncoder0to59                                           |     0.002 |
|           polyDivider                                                                  |     0.002 |
|         gbtFrame_gen.reedSolomonEncoder60to119                                         |     0.002 |
|           polyDivider                                                                  |     0.002 |
|       scrambler                                                                        |     0.002 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit           |    <0.001 |
|       txGearbox                                                                        |     0.002 |
|         txGearboxLatOpt_gen.txGearboxLatOpt                                            |     0.002 |
|       txPhaseMon                                                                       |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[32].i_sync_gearbox_align_done                |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[32].i_sync_gearbox_aligned                   |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[33].gbtTx                                    |     0.009 |
|       encoder                                                                          |     0.004 |
|         gbtFrame_gen.reedSolomonEncoder0to59                                           |     0.002 |
|           polyDivider                                                                  |     0.002 |
|         gbtFrame_gen.reedSolomonEncoder60to119                                         |     0.002 |
|           polyDivider                                                                  |     0.002 |
|       scrambler                                                                        |     0.002 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit           |    <0.001 |
|       txGearbox                                                                        |     0.002 |
|         txGearboxLatOpt_gen.txGearboxLatOpt                                            |     0.002 |
|       txPhaseMon                                                                       |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[33].i_sync_gearbox_align_done                |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[33].i_sync_gearbox_aligned                   |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[34].gbtTx                                    |     0.009 |
|       encoder                                                                          |     0.004 |
|         gbtFrame_gen.reedSolomonEncoder0to59                                           |     0.002 |
|           polyDivider                                                                  |     0.002 |
|         gbtFrame_gen.reedSolomonEncoder60to119                                         |     0.002 |
|           polyDivider                                                                  |     0.002 |
|       scrambler                                                                        |     0.002 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit           |    <0.001 |
|       txGearbox                                                                        |     0.002 |
|         txGearboxLatOpt_gen.txGearboxLatOpt                                            |     0.002 |
|       txPhaseMon                                                                       |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[34].i_sync_gearbox_align_done                |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[34].i_sync_gearbox_aligned                   |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[35].gbtTx                                    |     0.009 |
|       encoder                                                                          |     0.004 |
|         gbtFrame_gen.reedSolomonEncoder0to59                                           |     0.002 |
|           polyDivider                                                                  |     0.002 |
|         gbtFrame_gen.reedSolomonEncoder60to119                                         |     0.002 |
|           polyDivider                                                                  |     0.002 |
|       scrambler                                                                        |     0.002 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit           |    <0.001 |
|       txGearbox                                                                        |     0.003 |
|         txGearboxLatOpt_gen.txGearboxLatOpt                                            |     0.003 |
|       txPhaseMon                                                                       |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[35].i_sync_gearbox_align_done                |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[35].i_sync_gearbox_aligned                   |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[3].gbtTx                                     |     0.009 |
|       encoder                                                                          |     0.004 |
|         gbtFrame_gen.reedSolomonEncoder0to59                                           |     0.002 |
|           polyDivider                                                                  |     0.002 |
|         gbtFrame_gen.reedSolomonEncoder60to119                                         |     0.002 |
|           polyDivider                                                                  |     0.002 |
|       scrambler                                                                        |     0.002 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit           |    <0.001 |
|       txGearbox                                                                        |     0.002 |
|         txGearboxLatOpt_gen.txGearboxLatOpt                                            |     0.002 |
|       txPhaseMon                                                                       |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[3].i_sync_gearbox_align_done                 |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[3].i_sync_gearbox_aligned                    |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[4].gbtTx                                     |     0.009 |
|       encoder                                                                          |     0.004 |
|         gbtFrame_gen.reedSolomonEncoder0to59                                           |     0.002 |
|           polyDivider                                                                  |     0.002 |
|         gbtFrame_gen.reedSolomonEncoder60to119                                         |     0.002 |
|           polyDivider                                                                  |     0.002 |
|       scrambler                                                                        |     0.002 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit           |    <0.001 |
|       txGearbox                                                                        |     0.002 |
|         txGearboxLatOpt_gen.txGearboxLatOpt                                            |     0.002 |
|       txPhaseMon                                                                       |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[4].i_sync_gearbox_align_done                 |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[4].i_sync_gearbox_aligned                    |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[5].gbtTx                                     |     0.009 |
|       encoder                                                                          |     0.004 |
|         gbtFrame_gen.reedSolomonEncoder0to59                                           |     0.002 |
|           polyDivider                                                                  |     0.002 |
|         gbtFrame_gen.reedSolomonEncoder60to119                                         |     0.002 |
|           polyDivider                                                                  |     0.002 |
|       scrambler                                                                        |     0.002 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit           |    <0.001 |
|       txGearbox                                                                        |     0.002 |
|         txGearboxLatOpt_gen.txGearboxLatOpt                                            |     0.002 |
|       txPhaseMon                                                                       |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[5].i_sync_gearbox_align_done                 |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[5].i_sync_gearbox_aligned                    |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[6].gbtTx                                     |     0.009 |
|       encoder                                                                          |     0.004 |
|         gbtFrame_gen.reedSolomonEncoder0to59                                           |     0.002 |
|           polyDivider                                                                  |     0.002 |
|         gbtFrame_gen.reedSolomonEncoder60to119                                         |     0.002 |
|           polyDivider                                                                  |     0.002 |
|       scrambler                                                                        |     0.002 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit           |    <0.001 |
|       txGearbox                                                                        |     0.002 |
|         txGearboxLatOpt_gen.txGearboxLatOpt                                            |     0.002 |
|       txPhaseMon                                                                       |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[6].i_sync_gearbox_align_done                 |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[6].i_sync_gearbox_aligned                    |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[7].gbtTx                                     |     0.009 |
|       encoder                                                                          |     0.004 |
|         gbtFrame_gen.reedSolomonEncoder0to59                                           |     0.002 |
|           polyDivider                                                                  |     0.002 |
|         gbtFrame_gen.reedSolomonEncoder60to119                                         |     0.002 |
|           polyDivider                                                                  |     0.002 |
|       scrambler                                                                        |     0.002 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit           |    <0.001 |
|       txGearbox                                                                        |     0.002 |
|         txGearboxLatOpt_gen.txGearboxLatOpt                                            |     0.002 |
|       txPhaseMon                                                                       |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[7].i_sync_gearbox_align_done                 |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[7].i_sync_gearbox_aligned                    |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[8].gbtTx                                     |     0.008 |
|       encoder                                                                          |     0.003 |
|         gbtFrame_gen.reedSolomonEncoder0to59                                           |     0.002 |
|           polyDivider                                                                  |     0.002 |
|         gbtFrame_gen.reedSolomonEncoder60to119                                         |     0.001 |
|           polyDivider                                                                  |     0.001 |
|       scrambler                                                                        |     0.002 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit           |    <0.001 |
|       txGearbox                                                                        |     0.002 |
|         txGearboxLatOpt_gen.txGearboxLatOpt                                            |     0.002 |
|       txPhaseMon                                                                       |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[8].i_sync_gearbox_align_done                 |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[8].i_sync_gearbox_aligned                    |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[9].gbtTx                                     |     0.008 |
|       encoder                                                                          |     0.004 |
|         gbtFrame_gen.reedSolomonEncoder0to59                                           |     0.002 |
|           polyDivider                                                                  |     0.002 |
|         gbtFrame_gen.reedSolomonEncoder60to119                                         |     0.002 |
|           polyDivider                                                                  |     0.002 |
|       scrambler                                                                        |     0.002 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit           |    <0.001 |
|         gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit           |    <0.001 |
|       txGearbox                                                                        |     0.002 |
|         txGearboxLatOpt_gen.txGearboxLatOpt                                            |     0.002 |
|       txPhaseMon                                                                       |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[9].i_sync_gearbox_align_done                 |    <0.001 |
|     gbtTx_param_generic_src_gen.gbtTx_gen[9].i_sync_gearbox_aligned                    |    <0.001 |
|   GEM_style_source_links[0].i_gth_wrapper                                              |     5.788 |
|     gen_gt_resetfsm[0].gen_txresetfsm_inner[0].i_gt_rxresetfsm                         |     0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_RXRESETDONE                                                                 |    <0.001 |
|       sync_data_valid                                                                  |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                       |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|     gen_gt_resetfsm[0].gen_txresetfsm_inner[0].i_gt_txresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_TXRESETDONE                                                                 |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                       |    <0.001 |
|     gen_gt_resetfsm[0].gen_txresetfsm_inner[0].i_gth_single_tx_manual_phase_align      |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                      |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                        |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                         |    <0.001 |
|     gen_gt_resetfsm[0].gen_txresetfsm_inner[0].i_rx_auto_phase_align                   |    <0.001 |
|       sync_DLYSRESETDONE                                                               |    <0.001 |
|       sync_PHALIGNDONE                                                                 |    <0.001 |
|     gen_gt_resetfsm[0].gen_txresetfsm_inner[1].i_gt_rxresetfsm                         |     0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_RXRESETDONE                                                                 |    <0.001 |
|       sync_data_valid                                                                  |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                       |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|     gen_gt_resetfsm[0].gen_txresetfsm_inner[1].i_gt_txresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_TXRESETDONE                                                                 |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                       |    <0.001 |
|     gen_gt_resetfsm[0].gen_txresetfsm_inner[1].i_gth_single_tx_manual_phase_align      |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                      |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                        |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                         |    <0.001 |
|     gen_gt_resetfsm[0].gen_txresetfsm_inner[1].i_rx_auto_phase_align                   |    <0.001 |
|       sync_DLYSRESETDONE                                                               |    <0.001 |
|       sync_PHALIGNDONE                                                                 |    <0.001 |
|     gen_gt_resetfsm[0].gen_txresetfsm_inner[2].i_gt_rxresetfsm                         |     0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_RXRESETDONE                                                                 |    <0.001 |
|       sync_data_valid                                                                  |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                       |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|     gen_gt_resetfsm[0].gen_txresetfsm_inner[2].i_gt_txresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_TXRESETDONE                                                                 |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                       |    <0.001 |
|     gen_gt_resetfsm[0].gen_txresetfsm_inner[2].i_gth_single_tx_manual_phase_align      |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                      |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                        |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                         |    <0.001 |
|     gen_gt_resetfsm[0].gen_txresetfsm_inner[2].i_rx_auto_phase_align                   |    <0.001 |
|       sync_DLYSRESETDONE                                                               |    <0.001 |
|       sync_PHALIGNDONE                                                                 |    <0.001 |
|     gen_gt_resetfsm[0].gen_txresetfsm_inner[3].i_gt_rxresetfsm                         |     0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_RXRESETDONE                                                                 |    <0.001 |
|       sync_data_valid                                                                  |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                       |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|     gen_gt_resetfsm[0].gen_txresetfsm_inner[3].i_gt_txresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_TXRESETDONE                                                                 |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                       |    <0.001 |
|     gen_gt_resetfsm[0].gen_txresetfsm_inner[3].i_gth_single_tx_manual_phase_align      |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                      |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                        |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                         |    <0.001 |
|     gen_gt_resetfsm[0].gen_txresetfsm_inner[3].i_rx_auto_phase_align                   |    <0.001 |
|       sync_DLYSRESETDONE                                                               |    <0.001 |
|       sync_PHALIGNDONE                                                                 |    <0.001 |
|     gen_gt_resetfsm[1].gen_txresetfsm_inner[0].i_gt_rxresetfsm                         |     0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_RXRESETDONE                                                                 |    <0.001 |
|       sync_data_valid                                                                  |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                       |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|     gen_gt_resetfsm[1].gen_txresetfsm_inner[0].i_gt_txresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_TXRESETDONE                                                                 |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                       |    <0.001 |
|     gen_gt_resetfsm[1].gen_txresetfsm_inner[0].i_gth_single_tx_manual_phase_align      |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                      |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                        |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                         |    <0.001 |
|     gen_gt_resetfsm[1].gen_txresetfsm_inner[0].i_rx_auto_phase_align                   |    <0.001 |
|       sync_DLYSRESETDONE                                                               |    <0.001 |
|       sync_PHALIGNDONE                                                                 |    <0.001 |
|     gen_gt_resetfsm[1].gen_txresetfsm_inner[1].i_gt_rxresetfsm                         |     0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_RXRESETDONE                                                                 |    <0.001 |
|       sync_data_valid                                                                  |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                       |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|     gen_gt_resetfsm[1].gen_txresetfsm_inner[1].i_gt_txresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_TXRESETDONE                                                                 |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                       |    <0.001 |
|     gen_gt_resetfsm[1].gen_txresetfsm_inner[1].i_gth_single_tx_manual_phase_align      |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                      |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                        |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                         |    <0.001 |
|     gen_gt_resetfsm[1].gen_txresetfsm_inner[1].i_rx_auto_phase_align                   |    <0.001 |
|       sync_DLYSRESETDONE                                                               |    <0.001 |
|       sync_PHALIGNDONE                                                                 |    <0.001 |
|     gen_gt_resetfsm[1].gen_txresetfsm_inner[2].i_gt_rxresetfsm                         |     0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_RXRESETDONE                                                                 |    <0.001 |
|       sync_data_valid                                                                  |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                       |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|     gen_gt_resetfsm[1].gen_txresetfsm_inner[2].i_gt_txresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_TXRESETDONE                                                                 |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                       |    <0.001 |
|     gen_gt_resetfsm[1].gen_txresetfsm_inner[2].i_gth_single_tx_manual_phase_align      |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                      |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                        |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                         |    <0.001 |
|     gen_gt_resetfsm[1].gen_txresetfsm_inner[2].i_rx_auto_phase_align                   |    <0.001 |
|       sync_DLYSRESETDONE                                                               |    <0.001 |
|       sync_PHALIGNDONE                                                                 |    <0.001 |
|     gen_gt_resetfsm[1].gen_txresetfsm_inner[3].i_gt_rxresetfsm                         |     0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_RXRESETDONE                                                                 |    <0.001 |
|       sync_data_valid                                                                  |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                       |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|     gen_gt_resetfsm[1].gen_txresetfsm_inner[3].i_gt_txresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_TXRESETDONE                                                                 |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                       |    <0.001 |
|     gen_gt_resetfsm[1].gen_txresetfsm_inner[3].i_gth_single_tx_manual_phase_align      |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                      |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                        |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                         |    <0.001 |
|     gen_gt_resetfsm[1].gen_txresetfsm_inner[3].i_rx_auto_phase_align                   |    <0.001 |
|       sync_DLYSRESETDONE                                                               |    <0.001 |
|       sync_PHALIGNDONE                                                                 |    <0.001 |
|     gen_gt_resetfsm[2].gen_txresetfsm_inner[0].i_gt_rxresetfsm                         |     0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_RXRESETDONE                                                                 |    <0.001 |
|       sync_data_valid                                                                  |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                       |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|     gen_gt_resetfsm[2].gen_txresetfsm_inner[0].i_gt_txresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_TXRESETDONE                                                                 |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                       |    <0.001 |
|     gen_gt_resetfsm[2].gen_txresetfsm_inner[0].i_gth_single_tx_manual_phase_align      |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                      |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                        |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                         |    <0.001 |
|     gen_gt_resetfsm[2].gen_txresetfsm_inner[0].i_rx_auto_phase_align                   |    <0.001 |
|       sync_DLYSRESETDONE                                                               |    <0.001 |
|       sync_PHALIGNDONE                                                                 |    <0.001 |
|     gen_gt_resetfsm[2].gen_txresetfsm_inner[1].i_gt_rxresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_RXRESETDONE                                                                 |    <0.001 |
|       sync_data_valid                                                                  |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                       |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|     gen_gt_resetfsm[2].gen_txresetfsm_inner[1].i_gt_txresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_TXRESETDONE                                                                 |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                       |    <0.001 |
|     gen_gt_resetfsm[2].gen_txresetfsm_inner[1].i_gth_single_tx_manual_phase_align      |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                      |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                        |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                         |    <0.001 |
|     gen_gt_resetfsm[2].gen_txresetfsm_inner[1].i_rx_auto_phase_align                   |    <0.001 |
|       sync_DLYSRESETDONE                                                               |    <0.001 |
|       sync_PHALIGNDONE                                                                 |    <0.001 |
|     gen_gt_resetfsm[2].gen_txresetfsm_inner[2].i_gt_rxresetfsm                         |     0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_RXRESETDONE                                                                 |    <0.001 |
|       sync_data_valid                                                                  |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                       |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|     gen_gt_resetfsm[2].gen_txresetfsm_inner[2].i_gt_txresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_TXRESETDONE                                                                 |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                       |    <0.001 |
|     gen_gt_resetfsm[2].gen_txresetfsm_inner[2].i_gth_single_tx_manual_phase_align      |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                      |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                        |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                         |    <0.001 |
|     gen_gt_resetfsm[2].gen_txresetfsm_inner[2].i_rx_auto_phase_align                   |    <0.001 |
|       sync_DLYSRESETDONE                                                               |    <0.001 |
|       sync_PHALIGNDONE                                                                 |    <0.001 |
|     gen_gt_resetfsm[2].gen_txresetfsm_inner[3].i_gt_rxresetfsm                         |     0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_RXRESETDONE                                                                 |    <0.001 |
|       sync_data_valid                                                                  |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                       |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|     gen_gt_resetfsm[2].gen_txresetfsm_inner[3].i_gt_txresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_TXRESETDONE                                                                 |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                       |    <0.001 |
|     gen_gt_resetfsm[2].gen_txresetfsm_inner[3].i_gth_single_tx_manual_phase_align      |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                      |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                        |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                         |    <0.001 |
|     gen_gt_resetfsm[2].gen_txresetfsm_inner[3].i_rx_auto_phase_align                   |    <0.001 |
|       sync_DLYSRESETDONE                                                               |    <0.001 |
|       sync_PHALIGNDONE                                                                 |    <0.001 |
|     gen_gt_resetfsm[3].gen_txresetfsm_inner[0].i_gt_rxresetfsm                         |     0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_RXRESETDONE                                                                 |    <0.001 |
|       sync_data_valid                                                                  |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                       |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|     gen_gt_resetfsm[3].gen_txresetfsm_inner[0].i_gt_txresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_TXRESETDONE                                                                 |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                       |    <0.001 |
|     gen_gt_resetfsm[3].gen_txresetfsm_inner[0].i_gth_single_tx_manual_phase_align      |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                      |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                        |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                         |    <0.001 |
|     gen_gt_resetfsm[3].gen_txresetfsm_inner[0].i_rx_auto_phase_align                   |    <0.001 |
|       sync_DLYSRESETDONE                                                               |    <0.001 |
|       sync_PHALIGNDONE                                                                 |    <0.001 |
|     gen_gt_resetfsm[3].gen_txresetfsm_inner[1].i_gt_rxresetfsm                         |     0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_RXRESETDONE                                                                 |    <0.001 |
|       sync_data_valid                                                                  |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                       |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|     gen_gt_resetfsm[3].gen_txresetfsm_inner[1].i_gt_txresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_TXRESETDONE                                                                 |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                       |    <0.001 |
|     gen_gt_resetfsm[3].gen_txresetfsm_inner[1].i_gth_single_tx_manual_phase_align      |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                      |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                        |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                         |    <0.001 |
|     gen_gt_resetfsm[3].gen_txresetfsm_inner[1].i_rx_auto_phase_align                   |    <0.001 |
|       sync_DLYSRESETDONE                                                               |    <0.001 |
|       sync_PHALIGNDONE                                                                 |    <0.001 |
|     gen_gt_resetfsm[3].gen_txresetfsm_inner[2].i_gt_rxresetfsm                         |     0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_RXRESETDONE                                                                 |    <0.001 |
|       sync_data_valid                                                                  |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                       |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|     gen_gt_resetfsm[3].gen_txresetfsm_inner[2].i_gt_txresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_TXRESETDONE                                                                 |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                       |    <0.001 |
|     gen_gt_resetfsm[3].gen_txresetfsm_inner[2].i_gth_single_tx_manual_phase_align      |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                      |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                        |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                         |    <0.001 |
|     gen_gt_resetfsm[3].gen_txresetfsm_inner[2].i_rx_auto_phase_align                   |    <0.001 |
|       sync_DLYSRESETDONE                                                               |    <0.001 |
|       sync_PHALIGNDONE                                                                 |    <0.001 |
|     gen_gt_resetfsm[3].gen_txresetfsm_inner[3].i_gt_rxresetfsm                         |     0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_RXRESETDONE                                                                 |    <0.001 |
|       sync_data_valid                                                                  |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                       |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|     gen_gt_resetfsm[3].gen_txresetfsm_inner[3].i_gt_txresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_TXRESETDONE                                                                 |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                       |    <0.001 |
|     gen_gt_resetfsm[3].gen_txresetfsm_inner[3].i_gth_single_tx_manual_phase_align      |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                      |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                        |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                         |    <0.001 |
|     gen_gt_resetfsm[3].gen_txresetfsm_inner[3].i_rx_auto_phase_align                   |    <0.001 |
|       sync_DLYSRESETDONE                                                               |    <0.001 |
|       sync_PHALIGNDONE                                                                 |    <0.001 |
|     gen_gt_resetfsm[4].gen_txresetfsm_inner[0].i_gt_rxresetfsm                         |     0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_RXRESETDONE                                                                 |    <0.001 |
|       sync_data_valid                                                                  |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                       |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|     gen_gt_resetfsm[4].gen_txresetfsm_inner[0].i_gt_txresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_TXRESETDONE                                                                 |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                       |    <0.001 |
|     gen_gt_resetfsm[4].gen_txresetfsm_inner[0].i_gth_single_tx_manual_phase_align      |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                      |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                        |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                         |    <0.001 |
|     gen_gt_resetfsm[4].gen_txresetfsm_inner[0].i_rx_auto_phase_align                   |    <0.001 |
|       sync_DLYSRESETDONE                                                               |    <0.001 |
|       sync_PHALIGNDONE                                                                 |    <0.001 |
|     gen_gt_resetfsm[4].gen_txresetfsm_inner[1].i_gt_rxresetfsm                         |     0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_RXRESETDONE                                                                 |    <0.001 |
|       sync_data_valid                                                                  |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                       |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|     gen_gt_resetfsm[4].gen_txresetfsm_inner[1].i_gt_txresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_TXRESETDONE                                                                 |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                       |    <0.001 |
|     gen_gt_resetfsm[4].gen_txresetfsm_inner[1].i_gth_single_tx_manual_phase_align      |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                      |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                        |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                         |    <0.001 |
|     gen_gt_resetfsm[4].gen_txresetfsm_inner[1].i_rx_auto_phase_align                   |    <0.001 |
|       sync_DLYSRESETDONE                                                               |    <0.001 |
|       sync_PHALIGNDONE                                                                 |    <0.001 |
|     gen_gt_resetfsm[4].gen_txresetfsm_inner[2].i_gt_rxresetfsm                         |     0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_RXRESETDONE                                                                 |    <0.001 |
|       sync_data_valid                                                                  |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                       |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|     gen_gt_resetfsm[4].gen_txresetfsm_inner[2].i_gt_txresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_TXRESETDONE                                                                 |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                       |    <0.001 |
|     gen_gt_resetfsm[4].gen_txresetfsm_inner[2].i_gth_single_tx_manual_phase_align      |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                      |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                        |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                         |    <0.001 |
|     gen_gt_resetfsm[4].gen_txresetfsm_inner[2].i_rx_auto_phase_align                   |    <0.001 |
|       sync_DLYSRESETDONE                                                               |    <0.001 |
|       sync_PHALIGNDONE                                                                 |    <0.001 |
|     gen_gt_resetfsm[4].gen_txresetfsm_inner[3].i_gt_rxresetfsm                         |     0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_RXRESETDONE                                                                 |    <0.001 |
|       sync_data_valid                                                                  |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                       |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|     gen_gt_resetfsm[4].gen_txresetfsm_inner[3].i_gt_txresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_TXRESETDONE                                                                 |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                       |    <0.001 |
|     gen_gt_resetfsm[4].gen_txresetfsm_inner[3].i_gth_single_tx_manual_phase_align      |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                      |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                        |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                         |    <0.001 |
|     gen_gt_resetfsm[4].gen_txresetfsm_inner[3].i_rx_auto_phase_align                   |    <0.001 |
|       sync_DLYSRESETDONE                                                               |    <0.001 |
|       sync_PHALIGNDONE                                                                 |    <0.001 |
|     gen_gt_resetfsm[5].gen_txresetfsm_inner[0].i_gt_rxresetfsm                         |     0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_RXRESETDONE                                                                 |    <0.001 |
|       sync_data_valid                                                                  |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                       |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|     gen_gt_resetfsm[5].gen_txresetfsm_inner[0].i_gt_txresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_TXRESETDONE                                                                 |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                       |    <0.001 |
|     gen_gt_resetfsm[5].gen_txresetfsm_inner[0].i_gth_single_tx_manual_phase_align      |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                      |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                        |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                         |    <0.001 |
|     gen_gt_resetfsm[5].gen_txresetfsm_inner[0].i_rx_auto_phase_align                   |    <0.001 |
|       sync_DLYSRESETDONE                                                               |    <0.001 |
|       sync_PHALIGNDONE                                                                 |    <0.001 |
|     gen_gt_resetfsm[5].gen_txresetfsm_inner[1].i_gt_rxresetfsm                         |     0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_RXRESETDONE                                                                 |    <0.001 |
|       sync_data_valid                                                                  |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                       |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|     gen_gt_resetfsm[5].gen_txresetfsm_inner[1].i_gt_txresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_TXRESETDONE                                                                 |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                       |    <0.001 |
|     gen_gt_resetfsm[5].gen_txresetfsm_inner[1].i_gth_single_tx_manual_phase_align      |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                      |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                        |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                         |    <0.001 |
|     gen_gt_resetfsm[5].gen_txresetfsm_inner[1].i_rx_auto_phase_align                   |    <0.001 |
|       sync_DLYSRESETDONE                                                               |    <0.001 |
|       sync_PHALIGNDONE                                                                 |    <0.001 |
|     gen_gt_resetfsm[5].gen_txresetfsm_inner[2].i_gt_rxresetfsm                         |     0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_RXRESETDONE                                                                 |    <0.001 |
|       sync_data_valid                                                                  |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                       |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|     gen_gt_resetfsm[5].gen_txresetfsm_inner[2].i_gt_txresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_TXRESETDONE                                                                 |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                       |    <0.001 |
|     gen_gt_resetfsm[5].gen_txresetfsm_inner[2].i_gth_single_tx_manual_phase_align      |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                      |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                        |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                         |    <0.001 |
|     gen_gt_resetfsm[5].gen_txresetfsm_inner[2].i_rx_auto_phase_align                   |    <0.001 |
|       sync_DLYSRESETDONE                                                               |    <0.001 |
|       sync_PHALIGNDONE                                                                 |    <0.001 |
|     gen_gt_resetfsm[5].gen_txresetfsm_inner[3].i_gt_rxresetfsm                         |     0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_RXRESETDONE                                                                 |    <0.001 |
|       sync_data_valid                                                                  |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                       |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|     gen_gt_resetfsm[5].gen_txresetfsm_inner[3].i_gt_txresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_TXRESETDONE                                                                 |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                       |    <0.001 |
|     gen_gt_resetfsm[5].gen_txresetfsm_inner[3].i_gth_single_tx_manual_phase_align      |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                      |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                        |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                         |    <0.001 |
|     gen_gt_resetfsm[5].gen_txresetfsm_inner[3].i_rx_auto_phase_align                   |    <0.001 |
|       sync_DLYSRESETDONE                                                               |    <0.001 |
|       sync_PHALIGNDONE                                                                 |    <0.001 |
|     gen_gt_resetfsm[6].gen_txresetfsm_inner[0].i_gt_rxresetfsm                         |     0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_RXRESETDONE                                                                 |    <0.001 |
|       sync_data_valid                                                                  |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                       |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|     gen_gt_resetfsm[6].gen_txresetfsm_inner[0].i_gt_txresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_TXRESETDONE                                                                 |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                       |    <0.001 |
|     gen_gt_resetfsm[6].gen_txresetfsm_inner[0].i_gth_single_tx_manual_phase_align      |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                      |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                        |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                         |    <0.001 |
|     gen_gt_resetfsm[6].gen_txresetfsm_inner[0].i_rx_auto_phase_align                   |    <0.001 |
|       sync_DLYSRESETDONE                                                               |    <0.001 |
|       sync_PHALIGNDONE                                                                 |    <0.001 |
|     gen_gt_resetfsm[6].gen_txresetfsm_inner[1].i_gt_rxresetfsm                         |     0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_RXRESETDONE                                                                 |    <0.001 |
|       sync_data_valid                                                                  |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                       |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|     gen_gt_resetfsm[6].gen_txresetfsm_inner[1].i_gt_txresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_TXRESETDONE                                                                 |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                       |    <0.001 |
|     gen_gt_resetfsm[6].gen_txresetfsm_inner[1].i_gth_single_tx_manual_phase_align      |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                      |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                        |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                         |    <0.001 |
|     gen_gt_resetfsm[6].gen_txresetfsm_inner[1].i_rx_auto_phase_align                   |    <0.001 |
|       sync_DLYSRESETDONE                                                               |    <0.001 |
|       sync_PHALIGNDONE                                                                 |    <0.001 |
|     gen_gt_resetfsm[6].gen_txresetfsm_inner[2].i_gt_rxresetfsm                         |     0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_RXRESETDONE                                                                 |    <0.001 |
|       sync_data_valid                                                                  |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                       |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|     gen_gt_resetfsm[6].gen_txresetfsm_inner[2].i_gt_txresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_TXRESETDONE                                                                 |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                       |    <0.001 |
|     gen_gt_resetfsm[6].gen_txresetfsm_inner[2].i_gth_single_tx_manual_phase_align      |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                      |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                        |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                         |    <0.001 |
|     gen_gt_resetfsm[6].gen_txresetfsm_inner[2].i_rx_auto_phase_align                   |    <0.001 |
|       sync_DLYSRESETDONE                                                               |    <0.001 |
|       sync_PHALIGNDONE                                                                 |    <0.001 |
|     gen_gt_resetfsm[6].gen_txresetfsm_inner[3].i_gt_rxresetfsm                         |     0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_RXRESETDONE                                                                 |    <0.001 |
|       sync_data_valid                                                                  |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                       |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|     gen_gt_resetfsm[6].gen_txresetfsm_inner[3].i_gt_txresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_TXRESETDONE                                                                 |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                       |    <0.001 |
|     gen_gt_resetfsm[6].gen_txresetfsm_inner[3].i_gth_single_tx_manual_phase_align      |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                      |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                        |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                         |    <0.001 |
|     gen_gt_resetfsm[6].gen_txresetfsm_inner[3].i_rx_auto_phase_align                   |    <0.001 |
|       sync_DLYSRESETDONE                                                               |    <0.001 |
|       sync_PHALIGNDONE                                                                 |    <0.001 |
|     gen_gt_resetfsm[7].gen_txresetfsm_inner[0].i_gt_rxresetfsm                         |     0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_RXRESETDONE                                                                 |    <0.001 |
|       sync_data_valid                                                                  |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                       |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|     gen_gt_resetfsm[7].gen_txresetfsm_inner[0].i_gt_txresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_TXRESETDONE                                                                 |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                       |    <0.001 |
|     gen_gt_resetfsm[7].gen_txresetfsm_inner[0].i_gth_single_tx_manual_phase_align      |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                      |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                        |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                         |    <0.001 |
|     gen_gt_resetfsm[7].gen_txresetfsm_inner[0].i_rx_auto_phase_align                   |    <0.001 |
|       sync_DLYSRESETDONE                                                               |    <0.001 |
|       sync_PHALIGNDONE                                                                 |    <0.001 |
|     gen_gt_resetfsm[7].gen_txresetfsm_inner[1].i_gt_rxresetfsm                         |     0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_RXRESETDONE                                                                 |    <0.001 |
|       sync_data_valid                                                                  |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                       |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|     gen_gt_resetfsm[7].gen_txresetfsm_inner[1].i_gt_txresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_TXRESETDONE                                                                 |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                       |    <0.001 |
|     gen_gt_resetfsm[7].gen_txresetfsm_inner[1].i_gth_single_tx_manual_phase_align      |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                      |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                        |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                         |    <0.001 |
|     gen_gt_resetfsm[7].gen_txresetfsm_inner[1].i_rx_auto_phase_align                   |    <0.001 |
|       sync_DLYSRESETDONE                                                               |    <0.001 |
|       sync_PHALIGNDONE                                                                 |    <0.001 |
|     gen_gt_resetfsm[7].gen_txresetfsm_inner[2].i_gt_rxresetfsm                         |     0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_RXRESETDONE                                                                 |    <0.001 |
|       sync_data_valid                                                                  |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                       |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|     gen_gt_resetfsm[7].gen_txresetfsm_inner[2].i_gt_txresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_TXRESETDONE                                                                 |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                       |    <0.001 |
|     gen_gt_resetfsm[7].gen_txresetfsm_inner[2].i_gth_single_tx_manual_phase_align      |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                      |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                        |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                         |    <0.001 |
|     gen_gt_resetfsm[7].gen_txresetfsm_inner[2].i_rx_auto_phase_align                   |    <0.001 |
|       sync_DLYSRESETDONE                                                               |    <0.001 |
|       sync_PHALIGNDONE                                                                 |    <0.001 |
|     gen_gt_resetfsm[7].gen_txresetfsm_inner[3].i_gt_rxresetfsm                         |     0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_RXRESETDONE                                                                 |    <0.001 |
|       sync_data_valid                                                                  |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                       |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|     gen_gt_resetfsm[7].gen_txresetfsm_inner[3].i_gt_txresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_TXRESETDONE                                                                 |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                       |    <0.001 |
|     gen_gt_resetfsm[7].gen_txresetfsm_inner[3].i_gth_single_tx_manual_phase_align      |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                      |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                        |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                         |    <0.001 |
|     gen_gt_resetfsm[7].gen_txresetfsm_inner[3].i_rx_auto_phase_align                   |    <0.001 |
|       sync_DLYSRESETDONE                                                               |    <0.001 |
|       sync_PHALIGNDONE                                                                 |    <0.001 |
|     gen_gt_resetfsm[8].gen_txresetfsm_inner[0].i_gt_rxresetfsm                         |     0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_RXRESETDONE                                                                 |    <0.001 |
|       sync_data_valid                                                                  |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                       |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|     gen_gt_resetfsm[8].gen_txresetfsm_inner[0].i_gt_txresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_TXRESETDONE                                                                 |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                       |    <0.001 |
|     gen_gt_resetfsm[8].gen_txresetfsm_inner[0].i_gth_single_tx_manual_phase_align      |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                      |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                        |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                         |    <0.001 |
|     gen_gt_resetfsm[8].gen_txresetfsm_inner[0].i_rx_auto_phase_align                   |    <0.001 |
|       sync_DLYSRESETDONE                                                               |    <0.001 |
|       sync_PHALIGNDONE                                                                 |    <0.001 |
|     gen_gt_resetfsm[8].gen_txresetfsm_inner[1].i_gt_rxresetfsm                         |     0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_RXRESETDONE                                                                 |    <0.001 |
|       sync_data_valid                                                                  |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                       |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|     gen_gt_resetfsm[8].gen_txresetfsm_inner[1].i_gt_txresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_TXRESETDONE                                                                 |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                       |    <0.001 |
|     gen_gt_resetfsm[8].gen_txresetfsm_inner[1].i_gth_single_tx_manual_phase_align      |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                      |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                        |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                         |    <0.001 |
|     gen_gt_resetfsm[8].gen_txresetfsm_inner[1].i_rx_auto_phase_align                   |    <0.001 |
|       sync_DLYSRESETDONE                                                               |    <0.001 |
|       sync_PHALIGNDONE                                                                 |    <0.001 |
|     gen_gt_resetfsm[8].gen_txresetfsm_inner[2].i_gt_rxresetfsm                         |     0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_RXRESETDONE                                                                 |    <0.001 |
|       sync_data_valid                                                                  |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                       |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|     gen_gt_resetfsm[8].gen_txresetfsm_inner[2].i_gt_txresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_TXRESETDONE                                                                 |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                       |    <0.001 |
|     gen_gt_resetfsm[8].gen_txresetfsm_inner[2].i_gth_single_tx_manual_phase_align      |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                      |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                        |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                         |    <0.001 |
|     gen_gt_resetfsm[8].gen_txresetfsm_inner[2].i_rx_auto_phase_align                   |    <0.001 |
|       sync_DLYSRESETDONE                                                               |    <0.001 |
|       sync_PHALIGNDONE                                                                 |    <0.001 |
|     gen_gt_resetfsm[8].gen_txresetfsm_inner[3].i_gt_rxresetfsm                         |     0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_RXRESETDONE                                                                 |    <0.001 |
|       sync_data_valid                                                                  |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                       |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|     gen_gt_resetfsm[8].gen_txresetfsm_inner[3].i_gt_txresetfsm                         |    <0.001 |
|       sync_CPLLLOCK                                                                    |    <0.001 |
|       sync_TXRESETDONE                                                                 |    <0.001 |
|       sync_mmcm_lock_reclocked                                                         |    <0.001 |
|       sync_run_phase_alignment_int                                                     |    <0.001 |
|       sync_time_out_wait_bypass                                                        |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                       |    <0.001 |
|     gen_gt_resetfsm[8].gen_txresetfsm_inner[3].i_gth_single_tx_manual_phase_align      |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                      |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                        |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                         |    <0.001 |
|     gen_gt_resetfsm[8].gen_txresetfsm_inner[3].i_rx_auto_phase_align                   |    <0.001 |
|       sync_DLYSRESETDONE                                                               |    <0.001 |
|       sync_PHALIGNDONE                                                                 |    <0.001 |
|     gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g                                   |     0.159 |
|     gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g                                  |     0.159 |
|     gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g                                  |     0.159 |
|     gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g                                  |     0.159 |
|     gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g                                  |     0.159 |
|     gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g                                  |     0.159 |
|     gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g                                  |     0.159 |
|     gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g                                  |     0.159 |
|     gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g                                  |     0.159 |
|     gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g                                  |     0.159 |
|     gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g                                  |     0.159 |
|     gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g                                   |     0.159 |
|     gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g                                  |     0.159 |
|     gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g                                  |     0.159 |
|     gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g                                  |     0.159 |
|     gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g                                  |     0.159 |
|     gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g                                  |     0.159 |
|     gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g                                  |     0.159 |
|     gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g                                  |     0.159 |
|     gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g                                  |     0.159 |
|     gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g                                  |     0.159 |
|     gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g                                  |     0.159 |
|     gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g                                   |     0.159 |
|     gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g                                  |     0.159 |
|     gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g                                  |     0.159 |
|     gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g                                  |     0.159 |
|     gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g                                  |     0.159 |
|     gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g                                  |     0.159 |
|     gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g                                  |     0.159 |
|     gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g                                   |     0.159 |
|     gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g                                   |     0.159 |
|     gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g                                   |     0.159 |
|     gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g                                   |     0.159 |
|     gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g                                   |     0.159 |
|     gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g                                   |     0.159 |
|     gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g                                   |     0.159 |
|     i_gth_clk_bufs                                                                     |     0.006 |
|   U_AxiVersion                                                                         |     0.001 |
|     GEN_DEVICE_DNA.DeviceDna_1                                                         |    <0.001 |
|       GEN_7SERIES.DeviceDna7Series_Inst                                                |    <0.001 |
|         RstSync_Inst                                                                   |    <0.001 |
|           Synchronizer_1                                                               |    <0.001 |
|         SyncData                                                                       |    <0.001 |
|   U_XBAR                                                                               |    <0.001 |
|   U_ttc_core                                                                           |     0.129 |
|     U_TtcCnts_SyncOneShotCntVec                                                        |     0.010 |
|       GEN_VEC[0].SyncOneShotCnt_Inst                                                   |     0.001 |
|         CNT_RST_EDGE.SyncOneShot_1                                                     |    <0.001 |
|           RstSync_Inst                                                                 |    <0.001 |
|             Synchronizer_1                                                             |    <0.001 |
|           Sync_Pulse                                                                   |    <0.001 |
|             Synchronizer_Inst                                                          |    <0.001 |
|         GEN_CNT.SyncFifo_Inst                                                          |     0.001 |
|           GEN_ASYNC.FifoAsync_1                                                        |     0.001 |
|             READ_RstSync                                                               |    <0.001 |
|               Synchronizer_1                                                           |    <0.001 |
|             SimpleDualPortRam_Inst                                                     |    <0.001 |
|               mem_reg_0_15_0_5                                                         |    <0.001 |
|               mem_reg_0_15_12_17                                                       |    <0.001 |
|               mem_reg_0_15_18_23                                                       |    <0.001 |
|               mem_reg_0_15_24_29                                                       |    <0.001 |
|               mem_reg_0_15_30_31                                                       |    <0.001 |
|               mem_reg_0_15_6_11                                                        |    <0.001 |
|             SynchronizerVector_0                                                       |    <0.001 |
|             SynchronizerVector_1                                                       |    <0.001 |
|             Synchronizer_0                                                             |    <0.001 |
|             Synchronizer_1                                                             |    <0.001 |
|             WRITE_RstSync                                                              |    <0.001 |
|               Synchronizer_1                                                           |    <0.001 |
|         Synchronizer_1                                                                 |    <0.001 |
|       GEN_VEC[1].SyncOneShotCnt_Inst                                                   |     0.001 |
|         CNT_RST_EDGE.SyncOneShot_1                                                     |    <0.001 |
|           RstSync_Inst                                                                 |    <0.001 |
|             Synchronizer_1                                                             |    <0.001 |
|           Sync_Pulse                                                                   |    <0.001 |
|             Synchronizer_Inst                                                          |    <0.001 |
|         GEN_CNT.SyncFifo_Inst                                                          |     0.001 |
|           GEN_ASYNC.FifoAsync_1                                                        |     0.001 |
|             READ_RstSync                                                               |    <0.001 |
|               Synchronizer_1                                                           |    <0.001 |
|             SimpleDualPortRam_Inst                                                     |    <0.001 |
|               mem_reg_0_15_0_5                                                         |    <0.001 |
|               mem_reg_0_15_12_17                                                       |    <0.001 |
|               mem_reg_0_15_18_23                                                       |    <0.001 |
|               mem_reg_0_15_24_29                                                       |    <0.001 |
|               mem_reg_0_15_30_31                                                       |    <0.001 |
|               mem_reg_0_15_6_11                                                        |    <0.001 |
|             SynchronizerVector_0                                                       |    <0.001 |
|             SynchronizerVector_1                                                       |    <0.001 |
|             Synchronizer_0                                                             |    <0.001 |
|             Synchronizer_1                                                             |    <0.001 |
|             WRITE_RstSync                                                              |    <0.001 |
|               Synchronizer_1                                                           |    <0.001 |
|         Synchronizer_1                                                                 |    <0.001 |
|       GEN_VEC[2].SyncOneShotCnt_Inst                                                   |     0.001 |
|         CNT_RST_EDGE.SyncOneShot_1                                                     |    <0.001 |
|           RstSync_Inst                                                                 |    <0.001 |
|             Synchronizer_1                                                             |    <0.001 |
|           Sync_Pulse                                                                   |    <0.001 |
|             Synchronizer_Inst                                                          |    <0.001 |
|         GEN_CNT.SyncFifo_Inst                                                          |     0.001 |
|           GEN_ASYNC.FifoAsync_1                                                        |     0.001 |
|             READ_RstSync                                                               |    <0.001 |
|               Synchronizer_1                                                           |    <0.001 |
|             SimpleDualPortRam_Inst                                                     |    <0.001 |
|               mem_reg_0_15_0_5                                                         |    <0.001 |
|               mem_reg_0_15_12_17                                                       |    <0.001 |
|               mem_reg_0_15_18_23                                                       |    <0.001 |
|               mem_reg_0_15_24_29                                                       |    <0.001 |
|               mem_reg_0_15_30_31                                                       |    <0.001 |
|               mem_reg_0_15_6_11                                                        |    <0.001 |
|             SynchronizerVector_0                                                       |    <0.001 |
|             SynchronizerVector_1                                                       |    <0.001 |
|             Synchronizer_0                                                             |    <0.001 |
|             Synchronizer_1                                                             |    <0.001 |
|             WRITE_RstSync                                                              |    <0.001 |
|               Synchronizer_1                                                           |    <0.001 |
|         Synchronizer_1                                                                 |    <0.001 |
|       GEN_VEC[3].SyncOneShotCnt_Inst                                                   |     0.001 |
|         CNT_RST_EDGE.SyncOneShot_1                                                     |    <0.001 |
|           RstSync_Inst                                                                 |    <0.001 |
|             Synchronizer_1                                                             |    <0.001 |
|           Sync_Pulse                                                                   |    <0.001 |
|             Synchronizer_Inst                                                          |    <0.001 |
|         GEN_CNT.SyncFifo_Inst                                                          |     0.001 |
|           GEN_ASYNC.FifoAsync_1                                                        |     0.001 |
|             READ_RstSync                                                               |    <0.001 |
|               Synchronizer_1                                                           |    <0.001 |
|             SimpleDualPortRam_Inst                                                     |    <0.001 |
|               mem_reg_0_15_0_5                                                         |    <0.001 |
|               mem_reg_0_15_12_17                                                       |    <0.001 |
|               mem_reg_0_15_18_23                                                       |    <0.001 |
|               mem_reg_0_15_24_29                                                       |    <0.001 |
|               mem_reg_0_15_30_31                                                       |    <0.001 |
|               mem_reg_0_15_6_11                                                        |    <0.001 |
|             SynchronizerVector_0                                                       |    <0.001 |
|             SynchronizerVector_1                                                       |    <0.001 |
|             Synchronizer_0                                                             |    <0.001 |
|             Synchronizer_1                                                             |    <0.001 |
|             WRITE_RstSync                                                              |    <0.001 |
|               Synchronizer_1                                                           |    <0.001 |
|         Synchronizer_1                                                                 |    <0.001 |
|       GEN_VEC[4].SyncOneShotCnt_Inst                                                   |     0.001 |
|         CNT_RST_EDGE.SyncOneShot_1                                                     |    <0.001 |
|           RstSync_Inst                                                                 |    <0.001 |
|             Synchronizer_1                                                             |    <0.001 |
|           Sync_Pulse                                                                   |    <0.001 |
|             Synchronizer_Inst                                                          |    <0.001 |
|         GEN_CNT.SyncFifo_Inst                                                          |     0.001 |
|           GEN_ASYNC.FifoAsync_1                                                        |     0.001 |
|             READ_RstSync                                                               |    <0.001 |
|               Synchronizer_1                                                           |    <0.001 |
|             SimpleDualPortRam_Inst                                                     |    <0.001 |
|               mem_reg_0_15_0_5                                                         |    <0.001 |
|               mem_reg_0_15_12_17                                                       |    <0.001 |
|               mem_reg_0_15_18_23                                                       |    <0.001 |
|               mem_reg_0_15_24_29                                                       |    <0.001 |
|               mem_reg_0_15_30_31                                                       |    <0.001 |
|               mem_reg_0_15_6_11                                                        |    <0.001 |
|             SynchronizerVector_0                                                       |    <0.001 |
|             SynchronizerVector_1                                                       |    <0.001 |
|             Synchronizer_0                                                             |    <0.001 |
|             Synchronizer_1                                                             |    <0.001 |
|             WRITE_RstSync                                                              |    <0.001 |
|               Synchronizer_1                                                           |    <0.001 |
|         Synchronizer_1                                                                 |    <0.001 |
|       GEN_VEC[5].SyncOneShotCnt_Inst                                                   |     0.001 |
|         CNT_RST_EDGE.SyncOneShot_1                                                     |    <0.001 |
|           RstSync_Inst                                                                 |    <0.001 |
|             Synchronizer_1                                                             |    <0.001 |
|           Sync_Pulse                                                                   |    <0.001 |
|             Synchronizer_Inst                                                          |    <0.001 |
|         GEN_CNT.SyncFifo_Inst                                                          |     0.001 |
|           GEN_ASYNC.FifoAsync_1                                                        |     0.001 |
|             READ_RstSync                                                               |    <0.001 |
|               Synchronizer_1                                                           |    <0.001 |
|             SimpleDualPortRam_Inst                                                     |    <0.001 |
|               mem_reg_0_15_0_5                                                         |    <0.001 |
|               mem_reg_0_15_12_17                                                       |    <0.001 |
|               mem_reg_0_15_18_23                                                       |    <0.001 |
|               mem_reg_0_15_24_29                                                       |    <0.001 |
|               mem_reg_0_15_30_31                                                       |    <0.001 |
|               mem_reg_0_15_6_11                                                        |    <0.001 |
|             SynchronizerVector_0                                                       |    <0.001 |
|             SynchronizerVector_1                                                       |    <0.001 |
|             Synchronizer_0                                                             |    <0.001 |
|             Synchronizer_1                                                             |    <0.001 |
|             WRITE_RstSync                                                              |    <0.001 |
|               Synchronizer_1                                                           |    <0.001 |
|         Synchronizer_1                                                                 |    <0.001 |
|       GEN_VEC[6].SyncOneShotCnt_Inst                                                   |     0.001 |
|         CNT_RST_EDGE.SyncOneShot_1                                                     |    <0.001 |
|           RstSync_Inst                                                                 |    <0.001 |
|             Synchronizer_1                                                             |    <0.001 |
|           Sync_Pulse                                                                   |    <0.001 |
|             Synchronizer_Inst                                                          |    <0.001 |
|         GEN_CNT.SyncFifo_Inst                                                          |     0.001 |
|           GEN_ASYNC.FifoAsync_1                                                        |     0.001 |
|             READ_RstSync                                                               |    <0.001 |
|               Synchronizer_1                                                           |    <0.001 |
|             SimpleDualPortRam_Inst                                                     |    <0.001 |
|               mem_reg_0_15_0_5                                                         |    <0.001 |
|               mem_reg_0_15_12_17                                                       |    <0.001 |
|               mem_reg_0_15_18_23                                                       |    <0.001 |
|               mem_reg_0_15_24_29                                                       |    <0.001 |
|               mem_reg_0_15_30_31                                                       |    <0.001 |
|               mem_reg_0_15_6_11                                                        |    <0.001 |
|             SynchronizerVector_0                                                       |    <0.001 |
|             SynchronizerVector_1                                                       |    <0.001 |
|             Synchronizer_0                                                             |    <0.001 |
|             Synchronizer_1                                                             |    <0.001 |
|             WRITE_RstSync                                                              |    <0.001 |
|               Synchronizer_1                                                           |    <0.001 |
|         Synchronizer_1                                                                 |    <0.001 |
|       GEN_VEC[7].SyncOneShotCnt_Inst                                                   |     0.001 |
|         CNT_RST_EDGE.SyncOneShot_1                                                     |    <0.001 |
|           RstSync_Inst                                                                 |    <0.001 |
|             Synchronizer_1                                                             |    <0.001 |
|           Sync_Pulse                                                                   |    <0.001 |
|             Synchronizer_Inst                                                          |    <0.001 |
|         GEN_CNT.SyncFifo_Inst                                                          |     0.001 |
|           GEN_ASYNC.FifoAsync_1                                                        |     0.001 |
|             READ_RstSync                                                               |    <0.001 |
|               Synchronizer_1                                                           |    <0.001 |
|             SimpleDualPortRam_Inst                                                     |    <0.001 |
|               mem_reg_0_15_0_5                                                         |    <0.001 |
|               mem_reg_0_15_12_17                                                       |    <0.001 |
|               mem_reg_0_15_18_23                                                       |    <0.001 |
|               mem_reg_0_15_24_29                                                       |    <0.001 |
|               mem_reg_0_15_30_31                                                       |    <0.001 |
|               mem_reg_0_15_6_11                                                        |    <0.001 |
|             SynchronizerVector_0                                                       |    <0.001 |
|             SynchronizerVector_1                                                       |    <0.001 |
|             Synchronizer_0                                                             |    <0.001 |
|             Synchronizer_1                                                             |    <0.001 |
|             WRITE_RstSync                                                              |    <0.001 |
|               Synchronizer_1                                                           |    <0.001 |
|         Synchronizer_1                                                                 |    <0.001 |
|     U_bc0_locked_sync                                                                  |    <0.001 |
|     U_bc0_stat_rst_sync                                                                |    <0.001 |
|     U_mmcm_locked_sync                                                                 |    <0.001 |
|     U_sync_ttc_dec_errs                                                                |     0.001 |
|       GEN_ASYNC.FifoAsync_1                                                            |     0.001 |
|         READ_RstSync                                                                   |    <0.001 |
|           Synchronizer_1                                                               |    <0.001 |
|         SimpleDualPortRam_Inst                                                         |    <0.001 |
|           mem_reg_0_15_0_5                                                             |    <0.001 |
|           mem_reg_0_15_12_17                                                           |    <0.001 |
|           mem_reg_0_15_18_23                                                           |    <0.001 |
|           mem_reg_0_15_24_29                                                           |    <0.001 |
|           mem_reg_0_15_30_31                                                           |    <0.001 |
|           mem_reg_0_15_6_11                                                            |    <0.001 |
|         SynchronizerVector_0                                                           |    <0.001 |
|         SynchronizerVector_1                                                           |    <0.001 |
|         Synchronizer_0                                                                 |    <0.001 |
|         Synchronizer_1                                                                 |    <0.001 |
|         WRITE_RstSync                                                                  |    <0.001 |
|           Synchronizer_1                                                               |    <0.001 |
|     i_ctp7_ttc_clocks                                                                  |     0.109 |
|       inst                                                                             |     0.109 |
|     i_local_timing_ref_gen                                                             |     0.003 |
|     i_ttc_cmd                                                                          |     0.004 |
|       i_ttc_decoder                                                                    |    <0.001 |
|   dbg_hub                                                                              |     0.004 |
|     inst                                                                               |     0.004 |
|       BSCANID.u_xsdbm_id                                                               |     0.004 |
|         CORE_XSDB.UUT_MASTER                                                           |     0.003 |
|           U_ICON_INTERFACE                                                             |     0.002 |
|             U_CMD1                                                                     |    <0.001 |
|             U_CMD2                                                                     |    <0.001 |
|             U_CMD3                                                                     |    <0.001 |
|             U_CMD4                                                                     |    <0.001 |
|             U_CMD5                                                                     |    <0.001 |
|             U_CMD6_RD                                                                  |    <0.001 |
|               U_RD_FIFO                                                                |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                  |    <0.001 |
|                   inst_fifo_gen                                                        |    <0.001 |
|                     gconvfifo.rf                                                       |    <0.001 |
|                       grf.rf                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                         |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                         |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                         |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                         |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                           gr1.gr1_int.rfwft                                            |    <0.001 |
|                           gras.rsts                                                    |    <0.001 |
|                           grhf.rhf                                                     |    <0.001 |
|                           rpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                           gwas.wsts                                                    |    <0.001 |
|                           gwhf.whf                                                     |    <0.001 |
|                           wpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.mem                                          |    <0.001 |
|                           gdm.dm_gen.dm                                                |    <0.001 |
|                             RAM_reg_0_15_0_5                                           |    <0.001 |
|                             RAM_reg_0_15_12_15                                         |    <0.001 |
|                             RAM_reg_0_15_6_11                                          |    <0.001 |
|                         rstblk                                                         |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst     |    <0.001 |
|             U_CMD6_WR                                                                  |    <0.001 |
|               U_WR_FIFO                                                                |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                  |    <0.001 |
|                   inst_fifo_gen                                                        |    <0.001 |
|                     gconvfifo.rf                                                       |    <0.001 |
|                       grf.rf                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                         |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                         |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                         |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                         |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                           gras.rsts                                                    |    <0.001 |
|                           grhf.rhf                                                     |    <0.001 |
|                           rpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                           gwas.wsts                                                    |    <0.001 |
|                           gwhf.whf                                                     |    <0.001 |
|                           wpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.mem                                          |    <0.001 |
|                           gdm.dm_gen.dm                                                |    <0.001 |
|                             RAM_reg_0_15_0_5                                           |    <0.001 |
|                             RAM_reg_0_15_12_15                                         |    <0.001 |
|                             RAM_reg_0_15_6_11                                          |    <0.001 |
|                         rstblk                                                         |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst     |    <0.001 |
|             U_CMD7_CTL                                                                 |    <0.001 |
|             U_CMD7_STAT                                                                |    <0.001 |
|             U_STATIC_STATUS                                                            |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                    |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                               |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                        |    <0.001 |
|             U_RD_ABORT_FLAG                                                            |    <0.001 |
|             U_RD_REQ_FLAG                                                              |    <0.001 |
|             U_TIMER                                                                    |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                |    <0.001 |
|         CORE_XSDB.U_ICON                                                               |    <0.001 |
|           U_CMD                                                                        |    <0.001 |
|           U_STAT                                                                       |    <0.001 |
|           U_SYNC                                                                       |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                  |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                |    <0.001 |
|   i_v7_bd                                                                              |     0.833 |
|     axi_chip2chip_0                                                                    |     0.714 |
|       inst                                                                             |     0.714 |
|         axi_lite_slave_gen.axi_chip2chip_lite_slave_inst                               |     0.006 |
|           arch_reg_slice_inst                                                          |    <0.001 |
|           awch_reg_slice_inst                                                          |    <0.001 |
|           axi_chip2chip_lite_decoder_inst                                              |    <0.001 |
|           axi_chip2chip_lite_slave_rx_fifo                                             |     0.002 |
|             axi_chip2chip_async_fifo_inst                                              |     0.002 |
|               xpm_fifo_async_inst                                                      |     0.002 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                                   |     0.002 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                        |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                            |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                            |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                        |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                      |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                          |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17                        |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19                        |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11                         |    <0.001 |
|                   rdp_inst                                                             |    <0.001 |
|                   rdpp1_inst                                                           |    <0.001 |
|                   rst_d1_inst                                                          |    <0.001 |
|                   wrp_inst                                                             |    <0.001 |
|                   wrpp1_inst                                                           |    <0.001 |
|                   wrpp2_inst                                                           |    <0.001 |
|                   xpm_fifo_rst_inst                                                    |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                            |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                            |    <0.001 |
|           axi_chip2chip_lite_slave_tx_fifo                                             |     0.003 |
|             axi_chip2chip_async_fifo_inst                                              |     0.003 |
|               xpm_fifo_async_inst                                                      |     0.003 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                                   |     0.003 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                        |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                            |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                            |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                        |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                      |     0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                          |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17                        |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19                        |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11                         |    <0.001 |
|                   rdp_inst                                                             |    <0.001 |
|                   rdpp1_inst                                                           |    <0.001 |
|                   rst_d1_inst                                                          |    <0.001 |
|                   wrp_inst                                                             |    <0.001 |
|                   wrpp1_inst                                                           |    <0.001 |
|                   wrpp2_inst                                                           |    <0.001 |
|                   xpm_fifo_rst_inst                                                    |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                            |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                            |    <0.001 |
|           axi_chip2chip_lite_tx_tdm_inst                                               |    <0.001 |
|           axi_chip2chip_sync_cell_lit_slv_rst_axi_clk_xpm                              |    <0.001 |
|           wch_reg_slice_inst                                                           |    <0.001 |
|         axi_lite_slave_gen.reset_sync_lite_slv                                         |    <0.001 |
|         slave_fpga_gen.axi_chip2chip_slave_inst                                        |     0.025 |
|           axi_chip2chip_ar_fifo_inst                                                   |     0.003 |
|             axi_chip2chip_async_fifo_inst                                              |     0.003 |
|               xpm_fifo_async_inst                                                      |     0.003 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                                   |     0.003 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                        |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                            |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                            |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                        |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                      |    <0.001 |
|                   rdp_inst                                                             |    <0.001 |
|                   rdpp1_inst                                                           |    <0.001 |
|                   rst_d1_inst                                                          |    <0.001 |
|                   wrp_inst                                                             |    <0.001 |
|                   wrpp1_inst                                                           |    <0.001 |
|                   wrpp2_inst                                                           |    <0.001 |
|                   xpm_fifo_rst_inst                                                    |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                            |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                            |    <0.001 |
|             axi_chip2chip_packer_inst                                                  |    <0.001 |
|           axi_chip2chip_aw_fifo_inst                                                   |     0.003 |
|             axi_chip2chip_async_fifo_inst                                              |     0.003 |
|               xpm_fifo_async_inst                                                      |     0.003 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                                   |     0.003 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                        |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                            |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                            |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                        |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                      |    <0.001 |
|                   rdp_inst                                                             |    <0.001 |
|                   rdpp1_inst                                                           |    <0.001 |
|                   rst_d1_inst                                                          |    <0.001 |
|                   wrp_inst                                                             |    <0.001 |
|                   wrpp1_inst                                                           |    <0.001 |
|                   wrpp2_inst                                                           |    <0.001 |
|                   xpm_fifo_rst_inst                                                    |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                            |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                            |    <0.001 |
|             axi_chip2chip_packer_inst                                                  |    <0.001 |
|           axi_chip2chip_b_fifo_inst                                                    |     0.004 |
|             axi_chip2chip_async_fifo_inst                                              |     0.004 |
|               xpm_fifo_async_inst                                                      |     0.004 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                                   |     0.004 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                        |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                            |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                            |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                        |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                      |     0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2                          |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5                          |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8                          |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_0_63_9_9                          |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2                       |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5                       |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8                       |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_128_191_9_9                       |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2                       |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5                       |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8                       |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_192_255_9_9                       |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2                        |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5                        |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8                        |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_64_127_9_9                        |    <0.001 |
|                   rdp_inst                                                             |    <0.001 |
|                   rdpp1_inst                                                           |    <0.001 |
|                   rst_d1_inst                                                          |    <0.001 |
|                   wrp_inst                                                             |    <0.001 |
|                   wrpp1_inst                                                           |    <0.001 |
|                   wrpp2_inst                                                           |    <0.001 |
|                   xpm_fifo_rst_inst                                                    |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                            |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                            |    <0.001 |
|           axi_chip2chip_ch0_ctrl_inst                                                  |     0.002 |
|             axi_chip2chip_sync_cell_intr_in_inst                                       |    <0.001 |
|           axi_chip2chip_decoder_inst                                                   |    <0.001 |
|           axi_chip2chip_r_fifo_inst                                                    |     0.006 |
|             axi_chip2chip_async_fifo_inst                                              |     0.006 |
|               xpm_fifo_async_inst                                                      |     0.006 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                                   |     0.006 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                        |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                            |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                            |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                        |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                      |     0.003 |
|                   rdp_inst                                                             |    <0.001 |
|                   rdpp1_inst                                                           |    <0.001 |
|                   rst_d1_inst                                                          |    <0.001 |
|                   wrp_inst                                                             |    <0.001 |
|                   wrpp1_inst                                                           |    <0.001 |
|                   wrpp2_inst                                                           |    <0.001 |
|                   xpm_fifo_rst_inst                                                    |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                            |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                            |    <0.001 |
|             axi_chip2chip_unpacker_inst                                                |    <0.001 |
|           axi_chip2chip_sync_cell_slv_rst_axi_clk_xpm                                  |    <0.001 |
|           axi_chip2chip_tdm_inst                                                       |    <0.001 |
|           axi_chip2chip_w_fifo_inst                                                    |     0.003 |
|             axi_chip2chip_async_fifo_inst                                              |     0.003 |
|               xpm_fifo_async_inst                                                      |     0.003 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                                   |     0.003 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                        |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                            |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                            |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                        |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                      |    <0.001 |
|                   rdp_inst                                                             |    <0.001 |
|                   rdpp1_inst                                                           |    <0.001 |
|                   rst_d1_inst                                                          |    <0.001 |
|                   wrp_inst                                                             |    <0.001 |
|                   wrpp1_inst                                                           |    <0.001 |
|                   wrpp2_inst                                                           |    <0.001 |
|                   xpm_fifo_rst_inst                                                    |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                            |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                            |    <0.001 |
|             axi_chip2chip_packer_inst                                                  |    <0.001 |
|         slave_fpga_gen.axi_chip2chip_slave_phy_inst                                    |     0.683 |
|           axi_chip2chip_phy_init_inst                                                  |    <0.001 |
|             axi_chip2chip_sync_cell_inst                                               |    <0.001 |
|           slave_sio_phy.axi_chip2chip_phy_calib_inst                                   |     0.008 |
|           slave_sio_phy.axi_chip2chip_sio_input_inst                                   |     0.567 |
|             axi_chip2chip_clk_gen_inst                                                 |     0.143 |
|           slave_sio_phy.axi_chip2chip_sio_output_inst                                  |     0.108 |
|           slave_sio_phy.rx_reset_sync_inst                                             |    <0.001 |
|     axi_interconnect_0                                                                 |     0.004 |
|       s00_couplers                                                                     |     0.003 |
|         auto_pc                                                                        |     0.003 |
|           inst                                                                         |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                       |     0.003 |
|               RD.ar_channel_0                                                          |    <0.001 |
|                 ar_cmd_fsm_0                                                           |    <0.001 |
|                 cmd_translator_0                                                       |    <0.001 |
|                   incr_cmd_0                                                           |    <0.001 |
|                   wrap_cmd_0                                                           |    <0.001 |
|               RD.r_channel_0                                                           |    <0.001 |
|                 rd_data_fifo_0                                                         |    <0.001 |
|                 transaction_fifo_0                                                     |    <0.001 |
|               SI_REG                                                                   |     0.001 |
|                 ar.ar_pipe                                                             |    <0.001 |
|                 aw.aw_pipe                                                             |    <0.001 |
|                 b.b_pipe                                                               |    <0.001 |
|                 r.r_pipe                                                               |    <0.001 |
|               WR.aw_channel_0                                                          |    <0.001 |
|                 aw_cmd_fsm_0                                                           |    <0.001 |
|                 cmd_translator_0                                                       |    <0.001 |
|                   incr_cmd_0                                                           |    <0.001 |
|                   wrap_cmd_0                                                           |    <0.001 |
|               WR.b_channel_0                                                           |    <0.001 |
|                 bid_fifo_0                                                             |    <0.001 |
|                 bresp_fifo_0                                                           |    <0.001 |
|       xbar                                                                             |    <0.001 |
|         inst                                                                           |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                     |    <0.001 |
|             addr_arbiter_inst                                                          |    <0.001 |
|             gen_decerr.decerr_slave_inst                                               |    <0.001 |
|             reg_slice_r                                                                |    <0.001 |
|             splitter_ar                                                                |    <0.001 |
|             splitter_aw                                                                |    <0.001 |
|     clk_wiz_0                                                                          |     0.113 |
|       inst                                                                             |     0.113 |
|     proc_sys_reset_0                                                                   |    <0.001 |
|       U0                                                                               |    <0.001 |
|         EXT_LPF                                                                        |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                    |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                    |    <0.001 |
|         SEQ                                                                            |    <0.001 |
|           SEQ_COUNTER                                                                  |    <0.001 |
|     xadc_wiz_0                                                                         |     0.002 |
|       U0                                                                               |     0.002 |
|         AXI_LITE_IPIF_I                                                                |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                           |    <0.001 |
|             I_DECODER                                                                  |    <0.001 |
|         AXI_XADC_CORE_I                                                                |     0.001 |
|         INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I                                           |    <0.001 |
|         SOFT_RESET_I                                                                   |    <0.001 |
|   u_ila_0                                                                              |     0.047 |
|     inst                                                                               |     0.047 |
|       ila_core_inst                                                                    |     0.035 |
|         ila_trace_memory_inst                                                          |     0.006 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                     |     0.006 |
|             inst_blk_mem_gen                                                           |     0.006 |
|               gnbram.gnativebmg.native_blk_mem_gen                                     |     0.006 |
|                 valid.cstr                                                             |     0.006 |
|                   ramloop[0].ram.r                                                     |    <0.001 |
|                     prim_noinit.ram                                                    |    <0.001 |
|                   ramloop[1].ram.r                                                     |    <0.001 |
|                     prim_noinit.ram                                                    |    <0.001 |
|                   ramloop[2].ram.r                                                     |    <0.001 |
|                     prim_noinit.ram                                                    |    <0.001 |
|                   ramloop[3].ram.r                                                     |    <0.001 |
|                     prim_noinit.ram                                                    |    <0.001 |
|                   ramloop[4].ram.r                                                     |    <0.001 |
|                     prim_noinit.ram                                                    |    <0.001 |
|                   ramloop[5].ram.r                                                     |    <0.001 |
|                     prim_noinit.ram                                                    |    <0.001 |
|                   ramloop[6].ram.r                                                     |    <0.001 |
|                     prim_noinit.ram                                                    |    <0.001 |
|         u_ila_cap_ctrl                                                                 |     0.001 |
|           U_CDONE                                                                      |    <0.001 |
|           U_NS0                                                                        |    <0.001 |
|           U_NS1                                                                        |    <0.001 |
|           u_cap_addrgen                                                                |     0.001 |
|             U_CMPRESET                                                                 |    <0.001 |
|             u_cap_sample_counter                                                       |    <0.001 |
|               U_SCE                                                                    |    <0.001 |
|               U_SCMPCE                                                                 |    <0.001 |
|               U_SCRST                                                                  |    <0.001 |
|               u_scnt_cmp                                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|             u_cap_window_counter                                                       |    <0.001 |
|               U_WCE                                                                    |    <0.001 |
|               U_WHCMPCE                                                                |    <0.001 |
|               U_WLCMPCE                                                                |    <0.001 |
|               u_wcnt_hcmp                                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               u_wcnt_lcmp                                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|         u_ila_regs                                                                     |     0.016 |
|           MU_SRL[0].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[12].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[13].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[14].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[15].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[16].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[17].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[18].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[19].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[20].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[21].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[22].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[23].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[24].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[25].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[26].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[27].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[28].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[29].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[30].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[31].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[32].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[33].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[34].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[35].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[36].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[37].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[38].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[39].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[40].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[41].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[42].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[43].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[44].mu_srl_reg                                                        |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                                         |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                         |    <0.001 |
|           U_XSDB_SLAVE                                                                 |     0.002 |
|           reg_15                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_16                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_17                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_18                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_19                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_1a                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_6                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_7                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_8                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_80                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_81                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_82                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_83                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_84                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_85                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_887                                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_88d                                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_890                                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_9                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           reg_srl_fff                                                                  |    <0.001 |
|           reg_stream_ffd                                                               |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|           reg_stream_ffe                                                               |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|         u_ila_reset_ctrl                                                               |    <0.001 |
|           arm_detection_inst                                                           |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                   |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                  |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                  |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                 |    <0.001 |
|           halt_detection_inst                                                          |    <0.001 |
|         u_trig                                                                         |     0.007 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                               |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|               DUT                                                                      |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                               |    <0.001 |
|                   u_srlB                                                               |    <0.001 |
|                   u_srlC                                                               |    <0.001 |
|                   u_srlD                                                               |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                               |    <0.001 |
|                   u_srlB                                                               |    <0.001 |
|                   u_srlC                                                               |    <0.001 |
|                   u_srlD                                                               |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                               |    <0.001 |
|                   u_srlB                                                               |    <0.001 |
|                   u_srlC                                                               |    <0.001 |
|                   u_srlD                                                               |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                               |    <0.001 |
|                   u_srlB                                                               |    <0.001 |
|                   u_srlC                                                               |    <0.001 |
|                   u_srlD                                                               |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                               |    <0.001 |
|                   u_srlB                                                               |    <0.001 |
|                   u_srlC                                                               |    <0.001 |
|                   u_srlD                                                               |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                           |    <0.001 |
|                   u_srlA                                                               |    <0.001 |
|                   u_srlB                                                               |    <0.001 |
|                   u_srlC                                                               |    <0.001 |
|                   u_srlD                                                               |    <0.001 |
|           U_TM                                                                         |     0.006 |
|             N_DDR_MODE.G_NMU[0].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[10].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[11].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[12].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[13].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[14].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[15].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[16].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[17].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[18].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[19].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[20].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[21].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[22].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[23].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[24].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[25].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[26].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[27].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[28].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[29].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[30].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[31].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[32].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[33].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[34].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[35].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[36].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[37].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[38].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[39].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[40].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[41].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[42].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[43].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[44].U_M                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[8].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             N_DDR_MODE.G_NMU[9].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|         xsdb_memory_read_inst                                                          |     0.002 |
+----------------------------------------------------------------------------------------+-----------+


