# MICRO 2025

MICRO 2025 è®ºæ–‡

æœ¬é¡µé¢å…±æ”¶å½•äº† 6 ç¯‡è®ºæ–‡ç¬”è®°ã€‚

## RICH Prefetcher: Storing Rich Information in Memory to Trade Capacity and Bandwidth for Latency Hiding
> **Authors:** Ningzhi Ai, Wenjian He, Hu He, et al.  
> **Affiliations:** Huawei Technologies Co., Ltd, Tsinghua University  
> **Venue:** MICRO 2025

é’ˆå¯¹é«˜å¸¦å®½é«˜å®¹é‡ä½†é«˜å»¶è¿Ÿçš„æœªæ¥å†…å­˜ç³»ç»Ÿï¼Œæå‡ºRICHé¢„å–å™¨ã€‚å…¶æ ¸å¿ƒåˆ›æ–°æ˜¯åˆ©ç”¨å¤šå°ºåº¦ç©ºé—´å±€éƒ¨æ€§ï¼ˆ2KB/4KB/16KBåŒºåŸŸï¼‰å’Œå¤šåç§»è§¦å‘æœºåˆ¶ï¼Œåœ¨æå‡è¦†ç›–ç‡å’ŒåŠæ—¶æ€§çš„åŒæ—¶ä¿æŒé«˜å‡†ç¡®ç‡ã€‚é€šè¿‡ç‰‡ä¸Š/ç‰‡ä¸‹åˆ†å±‚å­˜å‚¨å…ƒæ•°æ®ä»¥æ§åˆ¶å¼€é”€ã€‚å®éªŒè¡¨æ˜ï¼Œåœ¨å¸¸è§„ç³»ç»Ÿä¸­æ€§èƒ½ä¼˜äºBingo 3.4%ï¼›å½“å†…å­˜å»¶è¿Ÿå¢åŠ 120nsæ—¶ï¼Œä¼˜åŠ¿æ‰©å¤§è‡³8.3%ã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/rich-prefetcher-storing-rich-information-in-memory-to-trade-capacity-and-bandwidth-for-latency-hiding/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/rich-prefetcher-storing-rich-information-in-memory-to-trade-capacity-and-bandwidth-for-latency-hiding/figs_notes.md) | [ğŸ‘¶ é€šä¿—è§£é‡Š](../../notes_repo/rich-prefetcher-storing-rich-information-in-memory-to-trade-capacity-and-bandwidth-for-latency-hiding/ELI5_notes.md) | <a href="https://doi.org/10.1145/3725843.3756081" target="_blank" rel="noopener noreferrer">ğŸ”— ç›´è¾¾åŸæ–‡</a>

---

## Titan-I: An Open-Source, High Performance RISC-V Vector Core
> **Authors:** Jiuyang Liu, Qinjun Li, Yunqian Luo, et al.  
> **Affiliations:** Huazhong University of Science and Technology, Institute of Software, Chinese Academy of Sciences, Tsinghua University, Xinpian Technology Co., Ltd.  
> **Venue:** MICRO 2025

æå‡ºTitan-I (T1)ï¼Œä¸€ä¸ªå¼€æºã€é«˜æ€§èƒ½çš„ä¹±åºRISC-Vå‘é‡æ ¸ï¼Œé€šè¿‡ç²—ç²’åº¦å¸ƒå±€æ±‚è§£å™¨ã€å…¨æ•°æ®é€šè·¯ç½®æ¢å•å…ƒå’Œæ©ç å¯„å­˜å™¨ç¼“å­˜è§£å†³æ‰©å±•VLEN/DLENæ—¶çš„å¸ƒçº¿ç“¶é¢ˆã€‚ç»“åˆç»†ç²’åº¦é“¾æ¥ã€æäº¤å³å‘å°„ç­‰æŠ€æœ¯ä¼˜åŒ–ILPã€‚åœ¨å¯†ç å­¦ workload ä¸Šæ¯”Nvidia 3090/5090å¿«2.41x/1.85xï¼Œåœ¨HPCä¸Šæ¯”HiSilicon KP920å¿«4.59xï¼ˆ4å€æ•°æ®é€šè·¯ï¼‰ï¼Œé¢ç§¯ä»…ä¸ºå…¶19%ã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/titan-i-an-open-source-high-performance-risc-v-vector-core/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/titan-i-an-open-source-high-performance-risc-v-vector-core/figs_notes.md) | [ğŸ‘¶ é€šä¿—è§£é‡Š](../../notes_repo/titan-i-an-open-source-high-performance-risc-v-vector-core/ELI5_notes.md) | <a href="https://doi.org/10.1145/3725843.3756059" target="_blank" rel="noopener noreferrer">ğŸ”— ç›´è¾¾åŸæ–‡</a>

---

## Drishti: Do Not Forget Slicing While Designing Last-Level Cache Replacement Policies for Many-Core Systems
> **Authors:** Sweta, Prerna Priyadarshini, Biswabandan Panda  
> **Affiliations:** Indian Institute of Technology Bombay  
> **Venue:** MICRO 2025

è®ºæ–‡æŒ‡å‡ºåœ¨å¤šæ ¸ç³»ç»Ÿçš„åˆ‡ç‰‡LLCä¸­ï¼Œç°æœ‰å…ˆè¿›æ›¿æ¢ç­–ç•¥ï¼ˆå¦‚Hawkeyeã€Mockingjayï¼‰å› å±€éƒ¨é¢„æµ‹å™¨å¯¼è‡´çŸ­è§†å†³ç­–ä¸”é‡‡æ ·ç¼“å­˜åˆ©ç”¨ç‡ä½ã€‚ä¸ºæ­¤æå‡ºDrishtiï¼ŒåŒ…å«ä¸¤é¡¹å¢å¼ºï¼š(1) æ¯æ ¸å…¨å±€é‡ç”¨é¢„æµ‹å™¨ä¸æ¯ç‰‡å±€éƒ¨é‡‡æ ·ç¼“å­˜ç»“åˆï¼›(2) åŠ¨æ€é€‰æ‹©é«˜ç¼ºå¤±ç‡çš„LLCé›†åˆä½œä¸ºé‡‡æ ·ç¼“å­˜ã€‚åœ¨32æ ¸ç³»ç»Ÿä¸Šï¼ŒDrishtiä½¿Hawkeyeå’ŒMockingjayç›¸æ¯”LRUçš„æ€§èƒ½æå‡ä»3.3%/6.7%æé«˜åˆ°5.6%/13.2%ï¼ŒåŒæ—¶å‡å°‘å­˜å‚¨å¼€é”€ã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/drishti-do-not-forget-slicing-while-designing-last-level-cache-replacement-policies-for-many-core-systems/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/drishti-do-not-forget-slicing-while-designing-last-level-cache-replacement-policies-for-many-core-systems/figs_notes.md) | [ğŸ‘¶ é€šä¿—è§£é‡Š](../../notes_repo/drishti-do-not-forget-slicing-while-designing-last-level-cache-replacement-policies-for-many-core-systems/ELI5_notes.md) | <a href="https://doi.org/10.1145/3725843.3756028" target="_blank" rel="noopener noreferrer">ğŸ”— ç›´è¾¾åŸæ–‡</a>

---

## Learning to Walk: Architecting Learned Virtual Memory Translation
> **Authors:** Kaiyang Zhao, Yuang Chen, Xenia Xu, et al.  
> **Affiliations:** Carnegie Mellon University, Meta, Intel  
> **Venue:** MICRO 2025

è®ºæ–‡æå‡ºLearned Virtual Memory (LVM)ï¼Œä¸€ç§åŸºäºå­¦ä¹ å‹ç´¢å¼•çš„é¡µè¡¨ç»“æ„ï¼Œæ—¨åœ¨å®ç°é«˜æ•ˆçš„å•æ¬¡è®¿é—®åœ°å€ç¿»è¯‘ã€‚LVMé€šè¿‡åŠ¨æ€é€‚åº”åº”ç”¨è™šæ‹Ÿåœ°å€ç©ºé—´çš„è§„å¾‹æ€§ï¼Œä½¿ç”¨è½»é‡çº§çº¿æ€§æ¨¡å‹æ„å»ºç´¢å¼•ï¼Œè§£å†³äº†ä¼ ç»Ÿé¡µè¡¨å¤šçº§éå†å’Œå“ˆå¸Œé¡µè¡¨é«˜å†²çªç‡çš„é—®é¢˜ã€‚å®éªŒè¡¨æ˜ï¼ŒLVMç›¸æ¯”åŸºæ•°é¡µè¡¨å¹³å‡å‡å°‘44%çš„åœ°å€ç¿»è¯‘å¼€é”€ï¼Œæå‡åº”ç”¨æ‰§è¡Œé€Ÿåº¦2-27%ï¼Œæ€§èƒ½æ¥è¿‘ç†æƒ³é¡µè¡¨ï¼ˆå·®è·<1%ï¼‰ã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/learning-to-walk-architecting-learned-virtual-memory-translation/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/learning-to-walk-architecting-learned-virtual-memory-translation/figs_notes.md) | [ğŸ‘¶ é€šä¿—è§£é‡Š](../../notes_repo/learning-to-walk-architecting-learned-virtual-memory-translation/ELI5_notes.md) | <a href="https://doi.org/10.1145/3725843.3756093" target="_blank" rel="noopener noreferrer">ğŸ”— ç›´è¾¾åŸæ–‡</a>

---

## SHADOW: Simultaneous Multi-Threading Architecture with Asymmetric Threads
> **Authors:** Ishita Chaturvedi, Bhargav Reddy Godala, Abiram Gangavaram, et al.  
> **Affiliations:** Princeton University, University of British Columbia, Microsoft, University of California Santa Cruz, AheadComputing  
> **Venue:** MICRO 2025

è®ºæ–‡æå‡ºSHADOWï¼Œé¦–ä¸ªæ”¯æŒä¹±åºï¼ˆOoOï¼‰ä¸é¡ºåºï¼ˆInOï¼‰çº¿ç¨‹å¹¶å‘æ‰§è¡Œçš„éå¯¹ç§°SMTæ¶æ„ï¼ŒåŠ¨æ€å¹³è¡¡æŒ‡ä»¤çº§å¹¶è¡Œï¼ˆILPï¼‰ä¸çº¿ç¨‹çº§å¹¶è¡Œï¼ˆTLPï¼‰ã€‚é€šè¿‡è½¯ä»¶å·¥ä½œçªƒå–æœºåˆ¶è‡ªé€‚åº”åˆ†é…è´Ÿè½½ï¼Œåœ¨9ä¸ªåŸºå‡†æµ‹è¯•ä¸­ç›¸æ¯”ä¼ ç»ŸOoO CPUæœ€é«˜æé€Ÿ3.16å€ï¼Œå¹³å‡æå‡1.33å€ï¼Œä»…å¢åŠ 1%é¢ç§¯ä¸åŠŸè€—å¼€é”€ã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/shadow-simultaneous-multi-threading-architecture-with-asymmetric-threads/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/shadow-simultaneous-multi-threading-architecture-with-asymmetric-threads/figs_notes.md) | [ğŸ‘¶ é€šä¿—è§£é‡Š](../../notes_repo/shadow-simultaneous-multi-threading-architecture-with-asymmetric-threads/ELI5_notes.md) | <a href="https://doi.org/10.1145/3725843.3756070" target="_blank" rel="noopener noreferrer">ğŸ”— ç›´è¾¾åŸæ–‡</a>

---

## ATR: Out-of-Order Register Release Exploiting Atomic Regions
> **Authors:** Yinyuan Zhao, Surim Oh, Mingsheng Xu, et al.  
> **Affiliations:** University of California, Santa Cruz  
> **Venue:** MICRO 2025

è®ºæ–‡æå‡ºATRæŠ€æœ¯ï¼Œé€šè¿‡è¯†åˆ«ä¸å«åˆ†æ”¯å’Œå¼‚å¸¸æŒ‡ä»¤çš„åŸå­æäº¤åŒºåŸŸï¼Œå®ç°å¯„å­˜å™¨çš„å®‰å…¨ä¹±åºé‡Šæ”¾ã€‚è¯¥æ–¹æ³•æ— éœ€å½±å­å¯„å­˜å™¨æˆ–å¤æ‚æ¢å¤æœºåˆ¶ï¼Œåœ¨SPEC2017intä¸Šå¹³å‡æå‡5.13%ï¼ˆ64é¡¹å¯„å­˜å™¨æ–‡ä»¶ï¼‰æ€§èƒ½ï¼Œæˆ–åœ¨ä¿æŒæ€§èƒ½æŸå¤±<3%æ—¶å‡å°‘27.1%å¯„å­˜å™¨æ–‡ä»¶å¤§å°ã€‚

[ğŸ“„ è®ºæ–‡ç¬”è®°](../../notes_repo/atr-out-of-order-register-release-exploiting-atomic-regions/paper_notes.md) | [ğŸ“Š å›¾è¡¨è§£æ](../../notes_repo/atr-out-of-order-register-release-exploiting-atomic-regions/figs_notes.md) | [ğŸ‘¶ é€šä¿—è§£é‡Š](../../notes_repo/atr-out-of-order-register-release-exploiting-atomic-regions/ELI5_notes.md) | <a href="https://doi.org/10.1145/3725843.3756135" target="_blank" rel="noopener noreferrer">ğŸ”— ç›´è¾¾åŸæ–‡</a>

---
