<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/MCA/HardwareUnits/RegisterFile.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_e10184ddeeb4432dba6c949335d8ab8d.html">MCA</a></li><li class="navelem"><a class="el" href="dir_6174df76bdd178a8864b056604028b30.html">HardwareUnits</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RegisterFile.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="RegisterFile_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===--------------------- RegisterFile.h -----------------------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// This file defines a register mapping file class.  This class is responsible</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// for managing hardware register files and the tracking of data dependencies</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/// between registers.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#ifndef LLVM_MCA_REGISTER_FILE_H</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#define LLVM_MCA_REGISTER_FILE_H</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="APInt_8h.html">llvm/ADT/APInt.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSchedule_8h.html">llvm/MC/MCSchedule.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSubtargetInfo_8h.html">llvm/MC/MCSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="HardwareUnit_8h.html">llvm/MCA/HardwareUnits/HardwareUnit.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2Error_8h.html">llvm/Support/Error.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">namespace </span>mca {</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">class </span>ReadState;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">class </span>WriteState;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">class </span>WriteRef;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">/// Manages hardware register files, and tracks register definitions for</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/// register renaming purposes.</span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1RegisterFile.html">   36</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1mca_1_1RegisterFile.html">RegisterFile</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1mca_1_1HardwareUnit.html">HardwareUnit</a> {</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;MRI;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <span class="comment">// class RegisterMappingTracker is a  physical register file (PRF) descriptor.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <span class="comment">// There is one RegisterMappingTracker for every PRF definition in the</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="comment">// scheduling model.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <span class="comment">// An instance of RegisterMappingTracker tracks the number of physical</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <span class="comment">// registers available for renaming. It also tracks  the number of register</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="comment">// moves eliminated per cycle.</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="keyword">struct </span>RegisterMappingTracker {</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <span class="comment">// The total number of physical registers that are available in this</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <span class="comment">// register file for register renaming purpouses.  A value of zero for this</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <span class="comment">// field means: this register file has an unbounded number of physical</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <span class="comment">// registers.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> NumPhysRegs;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <span class="comment">// Number of physical registers that are currently in use.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="keywordtype">unsigned</span> NumUsedPhysRegs;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <span class="comment">// Maximum number of register moves that can be eliminated by this PRF every</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="comment">// cycle. A value of zero means that there is no limit in the number of</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="comment">// moves which can be eliminated every cycle.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> MaxMoveEliminatedPerCycle;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <span class="comment">// Number of register moves eliminated during this cycle.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="comment">// This value is increased by one every time a register move is eliminated.</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="comment">// Every new cycle, this value is reset to zero.</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <span class="comment">// A move can be eliminated only if MaxMoveEliminatedPerCycle is zero, or if</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <span class="comment">// NumMoveEliminated is less than MaxMoveEliminatedPerCycle.</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="keywordtype">unsigned</span> NumMoveEliminated;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="comment">// If set, move elimination is restricted to zero-register moves only.</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="keywordtype">bool</span> AllowZeroMoveEliminationOnly;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    RegisterMappingTracker(<span class="keywordtype">unsigned</span> NumPhysRegisters,</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                           <span class="keywordtype">unsigned</span> MaxMoveEliminated = 0U,</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                           <span class="keywordtype">bool</span> AllowZeroMoveElimOnly = <span class="keyword">false</span>)</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        : NumPhysRegs(NumPhysRegisters), NumUsedPhysRegs(0),</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;          MaxMoveEliminatedPerCycle(MaxMoveEliminated), NumMoveEliminated(0U),</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;          AllowZeroMoveEliminationOnly(AllowZeroMoveElimOnly) {}</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  };</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="comment">// A vector of register file descriptors.  This set always contains at least</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="comment">// one entry. Entry at index #0 is reserved.  That entry describes a register</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="comment">// file with an unbounded number of physical registers that &quot;sees&quot; all the</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="comment">// hardware registers declared by the target (i.e. all the register</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="comment">// definitions in the target specific `XYZRegisterInfo.td` - where `XYZ` is</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="comment">// the target name).</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="comment">// Users can limit the number of physical registers that are available in</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="comment">// regsiter file #0 specifying command line flag `-register-file-size=&lt;uint&gt;`.</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;RegisterMappingTracker, 4&gt;</a> RegisterFiles;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="comment">// This type is used to propagate information about the owner of a register,</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="comment">// and the cost of allocating it in the PRF. Register cost is defined as the</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="comment">// number of physical registers consumed by the PRF to allocate a user</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="comment">// register.</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="comment">// For example: on X86 BtVer2, a YMM register consumes 2 128-bit physical</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="comment">// registers. So, the cost of allocating a YMM register in BtVer2 is 2.</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="keyword">using</span> IndexPlusCostPairTy = std::pair&lt;unsigned, unsigned&gt;;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="comment">// Struct RegisterRenamingInfo is used to map logical registers to register</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="comment">// files.</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="comment">// There is a RegisterRenamingInfo object for every logical register defined</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="comment">// by the target. RegisteRenamingInfo objects are stored into vector</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="comment">// `RegisterMappings`, and MCPhysReg IDs can be used to reference</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="comment">// elements in that vector.</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="comment">// Each RegisterRenamingInfo is owned by a PRF, and field `IndexPlusCost`</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="comment">// specifies both the owning PRF, as well as the number of physical registers</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="comment">// consumed at register renaming stage.</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="comment">// Field `AllowMoveElimination` is set for registers that are used as</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="comment">// destination by optimizable register moves.</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="comment">// Field `AliasRegID` is set by writes from register moves that have been</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="comment">// eliminated at register renaming stage. A move eliminated at register</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="comment">// renaming stage is effectively bypassed, and its write aliases the source</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="comment">// register definition.</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="keyword">struct </span>RegisterRenamingInfo {</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    IndexPlusCostPairTy IndexPlusCost;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <a class="code" href="classuint16__t.html">MCPhysReg</a> RenameAs;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <a class="code" href="classuint16__t.html">MCPhysReg</a> AliasRegID;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="keywordtype">bool</span> AllowMoveElimination;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    RegisterRenamingInfo()</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        : IndexPlusCost(std::make_pair(0U, 1U)), RenameAs(0U), AliasRegID(0U),</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;          AllowMoveElimination(<span class="keyword">false</span>) {}</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  };</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="comment">// RegisterMapping objects are mainly used to track physical register</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="comment">// definitions and resolve data dependencies.</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="comment">// Every register declared by the Target is associated with an instance of</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="comment">// RegisterMapping. RegisterMapping objects keep track of writes to a logical</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="comment">// register.  That information is used by class RegisterFile to resolve data</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="comment">// dependencies, and correctly set latencies for register uses.</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="comment">// This implementation does not allow overlapping register files. The only</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="comment">// register file that is allowed to overlap with other register files is</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="comment">// register file #0. If we exclude register #0, every register is &quot;owned&quot; by</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="comment">// at most one register file.</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="keyword">using</span> RegisterMapping = std::pair&lt;WriteRef, RegisterRenamingInfo&gt;;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="comment">// There is one entry per each register defined by the target.</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  std::vector&lt;RegisterMapping&gt; RegisterMappings;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="comment">// Used to track zero registers. There is one bit for each register defined by</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="comment">// the target. Bits are set for registers that are known to be zero.</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> ZeroRegisters;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="comment">// This method creates a new register file descriptor.</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="comment">// The new register file owns all of the registers declared by register</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="comment">// classes in the &#39;RegisterClasses&#39; set.</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="comment">// Processor models allow the definition of RegisterFile(s) via tablegen. For</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="comment">// example, this is a tablegen definition for a x86 register file for</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="comment">// XMM[0-15] and YMM[0-15], that allows up to 60 renames (each rename costs 1</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="comment">// physical register).</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="comment">//    def FPRegisterFile : RegisterFile&lt;60, [VR128RegClass, VR256RegClass]&gt;</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="comment">// Here FPRegisterFile contains all the registers defined by register class</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="comment">// VR128RegClass and VR256RegClass. FPRegisterFile implements 60</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="comment">// registers which can be used for register renaming purpose.</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="keywordtype">void</span> addRegisterFile(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterFileDesc.html">MCRegisterFileDesc</a> &amp;RF,</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                       <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCRegisterCostEntry&gt;</a> Entries);</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="comment">// Consumes physical registers in each register file specified by the</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="comment">// `IndexPlusCostPairTy`. This method is called from `addRegisterMapping()`.</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="keywordtype">void</span> allocatePhysRegs(<span class="keyword">const</span> RegisterRenamingInfo &amp;<a class="code" href="structllvm_1_1Entry.html">Entry</a>,</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                        <a class="code" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef&lt;unsigned&gt;</a> UsedPhysRegs);</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="comment">// Releases previously allocated physical registers from the register file(s).</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="comment">// This method is called from `invalidateRegisterMapping()`.</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keywordtype">void</span> freePhysRegs(<span class="keyword">const</span> RegisterRenamingInfo &amp;Entry,</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                    <a class="code" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef&lt;unsigned&gt;</a> FreedPhysRegs);</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="comment">// Collects writes that are in a RAW dependency with RS.</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="comment">// This method is called from `addRegisterRead()`.</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="keywordtype">void</span> collectWrites(<span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1ReadState.html">ReadState</a> &amp;RS,</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;WriteRef&gt;</a> &amp;Writes) <span class="keyword">const</span>;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="comment">// Create an instance of RegisterMappingTracker for every register file</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="comment">// specified by the processor model.</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="comment">// If no register file is specified, then this method creates a default</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="comment">// register file with an unbounded number of physical registers.</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="keywordtype">void</span> initialize(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;SM, <span class="keywordtype">unsigned</span> NumRegs);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#a9d1dda94e57c587ddfcf918ee75630c6">RegisterFile</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;SM, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;mri,</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;               <span class="keywordtype">unsigned</span> NumRegs = 0);</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="comment">// This method updates the register mappings inserting a new register</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="comment">// definition. This method is also responsible for updating the number of</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="comment">// allocated physical registers in each register file modified by the write.</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="comment">// No physical regiser is allocated if this write is from a zero-idiom.</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#a25dd8effff24d6d3273181f469154ee5">addRegisterWrite</a>(<a class="code" href="classllvm_1_1mca_1_1WriteRef.html">WriteRef</a> Write, <a class="code" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef&lt;unsigned&gt;</a> UsedPhysRegs);</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="comment">// Collect writes that are in a data dependency with RS, and update RS</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="comment">// internal state.</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#aa27ad78489e8c685d427e45e6c4bc14d">addRegisterRead</a>(<a class="code" href="classllvm_1_1mca_1_1ReadState.html">ReadState</a> &amp;RS, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="comment">// Removes write \param WS from the register mappings.</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="comment">// Physical registers may be released to reflect this update.</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="comment">// No registers are released if this write is from a zero-idiom.</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#a7a65825cbd0e2859b88d170184507982">removeRegisterWrite</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1WriteState.html">WriteState</a> &amp;WS,</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                           <a class="code" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef&lt;unsigned&gt;</a> FreedPhysRegs);</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="comment">// Returns true if a move from RS to WS can be eliminated.</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="comment">// On success, it updates WriteState by setting flag `WS.isEliminated`.</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="comment">// If RS is a read from a zero register, and WS is eliminated, then</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="comment">// `WS.WritesZero` is also set, so that method addRegisterWrite() would not</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="comment">// reserve a physical register for it.</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#a8f5e9720a8d6dff9e445745a342b9af8">tryEliminateMove</a>(<a class="code" href="classllvm_1_1mca_1_1WriteState.html">WriteState</a> &amp;WS, <a class="code" href="classllvm_1_1mca_1_1ReadState.html">ReadState</a> &amp;RS);</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="comment">// Checks if there are enough physical registers in the register files.</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="comment">// Returns a &quot;response mask&quot; where each bit represents the response from a</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <span class="comment">// different register file.  A mask of all zeroes means that all register</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="comment">// files are available.  Otherwise, the mask can be used to identify which</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="comment">// register file was busy.  This sematic allows us to classify dispatch</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="comment">// stalls caused by the lack of register file resources.</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="comment">// Current implementation can simulate up to 32 register files (including the</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="comment">// special register file at index #0).</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#a334c8ec1d332c32d8c8d8cff78cc6deb">isAvailable</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> Regs) <span class="keyword">const</span>;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="comment">// Returns the number of PRFs implemented by this processor.</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1RegisterFile.html#a51c3696cb86065fccf0e3fed349f1bdd">  226</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#a51c3696cb86065fccf0e3fed349f1bdd">getNumRegisterFiles</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> RegisterFiles.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>(); }</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="comment">// Notify each PRF that a new cycle just started.</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#a55d698cb7776a4b4a824bd6450662e94">cycleStart</a>();</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#a2055c0850627bf2b455c883667b78f3d">dump</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;};</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;} <span class="comment">// namespace mca</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;} <span class="comment">// namespace llvm</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#endif // LLVM_MCA_REGISTER_FILE_H</span></div><div class="ttc" id="MCSubtargetInfo_8h_html"><div class="ttname"><a href="MCSubtargetInfo_8h.html">MCSubtargetInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1RegisterFile_html_a2055c0850627bf2b455c883667b78f3d"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a2055c0850627bf2b455c883667b78f3d">llvm::mca::RegisterFile::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00475">RegisterFile.cpp:475</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1RegisterFile_html_a25dd8effff24d6d3273181f469154ee5"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a25dd8effff24d6d3273181f469154ee5">llvm::mca::RegisterFile::addRegisterWrite</a></div><div class="ttdeci">void addRegisterWrite(WriteRef Write, MutableArrayRef&lt; unsigned &gt; UsedPhysRegs)</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00147">RegisterFile.cpp:147</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1RegisterFile_html_a51c3696cb86065fccf0e3fed349f1bdd"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a51c3696cb86065fccf0e3fed349f1bdd">llvm::mca::RegisterFile::getNumRegisterFiles</a></div><div class="ttdeci">unsigned getNumRegisterFiles() const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8h_source.html#l00226">RegisterFile.h:226</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1RegisterFile_html_a334c8ec1d332c32d8c8d8cff78cc6deb"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a334c8ec1d332c32d8c8d8cff78cc6deb">llvm::mca::RegisterFile::isAvailable</a></div><div class="ttdeci">unsigned isAvailable(ArrayRef&lt; MCPhysReg &gt; Regs) const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00427">RegisterFile.cpp:427</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1ReadState_html"><div class="ttname"><a href="classllvm_1_1mca_1_1ReadState.html">llvm::mca::ReadState</a></div><div class="ttdoc">Tracks register operand latency in cycles. </div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00227">Instruction.h:227</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterFileDesc_html"><div class="ttname"><a href="structllvm_1_1MCRegisterFileDesc.html">llvm::MCRegisterFileDesc</a></div><div class="ttdoc">A register file descriptor. </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00157">MCSchedule.h:157</a></div></div>
<div class="ttc" id="APInt_8h_html"><div class="ttname"><a href="APInt_8h.html">APInt.h</a></div><div class="ttdoc">This file implements a class to represent arbitrary precision integral constant values and operations...</div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00128">MCRegisterInfo.h:128</a></div></div>
<div class="ttc" id="Support_2Error_8h_html"><div class="ttname"><a href="Support_2Error_8h.html">Error.h</a></div></div>
<div class="ttc" id="classllvm_1_1MutableArrayRef_html"><div class="ttname"><a href="classllvm_1_1MutableArrayRef.html">llvm::MutableArrayRef</a></div><div class="ttdoc">MutableArrayRef - Represent a mutable reference to an array (0 or more elements consecutively in memo...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00300">ArrayRef.h:300</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1RegisterFile_html"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html">llvm::mca::RegisterFile</a></div><div class="ttdoc">Manages hardware register files, and tracks register definitions for register renaming purposes...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8h_source.html#l00036">RegisterFile.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1RegisterFile_html_a9d1dda94e57c587ddfcf918ee75630c6"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a9d1dda94e57c587ddfcf918ee75630c6">llvm::mca::RegisterFile::RegisterFile</a></div><div class="ttdeci">RegisterFile(const MCSchedModel &amp;SM, const MCRegisterInfo &amp;mri, unsigned NumRegs=0)</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00025">RegisterFile.cpp:25</a></div></div>
<div class="ttc" id="HardwareUnit_8h_html"><div class="ttname"><a href="HardwareUnit_8h.html">HardwareUnit.h</a></div><div class="ttdoc">This file defines a base class for describing a simulated hardware unit. </div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_ac8624043115fb3a5076c964820001b61"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">llvm::SmallVectorBase::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00052">SmallVector.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1RegisterFile_html_a7a65825cbd0e2859b88d170184507982"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a7a65825cbd0e2859b88d170184507982">llvm::mca::RegisterFile::removeRegisterWrite</a></div><div class="ttdeci">void removeRegisterWrite(const WriteState &amp;WS, MutableArrayRef&lt; unsigned &gt; FreedPhysRegs)</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00243">RegisterFile.cpp:243</a></div></div>
<div class="ttc" id="MCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1HardwareUnit_html"><div class="ttname"><a href="classllvm_1_1mca_1_1HardwareUnit.html">llvm::mca::HardwareUnit</a></div><div class="ttdef"><b>Definition:</b> <a href="HardwareUnit_8h_source.html#l00021">HardwareUnit.h:21</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector&lt; RegisterMappingTracker, 4 &gt;</a></div></div>
<div class="ttc" id="structllvm_1_1Entry_html"><div class="ttname"><a href="structllvm_1_1Entry.html">llvm::Entry</a></div><div class="ttdef"><b>Definition:</b> <a href="TimeProfiler_8cpp_source.html#l00035">TimeProfiler.cpp:35</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1WriteState_html"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteState.html">llvm::mca::WriteState</a></div><div class="ttdoc">Tracks uses of a register definition (e.g. </div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00099">Instruction.h:99</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1WriteRef_html"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html">llvm::mca::WriteRef</a></div><div class="ttdoc">A reference to a register write. </div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00602">Instruction.h:602</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00069">APInt.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1RegisterFile_html_aa27ad78489e8c685d427e45e6c4bc14d"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#aa27ad78489e8c685d427e45e6c4bc14d">llvm::mca::RegisterFile::addRegisterRead</a></div><div class="ttdeci">void addRegisterRead(ReadState &amp;RS, const MCSubtargetInfo &amp;STI) const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00398">RegisterFile.cpp:398</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00074">MCSubtargetInfo.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1RegisterFile_html_a8f5e9720a8d6dff9e445745a342b9af8"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a8f5e9720a8d6dff9e445745a342b9af8">llvm::mca::RegisterFile::tryEliminateMove</a></div><div class="ttdeci">bool tryEliminateMove(WriteState &amp;WS, ReadState &amp;RS)</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00291">RegisterFile.cpp:291</a></div></div>
<div class="ttc" id="MCSchedule_8h_html"><div class="ttname"><a href="MCSchedule_8h.html">MCSchedule.h</a></div></div>
<div class="ttc" id="SmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html">llvm::MCSchedModel</a></div><div class="ttdoc">Machine model for scheduling, bundling, and heuristics. </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00244">MCSchedule.h:244</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1RegisterFile_html_a55d698cb7776a4b4a824bd6450662e94"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a55d698cb7776a4b4a824bd6450662e94">llvm::mca::RegisterFile::cycleStart</a></div><div class="ttdeci">void cycleStart()</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00061">RegisterFile.cpp:61</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:08:23 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
