// Seed: 1677485592
module module_0 (
    output tri id_0,
    output tri id_1
);
  wor   id_3 = 1;
  wire  id_4;
  uwire id_5;
  wire  id_6;
  wor   id_7 = 1'b0 - "";
  assign id_5 = id_3;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input tri id_2,
    input wor id_3,
    output wor id_4,
    output supply1 id_5,
    output tri0 id_6,
    output uwire id_7,
    input wor id_8,
    output tri1 id_9
);
  wire id_11;
  tri0 id_12;
  assign id_12 = 1'b0;
  module_0(
      id_5, id_4
  );
endmodule
