<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: Nvmctrl Struct Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a>  </div>
  <div class="headertitle">
<div class="title">Nvmctrl Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_r21___n_v_m_c_t_r_l.html">Non-Volatile Memory Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="Nvmctrl" -->
<p>NVMCTRL APB hardware registers.  
 <a href="struct_nvmctrl.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="comp__nvmctrl_8h_source.html">comp_nvmctrl.h</a>&gt;</code></p>

<p><a href="struct_nvmctrl-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e8613746f6e54c152a3eb2405ab30ef"></a><!-- doxytag: member="Nvmctrl::CTRLA" ref="a7e8613746f6e54c152a3eb2405ab30ef" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html">NVMCTRL_CTRLA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_nvmctrl.html#a7e8613746f6e54c152a3eb2405ab30ef">CTRLA</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00 (R/W 16) Control A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba0e2a481e283b58cdadcdd7b2fd4c00"></a><!-- doxytag: member="Nvmctrl::Reserved1" ref="aba0e2a481e283b58cdadcdd7b2fd4c00" args="[0x2]" -->
<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b> [0x2]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a44b8fc771ac33929c8f1f4918c670770"></a><!-- doxytag: member="Nvmctrl::CTRLB" ref="a44b8fc771ac33929c8f1f4918c670770" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html">NVMCTRL_CTRLB_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_nvmctrl.html#a44b8fc771ac33929c8f1f4918c670770">CTRLB</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x04 (R/W 32) Control B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae8b9ef6b47510b9a4b83cb5270430bf8"></a><!-- doxytag: member="Nvmctrl::PARAM" ref="ae8b9ef6b47510b9a4b83cb5270430bf8" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html">NVMCTRL_PARAM_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_nvmctrl.html#ae8b9ef6b47510b9a4b83cb5270430bf8">PARAM</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x08 (R/W 32) NVM Parameter. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c7db1c3ef2a8a290f214ae45db87a83"></a><!-- doxytag: member="Nvmctrl::INTENCLR" ref="a7c7db1c3ef2a8a290f214ae45db87a83" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html">NVMCTRL_INTENCLR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_nvmctrl.html#a7c7db1c3ef2a8a290f214ae45db87a83">INTENCLR</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0C (R/W 8) Interrupt Enable Clear. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3cc311117d0045e4fe4029810a6dd649"></a><!-- doxytag: member="Nvmctrl::Reserved2" ref="a3cc311117d0045e4fe4029810a6dd649" args="[0x3]" -->
<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b> [0x3]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a47dd09a378257903197d6d6e47f8ff2e"></a><!-- doxytag: member="Nvmctrl::INTENSET" ref="a47dd09a378257903197d6d6e47f8ff2e" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html">NVMCTRL_INTENSET_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_nvmctrl.html#a47dd09a378257903197d6d6e47f8ff2e">INTENSET</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x10 (R/W 8) Interrupt Enable Set. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abb17a4efe24c204df3385a92a1f00529"></a><!-- doxytag: member="Nvmctrl::Reserved3" ref="abb17a4efe24c204df3385a92a1f00529" args="[0x3]" -->
<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b> [0x3]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa275ec3e71b3fd5455175d593b317548"></a><!-- doxytag: member="Nvmctrl::INTFLAG" ref="aa275ec3e71b3fd5455175d593b317548" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html">NVMCTRL_INTFLAG_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_nvmctrl.html#aa275ec3e71b3fd5455175d593b317548">INTFLAG</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x14 (R/W 8) Interrupt Flag Status and Clear. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c6b67e9bad8f98b316e65a82dac121f"></a><!-- doxytag: member="Nvmctrl::Reserved4" ref="a4c6b67e9bad8f98b316e65a82dac121f" args="[0x3]" -->
<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b> [0x3]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5fc8ec2dbe51c30255cdb8f274827fd5"></a><!-- doxytag: member="Nvmctrl::STATUS" ref="a5fc8ec2dbe51c30255cdb8f274827fd5" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html">NVMCTRL_STATUS_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_nvmctrl.html#a5fc8ec2dbe51c30255cdb8f274827fd5">STATUS</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x18 (R/W 16) Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa0bfe17dbfa527a818aab01536dc3c14"></a><!-- doxytag: member="Nvmctrl::Reserved5" ref="aa0bfe17dbfa527a818aab01536dc3c14" args="[0x2]" -->
<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b> [0x2]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a839fdde23536d0554617f373c57e702f"></a><!-- doxytag: member="Nvmctrl::ADDR" ref="a839fdde23536d0554617f373c57e702f" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_n_v_m_c_t_r_l___a_d_d_r___type.html">NVMCTRL_ADDR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_nvmctrl.html#a839fdde23536d0554617f373c57e702f">ADDR</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1C (R/W 32) Address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2e713321a8bcdb784dff050f63023fe3"></a><!-- doxytag: member="Nvmctrl::LOCK" ref="a2e713321a8bcdb784dff050f63023fe3" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_n_v_m_c_t_r_l___l_o_c_k___type.html">NVMCTRL_LOCK_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_nvmctrl.html#a2e713321a8bcdb784dff050f63023fe3">LOCK</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x20 (R/W 16) Lock Section. <br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>NVMCTRL APB hardware registers. </p>
</div><hr/>The documentation for this struct was generated from the following file:<ul>
<li>F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/<a class="el" href="comp__nvmctrl_8h_source.html">comp_nvmctrl.h</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:17 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
