
stm32f407vg_SD_CARD_SPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007888  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08007a10  08007a10  00017a10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007a2c  08007a2c  000200a4  2**0
                  CONTENTS
  4 .ARM          00000008  08007a2c  08007a2c  00017a2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007a34  08007a34  000200a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007a34  08007a34  00017a34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007a38  08007a38  00017a38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a4  20000000  08007a3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200a4  2**0
                  CONTENTS
 10 .bss          0000288c  200000a4  200000a4  000200a4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002930  20002930  000200a4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ffca  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004016  00000000  00000000  0004009e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001518  00000000  00000000  000440b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001398  00000000  00000000  000455d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002514f  00000000  00000000  00046968  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d2e9  00000000  00000000  0006bab7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d2750  00000000  00000000  00088da0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0015b4f0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005af4  00000000  00000000  0015b544  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000a4 	.word	0x200000a4
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080079f8 	.word	0x080079f8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000a8 	.word	0x200000a8
 80001c4:	080079f8 	.word	0x080079f8

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001dc:	f000 b96e 	b.w	80004bc <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468c      	mov	ip, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	f040 8083 	bne.w	800030e <__udivmoddi4+0x116>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d947      	bls.n	800029e <__udivmoddi4+0xa6>
 800020e:	fab2 f282 	clz	r2, r2
 8000212:	b142      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000214:	f1c2 0020 	rsb	r0, r2, #32
 8000218:	fa24 f000 	lsr.w	r0, r4, r0
 800021c:	4091      	lsls	r1, r2
 800021e:	4097      	lsls	r7, r2
 8000220:	ea40 0c01 	orr.w	ip, r0, r1
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbbc f6f8 	udiv	r6, ip, r8
 8000230:	fa1f fe87 	uxth.w	lr, r7
 8000234:	fb08 c116 	mls	r1, r8, r6, ip
 8000238:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023c:	fb06 f10e 	mul.w	r1, r6, lr
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18fb      	adds	r3, r7, r3
 8000246:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 800024a:	f080 8119 	bcs.w	8000480 <__udivmoddi4+0x288>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8116 	bls.w	8000480 <__udivmoddi4+0x288>
 8000254:	3e02      	subs	r6, #2
 8000256:	443b      	add	r3, r7
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000260:	fb08 3310 	mls	r3, r8, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fe0e 	mul.w	lr, r0, lr
 800026c:	45a6      	cmp	lr, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	193c      	adds	r4, r7, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000276:	f080 8105 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800027a:	45a6      	cmp	lr, r4
 800027c:	f240 8102 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000280:	3802      	subs	r0, #2
 8000282:	443c      	add	r4, r7
 8000284:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000288:	eba4 040e 	sub.w	r4, r4, lr
 800028c:	2600      	movs	r6, #0
 800028e:	b11d      	cbz	r5, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c5 4300 	strd	r4, r3, [r5]
 8000298:	4631      	mov	r1, r6
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	b902      	cbnz	r2, 80002a2 <__udivmoddi4+0xaa>
 80002a0:	deff      	udf	#255	; 0xff
 80002a2:	fab2 f282 	clz	r2, r2
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d150      	bne.n	800034c <__udivmoddi4+0x154>
 80002aa:	1bcb      	subs	r3, r1, r7
 80002ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002b0:	fa1f f887 	uxth.w	r8, r7
 80002b4:	2601      	movs	r6, #1
 80002b6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ba:	0c21      	lsrs	r1, r4, #16
 80002bc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002c0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002c4:	fb08 f30c 	mul.w	r3, r8, ip
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d907      	bls.n	80002dc <__udivmoddi4+0xe4>
 80002cc:	1879      	adds	r1, r7, r1
 80002ce:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80002d2:	d202      	bcs.n	80002da <__udivmoddi4+0xe2>
 80002d4:	428b      	cmp	r3, r1
 80002d6:	f200 80e9 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 80002da:	4684      	mov	ip, r0
 80002dc:	1ac9      	subs	r1, r1, r3
 80002de:	b2a3      	uxth	r3, r4
 80002e0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002e4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002e8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002ec:	fb08 f800 	mul.w	r8, r8, r0
 80002f0:	45a0      	cmp	r8, r4
 80002f2:	d907      	bls.n	8000304 <__udivmoddi4+0x10c>
 80002f4:	193c      	adds	r4, r7, r4
 80002f6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002fa:	d202      	bcs.n	8000302 <__udivmoddi4+0x10a>
 80002fc:	45a0      	cmp	r8, r4
 80002fe:	f200 80d9 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 8000302:	4618      	mov	r0, r3
 8000304:	eba4 0408 	sub.w	r4, r4, r8
 8000308:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800030c:	e7bf      	b.n	800028e <__udivmoddi4+0x96>
 800030e:	428b      	cmp	r3, r1
 8000310:	d909      	bls.n	8000326 <__udivmoddi4+0x12e>
 8000312:	2d00      	cmp	r5, #0
 8000314:	f000 80b1 	beq.w	800047a <__udivmoddi4+0x282>
 8000318:	2600      	movs	r6, #0
 800031a:	e9c5 0100 	strd	r0, r1, [r5]
 800031e:	4630      	mov	r0, r6
 8000320:	4631      	mov	r1, r6
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	fab3 f683 	clz	r6, r3
 800032a:	2e00      	cmp	r6, #0
 800032c:	d14a      	bne.n	80003c4 <__udivmoddi4+0x1cc>
 800032e:	428b      	cmp	r3, r1
 8000330:	d302      	bcc.n	8000338 <__udivmoddi4+0x140>
 8000332:	4282      	cmp	r2, r0
 8000334:	f200 80b8 	bhi.w	80004a8 <__udivmoddi4+0x2b0>
 8000338:	1a84      	subs	r4, r0, r2
 800033a:	eb61 0103 	sbc.w	r1, r1, r3
 800033e:	2001      	movs	r0, #1
 8000340:	468c      	mov	ip, r1
 8000342:	2d00      	cmp	r5, #0
 8000344:	d0a8      	beq.n	8000298 <__udivmoddi4+0xa0>
 8000346:	e9c5 4c00 	strd	r4, ip, [r5]
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0xa0>
 800034c:	f1c2 0320 	rsb	r3, r2, #32
 8000350:	fa20 f603 	lsr.w	r6, r0, r3
 8000354:	4097      	lsls	r7, r2
 8000356:	fa01 f002 	lsl.w	r0, r1, r2
 800035a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800035e:	40d9      	lsrs	r1, r3
 8000360:	4330      	orrs	r0, r6
 8000362:	0c03      	lsrs	r3, r0, #16
 8000364:	fbb1 f6fe 	udiv	r6, r1, lr
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000370:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000374:	fb06 f108 	mul.w	r1, r6, r8
 8000378:	4299      	cmp	r1, r3
 800037a:	fa04 f402 	lsl.w	r4, r4, r2
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x19c>
 8000380:	18fb      	adds	r3, r7, r3
 8000382:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000386:	f080 808d 	bcs.w	80004a4 <__udivmoddi4+0x2ac>
 800038a:	4299      	cmp	r1, r3
 800038c:	f240 808a 	bls.w	80004a4 <__udivmoddi4+0x2ac>
 8000390:	3e02      	subs	r6, #2
 8000392:	443b      	add	r3, r7
 8000394:	1a5b      	subs	r3, r3, r1
 8000396:	b281      	uxth	r1, r0
 8000398:	fbb3 f0fe 	udiv	r0, r3, lr
 800039c:	fb0e 3310 	mls	r3, lr, r0, r3
 80003a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003a4:	fb00 f308 	mul.w	r3, r0, r8
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x1c4>
 80003ac:	1879      	adds	r1, r7, r1
 80003ae:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80003b2:	d273      	bcs.n	800049c <__udivmoddi4+0x2a4>
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d971      	bls.n	800049c <__udivmoddi4+0x2a4>
 80003b8:	3802      	subs	r0, #2
 80003ba:	4439      	add	r1, r7
 80003bc:	1acb      	subs	r3, r1, r3
 80003be:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003c2:	e778      	b.n	80002b6 <__udivmoddi4+0xbe>
 80003c4:	f1c6 0c20 	rsb	ip, r6, #32
 80003c8:	fa03 f406 	lsl.w	r4, r3, r6
 80003cc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003d0:	431c      	orrs	r4, r3
 80003d2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003d6:	fa01 f306 	lsl.w	r3, r1, r6
 80003da:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003de:	fa21 f10c 	lsr.w	r1, r1, ip
 80003e2:	431f      	orrs	r7, r3
 80003e4:	0c3b      	lsrs	r3, r7, #16
 80003e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003ea:	fa1f f884 	uxth.w	r8, r4
 80003ee:	fb0e 1119 	mls	r1, lr, r9, r1
 80003f2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80003f6:	fb09 fa08 	mul.w	sl, r9, r8
 80003fa:	458a      	cmp	sl, r1
 80003fc:	fa02 f206 	lsl.w	r2, r2, r6
 8000400:	fa00 f306 	lsl.w	r3, r0, r6
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x220>
 8000406:	1861      	adds	r1, r4, r1
 8000408:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 800040c:	d248      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 800040e:	458a      	cmp	sl, r1
 8000410:	d946      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000412:	f1a9 0902 	sub.w	r9, r9, #2
 8000416:	4421      	add	r1, r4
 8000418:	eba1 010a 	sub.w	r1, r1, sl
 800041c:	b2bf      	uxth	r7, r7
 800041e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000422:	fb0e 1110 	mls	r1, lr, r0, r1
 8000426:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800042a:	fb00 f808 	mul.w	r8, r0, r8
 800042e:	45b8      	cmp	r8, r7
 8000430:	d907      	bls.n	8000442 <__udivmoddi4+0x24a>
 8000432:	19e7      	adds	r7, r4, r7
 8000434:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000438:	d22e      	bcs.n	8000498 <__udivmoddi4+0x2a0>
 800043a:	45b8      	cmp	r8, r7
 800043c:	d92c      	bls.n	8000498 <__udivmoddi4+0x2a0>
 800043e:	3802      	subs	r0, #2
 8000440:	4427      	add	r7, r4
 8000442:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000446:	eba7 0708 	sub.w	r7, r7, r8
 800044a:	fba0 8902 	umull	r8, r9, r0, r2
 800044e:	454f      	cmp	r7, r9
 8000450:	46c6      	mov	lr, r8
 8000452:	4649      	mov	r1, r9
 8000454:	d31a      	bcc.n	800048c <__udivmoddi4+0x294>
 8000456:	d017      	beq.n	8000488 <__udivmoddi4+0x290>
 8000458:	b15d      	cbz	r5, 8000472 <__udivmoddi4+0x27a>
 800045a:	ebb3 020e 	subs.w	r2, r3, lr
 800045e:	eb67 0701 	sbc.w	r7, r7, r1
 8000462:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000466:	40f2      	lsrs	r2, r6
 8000468:	ea4c 0202 	orr.w	r2, ip, r2
 800046c:	40f7      	lsrs	r7, r6
 800046e:	e9c5 2700 	strd	r2, r7, [r5]
 8000472:	2600      	movs	r6, #0
 8000474:	4631      	mov	r1, r6
 8000476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047a:	462e      	mov	r6, r5
 800047c:	4628      	mov	r0, r5
 800047e:	e70b      	b.n	8000298 <__udivmoddi4+0xa0>
 8000480:	4606      	mov	r6, r0
 8000482:	e6e9      	b.n	8000258 <__udivmoddi4+0x60>
 8000484:	4618      	mov	r0, r3
 8000486:	e6fd      	b.n	8000284 <__udivmoddi4+0x8c>
 8000488:	4543      	cmp	r3, r8
 800048a:	d2e5      	bcs.n	8000458 <__udivmoddi4+0x260>
 800048c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000490:	eb69 0104 	sbc.w	r1, r9, r4
 8000494:	3801      	subs	r0, #1
 8000496:	e7df      	b.n	8000458 <__udivmoddi4+0x260>
 8000498:	4608      	mov	r0, r1
 800049a:	e7d2      	b.n	8000442 <__udivmoddi4+0x24a>
 800049c:	4660      	mov	r0, ip
 800049e:	e78d      	b.n	80003bc <__udivmoddi4+0x1c4>
 80004a0:	4681      	mov	r9, r0
 80004a2:	e7b9      	b.n	8000418 <__udivmoddi4+0x220>
 80004a4:	4666      	mov	r6, ip
 80004a6:	e775      	b.n	8000394 <__udivmoddi4+0x19c>
 80004a8:	4630      	mov	r0, r6
 80004aa:	e74a      	b.n	8000342 <__udivmoddi4+0x14a>
 80004ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b0:	4439      	add	r1, r7
 80004b2:	e713      	b.n	80002dc <__udivmoddi4+0xe4>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	e724      	b.n	8000304 <__udivmoddi4+0x10c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004c4:	f000 fbfe 	bl	8000cc4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004c8:	f000 f810 	bl	80004ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004cc:	f000 f926 	bl	800071c <MX_GPIO_Init>
  MX_I2C1_Init();
 80004d0:	f000 f874 	bl	80005bc <MX_I2C1_Init>
  MX_SPI1_Init();
 80004d4:	f000 f8a0 	bl	8000618 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 80004d8:	f006 fe7c 	bl	80071d4 <MX_USB_HOST_Init>
  MX_TIM2_Init();
 80004dc:	f000 f8d2 	bl	8000684 <MX_TIM2_Init>
  MX_FATFS_Init();
 80004e0:	f004 febe 	bl	8005260 <MX_FATFS_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 80004e4:	f006 fe9c 	bl	8007220 <MX_USB_HOST_Process>
 80004e8:	e7fc      	b.n	80004e4 <main+0x24>
	...

080004ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b094      	sub	sp, #80	; 0x50
 80004f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004f2:	f107 0320 	add.w	r3, r7, #32
 80004f6:	2230      	movs	r2, #48	; 0x30
 80004f8:	2100      	movs	r1, #0
 80004fa:	4618      	mov	r0, r3
 80004fc:	f007 f9ac 	bl	8007858 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000500:	f107 030c 	add.w	r3, r7, #12
 8000504:	2200      	movs	r2, #0
 8000506:	601a      	str	r2, [r3, #0]
 8000508:	605a      	str	r2, [r3, #4]
 800050a:	609a      	str	r2, [r3, #8]
 800050c:	60da      	str	r2, [r3, #12]
 800050e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000510:	2300      	movs	r3, #0
 8000512:	60bb      	str	r3, [r7, #8]
 8000514:	4b27      	ldr	r3, [pc, #156]	; (80005b4 <SystemClock_Config+0xc8>)
 8000516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000518:	4a26      	ldr	r2, [pc, #152]	; (80005b4 <SystemClock_Config+0xc8>)
 800051a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800051e:	6413      	str	r3, [r2, #64]	; 0x40
 8000520:	4b24      	ldr	r3, [pc, #144]	; (80005b4 <SystemClock_Config+0xc8>)
 8000522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000524:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000528:	60bb      	str	r3, [r7, #8]
 800052a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800052c:	2300      	movs	r3, #0
 800052e:	607b      	str	r3, [r7, #4]
 8000530:	4b21      	ldr	r3, [pc, #132]	; (80005b8 <SystemClock_Config+0xcc>)
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	4a20      	ldr	r2, [pc, #128]	; (80005b8 <SystemClock_Config+0xcc>)
 8000536:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800053a:	6013      	str	r3, [r2, #0]
 800053c:	4b1e      	ldr	r3, [pc, #120]	; (80005b8 <SystemClock_Config+0xcc>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000544:	607b      	str	r3, [r7, #4]
 8000546:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000548:	2301      	movs	r3, #1
 800054a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800054c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000550:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000552:	2302      	movs	r3, #2
 8000554:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000556:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800055a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800055c:	2304      	movs	r3, #4
 800055e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 120;
 8000560:	2378      	movs	r3, #120	; 0x78
 8000562:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV6;
 8000564:	2306      	movs	r3, #6
 8000566:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8000568:	2305      	movs	r3, #5
 800056a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800056c:	f107 0320 	add.w	r3, r7, #32
 8000570:	4618      	mov	r0, r3
 8000572:	f002 fdb9 	bl	80030e8 <HAL_RCC_OscConfig>
 8000576:	4603      	mov	r3, r0
 8000578:	2b00      	cmp	r3, #0
 800057a:	d001      	beq.n	8000580 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800057c:	f000 fa0e 	bl	800099c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000580:	230f      	movs	r3, #15
 8000582:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000584:	2302      	movs	r3, #2
 8000586:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000588:	2300      	movs	r3, #0
 800058a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800058c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000590:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000592:	2300      	movs	r3, #0
 8000594:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000596:	f107 030c 	add.w	r3, r7, #12
 800059a:	2101      	movs	r1, #1
 800059c:	4618      	mov	r0, r3
 800059e:	f003 f81b 	bl	80035d8 <HAL_RCC_ClockConfig>
 80005a2:	4603      	mov	r3, r0
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d001      	beq.n	80005ac <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80005a8:	f000 f9f8 	bl	800099c <Error_Handler>
  }
}
 80005ac:	bf00      	nop
 80005ae:	3750      	adds	r7, #80	; 0x50
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bd80      	pop	{r7, pc}
 80005b4:	40023800 	.word	0x40023800
 80005b8:	40007000 	.word	0x40007000

080005bc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80005c0:	4b12      	ldr	r3, [pc, #72]	; (800060c <MX_I2C1_Init+0x50>)
 80005c2:	4a13      	ldr	r2, [pc, #76]	; (8000610 <MX_I2C1_Init+0x54>)
 80005c4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80005c6:	4b11      	ldr	r3, [pc, #68]	; (800060c <MX_I2C1_Init+0x50>)
 80005c8:	4a12      	ldr	r2, [pc, #72]	; (8000614 <MX_I2C1_Init+0x58>)
 80005ca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80005cc:	4b0f      	ldr	r3, [pc, #60]	; (800060c <MX_I2C1_Init+0x50>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80005d2:	4b0e      	ldr	r3, [pc, #56]	; (800060c <MX_I2C1_Init+0x50>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80005d8:	4b0c      	ldr	r3, [pc, #48]	; (800060c <MX_I2C1_Init+0x50>)
 80005da:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80005de:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80005e0:	4b0a      	ldr	r3, [pc, #40]	; (800060c <MX_I2C1_Init+0x50>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80005e6:	4b09      	ldr	r3, [pc, #36]	; (800060c <MX_I2C1_Init+0x50>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80005ec:	4b07      	ldr	r3, [pc, #28]	; (800060c <MX_I2C1_Init+0x50>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80005f2:	4b06      	ldr	r3, [pc, #24]	; (800060c <MX_I2C1_Init+0x50>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80005f8:	4804      	ldr	r0, [pc, #16]	; (800060c <MX_I2C1_Init+0x50>)
 80005fa:	f002 fc31 	bl	8002e60 <HAL_I2C_Init>
 80005fe:	4603      	mov	r3, r0
 8000600:	2b00      	cmp	r3, #0
 8000602:	d001      	beq.n	8000608 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000604:	f000 f9ca 	bl	800099c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000608:	bf00      	nop
 800060a:	bd80      	pop	{r7, pc}
 800060c:	200000dc 	.word	0x200000dc
 8000610:	40005400 	.word	0x40005400
 8000614:	000186a0 	.word	0x000186a0

08000618 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800061c:	4b17      	ldr	r3, [pc, #92]	; (800067c <MX_SPI1_Init+0x64>)
 800061e:	4a18      	ldr	r2, [pc, #96]	; (8000680 <MX_SPI1_Init+0x68>)
 8000620:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000622:	4b16      	ldr	r3, [pc, #88]	; (800067c <MX_SPI1_Init+0x64>)
 8000624:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000628:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800062a:	4b14      	ldr	r3, [pc, #80]	; (800067c <MX_SPI1_Init+0x64>)
 800062c:	2200      	movs	r2, #0
 800062e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000630:	4b12      	ldr	r3, [pc, #72]	; (800067c <MX_SPI1_Init+0x64>)
 8000632:	2200      	movs	r2, #0
 8000634:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000636:	4b11      	ldr	r3, [pc, #68]	; (800067c <MX_SPI1_Init+0x64>)
 8000638:	2200      	movs	r2, #0
 800063a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800063c:	4b0f      	ldr	r3, [pc, #60]	; (800067c <MX_SPI1_Init+0x64>)
 800063e:	2200      	movs	r2, #0
 8000640:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000642:	4b0e      	ldr	r3, [pc, #56]	; (800067c <MX_SPI1_Init+0x64>)
 8000644:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000648:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800064a:	4b0c      	ldr	r3, [pc, #48]	; (800067c <MX_SPI1_Init+0x64>)
 800064c:	2210      	movs	r2, #16
 800064e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000650:	4b0a      	ldr	r3, [pc, #40]	; (800067c <MX_SPI1_Init+0x64>)
 8000652:	2200      	movs	r2, #0
 8000654:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000656:	4b09      	ldr	r3, [pc, #36]	; (800067c <MX_SPI1_Init+0x64>)
 8000658:	2200      	movs	r2, #0
 800065a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800065c:	4b07      	ldr	r3, [pc, #28]	; (800067c <MX_SPI1_Init+0x64>)
 800065e:	2200      	movs	r2, #0
 8000660:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000662:	4b06      	ldr	r3, [pc, #24]	; (800067c <MX_SPI1_Init+0x64>)
 8000664:	220a      	movs	r2, #10
 8000666:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000668:	4804      	ldr	r0, [pc, #16]	; (800067c <MX_SPI1_Init+0x64>)
 800066a:	f003 f99d 	bl	80039a8 <HAL_SPI_Init>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000674:	f000 f992 	bl	800099c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000678:	bf00      	nop
 800067a:	bd80      	pop	{r7, pc}
 800067c:	20000130 	.word	0x20000130
 8000680:	40013000 	.word	0x40013000

08000684 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b086      	sub	sp, #24
 8000688:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800068a:	f107 0308 	add.w	r3, r7, #8
 800068e:	2200      	movs	r2, #0
 8000690:	601a      	str	r2, [r3, #0]
 8000692:	605a      	str	r2, [r3, #4]
 8000694:	609a      	str	r2, [r3, #8]
 8000696:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000698:	463b      	mov	r3, r7
 800069a:	2200      	movs	r2, #0
 800069c:	601a      	str	r2, [r3, #0]
 800069e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80006a0:	4b1d      	ldr	r3, [pc, #116]	; (8000718 <MX_TIM2_Init+0x94>)
 80006a2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80006a6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 39999;
 80006a8:	4b1b      	ldr	r3, [pc, #108]	; (8000718 <MX_TIM2_Init+0x94>)
 80006aa:	f649 423f 	movw	r2, #39999	; 0x9c3f
 80006ae:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006b0:	4b19      	ldr	r3, [pc, #100]	; (8000718 <MX_TIM2_Init+0x94>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10;
 80006b6:	4b18      	ldr	r3, [pc, #96]	; (8000718 <MX_TIM2_Init+0x94>)
 80006b8:	220a      	movs	r2, #10
 80006ba:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006bc:	4b16      	ldr	r3, [pc, #88]	; (8000718 <MX_TIM2_Init+0x94>)
 80006be:	2200      	movs	r2, #0
 80006c0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006c2:	4b15      	ldr	r3, [pc, #84]	; (8000718 <MX_TIM2_Init+0x94>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80006c8:	4813      	ldr	r0, [pc, #76]	; (8000718 <MX_TIM2_Init+0x94>)
 80006ca:	f003 f9f6 	bl	8003aba <HAL_TIM_Base_Init>
 80006ce:	4603      	mov	r3, r0
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d001      	beq.n	80006d8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80006d4:	f000 f962 	bl	800099c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80006d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006dc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80006de:	f107 0308 	add.w	r3, r7, #8
 80006e2:	4619      	mov	r1, r3
 80006e4:	480c      	ldr	r0, [pc, #48]	; (8000718 <MX_TIM2_Init+0x94>)
 80006e6:	f003 fb3f 	bl	8003d68 <HAL_TIM_ConfigClockSource>
 80006ea:	4603      	mov	r3, r0
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d001      	beq.n	80006f4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80006f0:	f000 f954 	bl	800099c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006f4:	2300      	movs	r3, #0
 80006f6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006f8:	2300      	movs	r3, #0
 80006fa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80006fc:	463b      	mov	r3, r7
 80006fe:	4619      	mov	r1, r3
 8000700:	4805      	ldr	r0, [pc, #20]	; (8000718 <MX_TIM2_Init+0x94>)
 8000702:	f003 fd65 	bl	80041d0 <HAL_TIMEx_MasterConfigSynchronization>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800070c:	f000 f946 	bl	800099c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000710:	bf00      	nop
 8000712:	3718      	adds	r7, #24
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	20000188 	.word	0x20000188

0800071c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b08c      	sub	sp, #48	; 0x30
 8000720:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000722:	f107 031c 	add.w	r3, r7, #28
 8000726:	2200      	movs	r2, #0
 8000728:	601a      	str	r2, [r3, #0]
 800072a:	605a      	str	r2, [r3, #4]
 800072c:	609a      	str	r2, [r3, #8]
 800072e:	60da      	str	r2, [r3, #12]
 8000730:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000732:	2300      	movs	r3, #0
 8000734:	61bb      	str	r3, [r7, #24]
 8000736:	4b93      	ldr	r3, [pc, #588]	; (8000984 <MX_GPIO_Init+0x268>)
 8000738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800073a:	4a92      	ldr	r2, [pc, #584]	; (8000984 <MX_GPIO_Init+0x268>)
 800073c:	f043 0310 	orr.w	r3, r3, #16
 8000740:	6313      	str	r3, [r2, #48]	; 0x30
 8000742:	4b90      	ldr	r3, [pc, #576]	; (8000984 <MX_GPIO_Init+0x268>)
 8000744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000746:	f003 0310 	and.w	r3, r3, #16
 800074a:	61bb      	str	r3, [r7, #24]
 800074c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800074e:	2300      	movs	r3, #0
 8000750:	617b      	str	r3, [r7, #20]
 8000752:	4b8c      	ldr	r3, [pc, #560]	; (8000984 <MX_GPIO_Init+0x268>)
 8000754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000756:	4a8b      	ldr	r2, [pc, #556]	; (8000984 <MX_GPIO_Init+0x268>)
 8000758:	f043 0304 	orr.w	r3, r3, #4
 800075c:	6313      	str	r3, [r2, #48]	; 0x30
 800075e:	4b89      	ldr	r3, [pc, #548]	; (8000984 <MX_GPIO_Init+0x268>)
 8000760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000762:	f003 0304 	and.w	r3, r3, #4
 8000766:	617b      	str	r3, [r7, #20]
 8000768:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800076a:	2300      	movs	r3, #0
 800076c:	613b      	str	r3, [r7, #16]
 800076e:	4b85      	ldr	r3, [pc, #532]	; (8000984 <MX_GPIO_Init+0x268>)
 8000770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000772:	4a84      	ldr	r2, [pc, #528]	; (8000984 <MX_GPIO_Init+0x268>)
 8000774:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000778:	6313      	str	r3, [r2, #48]	; 0x30
 800077a:	4b82      	ldr	r3, [pc, #520]	; (8000984 <MX_GPIO_Init+0x268>)
 800077c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000782:	613b      	str	r3, [r7, #16]
 8000784:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000786:	2300      	movs	r3, #0
 8000788:	60fb      	str	r3, [r7, #12]
 800078a:	4b7e      	ldr	r3, [pc, #504]	; (8000984 <MX_GPIO_Init+0x268>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078e:	4a7d      	ldr	r2, [pc, #500]	; (8000984 <MX_GPIO_Init+0x268>)
 8000790:	f043 0301 	orr.w	r3, r3, #1
 8000794:	6313      	str	r3, [r2, #48]	; 0x30
 8000796:	4b7b      	ldr	r3, [pc, #492]	; (8000984 <MX_GPIO_Init+0x268>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079a:	f003 0301 	and.w	r3, r3, #1
 800079e:	60fb      	str	r3, [r7, #12]
 80007a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007a2:	2300      	movs	r3, #0
 80007a4:	60bb      	str	r3, [r7, #8]
 80007a6:	4b77      	ldr	r3, [pc, #476]	; (8000984 <MX_GPIO_Init+0x268>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007aa:	4a76      	ldr	r2, [pc, #472]	; (8000984 <MX_GPIO_Init+0x268>)
 80007ac:	f043 0302 	orr.w	r3, r3, #2
 80007b0:	6313      	str	r3, [r2, #48]	; 0x30
 80007b2:	4b74      	ldr	r3, [pc, #464]	; (8000984 <MX_GPIO_Init+0x268>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b6:	f003 0302 	and.w	r3, r3, #2
 80007ba:	60bb      	str	r3, [r7, #8]
 80007bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007be:	2300      	movs	r3, #0
 80007c0:	607b      	str	r3, [r7, #4]
 80007c2:	4b70      	ldr	r3, [pc, #448]	; (8000984 <MX_GPIO_Init+0x268>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c6:	4a6f      	ldr	r2, [pc, #444]	; (8000984 <MX_GPIO_Init+0x268>)
 80007c8:	f043 0308 	orr.w	r3, r3, #8
 80007cc:	6313      	str	r3, [r2, #48]	; 0x30
 80007ce:	4b6d      	ldr	r3, [pc, #436]	; (8000984 <MX_GPIO_Init+0x268>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d2:	f003 0308 	and.w	r3, r3, #8
 80007d6:	607b      	str	r3, [r7, #4]
 80007d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80007da:	2200      	movs	r2, #0
 80007dc:	2108      	movs	r1, #8
 80007de:	486a      	ldr	r0, [pc, #424]	; (8000988 <MX_GPIO_Init+0x26c>)
 80007e0:	f000 fdb4 	bl	800134c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80007e4:	2201      	movs	r2, #1
 80007e6:	2101      	movs	r1, #1
 80007e8:	4868      	ldr	r0, [pc, #416]	; (800098c <MX_GPIO_Init+0x270>)
 80007ea:	f000 fdaf 	bl	800134c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80007ee:	2200      	movs	r2, #0
 80007f0:	f24f 0110 	movw	r1, #61456	; 0xf010
 80007f4:	4866      	ldr	r0, [pc, #408]	; (8000990 <MX_GPIO_Init+0x274>)
 80007f6:	f000 fda9 	bl	800134c <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_SD_CARD_GPIO_Port, CS_SD_CARD_Pin, GPIO_PIN_RESET);
 80007fa:	2200      	movs	r2, #0
 80007fc:	2140      	movs	r1, #64	; 0x40
 80007fe:	4863      	ldr	r0, [pc, #396]	; (800098c <MX_GPIO_Init+0x270>)
 8000800:	f000 fda4 	bl	800134c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000804:	2308      	movs	r3, #8
 8000806:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000808:	2301      	movs	r3, #1
 800080a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080c:	2300      	movs	r3, #0
 800080e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000810:	2300      	movs	r3, #0
 8000812:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000814:	f107 031c 	add.w	r3, r7, #28
 8000818:	4619      	mov	r1, r3
 800081a:	485b      	ldr	r0, [pc, #364]	; (8000988 <MX_GPIO_Init+0x26c>)
 800081c:	f000 fbfa 	bl	8001014 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000820:	2301      	movs	r3, #1
 8000822:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000824:	2301      	movs	r3, #1
 8000826:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000828:	2300      	movs	r3, #0
 800082a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800082c:	2300      	movs	r3, #0
 800082e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000830:	f107 031c 	add.w	r3, r7, #28
 8000834:	4619      	mov	r1, r3
 8000836:	4855      	ldr	r0, [pc, #340]	; (800098c <MX_GPIO_Init+0x270>)
 8000838:	f000 fbec 	bl	8001014 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800083c:	2308      	movs	r3, #8
 800083e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000840:	2302      	movs	r3, #2
 8000842:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000844:	2300      	movs	r3, #0
 8000846:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000848:	2300      	movs	r3, #0
 800084a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800084c:	2305      	movs	r3, #5
 800084e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000850:	f107 031c 	add.w	r3, r7, #28
 8000854:	4619      	mov	r1, r3
 8000856:	484d      	ldr	r0, [pc, #308]	; (800098c <MX_GPIO_Init+0x270>)
 8000858:	f000 fbdc 	bl	8001014 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800085c:	2301      	movs	r3, #1
 800085e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000860:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000864:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000866:	2300      	movs	r3, #0
 8000868:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800086a:	f107 031c 	add.w	r3, r7, #28
 800086e:	4619      	mov	r1, r3
 8000870:	4848      	ldr	r0, [pc, #288]	; (8000994 <MX_GPIO_Init+0x278>)
 8000872:	f000 fbcf 	bl	8001014 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000876:	2310      	movs	r3, #16
 8000878:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800087a:	2302      	movs	r3, #2
 800087c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087e:	2300      	movs	r3, #0
 8000880:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000882:	2300      	movs	r3, #0
 8000884:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000886:	2306      	movs	r3, #6
 8000888:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800088a:	f107 031c 	add.w	r3, r7, #28
 800088e:	4619      	mov	r1, r3
 8000890:	4840      	ldr	r0, [pc, #256]	; (8000994 <MX_GPIO_Init+0x278>)
 8000892:	f000 fbbf 	bl	8001014 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000896:	2304      	movs	r3, #4
 8000898:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800089a:	2300      	movs	r3, #0
 800089c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089e:	2300      	movs	r3, #0
 80008a0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80008a2:	f107 031c 	add.w	r3, r7, #28
 80008a6:	4619      	mov	r1, r3
 80008a8:	483b      	ldr	r0, [pc, #236]	; (8000998 <MX_GPIO_Init+0x27c>)
 80008aa:	f000 fbb3 	bl	8001014 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80008ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008b4:	2302      	movs	r3, #2
 80008b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b8:	2300      	movs	r3, #0
 80008ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008bc:	2300      	movs	r3, #0
 80008be:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008c0:	2305      	movs	r3, #5
 80008c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80008c4:	f107 031c 	add.w	r3, r7, #28
 80008c8:	4619      	mov	r1, r3
 80008ca:	4833      	ldr	r0, [pc, #204]	; (8000998 <MX_GPIO_Init+0x27c>)
 80008cc:	f000 fba2 	bl	8001014 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|Audio_RST_Pin;
 80008d0:	f247 0310 	movw	r3, #28688	; 0x7010
 80008d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008d6:	2301      	movs	r3, #1
 80008d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008da:	2300      	movs	r3, #0
 80008dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008de:	2300      	movs	r3, #0
 80008e0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008e2:	f107 031c 	add.w	r3, r7, #28
 80008e6:	4619      	mov	r1, r3
 80008e8:	4829      	ldr	r0, [pc, #164]	; (8000990 <MX_GPIO_Init+0x274>)
 80008ea:	f000 fb93 	bl	8001014 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD6_Pin */
  GPIO_InitStruct.Pin = LD6_Pin;
 80008ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80008f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f4:	2301      	movs	r3, #1
 80008f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f8:	2300      	movs	r3, #0
 80008fa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80008fc:	2301      	movs	r3, #1
 80008fe:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD6_GPIO_Port, &GPIO_InitStruct);
 8000900:	f107 031c 	add.w	r3, r7, #28
 8000904:	4619      	mov	r1, r3
 8000906:	4822      	ldr	r0, [pc, #136]	; (8000990 <MX_GPIO_Init+0x274>)
 8000908:	f000 fb84 	bl	8001014 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_SD_CARD_Pin */
  GPIO_InitStruct.Pin = CS_SD_CARD_Pin;
 800090c:	2340      	movs	r3, #64	; 0x40
 800090e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000910:	2301      	movs	r3, #1
 8000912:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000914:	2300      	movs	r3, #0
 8000916:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000918:	2301      	movs	r3, #1
 800091a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_SD_CARD_GPIO_Port, &GPIO_InitStruct);
 800091c:	f107 031c 	add.w	r3, r7, #28
 8000920:	4619      	mov	r1, r3
 8000922:	481a      	ldr	r0, [pc, #104]	; (800098c <MX_GPIO_Init+0x270>)
 8000924:	f000 fb76 	bl	8001014 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000928:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 800092c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800092e:	2302      	movs	r3, #2
 8000930:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000932:	2300      	movs	r3, #0
 8000934:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000936:	2300      	movs	r3, #0
 8000938:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800093a:	2306      	movs	r3, #6
 800093c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800093e:	f107 031c 	add.w	r3, r7, #28
 8000942:	4619      	mov	r1, r3
 8000944:	4811      	ldr	r0, [pc, #68]	; (800098c <MX_GPIO_Init+0x270>)
 8000946:	f000 fb65 	bl	8001014 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800094a:	2320      	movs	r3, #32
 800094c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800094e:	2300      	movs	r3, #0
 8000950:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000952:	2300      	movs	r3, #0
 8000954:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000956:	f107 031c 	add.w	r3, r7, #28
 800095a:	4619      	mov	r1, r3
 800095c:	480c      	ldr	r0, [pc, #48]	; (8000990 <MX_GPIO_Init+0x274>)
 800095e:	f000 fb59 	bl	8001014 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000962:	2302      	movs	r3, #2
 8000964:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000966:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800096a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096c:	2300      	movs	r3, #0
 800096e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000970:	f107 031c 	add.w	r3, r7, #28
 8000974:	4619      	mov	r1, r3
 8000976:	4804      	ldr	r0, [pc, #16]	; (8000988 <MX_GPIO_Init+0x26c>)
 8000978:	f000 fb4c 	bl	8001014 <HAL_GPIO_Init>

}
 800097c:	bf00      	nop
 800097e:	3730      	adds	r7, #48	; 0x30
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}
 8000984:	40023800 	.word	0x40023800
 8000988:	40021000 	.word	0x40021000
 800098c:	40020800 	.word	0x40020800
 8000990:	40020c00 	.word	0x40020c00
 8000994:	40020000 	.word	0x40020000
 8000998:	40020400 	.word	0x40020400

0800099c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009a0:	b672      	cpsid	i
}
 80009a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009a4:	e7fe      	b.n	80009a4 <Error_Handler+0x8>
	...

080009a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b082      	sub	sp, #8
 80009ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009ae:	2300      	movs	r3, #0
 80009b0:	607b      	str	r3, [r7, #4]
 80009b2:	4b10      	ldr	r3, [pc, #64]	; (80009f4 <HAL_MspInit+0x4c>)
 80009b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009b6:	4a0f      	ldr	r2, [pc, #60]	; (80009f4 <HAL_MspInit+0x4c>)
 80009b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009bc:	6453      	str	r3, [r2, #68]	; 0x44
 80009be:	4b0d      	ldr	r3, [pc, #52]	; (80009f4 <HAL_MspInit+0x4c>)
 80009c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009c6:	607b      	str	r3, [r7, #4]
 80009c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009ca:	2300      	movs	r3, #0
 80009cc:	603b      	str	r3, [r7, #0]
 80009ce:	4b09      	ldr	r3, [pc, #36]	; (80009f4 <HAL_MspInit+0x4c>)
 80009d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009d2:	4a08      	ldr	r2, [pc, #32]	; (80009f4 <HAL_MspInit+0x4c>)
 80009d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009d8:	6413      	str	r3, [r2, #64]	; 0x40
 80009da:	4b06      	ldr	r3, [pc, #24]	; (80009f4 <HAL_MspInit+0x4c>)
 80009dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009e2:	603b      	str	r3, [r7, #0]
 80009e4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80009e6:	2007      	movs	r0, #7
 80009e8:	f000 fad2 	bl	8000f90 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009ec:	bf00      	nop
 80009ee:	3708      	adds	r7, #8
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	40023800 	.word	0x40023800

080009f8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b08a      	sub	sp, #40	; 0x28
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a00:	f107 0314 	add.w	r3, r7, #20
 8000a04:	2200      	movs	r2, #0
 8000a06:	601a      	str	r2, [r3, #0]
 8000a08:	605a      	str	r2, [r3, #4]
 8000a0a:	609a      	str	r2, [r3, #8]
 8000a0c:	60da      	str	r2, [r3, #12]
 8000a0e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	4a19      	ldr	r2, [pc, #100]	; (8000a7c <HAL_I2C_MspInit+0x84>)
 8000a16:	4293      	cmp	r3, r2
 8000a18:	d12c      	bne.n	8000a74 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	613b      	str	r3, [r7, #16]
 8000a1e:	4b18      	ldr	r3, [pc, #96]	; (8000a80 <HAL_I2C_MspInit+0x88>)
 8000a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a22:	4a17      	ldr	r2, [pc, #92]	; (8000a80 <HAL_I2C_MspInit+0x88>)
 8000a24:	f043 0302 	orr.w	r3, r3, #2
 8000a28:	6313      	str	r3, [r2, #48]	; 0x30
 8000a2a:	4b15      	ldr	r3, [pc, #84]	; (8000a80 <HAL_I2C_MspInit+0x88>)
 8000a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2e:	f003 0302 	and.w	r3, r3, #2
 8000a32:	613b      	str	r3, [r7, #16]
 8000a34:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000a36:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000a3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a3c:	2312      	movs	r3, #18
 8000a3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a40:	2301      	movs	r3, #1
 8000a42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a44:	2300      	movs	r3, #0
 8000a46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a48:	2304      	movs	r3, #4
 8000a4a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a4c:	f107 0314 	add.w	r3, r7, #20
 8000a50:	4619      	mov	r1, r3
 8000a52:	480c      	ldr	r0, [pc, #48]	; (8000a84 <HAL_I2C_MspInit+0x8c>)
 8000a54:	f000 fade 	bl	8001014 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a58:	2300      	movs	r3, #0
 8000a5a:	60fb      	str	r3, [r7, #12]
 8000a5c:	4b08      	ldr	r3, [pc, #32]	; (8000a80 <HAL_I2C_MspInit+0x88>)
 8000a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a60:	4a07      	ldr	r2, [pc, #28]	; (8000a80 <HAL_I2C_MspInit+0x88>)
 8000a62:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000a66:	6413      	str	r3, [r2, #64]	; 0x40
 8000a68:	4b05      	ldr	r3, [pc, #20]	; (8000a80 <HAL_I2C_MspInit+0x88>)
 8000a6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a70:	60fb      	str	r3, [r7, #12]
 8000a72:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000a74:	bf00      	nop
 8000a76:	3728      	adds	r7, #40	; 0x28
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bd80      	pop	{r7, pc}
 8000a7c:	40005400 	.word	0x40005400
 8000a80:	40023800 	.word	0x40023800
 8000a84:	40020400 	.word	0x40020400

08000a88 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b08a      	sub	sp, #40	; 0x28
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a90:	f107 0314 	add.w	r3, r7, #20
 8000a94:	2200      	movs	r2, #0
 8000a96:	601a      	str	r2, [r3, #0]
 8000a98:	605a      	str	r2, [r3, #4]
 8000a9a:	609a      	str	r2, [r3, #8]
 8000a9c:	60da      	str	r2, [r3, #12]
 8000a9e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	4a19      	ldr	r2, [pc, #100]	; (8000b0c <HAL_SPI_MspInit+0x84>)
 8000aa6:	4293      	cmp	r3, r2
 8000aa8:	d12b      	bne.n	8000b02 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000aaa:	2300      	movs	r3, #0
 8000aac:	613b      	str	r3, [r7, #16]
 8000aae:	4b18      	ldr	r3, [pc, #96]	; (8000b10 <HAL_SPI_MspInit+0x88>)
 8000ab0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ab2:	4a17      	ldr	r2, [pc, #92]	; (8000b10 <HAL_SPI_MspInit+0x88>)
 8000ab4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000ab8:	6453      	str	r3, [r2, #68]	; 0x44
 8000aba:	4b15      	ldr	r3, [pc, #84]	; (8000b10 <HAL_SPI_MspInit+0x88>)
 8000abc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000abe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000ac2:	613b      	str	r3, [r7, #16]
 8000ac4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	60fb      	str	r3, [r7, #12]
 8000aca:	4b11      	ldr	r3, [pc, #68]	; (8000b10 <HAL_SPI_MspInit+0x88>)
 8000acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ace:	4a10      	ldr	r2, [pc, #64]	; (8000b10 <HAL_SPI_MspInit+0x88>)
 8000ad0:	f043 0301 	orr.w	r3, r3, #1
 8000ad4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ad6:	4b0e      	ldr	r3, [pc, #56]	; (8000b10 <HAL_SPI_MspInit+0x88>)
 8000ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ada:	f003 0301 	and.w	r3, r3, #1
 8000ade:	60fb      	str	r3, [r7, #12]
 8000ae0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000ae2:	23e0      	movs	r3, #224	; 0xe0
 8000ae4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae6:	2302      	movs	r3, #2
 8000ae8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aea:	2300      	movs	r3, #0
 8000aec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aee:	2300      	movs	r3, #0
 8000af0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000af2:	2305      	movs	r3, #5
 8000af4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000af6:	f107 0314 	add.w	r3, r7, #20
 8000afa:	4619      	mov	r1, r3
 8000afc:	4805      	ldr	r0, [pc, #20]	; (8000b14 <HAL_SPI_MspInit+0x8c>)
 8000afe:	f000 fa89 	bl	8001014 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000b02:	bf00      	nop
 8000b04:	3728      	adds	r7, #40	; 0x28
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	40013000 	.word	0x40013000
 8000b10:	40023800 	.word	0x40023800
 8000b14:	40020000 	.word	0x40020000

08000b18 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b084      	sub	sp, #16
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000b28:	d115      	bne.n	8000b56 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	60fb      	str	r3, [r7, #12]
 8000b2e:	4b0c      	ldr	r3, [pc, #48]	; (8000b60 <HAL_TIM_Base_MspInit+0x48>)
 8000b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b32:	4a0b      	ldr	r2, [pc, #44]	; (8000b60 <HAL_TIM_Base_MspInit+0x48>)
 8000b34:	f043 0301 	orr.w	r3, r3, #1
 8000b38:	6413      	str	r3, [r2, #64]	; 0x40
 8000b3a:	4b09      	ldr	r3, [pc, #36]	; (8000b60 <HAL_TIM_Base_MspInit+0x48>)
 8000b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b3e:	f003 0301 	and.w	r3, r3, #1
 8000b42:	60fb      	str	r3, [r7, #12]
 8000b44:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000b46:	2200      	movs	r2, #0
 8000b48:	2100      	movs	r1, #0
 8000b4a:	201c      	movs	r0, #28
 8000b4c:	f000 fa2b 	bl	8000fa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000b50:	201c      	movs	r0, #28
 8000b52:	f000 fa44 	bl	8000fde <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000b56:	bf00      	nop
 8000b58:	3710      	adds	r7, #16
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	40023800 	.word	0x40023800

08000b64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b68:	e7fe      	b.n	8000b68 <NMI_Handler+0x4>

08000b6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b6a:	b480      	push	{r7}
 8000b6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b6e:	e7fe      	b.n	8000b6e <HardFault_Handler+0x4>

08000b70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b74:	e7fe      	b.n	8000b74 <MemManage_Handler+0x4>

08000b76 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b76:	b480      	push	{r7}
 8000b78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b7a:	e7fe      	b.n	8000b7a <BusFault_Handler+0x4>

08000b7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b80:	e7fe      	b.n	8000b80 <UsageFault_Handler+0x4>

08000b82 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b82:	b480      	push	{r7}
 8000b84:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b86:	bf00      	nop
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8e:	4770      	bx	lr

08000b90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b94:	bf00      	nop
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr

08000b9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b9e:	b480      	push	{r7}
 8000ba0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ba2:	bf00      	nop
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000baa:	4770      	bx	lr

08000bac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bb0:	f000 f8da 	bl	8000d68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bb4:	bf00      	nop
 8000bb6:	bd80      	pop	{r7, pc}

08000bb8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000bbc:	4802      	ldr	r0, [pc, #8]	; (8000bc8 <TIM2_IRQHandler+0x10>)
 8000bbe:	f002 ffcb 	bl	8003b58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000bc2:	bf00      	nop
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	20000188 	.word	0x20000188

08000bcc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000bd0:	4802      	ldr	r0, [pc, #8]	; (8000bdc <OTG_FS_IRQHandler+0x10>)
 8000bd2:	f000 fe3f 	bl	8001854 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000bd6:	bf00      	nop
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	2000261c 	.word	0x2000261c

08000be0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b086      	sub	sp, #24
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000be8:	4a14      	ldr	r2, [pc, #80]	; (8000c3c <_sbrk+0x5c>)
 8000bea:	4b15      	ldr	r3, [pc, #84]	; (8000c40 <_sbrk+0x60>)
 8000bec:	1ad3      	subs	r3, r2, r3
 8000bee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bf0:	697b      	ldr	r3, [r7, #20]
 8000bf2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bf4:	4b13      	ldr	r3, [pc, #76]	; (8000c44 <_sbrk+0x64>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d102      	bne.n	8000c02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bfc:	4b11      	ldr	r3, [pc, #68]	; (8000c44 <_sbrk+0x64>)
 8000bfe:	4a12      	ldr	r2, [pc, #72]	; (8000c48 <_sbrk+0x68>)
 8000c00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c02:	4b10      	ldr	r3, [pc, #64]	; (8000c44 <_sbrk+0x64>)
 8000c04:	681a      	ldr	r2, [r3, #0]
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	4413      	add	r3, r2
 8000c0a:	693a      	ldr	r2, [r7, #16]
 8000c0c:	429a      	cmp	r2, r3
 8000c0e:	d207      	bcs.n	8000c20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c10:	f006 fde8 	bl	80077e4 <__errno>
 8000c14:	4603      	mov	r3, r0
 8000c16:	220c      	movs	r2, #12
 8000c18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c1a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000c1e:	e009      	b.n	8000c34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c20:	4b08      	ldr	r3, [pc, #32]	; (8000c44 <_sbrk+0x64>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c26:	4b07      	ldr	r3, [pc, #28]	; (8000c44 <_sbrk+0x64>)
 8000c28:	681a      	ldr	r2, [r3, #0]
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	4413      	add	r3, r2
 8000c2e:	4a05      	ldr	r2, [pc, #20]	; (8000c44 <_sbrk+0x64>)
 8000c30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c32:	68fb      	ldr	r3, [r7, #12]
}
 8000c34:	4618      	mov	r0, r3
 8000c36:	3718      	adds	r7, #24
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}
 8000c3c:	20020000 	.word	0x20020000
 8000c40:	00000400 	.word	0x00000400
 8000c44:	200000c0 	.word	0x200000c0
 8000c48:	20002930 	.word	0x20002930

08000c4c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c50:	4b06      	ldr	r3, [pc, #24]	; (8000c6c <SystemInit+0x20>)
 8000c52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c56:	4a05      	ldr	r2, [pc, #20]	; (8000c6c <SystemInit+0x20>)
 8000c58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c60:	bf00      	nop
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop
 8000c6c:	e000ed00 	.word	0xe000ed00

08000c70 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000c70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ca8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c74:	480d      	ldr	r0, [pc, #52]	; (8000cac <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c76:	490e      	ldr	r1, [pc, #56]	; (8000cb0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c78:	4a0e      	ldr	r2, [pc, #56]	; (8000cb4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c7c:	e002      	b.n	8000c84 <LoopCopyDataInit>

08000c7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c82:	3304      	adds	r3, #4

08000c84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c88:	d3f9      	bcc.n	8000c7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c8a:	4a0b      	ldr	r2, [pc, #44]	; (8000cb8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c8c:	4c0b      	ldr	r4, [pc, #44]	; (8000cbc <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c90:	e001      	b.n	8000c96 <LoopFillZerobss>

08000c92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c94:	3204      	adds	r2, #4

08000c96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c98:	d3fb      	bcc.n	8000c92 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000c9a:	f7ff ffd7 	bl	8000c4c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c9e:	f006 fda7 	bl	80077f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ca2:	f7ff fc0d 	bl	80004c0 <main>
  bx  lr    
 8000ca6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000ca8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000cac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cb0:	200000a4 	.word	0x200000a4
  ldr r2, =_sidata
 8000cb4:	08007a3c 	.word	0x08007a3c
  ldr r2, =_sbss
 8000cb8:	200000a4 	.word	0x200000a4
  ldr r4, =_ebss
 8000cbc:	20002930 	.word	0x20002930

08000cc0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000cc0:	e7fe      	b.n	8000cc0 <ADC_IRQHandler>
	...

08000cc4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000cc8:	4b0e      	ldr	r3, [pc, #56]	; (8000d04 <HAL_Init+0x40>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	4a0d      	ldr	r2, [pc, #52]	; (8000d04 <HAL_Init+0x40>)
 8000cce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000cd2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000cd4:	4b0b      	ldr	r3, [pc, #44]	; (8000d04 <HAL_Init+0x40>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4a0a      	ldr	r2, [pc, #40]	; (8000d04 <HAL_Init+0x40>)
 8000cda:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cde:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ce0:	4b08      	ldr	r3, [pc, #32]	; (8000d04 <HAL_Init+0x40>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a07      	ldr	r2, [pc, #28]	; (8000d04 <HAL_Init+0x40>)
 8000ce6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cec:	2003      	movs	r0, #3
 8000cee:	f000 f94f 	bl	8000f90 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cf2:	2000      	movs	r0, #0
 8000cf4:	f000 f808 	bl	8000d08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cf8:	f7ff fe56 	bl	80009a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cfc:	2300      	movs	r3, #0
}
 8000cfe:	4618      	mov	r0, r3
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	40023c00 	.word	0x40023c00

08000d08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d10:	4b12      	ldr	r3, [pc, #72]	; (8000d5c <HAL_InitTick+0x54>)
 8000d12:	681a      	ldr	r2, [r3, #0]
 8000d14:	4b12      	ldr	r3, [pc, #72]	; (8000d60 <HAL_InitTick+0x58>)
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	4619      	mov	r1, r3
 8000d1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d22:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d26:	4618      	mov	r0, r3
 8000d28:	f000 f967 	bl	8000ffa <HAL_SYSTICK_Config>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d001      	beq.n	8000d36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d32:	2301      	movs	r3, #1
 8000d34:	e00e      	b.n	8000d54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	2b0f      	cmp	r3, #15
 8000d3a:	d80a      	bhi.n	8000d52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	6879      	ldr	r1, [r7, #4]
 8000d40:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000d44:	f000 f92f 	bl	8000fa6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d48:	4a06      	ldr	r2, [pc, #24]	; (8000d64 <HAL_InitTick+0x5c>)
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	e000      	b.n	8000d54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d52:	2301      	movs	r3, #1
}
 8000d54:	4618      	mov	r0, r3
 8000d56:	3708      	adds	r7, #8
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	20000000 	.word	0x20000000
 8000d60:	20000008 	.word	0x20000008
 8000d64:	20000004 	.word	0x20000004

08000d68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d6c:	4b06      	ldr	r3, [pc, #24]	; (8000d88 <HAL_IncTick+0x20>)
 8000d6e:	781b      	ldrb	r3, [r3, #0]
 8000d70:	461a      	mov	r2, r3
 8000d72:	4b06      	ldr	r3, [pc, #24]	; (8000d8c <HAL_IncTick+0x24>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4413      	add	r3, r2
 8000d78:	4a04      	ldr	r2, [pc, #16]	; (8000d8c <HAL_IncTick+0x24>)
 8000d7a:	6013      	str	r3, [r2, #0]
}
 8000d7c:	bf00      	nop
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop
 8000d88:	20000008 	.word	0x20000008
 8000d8c:	200001d0 	.word	0x200001d0

08000d90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	af00      	add	r7, sp, #0
  return uwTick;
 8000d94:	4b03      	ldr	r3, [pc, #12]	; (8000da4 <HAL_GetTick+0x14>)
 8000d96:	681b      	ldr	r3, [r3, #0]
}
 8000d98:	4618      	mov	r0, r3
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da0:	4770      	bx	lr
 8000da2:	bf00      	nop
 8000da4:	200001d0 	.word	0x200001d0

08000da8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b084      	sub	sp, #16
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000db0:	f7ff ffee 	bl	8000d90 <HAL_GetTick>
 8000db4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000dc0:	d005      	beq.n	8000dce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000dc2:	4b0a      	ldr	r3, [pc, #40]	; (8000dec <HAL_Delay+0x44>)
 8000dc4:	781b      	ldrb	r3, [r3, #0]
 8000dc6:	461a      	mov	r2, r3
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	4413      	add	r3, r2
 8000dcc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000dce:	bf00      	nop
 8000dd0:	f7ff ffde 	bl	8000d90 <HAL_GetTick>
 8000dd4:	4602      	mov	r2, r0
 8000dd6:	68bb      	ldr	r3, [r7, #8]
 8000dd8:	1ad3      	subs	r3, r2, r3
 8000dda:	68fa      	ldr	r2, [r7, #12]
 8000ddc:	429a      	cmp	r2, r3
 8000dde:	d8f7      	bhi.n	8000dd0 <HAL_Delay+0x28>
  {
  }
}
 8000de0:	bf00      	nop
 8000de2:	bf00      	nop
 8000de4:	3710      	adds	r7, #16
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	20000008 	.word	0x20000008

08000df0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000df0:	b480      	push	{r7}
 8000df2:	b085      	sub	sp, #20
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	f003 0307 	and.w	r3, r3, #7
 8000dfe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e00:	4b0c      	ldr	r3, [pc, #48]	; (8000e34 <__NVIC_SetPriorityGrouping+0x44>)
 8000e02:	68db      	ldr	r3, [r3, #12]
 8000e04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e06:	68ba      	ldr	r2, [r7, #8]
 8000e08:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e0c:	4013      	ands	r3, r2
 8000e0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e14:	68bb      	ldr	r3, [r7, #8]
 8000e16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e18:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e22:	4a04      	ldr	r2, [pc, #16]	; (8000e34 <__NVIC_SetPriorityGrouping+0x44>)
 8000e24:	68bb      	ldr	r3, [r7, #8]
 8000e26:	60d3      	str	r3, [r2, #12]
}
 8000e28:	bf00      	nop
 8000e2a:	3714      	adds	r7, #20
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e32:	4770      	bx	lr
 8000e34:	e000ed00 	.word	0xe000ed00

08000e38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e3c:	4b04      	ldr	r3, [pc, #16]	; (8000e50 <__NVIC_GetPriorityGrouping+0x18>)
 8000e3e:	68db      	ldr	r3, [r3, #12]
 8000e40:	0a1b      	lsrs	r3, r3, #8
 8000e42:	f003 0307 	and.w	r3, r3, #7
}
 8000e46:	4618      	mov	r0, r3
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4e:	4770      	bx	lr
 8000e50:	e000ed00 	.word	0xe000ed00

08000e54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e54:	b480      	push	{r7}
 8000e56:	b083      	sub	sp, #12
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	db0b      	blt.n	8000e7e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e66:	79fb      	ldrb	r3, [r7, #7]
 8000e68:	f003 021f 	and.w	r2, r3, #31
 8000e6c:	4907      	ldr	r1, [pc, #28]	; (8000e8c <__NVIC_EnableIRQ+0x38>)
 8000e6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e72:	095b      	lsrs	r3, r3, #5
 8000e74:	2001      	movs	r0, #1
 8000e76:	fa00 f202 	lsl.w	r2, r0, r2
 8000e7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e7e:	bf00      	nop
 8000e80:	370c      	adds	r7, #12
 8000e82:	46bd      	mov	sp, r7
 8000e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e88:	4770      	bx	lr
 8000e8a:	bf00      	nop
 8000e8c:	e000e100 	.word	0xe000e100

08000e90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e90:	b480      	push	{r7}
 8000e92:	b083      	sub	sp, #12
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	4603      	mov	r3, r0
 8000e98:	6039      	str	r1, [r7, #0]
 8000e9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	db0a      	blt.n	8000eba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	b2da      	uxtb	r2, r3
 8000ea8:	490c      	ldr	r1, [pc, #48]	; (8000edc <__NVIC_SetPriority+0x4c>)
 8000eaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eae:	0112      	lsls	r2, r2, #4
 8000eb0:	b2d2      	uxtb	r2, r2
 8000eb2:	440b      	add	r3, r1
 8000eb4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000eb8:	e00a      	b.n	8000ed0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	b2da      	uxtb	r2, r3
 8000ebe:	4908      	ldr	r1, [pc, #32]	; (8000ee0 <__NVIC_SetPriority+0x50>)
 8000ec0:	79fb      	ldrb	r3, [r7, #7]
 8000ec2:	f003 030f 	and.w	r3, r3, #15
 8000ec6:	3b04      	subs	r3, #4
 8000ec8:	0112      	lsls	r2, r2, #4
 8000eca:	b2d2      	uxtb	r2, r2
 8000ecc:	440b      	add	r3, r1
 8000ece:	761a      	strb	r2, [r3, #24]
}
 8000ed0:	bf00      	nop
 8000ed2:	370c      	adds	r7, #12
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr
 8000edc:	e000e100 	.word	0xe000e100
 8000ee0:	e000ed00 	.word	0xe000ed00

08000ee4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b089      	sub	sp, #36	; 0x24
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	60f8      	str	r0, [r7, #12]
 8000eec:	60b9      	str	r1, [r7, #8]
 8000eee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	f003 0307 	and.w	r3, r3, #7
 8000ef6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ef8:	69fb      	ldr	r3, [r7, #28]
 8000efa:	f1c3 0307 	rsb	r3, r3, #7
 8000efe:	2b04      	cmp	r3, #4
 8000f00:	bf28      	it	cs
 8000f02:	2304      	movcs	r3, #4
 8000f04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f06:	69fb      	ldr	r3, [r7, #28]
 8000f08:	3304      	adds	r3, #4
 8000f0a:	2b06      	cmp	r3, #6
 8000f0c:	d902      	bls.n	8000f14 <NVIC_EncodePriority+0x30>
 8000f0e:	69fb      	ldr	r3, [r7, #28]
 8000f10:	3b03      	subs	r3, #3
 8000f12:	e000      	b.n	8000f16 <NVIC_EncodePriority+0x32>
 8000f14:	2300      	movs	r3, #0
 8000f16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f18:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000f1c:	69bb      	ldr	r3, [r7, #24]
 8000f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f22:	43da      	mvns	r2, r3
 8000f24:	68bb      	ldr	r3, [r7, #8]
 8000f26:	401a      	ands	r2, r3
 8000f28:	697b      	ldr	r3, [r7, #20]
 8000f2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f2c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000f30:	697b      	ldr	r3, [r7, #20]
 8000f32:	fa01 f303 	lsl.w	r3, r1, r3
 8000f36:	43d9      	mvns	r1, r3
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f3c:	4313      	orrs	r3, r2
         );
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	3724      	adds	r7, #36	; 0x24
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr
	...

08000f4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	3b01      	subs	r3, #1
 8000f58:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f5c:	d301      	bcc.n	8000f62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f5e:	2301      	movs	r3, #1
 8000f60:	e00f      	b.n	8000f82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f62:	4a0a      	ldr	r2, [pc, #40]	; (8000f8c <SysTick_Config+0x40>)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	3b01      	subs	r3, #1
 8000f68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f6a:	210f      	movs	r1, #15
 8000f6c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f70:	f7ff ff8e 	bl	8000e90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f74:	4b05      	ldr	r3, [pc, #20]	; (8000f8c <SysTick_Config+0x40>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f7a:	4b04      	ldr	r3, [pc, #16]	; (8000f8c <SysTick_Config+0x40>)
 8000f7c:	2207      	movs	r2, #7
 8000f7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f80:	2300      	movs	r3, #0
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3708      	adds	r7, #8
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	e000e010 	.word	0xe000e010

08000f90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f98:	6878      	ldr	r0, [r7, #4]
 8000f9a:	f7ff ff29 	bl	8000df0 <__NVIC_SetPriorityGrouping>
}
 8000f9e:	bf00      	nop
 8000fa0:	3708      	adds	r7, #8
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}

08000fa6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fa6:	b580      	push	{r7, lr}
 8000fa8:	b086      	sub	sp, #24
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	4603      	mov	r3, r0
 8000fae:	60b9      	str	r1, [r7, #8]
 8000fb0:	607a      	str	r2, [r7, #4]
 8000fb2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000fb8:	f7ff ff3e 	bl	8000e38 <__NVIC_GetPriorityGrouping>
 8000fbc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fbe:	687a      	ldr	r2, [r7, #4]
 8000fc0:	68b9      	ldr	r1, [r7, #8]
 8000fc2:	6978      	ldr	r0, [r7, #20]
 8000fc4:	f7ff ff8e 	bl	8000ee4 <NVIC_EncodePriority>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fce:	4611      	mov	r1, r2
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f7ff ff5d 	bl	8000e90 <__NVIC_SetPriority>
}
 8000fd6:	bf00      	nop
 8000fd8:	3718      	adds	r7, #24
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b082      	sub	sp, #8
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000fe8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fec:	4618      	mov	r0, r3
 8000fee:	f7ff ff31 	bl	8000e54 <__NVIC_EnableIRQ>
}
 8000ff2:	bf00      	nop
 8000ff4:	3708      	adds	r7, #8
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}

08000ffa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ffa:	b580      	push	{r7, lr}
 8000ffc:	b082      	sub	sp, #8
 8000ffe:	af00      	add	r7, sp, #0
 8001000:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001002:	6878      	ldr	r0, [r7, #4]
 8001004:	f7ff ffa2 	bl	8000f4c <SysTick_Config>
 8001008:	4603      	mov	r3, r0
}
 800100a:	4618      	mov	r0, r3
 800100c:	3708      	adds	r7, #8
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
	...

08001014 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001014:	b480      	push	{r7}
 8001016:	b089      	sub	sp, #36	; 0x24
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
 800101c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800101e:	2300      	movs	r3, #0
 8001020:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001022:	2300      	movs	r3, #0
 8001024:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001026:	2300      	movs	r3, #0
 8001028:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800102a:	2300      	movs	r3, #0
 800102c:	61fb      	str	r3, [r7, #28]
 800102e:	e16b      	b.n	8001308 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001030:	2201      	movs	r2, #1
 8001032:	69fb      	ldr	r3, [r7, #28]
 8001034:	fa02 f303 	lsl.w	r3, r2, r3
 8001038:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	697a      	ldr	r2, [r7, #20]
 8001040:	4013      	ands	r3, r2
 8001042:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001044:	693a      	ldr	r2, [r7, #16]
 8001046:	697b      	ldr	r3, [r7, #20]
 8001048:	429a      	cmp	r2, r3
 800104a:	f040 815a 	bne.w	8001302 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	685b      	ldr	r3, [r3, #4]
 8001052:	f003 0303 	and.w	r3, r3, #3
 8001056:	2b01      	cmp	r3, #1
 8001058:	d005      	beq.n	8001066 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	685b      	ldr	r3, [r3, #4]
 800105e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001062:	2b02      	cmp	r3, #2
 8001064:	d130      	bne.n	80010c8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	689b      	ldr	r3, [r3, #8]
 800106a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800106c:	69fb      	ldr	r3, [r7, #28]
 800106e:	005b      	lsls	r3, r3, #1
 8001070:	2203      	movs	r2, #3
 8001072:	fa02 f303 	lsl.w	r3, r2, r3
 8001076:	43db      	mvns	r3, r3
 8001078:	69ba      	ldr	r2, [r7, #24]
 800107a:	4013      	ands	r3, r2
 800107c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	68da      	ldr	r2, [r3, #12]
 8001082:	69fb      	ldr	r3, [r7, #28]
 8001084:	005b      	lsls	r3, r3, #1
 8001086:	fa02 f303 	lsl.w	r3, r2, r3
 800108a:	69ba      	ldr	r2, [r7, #24]
 800108c:	4313      	orrs	r3, r2
 800108e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	69ba      	ldr	r2, [r7, #24]
 8001094:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	685b      	ldr	r3, [r3, #4]
 800109a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800109c:	2201      	movs	r2, #1
 800109e:	69fb      	ldr	r3, [r7, #28]
 80010a0:	fa02 f303 	lsl.w	r3, r2, r3
 80010a4:	43db      	mvns	r3, r3
 80010a6:	69ba      	ldr	r2, [r7, #24]
 80010a8:	4013      	ands	r3, r2
 80010aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	685b      	ldr	r3, [r3, #4]
 80010b0:	091b      	lsrs	r3, r3, #4
 80010b2:	f003 0201 	and.w	r2, r3, #1
 80010b6:	69fb      	ldr	r3, [r7, #28]
 80010b8:	fa02 f303 	lsl.w	r3, r2, r3
 80010bc:	69ba      	ldr	r2, [r7, #24]
 80010be:	4313      	orrs	r3, r2
 80010c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	69ba      	ldr	r2, [r7, #24]
 80010c6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	f003 0303 	and.w	r3, r3, #3
 80010d0:	2b03      	cmp	r3, #3
 80010d2:	d017      	beq.n	8001104 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	68db      	ldr	r3, [r3, #12]
 80010d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80010da:	69fb      	ldr	r3, [r7, #28]
 80010dc:	005b      	lsls	r3, r3, #1
 80010de:	2203      	movs	r2, #3
 80010e0:	fa02 f303 	lsl.w	r3, r2, r3
 80010e4:	43db      	mvns	r3, r3
 80010e6:	69ba      	ldr	r2, [r7, #24]
 80010e8:	4013      	ands	r3, r2
 80010ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	689a      	ldr	r2, [r3, #8]
 80010f0:	69fb      	ldr	r3, [r7, #28]
 80010f2:	005b      	lsls	r3, r3, #1
 80010f4:	fa02 f303 	lsl.w	r3, r2, r3
 80010f8:	69ba      	ldr	r2, [r7, #24]
 80010fa:	4313      	orrs	r3, r2
 80010fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	69ba      	ldr	r2, [r7, #24]
 8001102:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	f003 0303 	and.w	r3, r3, #3
 800110c:	2b02      	cmp	r3, #2
 800110e:	d123      	bne.n	8001158 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001110:	69fb      	ldr	r3, [r7, #28]
 8001112:	08da      	lsrs	r2, r3, #3
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	3208      	adds	r2, #8
 8001118:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800111c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800111e:	69fb      	ldr	r3, [r7, #28]
 8001120:	f003 0307 	and.w	r3, r3, #7
 8001124:	009b      	lsls	r3, r3, #2
 8001126:	220f      	movs	r2, #15
 8001128:	fa02 f303 	lsl.w	r3, r2, r3
 800112c:	43db      	mvns	r3, r3
 800112e:	69ba      	ldr	r2, [r7, #24]
 8001130:	4013      	ands	r3, r2
 8001132:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	691a      	ldr	r2, [r3, #16]
 8001138:	69fb      	ldr	r3, [r7, #28]
 800113a:	f003 0307 	and.w	r3, r3, #7
 800113e:	009b      	lsls	r3, r3, #2
 8001140:	fa02 f303 	lsl.w	r3, r2, r3
 8001144:	69ba      	ldr	r2, [r7, #24]
 8001146:	4313      	orrs	r3, r2
 8001148:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800114a:	69fb      	ldr	r3, [r7, #28]
 800114c:	08da      	lsrs	r2, r3, #3
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	3208      	adds	r2, #8
 8001152:	69b9      	ldr	r1, [r7, #24]
 8001154:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800115e:	69fb      	ldr	r3, [r7, #28]
 8001160:	005b      	lsls	r3, r3, #1
 8001162:	2203      	movs	r2, #3
 8001164:	fa02 f303 	lsl.w	r3, r2, r3
 8001168:	43db      	mvns	r3, r3
 800116a:	69ba      	ldr	r2, [r7, #24]
 800116c:	4013      	ands	r3, r2
 800116e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	f003 0203 	and.w	r2, r3, #3
 8001178:	69fb      	ldr	r3, [r7, #28]
 800117a:	005b      	lsls	r3, r3, #1
 800117c:	fa02 f303 	lsl.w	r3, r2, r3
 8001180:	69ba      	ldr	r2, [r7, #24]
 8001182:	4313      	orrs	r3, r2
 8001184:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	69ba      	ldr	r2, [r7, #24]
 800118a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001194:	2b00      	cmp	r3, #0
 8001196:	f000 80b4 	beq.w	8001302 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800119a:	2300      	movs	r3, #0
 800119c:	60fb      	str	r3, [r7, #12]
 800119e:	4b60      	ldr	r3, [pc, #384]	; (8001320 <HAL_GPIO_Init+0x30c>)
 80011a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011a2:	4a5f      	ldr	r2, [pc, #380]	; (8001320 <HAL_GPIO_Init+0x30c>)
 80011a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011a8:	6453      	str	r3, [r2, #68]	; 0x44
 80011aa:	4b5d      	ldr	r3, [pc, #372]	; (8001320 <HAL_GPIO_Init+0x30c>)
 80011ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011b2:	60fb      	str	r3, [r7, #12]
 80011b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80011b6:	4a5b      	ldr	r2, [pc, #364]	; (8001324 <HAL_GPIO_Init+0x310>)
 80011b8:	69fb      	ldr	r3, [r7, #28]
 80011ba:	089b      	lsrs	r3, r3, #2
 80011bc:	3302      	adds	r3, #2
 80011be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80011c4:	69fb      	ldr	r3, [r7, #28]
 80011c6:	f003 0303 	and.w	r3, r3, #3
 80011ca:	009b      	lsls	r3, r3, #2
 80011cc:	220f      	movs	r2, #15
 80011ce:	fa02 f303 	lsl.w	r3, r2, r3
 80011d2:	43db      	mvns	r3, r3
 80011d4:	69ba      	ldr	r2, [r7, #24]
 80011d6:	4013      	ands	r3, r2
 80011d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	4a52      	ldr	r2, [pc, #328]	; (8001328 <HAL_GPIO_Init+0x314>)
 80011de:	4293      	cmp	r3, r2
 80011e0:	d02b      	beq.n	800123a <HAL_GPIO_Init+0x226>
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	4a51      	ldr	r2, [pc, #324]	; (800132c <HAL_GPIO_Init+0x318>)
 80011e6:	4293      	cmp	r3, r2
 80011e8:	d025      	beq.n	8001236 <HAL_GPIO_Init+0x222>
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	4a50      	ldr	r2, [pc, #320]	; (8001330 <HAL_GPIO_Init+0x31c>)
 80011ee:	4293      	cmp	r3, r2
 80011f0:	d01f      	beq.n	8001232 <HAL_GPIO_Init+0x21e>
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	4a4f      	ldr	r2, [pc, #316]	; (8001334 <HAL_GPIO_Init+0x320>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d019      	beq.n	800122e <HAL_GPIO_Init+0x21a>
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	4a4e      	ldr	r2, [pc, #312]	; (8001338 <HAL_GPIO_Init+0x324>)
 80011fe:	4293      	cmp	r3, r2
 8001200:	d013      	beq.n	800122a <HAL_GPIO_Init+0x216>
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	4a4d      	ldr	r2, [pc, #308]	; (800133c <HAL_GPIO_Init+0x328>)
 8001206:	4293      	cmp	r3, r2
 8001208:	d00d      	beq.n	8001226 <HAL_GPIO_Init+0x212>
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	4a4c      	ldr	r2, [pc, #304]	; (8001340 <HAL_GPIO_Init+0x32c>)
 800120e:	4293      	cmp	r3, r2
 8001210:	d007      	beq.n	8001222 <HAL_GPIO_Init+0x20e>
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	4a4b      	ldr	r2, [pc, #300]	; (8001344 <HAL_GPIO_Init+0x330>)
 8001216:	4293      	cmp	r3, r2
 8001218:	d101      	bne.n	800121e <HAL_GPIO_Init+0x20a>
 800121a:	2307      	movs	r3, #7
 800121c:	e00e      	b.n	800123c <HAL_GPIO_Init+0x228>
 800121e:	2308      	movs	r3, #8
 8001220:	e00c      	b.n	800123c <HAL_GPIO_Init+0x228>
 8001222:	2306      	movs	r3, #6
 8001224:	e00a      	b.n	800123c <HAL_GPIO_Init+0x228>
 8001226:	2305      	movs	r3, #5
 8001228:	e008      	b.n	800123c <HAL_GPIO_Init+0x228>
 800122a:	2304      	movs	r3, #4
 800122c:	e006      	b.n	800123c <HAL_GPIO_Init+0x228>
 800122e:	2303      	movs	r3, #3
 8001230:	e004      	b.n	800123c <HAL_GPIO_Init+0x228>
 8001232:	2302      	movs	r3, #2
 8001234:	e002      	b.n	800123c <HAL_GPIO_Init+0x228>
 8001236:	2301      	movs	r3, #1
 8001238:	e000      	b.n	800123c <HAL_GPIO_Init+0x228>
 800123a:	2300      	movs	r3, #0
 800123c:	69fa      	ldr	r2, [r7, #28]
 800123e:	f002 0203 	and.w	r2, r2, #3
 8001242:	0092      	lsls	r2, r2, #2
 8001244:	4093      	lsls	r3, r2
 8001246:	69ba      	ldr	r2, [r7, #24]
 8001248:	4313      	orrs	r3, r2
 800124a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800124c:	4935      	ldr	r1, [pc, #212]	; (8001324 <HAL_GPIO_Init+0x310>)
 800124e:	69fb      	ldr	r3, [r7, #28]
 8001250:	089b      	lsrs	r3, r3, #2
 8001252:	3302      	adds	r3, #2
 8001254:	69ba      	ldr	r2, [r7, #24]
 8001256:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800125a:	4b3b      	ldr	r3, [pc, #236]	; (8001348 <HAL_GPIO_Init+0x334>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001260:	693b      	ldr	r3, [r7, #16]
 8001262:	43db      	mvns	r3, r3
 8001264:	69ba      	ldr	r2, [r7, #24]
 8001266:	4013      	ands	r3, r2
 8001268:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001272:	2b00      	cmp	r3, #0
 8001274:	d003      	beq.n	800127e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001276:	69ba      	ldr	r2, [r7, #24]
 8001278:	693b      	ldr	r3, [r7, #16]
 800127a:	4313      	orrs	r3, r2
 800127c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800127e:	4a32      	ldr	r2, [pc, #200]	; (8001348 <HAL_GPIO_Init+0x334>)
 8001280:	69bb      	ldr	r3, [r7, #24]
 8001282:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001284:	4b30      	ldr	r3, [pc, #192]	; (8001348 <HAL_GPIO_Init+0x334>)
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800128a:	693b      	ldr	r3, [r7, #16]
 800128c:	43db      	mvns	r3, r3
 800128e:	69ba      	ldr	r2, [r7, #24]
 8001290:	4013      	ands	r3, r2
 8001292:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800129c:	2b00      	cmp	r3, #0
 800129e:	d003      	beq.n	80012a8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80012a0:	69ba      	ldr	r2, [r7, #24]
 80012a2:	693b      	ldr	r3, [r7, #16]
 80012a4:	4313      	orrs	r3, r2
 80012a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80012a8:	4a27      	ldr	r2, [pc, #156]	; (8001348 <HAL_GPIO_Init+0x334>)
 80012aa:	69bb      	ldr	r3, [r7, #24]
 80012ac:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012ae:	4b26      	ldr	r3, [pc, #152]	; (8001348 <HAL_GPIO_Init+0x334>)
 80012b0:	689b      	ldr	r3, [r3, #8]
 80012b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012b4:	693b      	ldr	r3, [r7, #16]
 80012b6:	43db      	mvns	r3, r3
 80012b8:	69ba      	ldr	r2, [r7, #24]
 80012ba:	4013      	ands	r3, r2
 80012bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d003      	beq.n	80012d2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80012ca:	69ba      	ldr	r2, [r7, #24]
 80012cc:	693b      	ldr	r3, [r7, #16]
 80012ce:	4313      	orrs	r3, r2
 80012d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80012d2:	4a1d      	ldr	r2, [pc, #116]	; (8001348 <HAL_GPIO_Init+0x334>)
 80012d4:	69bb      	ldr	r3, [r7, #24]
 80012d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012d8:	4b1b      	ldr	r3, [pc, #108]	; (8001348 <HAL_GPIO_Init+0x334>)
 80012da:	68db      	ldr	r3, [r3, #12]
 80012dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012de:	693b      	ldr	r3, [r7, #16]
 80012e0:	43db      	mvns	r3, r3
 80012e2:	69ba      	ldr	r2, [r7, #24]
 80012e4:	4013      	ands	r3, r2
 80012e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d003      	beq.n	80012fc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80012f4:	69ba      	ldr	r2, [r7, #24]
 80012f6:	693b      	ldr	r3, [r7, #16]
 80012f8:	4313      	orrs	r3, r2
 80012fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80012fc:	4a12      	ldr	r2, [pc, #72]	; (8001348 <HAL_GPIO_Init+0x334>)
 80012fe:	69bb      	ldr	r3, [r7, #24]
 8001300:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001302:	69fb      	ldr	r3, [r7, #28]
 8001304:	3301      	adds	r3, #1
 8001306:	61fb      	str	r3, [r7, #28]
 8001308:	69fb      	ldr	r3, [r7, #28]
 800130a:	2b0f      	cmp	r3, #15
 800130c:	f67f ae90 	bls.w	8001030 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001310:	bf00      	nop
 8001312:	bf00      	nop
 8001314:	3724      	adds	r7, #36	; 0x24
 8001316:	46bd      	mov	sp, r7
 8001318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131c:	4770      	bx	lr
 800131e:	bf00      	nop
 8001320:	40023800 	.word	0x40023800
 8001324:	40013800 	.word	0x40013800
 8001328:	40020000 	.word	0x40020000
 800132c:	40020400 	.word	0x40020400
 8001330:	40020800 	.word	0x40020800
 8001334:	40020c00 	.word	0x40020c00
 8001338:	40021000 	.word	0x40021000
 800133c:	40021400 	.word	0x40021400
 8001340:	40021800 	.word	0x40021800
 8001344:	40021c00 	.word	0x40021c00
 8001348:	40013c00 	.word	0x40013c00

0800134c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800134c:	b480      	push	{r7}
 800134e:	b083      	sub	sp, #12
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
 8001354:	460b      	mov	r3, r1
 8001356:	807b      	strh	r3, [r7, #2]
 8001358:	4613      	mov	r3, r2
 800135a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800135c:	787b      	ldrb	r3, [r7, #1]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d003      	beq.n	800136a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001362:	887a      	ldrh	r2, [r7, #2]
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001368:	e003      	b.n	8001372 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800136a:	887b      	ldrh	r3, [r7, #2]
 800136c:	041a      	lsls	r2, r3, #16
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	619a      	str	r2, [r3, #24]
}
 8001372:	bf00      	nop
 8001374:	370c      	adds	r7, #12
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr

0800137e <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800137e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001380:	b08f      	sub	sp, #60	; 0x3c
 8001382:	af0a      	add	r7, sp, #40	; 0x28
 8001384:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d101      	bne.n	8001390 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 800138c:	2301      	movs	r3, #1
 800138e:	e054      	b.n	800143a <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 800139c:	b2db      	uxtb	r3, r3
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d106      	bne.n	80013b0 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2200      	movs	r2, #0
 80013a6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80013aa:	6878      	ldr	r0, [r7, #4]
 80013ac:	f005 ff70 	bl	8007290 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2203      	movs	r2, #3
 80013b4:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d102      	bne.n	80013ca <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2200      	movs	r2, #0
 80013c8:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4618      	mov	r0, r3
 80013d0:	f003 f800 	bl	80043d4 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	603b      	str	r3, [r7, #0]
 80013da:	687e      	ldr	r6, [r7, #4]
 80013dc:	466d      	mov	r5, sp
 80013de:	f106 0410 	add.w	r4, r6, #16
 80013e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013e6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013e8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013ea:	e894 0003 	ldmia.w	r4, {r0, r1}
 80013ee:	e885 0003 	stmia.w	r5, {r0, r1}
 80013f2:	1d33      	adds	r3, r6, #4
 80013f4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80013f6:	6838      	ldr	r0, [r7, #0]
 80013f8:	f002 ff7a 	bl	80042f0 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	2101      	movs	r1, #1
 8001402:	4618      	mov	r0, r3
 8001404:	f002 fff7 	bl	80043f6 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	603b      	str	r3, [r7, #0]
 800140e:	687e      	ldr	r6, [r7, #4]
 8001410:	466d      	mov	r5, sp
 8001412:	f106 0410 	add.w	r4, r6, #16
 8001416:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001418:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800141a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800141c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800141e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001422:	e885 0003 	stmia.w	r5, {r0, r1}
 8001426:	1d33      	adds	r3, r6, #4
 8001428:	cb0e      	ldmia	r3, {r1, r2, r3}
 800142a:	6838      	ldr	r0, [r7, #0]
 800142c:	f003 f95e 	bl	80046ec <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	2201      	movs	r2, #1
 8001434:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8001438:	2300      	movs	r3, #0
}
 800143a:	4618      	mov	r0, r3
 800143c:	3714      	adds	r7, #20
 800143e:	46bd      	mov	sp, r7
 8001440:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001442 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8001442:	b590      	push	{r4, r7, lr}
 8001444:	b089      	sub	sp, #36	; 0x24
 8001446:	af04      	add	r7, sp, #16
 8001448:	6078      	str	r0, [r7, #4]
 800144a:	4608      	mov	r0, r1
 800144c:	4611      	mov	r1, r2
 800144e:	461a      	mov	r2, r3
 8001450:	4603      	mov	r3, r0
 8001452:	70fb      	strb	r3, [r7, #3]
 8001454:	460b      	mov	r3, r1
 8001456:	70bb      	strb	r3, [r7, #2]
 8001458:	4613      	mov	r3, r2
 800145a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001462:	2b01      	cmp	r3, #1
 8001464:	d101      	bne.n	800146a <HAL_HCD_HC_Init+0x28>
 8001466:	2302      	movs	r3, #2
 8001468:	e076      	b.n	8001558 <HAL_HCD_HC_Init+0x116>
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	2201      	movs	r2, #1
 800146e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8001472:	78fb      	ldrb	r3, [r7, #3]
 8001474:	687a      	ldr	r2, [r7, #4]
 8001476:	212c      	movs	r1, #44	; 0x2c
 8001478:	fb01 f303 	mul.w	r3, r1, r3
 800147c:	4413      	add	r3, r2
 800147e:	333d      	adds	r3, #61	; 0x3d
 8001480:	2200      	movs	r2, #0
 8001482:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001484:	78fb      	ldrb	r3, [r7, #3]
 8001486:	687a      	ldr	r2, [r7, #4]
 8001488:	212c      	movs	r1, #44	; 0x2c
 800148a:	fb01 f303 	mul.w	r3, r1, r3
 800148e:	4413      	add	r3, r2
 8001490:	3338      	adds	r3, #56	; 0x38
 8001492:	787a      	ldrb	r2, [r7, #1]
 8001494:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8001496:	78fb      	ldrb	r3, [r7, #3]
 8001498:	687a      	ldr	r2, [r7, #4]
 800149a:	212c      	movs	r1, #44	; 0x2c
 800149c:	fb01 f303 	mul.w	r3, r1, r3
 80014a0:	4413      	add	r3, r2
 80014a2:	3340      	adds	r3, #64	; 0x40
 80014a4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80014a6:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80014a8:	78fb      	ldrb	r3, [r7, #3]
 80014aa:	687a      	ldr	r2, [r7, #4]
 80014ac:	212c      	movs	r1, #44	; 0x2c
 80014ae:	fb01 f303 	mul.w	r3, r1, r3
 80014b2:	4413      	add	r3, r2
 80014b4:	3339      	adds	r3, #57	; 0x39
 80014b6:	78fa      	ldrb	r2, [r7, #3]
 80014b8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80014ba:	78fb      	ldrb	r3, [r7, #3]
 80014bc:	687a      	ldr	r2, [r7, #4]
 80014be:	212c      	movs	r1, #44	; 0x2c
 80014c0:	fb01 f303 	mul.w	r3, r1, r3
 80014c4:	4413      	add	r3, r2
 80014c6:	333f      	adds	r3, #63	; 0x3f
 80014c8:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80014cc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80014ce:	78fb      	ldrb	r3, [r7, #3]
 80014d0:	78ba      	ldrb	r2, [r7, #2]
 80014d2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80014d6:	b2d0      	uxtb	r0, r2
 80014d8:	687a      	ldr	r2, [r7, #4]
 80014da:	212c      	movs	r1, #44	; 0x2c
 80014dc:	fb01 f303 	mul.w	r3, r1, r3
 80014e0:	4413      	add	r3, r2
 80014e2:	333a      	adds	r3, #58	; 0x3a
 80014e4:	4602      	mov	r2, r0
 80014e6:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 80014e8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	da09      	bge.n	8001504 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80014f0:	78fb      	ldrb	r3, [r7, #3]
 80014f2:	687a      	ldr	r2, [r7, #4]
 80014f4:	212c      	movs	r1, #44	; 0x2c
 80014f6:	fb01 f303 	mul.w	r3, r1, r3
 80014fa:	4413      	add	r3, r2
 80014fc:	333b      	adds	r3, #59	; 0x3b
 80014fe:	2201      	movs	r2, #1
 8001500:	701a      	strb	r2, [r3, #0]
 8001502:	e008      	b.n	8001516 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001504:	78fb      	ldrb	r3, [r7, #3]
 8001506:	687a      	ldr	r2, [r7, #4]
 8001508:	212c      	movs	r1, #44	; 0x2c
 800150a:	fb01 f303 	mul.w	r3, r1, r3
 800150e:	4413      	add	r3, r2
 8001510:	333b      	adds	r3, #59	; 0x3b
 8001512:	2200      	movs	r2, #0
 8001514:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8001516:	78fb      	ldrb	r3, [r7, #3]
 8001518:	687a      	ldr	r2, [r7, #4]
 800151a:	212c      	movs	r1, #44	; 0x2c
 800151c:	fb01 f303 	mul.w	r3, r1, r3
 8001520:	4413      	add	r3, r2
 8001522:	333c      	adds	r3, #60	; 0x3c
 8001524:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001528:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	6818      	ldr	r0, [r3, #0]
 800152e:	787c      	ldrb	r4, [r7, #1]
 8001530:	78ba      	ldrb	r2, [r7, #2]
 8001532:	78f9      	ldrb	r1, [r7, #3]
 8001534:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001536:	9302      	str	r3, [sp, #8]
 8001538:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800153c:	9301      	str	r3, [sp, #4]
 800153e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001542:	9300      	str	r3, [sp, #0]
 8001544:	4623      	mov	r3, r4
 8001546:	f003 fa4b 	bl	80049e0 <USB_HC_Init>
 800154a:	4603      	mov	r3, r0
 800154c:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	2200      	movs	r2, #0
 8001552:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8001556:	7bfb      	ldrb	r3, [r7, #15]
}
 8001558:	4618      	mov	r0, r3
 800155a:	3714      	adds	r7, #20
 800155c:	46bd      	mov	sp, r7
 800155e:	bd90      	pop	{r4, r7, pc}

08001560 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b084      	sub	sp, #16
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	460b      	mov	r3, r1
 800156a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800156c:	2300      	movs	r3, #0
 800156e:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001576:	2b01      	cmp	r3, #1
 8001578:	d101      	bne.n	800157e <HAL_HCD_HC_Halt+0x1e>
 800157a:	2302      	movs	r3, #2
 800157c:	e00f      	b.n	800159e <HAL_HCD_HC_Halt+0x3e>
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2201      	movs	r2, #1
 8001582:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	78fa      	ldrb	r2, [r7, #3]
 800158c:	4611      	mov	r1, r2
 800158e:	4618      	mov	r0, r3
 8001590:	f003 fc87 	bl	8004ea2 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2200      	movs	r2, #0
 8001598:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 800159c:	7bfb      	ldrb	r3, [r7, #15]
}
 800159e:	4618      	mov	r0, r3
 80015a0:	3710      	adds	r7, #16
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
	...

080015a8 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b082      	sub	sp, #8
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
 80015b0:	4608      	mov	r0, r1
 80015b2:	4611      	mov	r1, r2
 80015b4:	461a      	mov	r2, r3
 80015b6:	4603      	mov	r3, r0
 80015b8:	70fb      	strb	r3, [r7, #3]
 80015ba:	460b      	mov	r3, r1
 80015bc:	70bb      	strb	r3, [r7, #2]
 80015be:	4613      	mov	r3, r2
 80015c0:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80015c2:	78fb      	ldrb	r3, [r7, #3]
 80015c4:	687a      	ldr	r2, [r7, #4]
 80015c6:	212c      	movs	r1, #44	; 0x2c
 80015c8:	fb01 f303 	mul.w	r3, r1, r3
 80015cc:	4413      	add	r3, r2
 80015ce:	333b      	adds	r3, #59	; 0x3b
 80015d0:	78ba      	ldrb	r2, [r7, #2]
 80015d2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80015d4:	78fb      	ldrb	r3, [r7, #3]
 80015d6:	687a      	ldr	r2, [r7, #4]
 80015d8:	212c      	movs	r1, #44	; 0x2c
 80015da:	fb01 f303 	mul.w	r3, r1, r3
 80015de:	4413      	add	r3, r2
 80015e0:	333f      	adds	r3, #63	; 0x3f
 80015e2:	787a      	ldrb	r2, [r7, #1]
 80015e4:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80015e6:	7c3b      	ldrb	r3, [r7, #16]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d112      	bne.n	8001612 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80015ec:	78fb      	ldrb	r3, [r7, #3]
 80015ee:	687a      	ldr	r2, [r7, #4]
 80015f0:	212c      	movs	r1, #44	; 0x2c
 80015f2:	fb01 f303 	mul.w	r3, r1, r3
 80015f6:	4413      	add	r3, r2
 80015f8:	3342      	adds	r3, #66	; 0x42
 80015fa:	2203      	movs	r2, #3
 80015fc:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80015fe:	78fb      	ldrb	r3, [r7, #3]
 8001600:	687a      	ldr	r2, [r7, #4]
 8001602:	212c      	movs	r1, #44	; 0x2c
 8001604:	fb01 f303 	mul.w	r3, r1, r3
 8001608:	4413      	add	r3, r2
 800160a:	333d      	adds	r3, #61	; 0x3d
 800160c:	7f3a      	ldrb	r2, [r7, #28]
 800160e:	701a      	strb	r2, [r3, #0]
 8001610:	e008      	b.n	8001624 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001612:	78fb      	ldrb	r3, [r7, #3]
 8001614:	687a      	ldr	r2, [r7, #4]
 8001616:	212c      	movs	r1, #44	; 0x2c
 8001618:	fb01 f303 	mul.w	r3, r1, r3
 800161c:	4413      	add	r3, r2
 800161e:	3342      	adds	r3, #66	; 0x42
 8001620:	2202      	movs	r2, #2
 8001622:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001624:	787b      	ldrb	r3, [r7, #1]
 8001626:	2b03      	cmp	r3, #3
 8001628:	f200 80c6 	bhi.w	80017b8 <HAL_HCD_HC_SubmitRequest+0x210>
 800162c:	a201      	add	r2, pc, #4	; (adr r2, 8001634 <HAL_HCD_HC_SubmitRequest+0x8c>)
 800162e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001632:	bf00      	nop
 8001634:	08001645 	.word	0x08001645
 8001638:	080017a5 	.word	0x080017a5
 800163c:	080016a9 	.word	0x080016a9
 8001640:	08001727 	.word	0x08001727
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8001644:	7c3b      	ldrb	r3, [r7, #16]
 8001646:	2b01      	cmp	r3, #1
 8001648:	f040 80b8 	bne.w	80017bc <HAL_HCD_HC_SubmitRequest+0x214>
 800164c:	78bb      	ldrb	r3, [r7, #2]
 800164e:	2b00      	cmp	r3, #0
 8001650:	f040 80b4 	bne.w	80017bc <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8001654:	8b3b      	ldrh	r3, [r7, #24]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d108      	bne.n	800166c <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 800165a:	78fb      	ldrb	r3, [r7, #3]
 800165c:	687a      	ldr	r2, [r7, #4]
 800165e:	212c      	movs	r1, #44	; 0x2c
 8001660:	fb01 f303 	mul.w	r3, r1, r3
 8001664:	4413      	add	r3, r2
 8001666:	3355      	adds	r3, #85	; 0x55
 8001668:	2201      	movs	r2, #1
 800166a:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800166c:	78fb      	ldrb	r3, [r7, #3]
 800166e:	687a      	ldr	r2, [r7, #4]
 8001670:	212c      	movs	r1, #44	; 0x2c
 8001672:	fb01 f303 	mul.w	r3, r1, r3
 8001676:	4413      	add	r3, r2
 8001678:	3355      	adds	r3, #85	; 0x55
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d109      	bne.n	8001694 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001680:	78fb      	ldrb	r3, [r7, #3]
 8001682:	687a      	ldr	r2, [r7, #4]
 8001684:	212c      	movs	r1, #44	; 0x2c
 8001686:	fb01 f303 	mul.w	r3, r1, r3
 800168a:	4413      	add	r3, r2
 800168c:	3342      	adds	r3, #66	; 0x42
 800168e:	2200      	movs	r2, #0
 8001690:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001692:	e093      	b.n	80017bc <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001694:	78fb      	ldrb	r3, [r7, #3]
 8001696:	687a      	ldr	r2, [r7, #4]
 8001698:	212c      	movs	r1, #44	; 0x2c
 800169a:	fb01 f303 	mul.w	r3, r1, r3
 800169e:	4413      	add	r3, r2
 80016a0:	3342      	adds	r3, #66	; 0x42
 80016a2:	2202      	movs	r2, #2
 80016a4:	701a      	strb	r2, [r3, #0]
      break;
 80016a6:	e089      	b.n	80017bc <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80016a8:	78bb      	ldrb	r3, [r7, #2]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d11d      	bne.n	80016ea <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80016ae:	78fb      	ldrb	r3, [r7, #3]
 80016b0:	687a      	ldr	r2, [r7, #4]
 80016b2:	212c      	movs	r1, #44	; 0x2c
 80016b4:	fb01 f303 	mul.w	r3, r1, r3
 80016b8:	4413      	add	r3, r2
 80016ba:	3355      	adds	r3, #85	; 0x55
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d109      	bne.n	80016d6 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80016c2:	78fb      	ldrb	r3, [r7, #3]
 80016c4:	687a      	ldr	r2, [r7, #4]
 80016c6:	212c      	movs	r1, #44	; 0x2c
 80016c8:	fb01 f303 	mul.w	r3, r1, r3
 80016cc:	4413      	add	r3, r2
 80016ce:	3342      	adds	r3, #66	; 0x42
 80016d0:	2200      	movs	r2, #0
 80016d2:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80016d4:	e073      	b.n	80017be <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80016d6:	78fb      	ldrb	r3, [r7, #3]
 80016d8:	687a      	ldr	r2, [r7, #4]
 80016da:	212c      	movs	r1, #44	; 0x2c
 80016dc:	fb01 f303 	mul.w	r3, r1, r3
 80016e0:	4413      	add	r3, r2
 80016e2:	3342      	adds	r3, #66	; 0x42
 80016e4:	2202      	movs	r2, #2
 80016e6:	701a      	strb	r2, [r3, #0]
      break;
 80016e8:	e069      	b.n	80017be <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80016ea:	78fb      	ldrb	r3, [r7, #3]
 80016ec:	687a      	ldr	r2, [r7, #4]
 80016ee:	212c      	movs	r1, #44	; 0x2c
 80016f0:	fb01 f303 	mul.w	r3, r1, r3
 80016f4:	4413      	add	r3, r2
 80016f6:	3354      	adds	r3, #84	; 0x54
 80016f8:	781b      	ldrb	r3, [r3, #0]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d109      	bne.n	8001712 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80016fe:	78fb      	ldrb	r3, [r7, #3]
 8001700:	687a      	ldr	r2, [r7, #4]
 8001702:	212c      	movs	r1, #44	; 0x2c
 8001704:	fb01 f303 	mul.w	r3, r1, r3
 8001708:	4413      	add	r3, r2
 800170a:	3342      	adds	r3, #66	; 0x42
 800170c:	2200      	movs	r2, #0
 800170e:	701a      	strb	r2, [r3, #0]
      break;
 8001710:	e055      	b.n	80017be <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001712:	78fb      	ldrb	r3, [r7, #3]
 8001714:	687a      	ldr	r2, [r7, #4]
 8001716:	212c      	movs	r1, #44	; 0x2c
 8001718:	fb01 f303 	mul.w	r3, r1, r3
 800171c:	4413      	add	r3, r2
 800171e:	3342      	adds	r3, #66	; 0x42
 8001720:	2202      	movs	r2, #2
 8001722:	701a      	strb	r2, [r3, #0]
      break;
 8001724:	e04b      	b.n	80017be <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001726:	78bb      	ldrb	r3, [r7, #2]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d11d      	bne.n	8001768 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800172c:	78fb      	ldrb	r3, [r7, #3]
 800172e:	687a      	ldr	r2, [r7, #4]
 8001730:	212c      	movs	r1, #44	; 0x2c
 8001732:	fb01 f303 	mul.w	r3, r1, r3
 8001736:	4413      	add	r3, r2
 8001738:	3355      	adds	r3, #85	; 0x55
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d109      	bne.n	8001754 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001740:	78fb      	ldrb	r3, [r7, #3]
 8001742:	687a      	ldr	r2, [r7, #4]
 8001744:	212c      	movs	r1, #44	; 0x2c
 8001746:	fb01 f303 	mul.w	r3, r1, r3
 800174a:	4413      	add	r3, r2
 800174c:	3342      	adds	r3, #66	; 0x42
 800174e:	2200      	movs	r2, #0
 8001750:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001752:	e034      	b.n	80017be <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001754:	78fb      	ldrb	r3, [r7, #3]
 8001756:	687a      	ldr	r2, [r7, #4]
 8001758:	212c      	movs	r1, #44	; 0x2c
 800175a:	fb01 f303 	mul.w	r3, r1, r3
 800175e:	4413      	add	r3, r2
 8001760:	3342      	adds	r3, #66	; 0x42
 8001762:	2202      	movs	r2, #2
 8001764:	701a      	strb	r2, [r3, #0]
      break;
 8001766:	e02a      	b.n	80017be <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001768:	78fb      	ldrb	r3, [r7, #3]
 800176a:	687a      	ldr	r2, [r7, #4]
 800176c:	212c      	movs	r1, #44	; 0x2c
 800176e:	fb01 f303 	mul.w	r3, r1, r3
 8001772:	4413      	add	r3, r2
 8001774:	3354      	adds	r3, #84	; 0x54
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d109      	bne.n	8001790 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800177c:	78fb      	ldrb	r3, [r7, #3]
 800177e:	687a      	ldr	r2, [r7, #4]
 8001780:	212c      	movs	r1, #44	; 0x2c
 8001782:	fb01 f303 	mul.w	r3, r1, r3
 8001786:	4413      	add	r3, r2
 8001788:	3342      	adds	r3, #66	; 0x42
 800178a:	2200      	movs	r2, #0
 800178c:	701a      	strb	r2, [r3, #0]
      break;
 800178e:	e016      	b.n	80017be <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001790:	78fb      	ldrb	r3, [r7, #3]
 8001792:	687a      	ldr	r2, [r7, #4]
 8001794:	212c      	movs	r1, #44	; 0x2c
 8001796:	fb01 f303 	mul.w	r3, r1, r3
 800179a:	4413      	add	r3, r2
 800179c:	3342      	adds	r3, #66	; 0x42
 800179e:	2202      	movs	r2, #2
 80017a0:	701a      	strb	r2, [r3, #0]
      break;
 80017a2:	e00c      	b.n	80017be <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80017a4:	78fb      	ldrb	r3, [r7, #3]
 80017a6:	687a      	ldr	r2, [r7, #4]
 80017a8:	212c      	movs	r1, #44	; 0x2c
 80017aa:	fb01 f303 	mul.w	r3, r1, r3
 80017ae:	4413      	add	r3, r2
 80017b0:	3342      	adds	r3, #66	; 0x42
 80017b2:	2200      	movs	r2, #0
 80017b4:	701a      	strb	r2, [r3, #0]
      break;
 80017b6:	e002      	b.n	80017be <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 80017b8:	bf00      	nop
 80017ba:	e000      	b.n	80017be <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 80017bc:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80017be:	78fb      	ldrb	r3, [r7, #3]
 80017c0:	687a      	ldr	r2, [r7, #4]
 80017c2:	212c      	movs	r1, #44	; 0x2c
 80017c4:	fb01 f303 	mul.w	r3, r1, r3
 80017c8:	4413      	add	r3, r2
 80017ca:	3344      	adds	r3, #68	; 0x44
 80017cc:	697a      	ldr	r2, [r7, #20]
 80017ce:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80017d0:	78fb      	ldrb	r3, [r7, #3]
 80017d2:	8b3a      	ldrh	r2, [r7, #24]
 80017d4:	6879      	ldr	r1, [r7, #4]
 80017d6:	202c      	movs	r0, #44	; 0x2c
 80017d8:	fb00 f303 	mul.w	r3, r0, r3
 80017dc:	440b      	add	r3, r1
 80017de:	334c      	adds	r3, #76	; 0x4c
 80017e0:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80017e2:	78fb      	ldrb	r3, [r7, #3]
 80017e4:	687a      	ldr	r2, [r7, #4]
 80017e6:	212c      	movs	r1, #44	; 0x2c
 80017e8:	fb01 f303 	mul.w	r3, r1, r3
 80017ec:	4413      	add	r3, r2
 80017ee:	3360      	adds	r3, #96	; 0x60
 80017f0:	2200      	movs	r2, #0
 80017f2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80017f4:	78fb      	ldrb	r3, [r7, #3]
 80017f6:	687a      	ldr	r2, [r7, #4]
 80017f8:	212c      	movs	r1, #44	; 0x2c
 80017fa:	fb01 f303 	mul.w	r3, r1, r3
 80017fe:	4413      	add	r3, r2
 8001800:	3350      	adds	r3, #80	; 0x50
 8001802:	2200      	movs	r2, #0
 8001804:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001806:	78fb      	ldrb	r3, [r7, #3]
 8001808:	687a      	ldr	r2, [r7, #4]
 800180a:	212c      	movs	r1, #44	; 0x2c
 800180c:	fb01 f303 	mul.w	r3, r1, r3
 8001810:	4413      	add	r3, r2
 8001812:	3339      	adds	r3, #57	; 0x39
 8001814:	78fa      	ldrb	r2, [r7, #3]
 8001816:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001818:	78fb      	ldrb	r3, [r7, #3]
 800181a:	687a      	ldr	r2, [r7, #4]
 800181c:	212c      	movs	r1, #44	; 0x2c
 800181e:	fb01 f303 	mul.w	r3, r1, r3
 8001822:	4413      	add	r3, r2
 8001824:	3361      	adds	r3, #97	; 0x61
 8001826:	2200      	movs	r2, #0
 8001828:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6818      	ldr	r0, [r3, #0]
 800182e:	78fb      	ldrb	r3, [r7, #3]
 8001830:	222c      	movs	r2, #44	; 0x2c
 8001832:	fb02 f303 	mul.w	r3, r2, r3
 8001836:	3338      	adds	r3, #56	; 0x38
 8001838:	687a      	ldr	r2, [r7, #4]
 800183a:	18d1      	adds	r1, r2, r3
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	691b      	ldr	r3, [r3, #16]
 8001840:	b2db      	uxtb	r3, r3
 8001842:	461a      	mov	r2, r3
 8001844:	f003 f9da 	bl	8004bfc <USB_HC_StartXfer>
 8001848:	4603      	mov	r3, r0
}
 800184a:	4618      	mov	r0, r3
 800184c:	3708      	adds	r7, #8
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop

08001854 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b086      	sub	sp, #24
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001862:	693b      	ldr	r3, [r7, #16]
 8001864:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4618      	mov	r0, r3
 800186c:	f002 fefd 	bl	800466a <USB_GetMode>
 8001870:	4603      	mov	r3, r0
 8001872:	2b01      	cmp	r3, #1
 8001874:	f040 80f6 	bne.w	8001a64 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4618      	mov	r0, r3
 800187e:	f002 fee1 	bl	8004644 <USB_ReadInterrupts>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	f000 80ec 	beq.w	8001a62 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4618      	mov	r0, r3
 8001890:	f002 fed8 	bl	8004644 <USB_ReadInterrupts>
 8001894:	4603      	mov	r3, r0
 8001896:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800189a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800189e:	d104      	bne.n	80018aa <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80018a8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4618      	mov	r0, r3
 80018b0:	f002 fec8 	bl	8004644 <USB_ReadInterrupts>
 80018b4:	4603      	mov	r3, r0
 80018b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018ba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80018be:	d104      	bne.n	80018ca <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80018c8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4618      	mov	r0, r3
 80018d0:	f002 feb8 	bl	8004644 <USB_ReadInterrupts>
 80018d4:	4603      	mov	r3, r0
 80018d6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80018da:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80018de:	d104      	bne.n	80018ea <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80018e8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4618      	mov	r0, r3
 80018f0:	f002 fea8 	bl	8004644 <USB_ReadInterrupts>
 80018f4:	4603      	mov	r3, r0
 80018f6:	f003 0302 	and.w	r3, r3, #2
 80018fa:	2b02      	cmp	r3, #2
 80018fc:	d103      	bne.n	8001906 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	2202      	movs	r2, #2
 8001904:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	4618      	mov	r0, r3
 800190c:	f002 fe9a 	bl	8004644 <USB_ReadInterrupts>
 8001910:	4603      	mov	r3, r0
 8001912:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001916:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800191a:	d11c      	bne.n	8001956 <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001924:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f003 0301 	and.w	r3, r3, #1
 8001932:	2b00      	cmp	r3, #0
 8001934:	d10f      	bne.n	8001956 <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001936:	2110      	movs	r1, #16
 8001938:	6938      	ldr	r0, [r7, #16]
 800193a:	f002 fda9 	bl	8004490 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800193e:	6938      	ldr	r0, [r7, #16]
 8001940:	f002 fdca 	bl	80044d8 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	2101      	movs	r1, #1
 800194a:	4618      	mov	r0, r3
 800194c:	f002 ff82 	bl	8004854 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001950:	6878      	ldr	r0, [r7, #4]
 8001952:	f005 fd1b 	bl	800738c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	4618      	mov	r0, r3
 800195c:	f002 fe72 	bl	8004644 <USB_ReadInterrupts>
 8001960:	4603      	mov	r3, r0
 8001962:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001966:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800196a:	d102      	bne.n	8001972 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 800196c:	6878      	ldr	r0, [r7, #4]
 800196e:	f001 fa03 	bl	8002d78 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4618      	mov	r0, r3
 8001978:	f002 fe64 	bl	8004644 <USB_ReadInterrupts>
 800197c:	4603      	mov	r3, r0
 800197e:	f003 0308 	and.w	r3, r3, #8
 8001982:	2b08      	cmp	r3, #8
 8001984:	d106      	bne.n	8001994 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001986:	6878      	ldr	r0, [r7, #4]
 8001988:	f005 fce4 	bl	8007354 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	2208      	movs	r2, #8
 8001992:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4618      	mov	r0, r3
 800199a:	f002 fe53 	bl	8004644 <USB_ReadInterrupts>
 800199e:	4603      	mov	r3, r0
 80019a0:	f003 0310 	and.w	r3, r3, #16
 80019a4:	2b10      	cmp	r3, #16
 80019a6:	d101      	bne.n	80019ac <HAL_HCD_IRQHandler+0x158>
 80019a8:	2301      	movs	r3, #1
 80019aa:	e000      	b.n	80019ae <HAL_HCD_IRQHandler+0x15a>
 80019ac:	2300      	movs	r3, #0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d012      	beq.n	80019d8 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	699a      	ldr	r2, [r3, #24]
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f022 0210 	bic.w	r2, r2, #16
 80019c0:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80019c2:	6878      	ldr	r0, [r7, #4]
 80019c4:	f001 f906 	bl	8002bd4 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	699a      	ldr	r2, [r3, #24]
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f042 0210 	orr.w	r2, r2, #16
 80019d6:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4618      	mov	r0, r3
 80019de:	f002 fe31 	bl	8004644 <USB_ReadInterrupts>
 80019e2:	4603      	mov	r3, r0
 80019e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019e8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80019ec:	d13a      	bne.n	8001a64 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4618      	mov	r0, r3
 80019f4:	f003 fa44 	bl	8004e80 <USB_HC_ReadInterrupt>
 80019f8:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80019fa:	2300      	movs	r3, #0
 80019fc:	617b      	str	r3, [r7, #20]
 80019fe:	e025      	b.n	8001a4c <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	f003 030f 	and.w	r3, r3, #15
 8001a06:	68ba      	ldr	r2, [r7, #8]
 8001a08:	fa22 f303 	lsr.w	r3, r2, r3
 8001a0c:	f003 0301 	and.w	r3, r3, #1
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d018      	beq.n	8001a46 <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	015a      	lsls	r2, r3, #5
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	4413      	add	r3, r2
 8001a1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001a26:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001a2a:	d106      	bne.n	8001a3a <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	b2db      	uxtb	r3, r3
 8001a30:	4619      	mov	r1, r3
 8001a32:	6878      	ldr	r0, [r7, #4]
 8001a34:	f000 f8ab 	bl	8001b8e <HCD_HC_IN_IRQHandler>
 8001a38:	e005      	b.n	8001a46 <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001a3a:	697b      	ldr	r3, [r7, #20]
 8001a3c:	b2db      	uxtb	r3, r3
 8001a3e:	4619      	mov	r1, r3
 8001a40:	6878      	ldr	r0, [r7, #4]
 8001a42:	f000 fcc6 	bl	80023d2 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001a46:	697b      	ldr	r3, [r7, #20]
 8001a48:	3301      	adds	r3, #1
 8001a4a:	617b      	str	r3, [r7, #20]
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	689b      	ldr	r3, [r3, #8]
 8001a50:	697a      	ldr	r2, [r7, #20]
 8001a52:	429a      	cmp	r2, r3
 8001a54:	d3d4      	bcc.n	8001a00 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a5e:	615a      	str	r2, [r3, #20]
 8001a60:	e000      	b.n	8001a64 <HAL_HCD_IRQHandler+0x210>
      return;
 8001a62:	bf00      	nop
    }
  }
}
 8001a64:	3718      	adds	r7, #24
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}

08001a6a <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001a6a:	b580      	push	{r7, lr}
 8001a6c:	b082      	sub	sp, #8
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001a78:	2b01      	cmp	r3, #1
 8001a7a:	d101      	bne.n	8001a80 <HAL_HCD_Start+0x16>
 8001a7c:	2302      	movs	r3, #2
 8001a7e:	e013      	b.n	8001aa8 <HAL_HCD_Start+0x3e>
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2201      	movs	r2, #1
 8001a84:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	2101      	movs	r1, #1
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f002 ff44 	bl	800491c <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f002 fc8a 	bl	80043b2 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001aa6:	2300      	movs	r3, #0
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	3708      	adds	r7, #8
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}

08001ab0 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001abe:	2b01      	cmp	r3, #1
 8001ac0:	d101      	bne.n	8001ac6 <HAL_HCD_Stop+0x16>
 8001ac2:	2302      	movs	r3, #2
 8001ac4:	e00d      	b.n	8001ae2 <HAL_HCD_Stop+0x32>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2201      	movs	r2, #1
 8001aca:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f003 fb3e 	bl	8005154 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2200      	movs	r2, #0
 8001adc:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001ae0:	2300      	movs	r3, #0
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	3708      	adds	r7, #8
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}

08001aea <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001aea:	b580      	push	{r7, lr}
 8001aec:	b082      	sub	sp, #8
 8001aee:	af00      	add	r7, sp, #0
 8001af0:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4618      	mov	r0, r3
 8001af8:	f002 fee6 	bl	80048c8 <USB_ResetPort>
 8001afc:	4603      	mov	r3, r0
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3708      	adds	r7, #8
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}

08001b06 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001b06:	b480      	push	{r7}
 8001b08:	b083      	sub	sp, #12
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	6078      	str	r0, [r7, #4]
 8001b0e:	460b      	mov	r3, r1
 8001b10:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001b12:	78fb      	ldrb	r3, [r7, #3]
 8001b14:	687a      	ldr	r2, [r7, #4]
 8001b16:	212c      	movs	r1, #44	; 0x2c
 8001b18:	fb01 f303 	mul.w	r3, r1, r3
 8001b1c:	4413      	add	r3, r2
 8001b1e:	3360      	adds	r3, #96	; 0x60
 8001b20:	781b      	ldrb	r3, [r3, #0]
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	370c      	adds	r7, #12
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr

08001b2e <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001b2e:	b480      	push	{r7}
 8001b30:	b083      	sub	sp, #12
 8001b32:	af00      	add	r7, sp, #0
 8001b34:	6078      	str	r0, [r7, #4]
 8001b36:	460b      	mov	r3, r1
 8001b38:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001b3a:	78fb      	ldrb	r3, [r7, #3]
 8001b3c:	687a      	ldr	r2, [r7, #4]
 8001b3e:	212c      	movs	r1, #44	; 0x2c
 8001b40:	fb01 f303 	mul.w	r3, r1, r3
 8001b44:	4413      	add	r3, r2
 8001b46:	3350      	adds	r3, #80	; 0x50
 8001b48:	681b      	ldr	r3, [r3, #0]
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	370c      	adds	r7, #12
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr

08001b56 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001b56:	b580      	push	{r7, lr}
 8001b58:	b082      	sub	sp, #8
 8001b5a:	af00      	add	r7, sp, #0
 8001b5c:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4618      	mov	r0, r3
 8001b64:	f002 ff2a 	bl	80049bc <USB_GetCurrentFrame>
 8001b68:	4603      	mov	r3, r0
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	3708      	adds	r7, #8
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}

08001b72 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001b72:	b580      	push	{r7, lr}
 8001b74:	b082      	sub	sp, #8
 8001b76:	af00      	add	r7, sp, #0
 8001b78:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f002 ff05 	bl	800498e <USB_GetHostSpeed>
 8001b84:	4603      	mov	r3, r0
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	3708      	adds	r7, #8
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}

08001b8e <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001b8e:	b580      	push	{r7, lr}
 8001b90:	b086      	sub	sp, #24
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	6078      	str	r0, [r7, #4]
 8001b96:	460b      	mov	r3, r1
 8001b98:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8001ba4:	78fb      	ldrb	r3, [r7, #3]
 8001ba6:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	015a      	lsls	r2, r3, #5
 8001bac:	693b      	ldr	r3, [r7, #16]
 8001bae:	4413      	add	r3, r2
 8001bb0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bb4:	689b      	ldr	r3, [r3, #8]
 8001bb6:	f003 0304 	and.w	r3, r3, #4
 8001bba:	2b04      	cmp	r3, #4
 8001bbc:	d119      	bne.n	8001bf2 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	015a      	lsls	r2, r3, #5
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	4413      	add	r3, r2
 8001bc6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bca:	461a      	mov	r2, r3
 8001bcc:	2304      	movs	r3, #4
 8001bce:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	015a      	lsls	r2, r3, #5
 8001bd4:	693b      	ldr	r3, [r7, #16]
 8001bd6:	4413      	add	r3, r2
 8001bd8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bdc:	68db      	ldr	r3, [r3, #12]
 8001bde:	68fa      	ldr	r2, [r7, #12]
 8001be0:	0151      	lsls	r1, r2, #5
 8001be2:	693a      	ldr	r2, [r7, #16]
 8001be4:	440a      	add	r2, r1
 8001be6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001bea:	f043 0302 	orr.w	r3, r3, #2
 8001bee:	60d3      	str	r3, [r2, #12]
 8001bf0:	e101      	b.n	8001df6 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	015a      	lsls	r2, r3, #5
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	4413      	add	r3, r2
 8001bfa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bfe:	689b      	ldr	r3, [r3, #8]
 8001c00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c04:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001c08:	d12b      	bne.n	8001c62 <HCD_HC_IN_IRQHandler+0xd4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	015a      	lsls	r2, r3, #5
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	4413      	add	r3, r2
 8001c12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c16:	461a      	mov	r2, r3
 8001c18:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c1c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8001c1e:	687a      	ldr	r2, [r7, #4]
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	212c      	movs	r1, #44	; 0x2c
 8001c24:	fb01 f303 	mul.w	r3, r1, r3
 8001c28:	4413      	add	r3, r2
 8001c2a:	3361      	adds	r3, #97	; 0x61
 8001c2c:	2207      	movs	r2, #7
 8001c2e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	015a      	lsls	r2, r3, #5
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	4413      	add	r3, r2
 8001c38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c3c:	68db      	ldr	r3, [r3, #12]
 8001c3e:	68fa      	ldr	r2, [r7, #12]
 8001c40:	0151      	lsls	r1, r2, #5
 8001c42:	693a      	ldr	r2, [r7, #16]
 8001c44:	440a      	add	r2, r1
 8001c46:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001c4a:	f043 0302 	orr.w	r3, r3, #2
 8001c4e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	68fa      	ldr	r2, [r7, #12]
 8001c56:	b2d2      	uxtb	r2, r2
 8001c58:	4611      	mov	r1, r2
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f003 f921 	bl	8004ea2 <USB_HC_Halt>
 8001c60:	e0c9      	b.n	8001df6 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	015a      	lsls	r2, r3, #5
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	4413      	add	r3, r2
 8001c6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c6e:	689b      	ldr	r3, [r3, #8]
 8001c70:	f003 0320 	and.w	r3, r3, #32
 8001c74:	2b20      	cmp	r3, #32
 8001c76:	d109      	bne.n	8001c8c <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	015a      	lsls	r2, r3, #5
 8001c7c:	693b      	ldr	r3, [r7, #16]
 8001c7e:	4413      	add	r3, r2
 8001c80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c84:	461a      	mov	r2, r3
 8001c86:	2320      	movs	r3, #32
 8001c88:	6093      	str	r3, [r2, #8]
 8001c8a:	e0b4      	b.n	8001df6 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	015a      	lsls	r2, r3, #5
 8001c90:	693b      	ldr	r3, [r7, #16]
 8001c92:	4413      	add	r3, r2
 8001c94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c98:	689b      	ldr	r3, [r3, #8]
 8001c9a:	f003 0308 	and.w	r3, r3, #8
 8001c9e:	2b08      	cmp	r3, #8
 8001ca0:	d133      	bne.n	8001d0a <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	015a      	lsls	r2, r3, #5
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	4413      	add	r3, r2
 8001caa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cae:	68db      	ldr	r3, [r3, #12]
 8001cb0:	68fa      	ldr	r2, [r7, #12]
 8001cb2:	0151      	lsls	r1, r2, #5
 8001cb4:	693a      	ldr	r2, [r7, #16]
 8001cb6:	440a      	add	r2, r1
 8001cb8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001cbc:	f043 0302 	orr.w	r3, r3, #2
 8001cc0:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8001cc2:	687a      	ldr	r2, [r7, #4]
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	212c      	movs	r1, #44	; 0x2c
 8001cc8:	fb01 f303 	mul.w	r3, r1, r3
 8001ccc:	4413      	add	r3, r2
 8001cce:	3361      	adds	r3, #97	; 0x61
 8001cd0:	2205      	movs	r2, #5
 8001cd2:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	015a      	lsls	r2, r3, #5
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	4413      	add	r3, r2
 8001cdc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ce0:	461a      	mov	r2, r3
 8001ce2:	2310      	movs	r3, #16
 8001ce4:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	015a      	lsls	r2, r3, #5
 8001cea:	693b      	ldr	r3, [r7, #16]
 8001cec:	4413      	add	r3, r2
 8001cee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cf2:	461a      	mov	r2, r3
 8001cf4:	2308      	movs	r3, #8
 8001cf6:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	68fa      	ldr	r2, [r7, #12]
 8001cfe:	b2d2      	uxtb	r2, r2
 8001d00:	4611      	mov	r1, r2
 8001d02:	4618      	mov	r0, r3
 8001d04:	f003 f8cd 	bl	8004ea2 <USB_HC_Halt>
 8001d08:	e075      	b.n	8001df6 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	015a      	lsls	r2, r3, #5
 8001d0e:	693b      	ldr	r3, [r7, #16]
 8001d10:	4413      	add	r3, r2
 8001d12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d16:	689b      	ldr	r3, [r3, #8]
 8001d18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d20:	d134      	bne.n	8001d8c <HCD_HC_IN_IRQHandler+0x1fe>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	015a      	lsls	r2, r3, #5
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	4413      	add	r3, r2
 8001d2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d2e:	68db      	ldr	r3, [r3, #12]
 8001d30:	68fa      	ldr	r2, [r7, #12]
 8001d32:	0151      	lsls	r1, r2, #5
 8001d34:	693a      	ldr	r2, [r7, #16]
 8001d36:	440a      	add	r2, r1
 8001d38:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001d3c:	f043 0302 	orr.w	r3, r3, #2
 8001d40:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8001d42:	687a      	ldr	r2, [r7, #4]
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	212c      	movs	r1, #44	; 0x2c
 8001d48:	fb01 f303 	mul.w	r3, r1, r3
 8001d4c:	4413      	add	r3, r2
 8001d4e:	3361      	adds	r3, #97	; 0x61
 8001d50:	2208      	movs	r2, #8
 8001d52:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	015a      	lsls	r2, r3, #5
 8001d58:	693b      	ldr	r3, [r7, #16]
 8001d5a:	4413      	add	r3, r2
 8001d5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d60:	461a      	mov	r2, r3
 8001d62:	2310      	movs	r3, #16
 8001d64:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	015a      	lsls	r2, r3, #5
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	4413      	add	r3, r2
 8001d6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d72:	461a      	mov	r2, r3
 8001d74:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d78:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	68fa      	ldr	r2, [r7, #12]
 8001d80:	b2d2      	uxtb	r2, r2
 8001d82:	4611      	mov	r1, r2
 8001d84:	4618      	mov	r0, r3
 8001d86:	f003 f88c 	bl	8004ea2 <USB_HC_Halt>
 8001d8a:	e034      	b.n	8001df6 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	015a      	lsls	r2, r3, #5
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	4413      	add	r3, r2
 8001d94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d98:	689b      	ldr	r3, [r3, #8]
 8001d9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d9e:	2b80      	cmp	r3, #128	; 0x80
 8001da0:	d129      	bne.n	8001df6 <HCD_HC_IN_IRQHandler+0x268>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	015a      	lsls	r2, r3, #5
 8001da6:	693b      	ldr	r3, [r7, #16]
 8001da8:	4413      	add	r3, r2
 8001daa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dae:	68db      	ldr	r3, [r3, #12]
 8001db0:	68fa      	ldr	r2, [r7, #12]
 8001db2:	0151      	lsls	r1, r2, #5
 8001db4:	693a      	ldr	r2, [r7, #16]
 8001db6:	440a      	add	r2, r1
 8001db8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001dbc:	f043 0302 	orr.w	r3, r3, #2
 8001dc0:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001dc2:	687a      	ldr	r2, [r7, #4]
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	212c      	movs	r1, #44	; 0x2c
 8001dc8:	fb01 f303 	mul.w	r3, r1, r3
 8001dcc:	4413      	add	r3, r2
 8001dce:	3361      	adds	r3, #97	; 0x61
 8001dd0:	2206      	movs	r2, #6
 8001dd2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	68fa      	ldr	r2, [r7, #12]
 8001dda:	b2d2      	uxtb	r2, r2
 8001ddc:	4611      	mov	r1, r2
 8001dde:	4618      	mov	r0, r3
 8001de0:	f003 f85f 	bl	8004ea2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	015a      	lsls	r2, r3, #5
 8001de8:	693b      	ldr	r3, [r7, #16]
 8001dea:	4413      	add	r3, r2
 8001dec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001df0:	461a      	mov	r2, r3
 8001df2:	2380      	movs	r3, #128	; 0x80
 8001df4:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	015a      	lsls	r2, r3, #5
 8001dfa:	693b      	ldr	r3, [r7, #16]
 8001dfc:	4413      	add	r3, r2
 8001dfe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e08:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e0c:	d122      	bne.n	8001e54 <HCD_HC_IN_IRQHandler+0x2c6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	015a      	lsls	r2, r3, #5
 8001e12:	693b      	ldr	r3, [r7, #16]
 8001e14:	4413      	add	r3, r2
 8001e16:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e1a:	68db      	ldr	r3, [r3, #12]
 8001e1c:	68fa      	ldr	r2, [r7, #12]
 8001e1e:	0151      	lsls	r1, r2, #5
 8001e20:	693a      	ldr	r2, [r7, #16]
 8001e22:	440a      	add	r2, r1
 8001e24:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001e28:	f043 0302 	orr.w	r3, r3, #2
 8001e2c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	68fa      	ldr	r2, [r7, #12]
 8001e34:	b2d2      	uxtb	r2, r2
 8001e36:	4611      	mov	r1, r2
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f003 f832 	bl	8004ea2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	015a      	lsls	r2, r3, #5
 8001e42:	693b      	ldr	r3, [r7, #16]
 8001e44:	4413      	add	r3, r2
 8001e46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e4a:	461a      	mov	r2, r3
 8001e4c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e50:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8001e52:	e2ba      	b.n	80023ca <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	015a      	lsls	r2, r3, #5
 8001e58:	693b      	ldr	r3, [r7, #16]
 8001e5a:	4413      	add	r3, r2
 8001e5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	f003 0301 	and.w	r3, r3, #1
 8001e66:	2b01      	cmp	r3, #1
 8001e68:	f040 811b 	bne.w	80020a2 <HCD_HC_IN_IRQHandler+0x514>
    if (hhcd->Init.dma_enable != 0U)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	691b      	ldr	r3, [r3, #16]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d019      	beq.n	8001ea8 <HCD_HC_IN_IRQHandler+0x31a>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8001e74:	687a      	ldr	r2, [r7, #4]
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	212c      	movs	r1, #44	; 0x2c
 8001e7a:	fb01 f303 	mul.w	r3, r1, r3
 8001e7e:	4413      	add	r3, r2
 8001e80:	3348      	adds	r3, #72	; 0x48
 8001e82:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	0159      	lsls	r1, r3, #5
 8001e88:	693b      	ldr	r3, [r7, #16]
 8001e8a:	440b      	add	r3, r1
 8001e8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e90:	691b      	ldr	r3, [r3, #16]
 8001e92:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8001e96:	1ad2      	subs	r2, r2, r3
 8001e98:	6879      	ldr	r1, [r7, #4]
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	202c      	movs	r0, #44	; 0x2c
 8001e9e:	fb00 f303 	mul.w	r3, r0, r3
 8001ea2:	440b      	add	r3, r1
 8001ea4:	3350      	adds	r3, #80	; 0x50
 8001ea6:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8001ea8:	687a      	ldr	r2, [r7, #4]
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	212c      	movs	r1, #44	; 0x2c
 8001eae:	fb01 f303 	mul.w	r3, r1, r3
 8001eb2:	4413      	add	r3, r2
 8001eb4:	3361      	adds	r3, #97	; 0x61
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001eba:	687a      	ldr	r2, [r7, #4]
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	212c      	movs	r1, #44	; 0x2c
 8001ec0:	fb01 f303 	mul.w	r3, r1, r3
 8001ec4:	4413      	add	r3, r2
 8001ec6:	335c      	adds	r3, #92	; 0x5c
 8001ec8:	2200      	movs	r2, #0
 8001eca:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	015a      	lsls	r2, r3, #5
 8001ed0:	693b      	ldr	r3, [r7, #16]
 8001ed2:	4413      	add	r3, r2
 8001ed4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ed8:	461a      	mov	r2, r3
 8001eda:	2301      	movs	r3, #1
 8001edc:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001ede:	687a      	ldr	r2, [r7, #4]
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	212c      	movs	r1, #44	; 0x2c
 8001ee4:	fb01 f303 	mul.w	r3, r1, r3
 8001ee8:	4413      	add	r3, r2
 8001eea:	333f      	adds	r3, #63	; 0x3f
 8001eec:	781b      	ldrb	r3, [r3, #0]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d009      	beq.n	8001f06 <HCD_HC_IN_IRQHandler+0x378>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8001ef2:	687a      	ldr	r2, [r7, #4]
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	212c      	movs	r1, #44	; 0x2c
 8001ef8:	fb01 f303 	mul.w	r3, r1, r3
 8001efc:	4413      	add	r3, r2
 8001efe:	333f      	adds	r3, #63	; 0x3f
 8001f00:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001f02:	2b02      	cmp	r3, #2
 8001f04:	d121      	bne.n	8001f4a <HCD_HC_IN_IRQHandler+0x3bc>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	015a      	lsls	r2, r3, #5
 8001f0a:	693b      	ldr	r3, [r7, #16]
 8001f0c:	4413      	add	r3, r2
 8001f0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f12:	68db      	ldr	r3, [r3, #12]
 8001f14:	68fa      	ldr	r2, [r7, #12]
 8001f16:	0151      	lsls	r1, r2, #5
 8001f18:	693a      	ldr	r2, [r7, #16]
 8001f1a:	440a      	add	r2, r1
 8001f1c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001f20:	f043 0302 	orr.w	r3, r3, #2
 8001f24:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	68fa      	ldr	r2, [r7, #12]
 8001f2c:	b2d2      	uxtb	r2, r2
 8001f2e:	4611      	mov	r1, r2
 8001f30:	4618      	mov	r0, r3
 8001f32:	f002 ffb6 	bl	8004ea2 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	015a      	lsls	r2, r3, #5
 8001f3a:	693b      	ldr	r3, [r7, #16]
 8001f3c:	4413      	add	r3, r2
 8001f3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f42:	461a      	mov	r2, r3
 8001f44:	2310      	movs	r3, #16
 8001f46:	6093      	str	r3, [r2, #8]
 8001f48:	e066      	b.n	8002018 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8001f4a:	687a      	ldr	r2, [r7, #4]
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	212c      	movs	r1, #44	; 0x2c
 8001f50:	fb01 f303 	mul.w	r3, r1, r3
 8001f54:	4413      	add	r3, r2
 8001f56:	333f      	adds	r3, #63	; 0x3f
 8001f58:	781b      	ldrb	r3, [r3, #0]
 8001f5a:	2b03      	cmp	r3, #3
 8001f5c:	d127      	bne.n	8001fae <HCD_HC_IN_IRQHandler+0x420>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	015a      	lsls	r2, r3, #5
 8001f62:	693b      	ldr	r3, [r7, #16]
 8001f64:	4413      	add	r3, r2
 8001f66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	68fa      	ldr	r2, [r7, #12]
 8001f6e:	0151      	lsls	r1, r2, #5
 8001f70:	693a      	ldr	r2, [r7, #16]
 8001f72:	440a      	add	r2, r1
 8001f74:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001f78:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001f7c:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8001f7e:	687a      	ldr	r2, [r7, #4]
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	212c      	movs	r1, #44	; 0x2c
 8001f84:	fb01 f303 	mul.w	r3, r1, r3
 8001f88:	4413      	add	r3, r2
 8001f8a:	3360      	adds	r3, #96	; 0x60
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	b2d9      	uxtb	r1, r3
 8001f94:	687a      	ldr	r2, [r7, #4]
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	202c      	movs	r0, #44	; 0x2c
 8001f9a:	fb00 f303 	mul.w	r3, r0, r3
 8001f9e:	4413      	add	r3, r2
 8001fa0:	3360      	adds	r3, #96	; 0x60
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	461a      	mov	r2, r3
 8001fa6:	6878      	ldr	r0, [r7, #4]
 8001fa8:	f005 f9fe 	bl	80073a8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8001fac:	e034      	b.n	8002018 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8001fae:	687a      	ldr	r2, [r7, #4]
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	212c      	movs	r1, #44	; 0x2c
 8001fb4:	fb01 f303 	mul.w	r3, r1, r3
 8001fb8:	4413      	add	r3, r2
 8001fba:	333f      	adds	r3, #63	; 0x3f
 8001fbc:	781b      	ldrb	r3, [r3, #0]
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	d12a      	bne.n	8002018 <HCD_HC_IN_IRQHandler+0x48a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8001fc2:	687a      	ldr	r2, [r7, #4]
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	212c      	movs	r1, #44	; 0x2c
 8001fc8:	fb01 f303 	mul.w	r3, r1, r3
 8001fcc:	4413      	add	r3, r2
 8001fce:	3360      	adds	r3, #96	; 0x60
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8001fd4:	687a      	ldr	r2, [r7, #4]
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	212c      	movs	r1, #44	; 0x2c
 8001fda:	fb01 f303 	mul.w	r3, r1, r3
 8001fde:	4413      	add	r3, r2
 8001fe0:	3354      	adds	r3, #84	; 0x54
 8001fe2:	781b      	ldrb	r3, [r3, #0]
 8001fe4:	f083 0301 	eor.w	r3, r3, #1
 8001fe8:	b2d8      	uxtb	r0, r3
 8001fea:	687a      	ldr	r2, [r7, #4]
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	212c      	movs	r1, #44	; 0x2c
 8001ff0:	fb01 f303 	mul.w	r3, r1, r3
 8001ff4:	4413      	add	r3, r2
 8001ff6:	3354      	adds	r3, #84	; 0x54
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	b2d9      	uxtb	r1, r3
 8002000:	687a      	ldr	r2, [r7, #4]
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	202c      	movs	r0, #44	; 0x2c
 8002006:	fb00 f303 	mul.w	r3, r0, r3
 800200a:	4413      	add	r3, r2
 800200c:	3360      	adds	r3, #96	; 0x60
 800200e:	781b      	ldrb	r3, [r3, #0]
 8002010:	461a      	mov	r2, r3
 8002012:	6878      	ldr	r0, [r7, #4]
 8002014:	f005 f9c8 	bl	80073a8 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	691b      	ldr	r3, [r3, #16]
 800201c:	2b01      	cmp	r3, #1
 800201e:	d12b      	bne.n	8002078 <HCD_HC_IN_IRQHandler+0x4ea>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8002020:	687a      	ldr	r2, [r7, #4]
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	212c      	movs	r1, #44	; 0x2c
 8002026:	fb01 f303 	mul.w	r3, r1, r3
 800202a:	4413      	add	r3, r2
 800202c:	3348      	adds	r3, #72	; 0x48
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	6879      	ldr	r1, [r7, #4]
 8002032:	68fa      	ldr	r2, [r7, #12]
 8002034:	202c      	movs	r0, #44	; 0x2c
 8002036:	fb00 f202 	mul.w	r2, r0, r2
 800203a:	440a      	add	r2, r1
 800203c:	3240      	adds	r2, #64	; 0x40
 800203e:	8812      	ldrh	r2, [r2, #0]
 8002040:	fbb3 f3f2 	udiv	r3, r3, r2
 8002044:	f003 0301 	and.w	r3, r3, #1
 8002048:	2b00      	cmp	r3, #0
 800204a:	f000 81be 	beq.w	80023ca <HCD_HC_IN_IRQHandler+0x83c>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 800204e:	687a      	ldr	r2, [r7, #4]
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	212c      	movs	r1, #44	; 0x2c
 8002054:	fb01 f303 	mul.w	r3, r1, r3
 8002058:	4413      	add	r3, r2
 800205a:	3354      	adds	r3, #84	; 0x54
 800205c:	781b      	ldrb	r3, [r3, #0]
 800205e:	f083 0301 	eor.w	r3, r3, #1
 8002062:	b2d8      	uxtb	r0, r3
 8002064:	687a      	ldr	r2, [r7, #4]
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	212c      	movs	r1, #44	; 0x2c
 800206a:	fb01 f303 	mul.w	r3, r1, r3
 800206e:	4413      	add	r3, r2
 8002070:	3354      	adds	r3, #84	; 0x54
 8002072:	4602      	mov	r2, r0
 8002074:	701a      	strb	r2, [r3, #0]
}
 8002076:	e1a8      	b.n	80023ca <HCD_HC_IN_IRQHandler+0x83c>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	212c      	movs	r1, #44	; 0x2c
 800207e:	fb01 f303 	mul.w	r3, r1, r3
 8002082:	4413      	add	r3, r2
 8002084:	3354      	adds	r3, #84	; 0x54
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	f083 0301 	eor.w	r3, r3, #1
 800208c:	b2d8      	uxtb	r0, r3
 800208e:	687a      	ldr	r2, [r7, #4]
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	212c      	movs	r1, #44	; 0x2c
 8002094:	fb01 f303 	mul.w	r3, r1, r3
 8002098:	4413      	add	r3, r2
 800209a:	3354      	adds	r3, #84	; 0x54
 800209c:	4602      	mov	r2, r0
 800209e:	701a      	strb	r2, [r3, #0]
}
 80020a0:	e193      	b.n	80023ca <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	015a      	lsls	r2, r3, #5
 80020a6:	693b      	ldr	r3, [r7, #16]
 80020a8:	4413      	add	r3, r2
 80020aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020ae:	689b      	ldr	r3, [r3, #8]
 80020b0:	f003 0302 	and.w	r3, r3, #2
 80020b4:	2b02      	cmp	r3, #2
 80020b6:	f040 8106 	bne.w	80022c6 <HCD_HC_IN_IRQHandler+0x738>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	015a      	lsls	r2, r3, #5
 80020be:	693b      	ldr	r3, [r7, #16]
 80020c0:	4413      	add	r3, r2
 80020c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020c6:	68db      	ldr	r3, [r3, #12]
 80020c8:	68fa      	ldr	r2, [r7, #12]
 80020ca:	0151      	lsls	r1, r2, #5
 80020cc:	693a      	ldr	r2, [r7, #16]
 80020ce:	440a      	add	r2, r1
 80020d0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80020d4:	f023 0302 	bic.w	r3, r3, #2
 80020d8:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80020da:	687a      	ldr	r2, [r7, #4]
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	212c      	movs	r1, #44	; 0x2c
 80020e0:	fb01 f303 	mul.w	r3, r1, r3
 80020e4:	4413      	add	r3, r2
 80020e6:	3361      	adds	r3, #97	; 0x61
 80020e8:	781b      	ldrb	r3, [r3, #0]
 80020ea:	2b01      	cmp	r3, #1
 80020ec:	d109      	bne.n	8002102 <HCD_HC_IN_IRQHandler+0x574>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80020ee:	687a      	ldr	r2, [r7, #4]
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	212c      	movs	r1, #44	; 0x2c
 80020f4:	fb01 f303 	mul.w	r3, r1, r3
 80020f8:	4413      	add	r3, r2
 80020fa:	3360      	adds	r3, #96	; 0x60
 80020fc:	2201      	movs	r2, #1
 80020fe:	701a      	strb	r2, [r3, #0]
 8002100:	e0c9      	b.n	8002296 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002102:	687a      	ldr	r2, [r7, #4]
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	212c      	movs	r1, #44	; 0x2c
 8002108:	fb01 f303 	mul.w	r3, r1, r3
 800210c:	4413      	add	r3, r2
 800210e:	3361      	adds	r3, #97	; 0x61
 8002110:	781b      	ldrb	r3, [r3, #0]
 8002112:	2b05      	cmp	r3, #5
 8002114:	d109      	bne.n	800212a <HCD_HC_IN_IRQHandler+0x59c>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8002116:	687a      	ldr	r2, [r7, #4]
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	212c      	movs	r1, #44	; 0x2c
 800211c:	fb01 f303 	mul.w	r3, r1, r3
 8002120:	4413      	add	r3, r2
 8002122:	3360      	adds	r3, #96	; 0x60
 8002124:	2205      	movs	r2, #5
 8002126:	701a      	strb	r2, [r3, #0]
 8002128:	e0b5      	b.n	8002296 <HCD_HC_IN_IRQHandler+0x708>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800212a:	687a      	ldr	r2, [r7, #4]
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	212c      	movs	r1, #44	; 0x2c
 8002130:	fb01 f303 	mul.w	r3, r1, r3
 8002134:	4413      	add	r3, r2
 8002136:	3361      	adds	r3, #97	; 0x61
 8002138:	781b      	ldrb	r3, [r3, #0]
 800213a:	2b06      	cmp	r3, #6
 800213c:	d009      	beq.n	8002152 <HCD_HC_IN_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800213e:	687a      	ldr	r2, [r7, #4]
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	212c      	movs	r1, #44	; 0x2c
 8002144:	fb01 f303 	mul.w	r3, r1, r3
 8002148:	4413      	add	r3, r2
 800214a:	3361      	adds	r3, #97	; 0x61
 800214c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800214e:	2b08      	cmp	r3, #8
 8002150:	d150      	bne.n	80021f4 <HCD_HC_IN_IRQHandler+0x666>
      hhcd->hc[ch_num].ErrCnt++;
 8002152:	687a      	ldr	r2, [r7, #4]
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	212c      	movs	r1, #44	; 0x2c
 8002158:	fb01 f303 	mul.w	r3, r1, r3
 800215c:	4413      	add	r3, r2
 800215e:	335c      	adds	r3, #92	; 0x5c
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	1c5a      	adds	r2, r3, #1
 8002164:	6879      	ldr	r1, [r7, #4]
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	202c      	movs	r0, #44	; 0x2c
 800216a:	fb00 f303 	mul.w	r3, r0, r3
 800216e:	440b      	add	r3, r1
 8002170:	335c      	adds	r3, #92	; 0x5c
 8002172:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002174:	687a      	ldr	r2, [r7, #4]
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	212c      	movs	r1, #44	; 0x2c
 800217a:	fb01 f303 	mul.w	r3, r1, r3
 800217e:	4413      	add	r3, r2
 8002180:	335c      	adds	r3, #92	; 0x5c
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	2b02      	cmp	r3, #2
 8002186:	d912      	bls.n	80021ae <HCD_HC_IN_IRQHandler+0x620>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002188:	687a      	ldr	r2, [r7, #4]
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	212c      	movs	r1, #44	; 0x2c
 800218e:	fb01 f303 	mul.w	r3, r1, r3
 8002192:	4413      	add	r3, r2
 8002194:	335c      	adds	r3, #92	; 0x5c
 8002196:	2200      	movs	r2, #0
 8002198:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800219a:	687a      	ldr	r2, [r7, #4]
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	212c      	movs	r1, #44	; 0x2c
 80021a0:	fb01 f303 	mul.w	r3, r1, r3
 80021a4:	4413      	add	r3, r2
 80021a6:	3360      	adds	r3, #96	; 0x60
 80021a8:	2204      	movs	r2, #4
 80021aa:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80021ac:	e073      	b.n	8002296 <HCD_HC_IN_IRQHandler+0x708>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80021ae:	687a      	ldr	r2, [r7, #4]
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	212c      	movs	r1, #44	; 0x2c
 80021b4:	fb01 f303 	mul.w	r3, r1, r3
 80021b8:	4413      	add	r3, r2
 80021ba:	3360      	adds	r3, #96	; 0x60
 80021bc:	2202      	movs	r2, #2
 80021be:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	015a      	lsls	r2, r3, #5
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	4413      	add	r3, r2
 80021c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80021d6:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80021de:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	015a      	lsls	r2, r3, #5
 80021e4:	693b      	ldr	r3, [r7, #16]
 80021e6:	4413      	add	r3, r2
 80021e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021ec:	461a      	mov	r2, r3
 80021ee:	68bb      	ldr	r3, [r7, #8]
 80021f0:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80021f2:	e050      	b.n	8002296 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80021f4:	687a      	ldr	r2, [r7, #4]
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	212c      	movs	r1, #44	; 0x2c
 80021fa:	fb01 f303 	mul.w	r3, r1, r3
 80021fe:	4413      	add	r3, r2
 8002200:	3361      	adds	r3, #97	; 0x61
 8002202:	781b      	ldrb	r3, [r3, #0]
 8002204:	2b03      	cmp	r3, #3
 8002206:	d122      	bne.n	800224e <HCD_HC_IN_IRQHandler+0x6c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002208:	687a      	ldr	r2, [r7, #4]
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	212c      	movs	r1, #44	; 0x2c
 800220e:	fb01 f303 	mul.w	r3, r1, r3
 8002212:	4413      	add	r3, r2
 8002214:	3360      	adds	r3, #96	; 0x60
 8002216:	2202      	movs	r2, #2
 8002218:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	015a      	lsls	r2, r3, #5
 800221e:	693b      	ldr	r3, [r7, #16]
 8002220:	4413      	add	r3, r2
 8002222:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800222a:	68bb      	ldr	r3, [r7, #8]
 800222c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002230:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002232:	68bb      	ldr	r3, [r7, #8]
 8002234:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002238:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	015a      	lsls	r2, r3, #5
 800223e:	693b      	ldr	r3, [r7, #16]
 8002240:	4413      	add	r3, r2
 8002242:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002246:	461a      	mov	r2, r3
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	6013      	str	r3, [r2, #0]
 800224c:	e023      	b.n	8002296 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 800224e:	687a      	ldr	r2, [r7, #4]
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	212c      	movs	r1, #44	; 0x2c
 8002254:	fb01 f303 	mul.w	r3, r1, r3
 8002258:	4413      	add	r3, r2
 800225a:	3361      	adds	r3, #97	; 0x61
 800225c:	781b      	ldrb	r3, [r3, #0]
 800225e:	2b07      	cmp	r3, #7
 8002260:	d119      	bne.n	8002296 <HCD_HC_IN_IRQHandler+0x708>
      hhcd->hc[ch_num].ErrCnt++;
 8002262:	687a      	ldr	r2, [r7, #4]
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	212c      	movs	r1, #44	; 0x2c
 8002268:	fb01 f303 	mul.w	r3, r1, r3
 800226c:	4413      	add	r3, r2
 800226e:	335c      	adds	r3, #92	; 0x5c
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	1c5a      	adds	r2, r3, #1
 8002274:	6879      	ldr	r1, [r7, #4]
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	202c      	movs	r0, #44	; 0x2c
 800227a:	fb00 f303 	mul.w	r3, r0, r3
 800227e:	440b      	add	r3, r1
 8002280:	335c      	adds	r3, #92	; 0x5c
 8002282:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002284:	687a      	ldr	r2, [r7, #4]
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	212c      	movs	r1, #44	; 0x2c
 800228a:	fb01 f303 	mul.w	r3, r1, r3
 800228e:	4413      	add	r3, r2
 8002290:	3360      	adds	r3, #96	; 0x60
 8002292:	2204      	movs	r2, #4
 8002294:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	015a      	lsls	r2, r3, #5
 800229a:	693b      	ldr	r3, [r7, #16]
 800229c:	4413      	add	r3, r2
 800229e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022a2:	461a      	mov	r2, r3
 80022a4:	2302      	movs	r3, #2
 80022a6:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	b2d9      	uxtb	r1, r3
 80022ac:	687a      	ldr	r2, [r7, #4]
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	202c      	movs	r0, #44	; 0x2c
 80022b2:	fb00 f303 	mul.w	r3, r0, r3
 80022b6:	4413      	add	r3, r2
 80022b8:	3360      	adds	r3, #96	; 0x60
 80022ba:	781b      	ldrb	r3, [r3, #0]
 80022bc:	461a      	mov	r2, r3
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	f005 f872 	bl	80073a8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80022c4:	e081      	b.n	80023ca <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	015a      	lsls	r2, r3, #5
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	4413      	add	r3, r2
 80022ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	f003 0310 	and.w	r3, r3, #16
 80022d8:	2b10      	cmp	r3, #16
 80022da:	d176      	bne.n	80023ca <HCD_HC_IN_IRQHandler+0x83c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80022dc:	687a      	ldr	r2, [r7, #4]
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	212c      	movs	r1, #44	; 0x2c
 80022e2:	fb01 f303 	mul.w	r3, r1, r3
 80022e6:	4413      	add	r3, r2
 80022e8:	333f      	adds	r3, #63	; 0x3f
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	2b03      	cmp	r3, #3
 80022ee:	d121      	bne.n	8002334 <HCD_HC_IN_IRQHandler+0x7a6>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80022f0:	687a      	ldr	r2, [r7, #4]
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	212c      	movs	r1, #44	; 0x2c
 80022f6:	fb01 f303 	mul.w	r3, r1, r3
 80022fa:	4413      	add	r3, r2
 80022fc:	335c      	adds	r3, #92	; 0x5c
 80022fe:	2200      	movs	r2, #0
 8002300:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	015a      	lsls	r2, r3, #5
 8002306:	693b      	ldr	r3, [r7, #16]
 8002308:	4413      	add	r3, r2
 800230a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800230e:	68db      	ldr	r3, [r3, #12]
 8002310:	68fa      	ldr	r2, [r7, #12]
 8002312:	0151      	lsls	r1, r2, #5
 8002314:	693a      	ldr	r2, [r7, #16]
 8002316:	440a      	add	r2, r1
 8002318:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800231c:	f043 0302 	orr.w	r3, r3, #2
 8002320:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	68fa      	ldr	r2, [r7, #12]
 8002328:	b2d2      	uxtb	r2, r2
 800232a:	4611      	mov	r1, r2
 800232c:	4618      	mov	r0, r3
 800232e:	f002 fdb8 	bl	8004ea2 <USB_HC_Halt>
 8002332:	e041      	b.n	80023b8 <HCD_HC_IN_IRQHandler+0x82a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002334:	687a      	ldr	r2, [r7, #4]
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	212c      	movs	r1, #44	; 0x2c
 800233a:	fb01 f303 	mul.w	r3, r1, r3
 800233e:	4413      	add	r3, r2
 8002340:	333f      	adds	r3, #63	; 0x3f
 8002342:	781b      	ldrb	r3, [r3, #0]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d009      	beq.n	800235c <HCD_HC_IN_IRQHandler+0x7ce>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8002348:	687a      	ldr	r2, [r7, #4]
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	212c      	movs	r1, #44	; 0x2c
 800234e:	fb01 f303 	mul.w	r3, r1, r3
 8002352:	4413      	add	r3, r2
 8002354:	333f      	adds	r3, #63	; 0x3f
 8002356:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002358:	2b02      	cmp	r3, #2
 800235a:	d12d      	bne.n	80023b8 <HCD_HC_IN_IRQHandler+0x82a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800235c:	687a      	ldr	r2, [r7, #4]
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	212c      	movs	r1, #44	; 0x2c
 8002362:	fb01 f303 	mul.w	r3, r1, r3
 8002366:	4413      	add	r3, r2
 8002368:	335c      	adds	r3, #92	; 0x5c
 800236a:	2200      	movs	r2, #0
 800236c:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	691b      	ldr	r3, [r3, #16]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d120      	bne.n	80023b8 <HCD_HC_IN_IRQHandler+0x82a>
        hhcd->hc[ch_num].state = HC_NAK;
 8002376:	687a      	ldr	r2, [r7, #4]
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	212c      	movs	r1, #44	; 0x2c
 800237c:	fb01 f303 	mul.w	r3, r1, r3
 8002380:	4413      	add	r3, r2
 8002382:	3361      	adds	r3, #97	; 0x61
 8002384:	2203      	movs	r2, #3
 8002386:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	015a      	lsls	r2, r3, #5
 800238c:	693b      	ldr	r3, [r7, #16]
 800238e:	4413      	add	r3, r2
 8002390:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002394:	68db      	ldr	r3, [r3, #12]
 8002396:	68fa      	ldr	r2, [r7, #12]
 8002398:	0151      	lsls	r1, r2, #5
 800239a:	693a      	ldr	r2, [r7, #16]
 800239c:	440a      	add	r2, r1
 800239e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80023a2:	f043 0302 	orr.w	r3, r3, #2
 80023a6:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	68fa      	ldr	r2, [r7, #12]
 80023ae:	b2d2      	uxtb	r2, r2
 80023b0:	4611      	mov	r1, r2
 80023b2:	4618      	mov	r0, r3
 80023b4:	f002 fd75 	bl	8004ea2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	015a      	lsls	r2, r3, #5
 80023bc:	693b      	ldr	r3, [r7, #16]
 80023be:	4413      	add	r3, r2
 80023c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023c4:	461a      	mov	r2, r3
 80023c6:	2310      	movs	r3, #16
 80023c8:	6093      	str	r3, [r2, #8]
}
 80023ca:	bf00      	nop
 80023cc:	3718      	adds	r7, #24
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}

080023d2 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80023d2:	b580      	push	{r7, lr}
 80023d4:	b088      	sub	sp, #32
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	6078      	str	r0, [r7, #4]
 80023da:	460b      	mov	r3, r1
 80023dc:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80023e4:	69fb      	ldr	r3, [r7, #28]
 80023e6:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 80023e8:	78fb      	ldrb	r3, [r7, #3]
 80023ea:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	015a      	lsls	r2, r3, #5
 80023f0:	69bb      	ldr	r3, [r7, #24]
 80023f2:	4413      	add	r3, r2
 80023f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	f003 0304 	and.w	r3, r3, #4
 80023fe:	2b04      	cmp	r3, #4
 8002400:	d119      	bne.n	8002436 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	015a      	lsls	r2, r3, #5
 8002406:	69bb      	ldr	r3, [r7, #24]
 8002408:	4413      	add	r3, r2
 800240a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800240e:	461a      	mov	r2, r3
 8002410:	2304      	movs	r3, #4
 8002412:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	015a      	lsls	r2, r3, #5
 8002418:	69bb      	ldr	r3, [r7, #24]
 800241a:	4413      	add	r3, r2
 800241c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002420:	68db      	ldr	r3, [r3, #12]
 8002422:	697a      	ldr	r2, [r7, #20]
 8002424:	0151      	lsls	r1, r2, #5
 8002426:	69ba      	ldr	r2, [r7, #24]
 8002428:	440a      	add	r2, r1
 800242a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800242e:	f043 0302 	orr.w	r3, r3, #2
 8002432:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8002434:	e3ca      	b.n	8002bcc <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	015a      	lsls	r2, r3, #5
 800243a:	69bb      	ldr	r3, [r7, #24]
 800243c:	4413      	add	r3, r2
 800243e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	f003 0320 	and.w	r3, r3, #32
 8002448:	2b20      	cmp	r3, #32
 800244a:	d13e      	bne.n	80024ca <HCD_HC_OUT_IRQHandler+0xf8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800244c:	697b      	ldr	r3, [r7, #20]
 800244e:	015a      	lsls	r2, r3, #5
 8002450:	69bb      	ldr	r3, [r7, #24]
 8002452:	4413      	add	r3, r2
 8002454:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002458:	461a      	mov	r2, r3
 800245a:	2320      	movs	r3, #32
 800245c:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 800245e:	687a      	ldr	r2, [r7, #4]
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	212c      	movs	r1, #44	; 0x2c
 8002464:	fb01 f303 	mul.w	r3, r1, r3
 8002468:	4413      	add	r3, r2
 800246a:	333d      	adds	r3, #61	; 0x3d
 800246c:	781b      	ldrb	r3, [r3, #0]
 800246e:	2b01      	cmp	r3, #1
 8002470:	f040 83ac 	bne.w	8002bcc <HCD_HC_OUT_IRQHandler+0x7fa>
      hhcd->hc[ch_num].do_ping = 0U;
 8002474:	687a      	ldr	r2, [r7, #4]
 8002476:	697b      	ldr	r3, [r7, #20]
 8002478:	212c      	movs	r1, #44	; 0x2c
 800247a:	fb01 f303 	mul.w	r3, r1, r3
 800247e:	4413      	add	r3, r2
 8002480:	333d      	adds	r3, #61	; 0x3d
 8002482:	2200      	movs	r2, #0
 8002484:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002486:	687a      	ldr	r2, [r7, #4]
 8002488:	697b      	ldr	r3, [r7, #20]
 800248a:	212c      	movs	r1, #44	; 0x2c
 800248c:	fb01 f303 	mul.w	r3, r1, r3
 8002490:	4413      	add	r3, r2
 8002492:	3360      	adds	r3, #96	; 0x60
 8002494:	2202      	movs	r2, #2
 8002496:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	015a      	lsls	r2, r3, #5
 800249c:	69bb      	ldr	r3, [r7, #24]
 800249e:	4413      	add	r3, r2
 80024a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024a4:	68db      	ldr	r3, [r3, #12]
 80024a6:	697a      	ldr	r2, [r7, #20]
 80024a8:	0151      	lsls	r1, r2, #5
 80024aa:	69ba      	ldr	r2, [r7, #24]
 80024ac:	440a      	add	r2, r1
 80024ae:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80024b2:	f043 0302 	orr.w	r3, r3, #2
 80024b6:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	697a      	ldr	r2, [r7, #20]
 80024be:	b2d2      	uxtb	r2, r2
 80024c0:	4611      	mov	r1, r2
 80024c2:	4618      	mov	r0, r3
 80024c4:	f002 fced 	bl	8004ea2 <USB_HC_Halt>
}
 80024c8:	e380      	b.n	8002bcc <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80024ca:	697b      	ldr	r3, [r7, #20]
 80024cc:	015a      	lsls	r2, r3, #5
 80024ce:	69bb      	ldr	r3, [r7, #24]
 80024d0:	4413      	add	r3, r2
 80024d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80024dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80024e0:	d122      	bne.n	8002528 <HCD_HC_OUT_IRQHandler+0x156>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	015a      	lsls	r2, r3, #5
 80024e6:	69bb      	ldr	r3, [r7, #24]
 80024e8:	4413      	add	r3, r2
 80024ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	697a      	ldr	r2, [r7, #20]
 80024f2:	0151      	lsls	r1, r2, #5
 80024f4:	69ba      	ldr	r2, [r7, #24]
 80024f6:	440a      	add	r2, r1
 80024f8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80024fc:	f043 0302 	orr.w	r3, r3, #2
 8002500:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	697a      	ldr	r2, [r7, #20]
 8002508:	b2d2      	uxtb	r2, r2
 800250a:	4611      	mov	r1, r2
 800250c:	4618      	mov	r0, r3
 800250e:	f002 fcc8 	bl	8004ea2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	015a      	lsls	r2, r3, #5
 8002516:	69bb      	ldr	r3, [r7, #24]
 8002518:	4413      	add	r3, r2
 800251a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800251e:	461a      	mov	r2, r3
 8002520:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002524:	6093      	str	r3, [r2, #8]
}
 8002526:	e351      	b.n	8002bcc <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	015a      	lsls	r2, r3, #5
 800252c:	69bb      	ldr	r3, [r7, #24]
 800252e:	4413      	add	r3, r2
 8002530:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	f003 0301 	and.w	r3, r3, #1
 800253a:	2b01      	cmp	r3, #1
 800253c:	d150      	bne.n	80025e0 <HCD_HC_OUT_IRQHandler+0x20e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800253e:	687a      	ldr	r2, [r7, #4]
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	212c      	movs	r1, #44	; 0x2c
 8002544:	fb01 f303 	mul.w	r3, r1, r3
 8002548:	4413      	add	r3, r2
 800254a:	335c      	adds	r3, #92	; 0x5c
 800254c:	2200      	movs	r2, #0
 800254e:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	015a      	lsls	r2, r3, #5
 8002554:	69bb      	ldr	r3, [r7, #24]
 8002556:	4413      	add	r3, r2
 8002558:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002562:	2b40      	cmp	r3, #64	; 0x40
 8002564:	d111      	bne.n	800258a <HCD_HC_OUT_IRQHandler+0x1b8>
      hhcd->hc[ch_num].do_ping = 1U;
 8002566:	687a      	ldr	r2, [r7, #4]
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	212c      	movs	r1, #44	; 0x2c
 800256c:	fb01 f303 	mul.w	r3, r1, r3
 8002570:	4413      	add	r3, r2
 8002572:	333d      	adds	r3, #61	; 0x3d
 8002574:	2201      	movs	r2, #1
 8002576:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	015a      	lsls	r2, r3, #5
 800257c:	69bb      	ldr	r3, [r7, #24]
 800257e:	4413      	add	r3, r2
 8002580:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002584:	461a      	mov	r2, r3
 8002586:	2340      	movs	r3, #64	; 0x40
 8002588:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	015a      	lsls	r2, r3, #5
 800258e:	69bb      	ldr	r3, [r7, #24]
 8002590:	4413      	add	r3, r2
 8002592:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	697a      	ldr	r2, [r7, #20]
 800259a:	0151      	lsls	r1, r2, #5
 800259c:	69ba      	ldr	r2, [r7, #24]
 800259e:	440a      	add	r2, r1
 80025a0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80025a4:	f043 0302 	orr.w	r3, r3, #2
 80025a8:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	697a      	ldr	r2, [r7, #20]
 80025b0:	b2d2      	uxtb	r2, r2
 80025b2:	4611      	mov	r1, r2
 80025b4:	4618      	mov	r0, r3
 80025b6:	f002 fc74 	bl	8004ea2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80025ba:	697b      	ldr	r3, [r7, #20]
 80025bc:	015a      	lsls	r2, r3, #5
 80025be:	69bb      	ldr	r3, [r7, #24]
 80025c0:	4413      	add	r3, r2
 80025c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025c6:	461a      	mov	r2, r3
 80025c8:	2301      	movs	r3, #1
 80025ca:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80025cc:	687a      	ldr	r2, [r7, #4]
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	212c      	movs	r1, #44	; 0x2c
 80025d2:	fb01 f303 	mul.w	r3, r1, r3
 80025d6:	4413      	add	r3, r2
 80025d8:	3361      	adds	r3, #97	; 0x61
 80025da:	2201      	movs	r2, #1
 80025dc:	701a      	strb	r2, [r3, #0]
}
 80025de:	e2f5      	b.n	8002bcc <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	015a      	lsls	r2, r3, #5
 80025e4:	69bb      	ldr	r3, [r7, #24]
 80025e6:	4413      	add	r3, r2
 80025e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025ec:	689b      	ldr	r3, [r3, #8]
 80025ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025f2:	2b40      	cmp	r3, #64	; 0x40
 80025f4:	d13c      	bne.n	8002670 <HCD_HC_OUT_IRQHandler+0x29e>
    hhcd->hc[ch_num].state = HC_NYET;
 80025f6:	687a      	ldr	r2, [r7, #4]
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	212c      	movs	r1, #44	; 0x2c
 80025fc:	fb01 f303 	mul.w	r3, r1, r3
 8002600:	4413      	add	r3, r2
 8002602:	3361      	adds	r3, #97	; 0x61
 8002604:	2204      	movs	r2, #4
 8002606:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8002608:	687a      	ldr	r2, [r7, #4]
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	212c      	movs	r1, #44	; 0x2c
 800260e:	fb01 f303 	mul.w	r3, r1, r3
 8002612:	4413      	add	r3, r2
 8002614:	333d      	adds	r3, #61	; 0x3d
 8002616:	2201      	movs	r2, #1
 8002618:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800261a:	687a      	ldr	r2, [r7, #4]
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	212c      	movs	r1, #44	; 0x2c
 8002620:	fb01 f303 	mul.w	r3, r1, r3
 8002624:	4413      	add	r3, r2
 8002626:	335c      	adds	r3, #92	; 0x5c
 8002628:	2200      	movs	r2, #0
 800262a:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	015a      	lsls	r2, r3, #5
 8002630:	69bb      	ldr	r3, [r7, #24]
 8002632:	4413      	add	r3, r2
 8002634:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002638:	68db      	ldr	r3, [r3, #12]
 800263a:	697a      	ldr	r2, [r7, #20]
 800263c:	0151      	lsls	r1, r2, #5
 800263e:	69ba      	ldr	r2, [r7, #24]
 8002640:	440a      	add	r2, r1
 8002642:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002646:	f043 0302 	orr.w	r3, r3, #2
 800264a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	697a      	ldr	r2, [r7, #20]
 8002652:	b2d2      	uxtb	r2, r2
 8002654:	4611      	mov	r1, r2
 8002656:	4618      	mov	r0, r3
 8002658:	f002 fc23 	bl	8004ea2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	015a      	lsls	r2, r3, #5
 8002660:	69bb      	ldr	r3, [r7, #24]
 8002662:	4413      	add	r3, r2
 8002664:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002668:	461a      	mov	r2, r3
 800266a:	2340      	movs	r3, #64	; 0x40
 800266c:	6093      	str	r3, [r2, #8]
}
 800266e:	e2ad      	b.n	8002bcc <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002670:	697b      	ldr	r3, [r7, #20]
 8002672:	015a      	lsls	r2, r3, #5
 8002674:	69bb      	ldr	r3, [r7, #24]
 8002676:	4413      	add	r3, r2
 8002678:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	f003 0308 	and.w	r3, r3, #8
 8002682:	2b08      	cmp	r3, #8
 8002684:	d12a      	bne.n	80026dc <HCD_HC_OUT_IRQHandler+0x30a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	015a      	lsls	r2, r3, #5
 800268a:	69bb      	ldr	r3, [r7, #24]
 800268c:	4413      	add	r3, r2
 800268e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002692:	461a      	mov	r2, r3
 8002694:	2308      	movs	r3, #8
 8002696:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002698:	697b      	ldr	r3, [r7, #20]
 800269a:	015a      	lsls	r2, r3, #5
 800269c:	69bb      	ldr	r3, [r7, #24]
 800269e:	4413      	add	r3, r2
 80026a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026a4:	68db      	ldr	r3, [r3, #12]
 80026a6:	697a      	ldr	r2, [r7, #20]
 80026a8:	0151      	lsls	r1, r2, #5
 80026aa:	69ba      	ldr	r2, [r7, #24]
 80026ac:	440a      	add	r2, r1
 80026ae:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80026b2:	f043 0302 	orr.w	r3, r3, #2
 80026b6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	697a      	ldr	r2, [r7, #20]
 80026be:	b2d2      	uxtb	r2, r2
 80026c0:	4611      	mov	r1, r2
 80026c2:	4618      	mov	r0, r3
 80026c4:	f002 fbed 	bl	8004ea2 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 80026c8:	687a      	ldr	r2, [r7, #4]
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	212c      	movs	r1, #44	; 0x2c
 80026ce:	fb01 f303 	mul.w	r3, r1, r3
 80026d2:	4413      	add	r3, r2
 80026d4:	3361      	adds	r3, #97	; 0x61
 80026d6:	2205      	movs	r2, #5
 80026d8:	701a      	strb	r2, [r3, #0]
}
 80026da:	e277      	b.n	8002bcc <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	015a      	lsls	r2, r3, #5
 80026e0:	69bb      	ldr	r3, [r7, #24]
 80026e2:	4413      	add	r3, r2
 80026e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026e8:	689b      	ldr	r3, [r3, #8]
 80026ea:	f003 0310 	and.w	r3, r3, #16
 80026ee:	2b10      	cmp	r3, #16
 80026f0:	d150      	bne.n	8002794 <HCD_HC_OUT_IRQHandler+0x3c2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80026f2:	687a      	ldr	r2, [r7, #4]
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	212c      	movs	r1, #44	; 0x2c
 80026f8:	fb01 f303 	mul.w	r3, r1, r3
 80026fc:	4413      	add	r3, r2
 80026fe:	335c      	adds	r3, #92	; 0x5c
 8002700:	2200      	movs	r2, #0
 8002702:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8002704:	687a      	ldr	r2, [r7, #4]
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	212c      	movs	r1, #44	; 0x2c
 800270a:	fb01 f303 	mul.w	r3, r1, r3
 800270e:	4413      	add	r3, r2
 8002710:	3361      	adds	r3, #97	; 0x61
 8002712:	2203      	movs	r2, #3
 8002714:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8002716:	687a      	ldr	r2, [r7, #4]
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	212c      	movs	r1, #44	; 0x2c
 800271c:	fb01 f303 	mul.w	r3, r1, r3
 8002720:	4413      	add	r3, r2
 8002722:	333d      	adds	r3, #61	; 0x3d
 8002724:	781b      	ldrb	r3, [r3, #0]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d112      	bne.n	8002750 <HCD_HC_OUT_IRQHandler+0x37e>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 800272a:	687a      	ldr	r2, [r7, #4]
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	212c      	movs	r1, #44	; 0x2c
 8002730:	fb01 f303 	mul.w	r3, r1, r3
 8002734:	4413      	add	r3, r2
 8002736:	333c      	adds	r3, #60	; 0x3c
 8002738:	781b      	ldrb	r3, [r3, #0]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d108      	bne.n	8002750 <HCD_HC_OUT_IRQHandler+0x37e>
        hhcd->hc[ch_num].do_ping = 1U;
 800273e:	687a      	ldr	r2, [r7, #4]
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	212c      	movs	r1, #44	; 0x2c
 8002744:	fb01 f303 	mul.w	r3, r1, r3
 8002748:	4413      	add	r3, r2
 800274a:	333d      	adds	r3, #61	; 0x3d
 800274c:	2201      	movs	r2, #1
 800274e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	015a      	lsls	r2, r3, #5
 8002754:	69bb      	ldr	r3, [r7, #24]
 8002756:	4413      	add	r3, r2
 8002758:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800275c:	68db      	ldr	r3, [r3, #12]
 800275e:	697a      	ldr	r2, [r7, #20]
 8002760:	0151      	lsls	r1, r2, #5
 8002762:	69ba      	ldr	r2, [r7, #24]
 8002764:	440a      	add	r2, r1
 8002766:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800276a:	f043 0302 	orr.w	r3, r3, #2
 800276e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	697a      	ldr	r2, [r7, #20]
 8002776:	b2d2      	uxtb	r2, r2
 8002778:	4611      	mov	r1, r2
 800277a:	4618      	mov	r0, r3
 800277c:	f002 fb91 	bl	8004ea2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002780:	697b      	ldr	r3, [r7, #20]
 8002782:	015a      	lsls	r2, r3, #5
 8002784:	69bb      	ldr	r3, [r7, #24]
 8002786:	4413      	add	r3, r2
 8002788:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800278c:	461a      	mov	r2, r3
 800278e:	2310      	movs	r3, #16
 8002790:	6093      	str	r3, [r2, #8]
}
 8002792:	e21b      	b.n	8002bcc <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	015a      	lsls	r2, r3, #5
 8002798:	69bb      	ldr	r3, [r7, #24]
 800279a:	4413      	add	r3, r2
 800279c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027a0:	689b      	ldr	r3, [r3, #8]
 80027a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027a6:	2b80      	cmp	r3, #128	; 0x80
 80027a8:	d174      	bne.n	8002894 <HCD_HC_OUT_IRQHandler+0x4c2>
    if (hhcd->Init.dma_enable == 0U)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	691b      	ldr	r3, [r3, #16]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d121      	bne.n	80027f6 <HCD_HC_OUT_IRQHandler+0x424>
      hhcd->hc[ch_num].state = HC_XACTERR;
 80027b2:	687a      	ldr	r2, [r7, #4]
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	212c      	movs	r1, #44	; 0x2c
 80027b8:	fb01 f303 	mul.w	r3, r1, r3
 80027bc:	4413      	add	r3, r2
 80027be:	3361      	adds	r3, #97	; 0x61
 80027c0:	2206      	movs	r2, #6
 80027c2:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	015a      	lsls	r2, r3, #5
 80027c8:	69bb      	ldr	r3, [r7, #24]
 80027ca:	4413      	add	r3, r2
 80027cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027d0:	68db      	ldr	r3, [r3, #12]
 80027d2:	697a      	ldr	r2, [r7, #20]
 80027d4:	0151      	lsls	r1, r2, #5
 80027d6:	69ba      	ldr	r2, [r7, #24]
 80027d8:	440a      	add	r2, r1
 80027da:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80027de:	f043 0302 	orr.w	r3, r3, #2
 80027e2:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	697a      	ldr	r2, [r7, #20]
 80027ea:	b2d2      	uxtb	r2, r2
 80027ec:	4611      	mov	r1, r2
 80027ee:	4618      	mov	r0, r3
 80027f0:	f002 fb57 	bl	8004ea2 <USB_HC_Halt>
 80027f4:	e044      	b.n	8002880 <HCD_HC_OUT_IRQHandler+0x4ae>
      hhcd->hc[ch_num].ErrCnt++;
 80027f6:	687a      	ldr	r2, [r7, #4]
 80027f8:	697b      	ldr	r3, [r7, #20]
 80027fa:	212c      	movs	r1, #44	; 0x2c
 80027fc:	fb01 f303 	mul.w	r3, r1, r3
 8002800:	4413      	add	r3, r2
 8002802:	335c      	adds	r3, #92	; 0x5c
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	1c5a      	adds	r2, r3, #1
 8002808:	6879      	ldr	r1, [r7, #4]
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	202c      	movs	r0, #44	; 0x2c
 800280e:	fb00 f303 	mul.w	r3, r0, r3
 8002812:	440b      	add	r3, r1
 8002814:	335c      	adds	r3, #92	; 0x5c
 8002816:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002818:	687a      	ldr	r2, [r7, #4]
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	212c      	movs	r1, #44	; 0x2c
 800281e:	fb01 f303 	mul.w	r3, r1, r3
 8002822:	4413      	add	r3, r2
 8002824:	335c      	adds	r3, #92	; 0x5c
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	2b02      	cmp	r3, #2
 800282a:	d920      	bls.n	800286e <HCD_HC_OUT_IRQHandler+0x49c>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800282c:	687a      	ldr	r2, [r7, #4]
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	212c      	movs	r1, #44	; 0x2c
 8002832:	fb01 f303 	mul.w	r3, r1, r3
 8002836:	4413      	add	r3, r2
 8002838:	335c      	adds	r3, #92	; 0x5c
 800283a:	2200      	movs	r2, #0
 800283c:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800283e:	687a      	ldr	r2, [r7, #4]
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	212c      	movs	r1, #44	; 0x2c
 8002844:	fb01 f303 	mul.w	r3, r1, r3
 8002848:	4413      	add	r3, r2
 800284a:	3360      	adds	r3, #96	; 0x60
 800284c:	2204      	movs	r2, #4
 800284e:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num,
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	b2d9      	uxtb	r1, r3
 8002854:	687a      	ldr	r2, [r7, #4]
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	202c      	movs	r0, #44	; 0x2c
 800285a:	fb00 f303 	mul.w	r3, r0, r3
 800285e:	4413      	add	r3, r2
 8002860:	3360      	adds	r3, #96	; 0x60
 8002862:	781b      	ldrb	r3, [r3, #0]
 8002864:	461a      	mov	r2, r3
 8002866:	6878      	ldr	r0, [r7, #4]
 8002868:	f004 fd9e 	bl	80073a8 <HAL_HCD_HC_NotifyURBChange_Callback>
 800286c:	e008      	b.n	8002880 <HCD_HC_OUT_IRQHandler+0x4ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800286e:	687a      	ldr	r2, [r7, #4]
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	212c      	movs	r1, #44	; 0x2c
 8002874:	fb01 f303 	mul.w	r3, r1, r3
 8002878:	4413      	add	r3, r2
 800287a:	3360      	adds	r3, #96	; 0x60
 800287c:	2202      	movs	r2, #2
 800287e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	015a      	lsls	r2, r3, #5
 8002884:	69bb      	ldr	r3, [r7, #24]
 8002886:	4413      	add	r3, r2
 8002888:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800288c:	461a      	mov	r2, r3
 800288e:	2380      	movs	r3, #128	; 0x80
 8002890:	6093      	str	r3, [r2, #8]
}
 8002892:	e19b      	b.n	8002bcc <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	015a      	lsls	r2, r3, #5
 8002898:	69bb      	ldr	r3, [r7, #24]
 800289a:	4413      	add	r3, r2
 800289c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028aa:	d134      	bne.n	8002916 <HCD_HC_OUT_IRQHandler+0x544>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	015a      	lsls	r2, r3, #5
 80028b0:	69bb      	ldr	r3, [r7, #24]
 80028b2:	4413      	add	r3, r2
 80028b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028b8:	68db      	ldr	r3, [r3, #12]
 80028ba:	697a      	ldr	r2, [r7, #20]
 80028bc:	0151      	lsls	r1, r2, #5
 80028be:	69ba      	ldr	r2, [r7, #24]
 80028c0:	440a      	add	r2, r1
 80028c2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80028c6:	f043 0302 	orr.w	r3, r3, #2
 80028ca:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	697a      	ldr	r2, [r7, #20]
 80028d2:	b2d2      	uxtb	r2, r2
 80028d4:	4611      	mov	r1, r2
 80028d6:	4618      	mov	r0, r3
 80028d8:	f002 fae3 	bl	8004ea2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80028dc:	697b      	ldr	r3, [r7, #20]
 80028de:	015a      	lsls	r2, r3, #5
 80028e0:	69bb      	ldr	r3, [r7, #24]
 80028e2:	4413      	add	r3, r2
 80028e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028e8:	461a      	mov	r2, r3
 80028ea:	2310      	movs	r3, #16
 80028ec:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	015a      	lsls	r2, r3, #5
 80028f2:	69bb      	ldr	r3, [r7, #24]
 80028f4:	4413      	add	r3, r2
 80028f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028fa:	461a      	mov	r2, r3
 80028fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002900:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8002902:	687a      	ldr	r2, [r7, #4]
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	212c      	movs	r1, #44	; 0x2c
 8002908:	fb01 f303 	mul.w	r3, r1, r3
 800290c:	4413      	add	r3, r2
 800290e:	3361      	adds	r3, #97	; 0x61
 8002910:	2208      	movs	r2, #8
 8002912:	701a      	strb	r2, [r3, #0]
}
 8002914:	e15a      	b.n	8002bcc <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	015a      	lsls	r2, r3, #5
 800291a:	69bb      	ldr	r3, [r7, #24]
 800291c:	4413      	add	r3, r2
 800291e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	f003 0302 	and.w	r3, r3, #2
 8002928:	2b02      	cmp	r3, #2
 800292a:	f040 814f 	bne.w	8002bcc <HCD_HC_OUT_IRQHandler+0x7fa>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 800292e:	697b      	ldr	r3, [r7, #20]
 8002930:	015a      	lsls	r2, r3, #5
 8002932:	69bb      	ldr	r3, [r7, #24]
 8002934:	4413      	add	r3, r2
 8002936:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800293a:	68db      	ldr	r3, [r3, #12]
 800293c:	697a      	ldr	r2, [r7, #20]
 800293e:	0151      	lsls	r1, r2, #5
 8002940:	69ba      	ldr	r2, [r7, #24]
 8002942:	440a      	add	r2, r1
 8002944:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002948:	f023 0302 	bic.w	r3, r3, #2
 800294c:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 800294e:	687a      	ldr	r2, [r7, #4]
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	212c      	movs	r1, #44	; 0x2c
 8002954:	fb01 f303 	mul.w	r3, r1, r3
 8002958:	4413      	add	r3, r2
 800295a:	3361      	adds	r3, #97	; 0x61
 800295c:	781b      	ldrb	r3, [r3, #0]
 800295e:	2b01      	cmp	r3, #1
 8002960:	d17d      	bne.n	8002a5e <HCD_HC_OUT_IRQHandler+0x68c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8002962:	687a      	ldr	r2, [r7, #4]
 8002964:	697b      	ldr	r3, [r7, #20]
 8002966:	212c      	movs	r1, #44	; 0x2c
 8002968:	fb01 f303 	mul.w	r3, r1, r3
 800296c:	4413      	add	r3, r2
 800296e:	3360      	adds	r3, #96	; 0x60
 8002970:	2201      	movs	r2, #1
 8002972:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002974:	687a      	ldr	r2, [r7, #4]
 8002976:	697b      	ldr	r3, [r7, #20]
 8002978:	212c      	movs	r1, #44	; 0x2c
 800297a:	fb01 f303 	mul.w	r3, r1, r3
 800297e:	4413      	add	r3, r2
 8002980:	333f      	adds	r3, #63	; 0x3f
 8002982:	781b      	ldrb	r3, [r3, #0]
 8002984:	2b02      	cmp	r3, #2
 8002986:	d00a      	beq.n	800299e <HCD_HC_OUT_IRQHandler+0x5cc>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8002988:	687a      	ldr	r2, [r7, #4]
 800298a:	697b      	ldr	r3, [r7, #20]
 800298c:	212c      	movs	r1, #44	; 0x2c
 800298e:	fb01 f303 	mul.w	r3, r1, r3
 8002992:	4413      	add	r3, r2
 8002994:	333f      	adds	r3, #63	; 0x3f
 8002996:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002998:	2b03      	cmp	r3, #3
 800299a:	f040 8100 	bne.w	8002b9e <HCD_HC_OUT_IRQHandler+0x7cc>
        if (hhcd->Init.dma_enable == 0U)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	691b      	ldr	r3, [r3, #16]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d113      	bne.n	80029ce <HCD_HC_OUT_IRQHandler+0x5fc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 80029a6:	687a      	ldr	r2, [r7, #4]
 80029a8:	697b      	ldr	r3, [r7, #20]
 80029aa:	212c      	movs	r1, #44	; 0x2c
 80029ac:	fb01 f303 	mul.w	r3, r1, r3
 80029b0:	4413      	add	r3, r2
 80029b2:	3355      	adds	r3, #85	; 0x55
 80029b4:	781b      	ldrb	r3, [r3, #0]
 80029b6:	f083 0301 	eor.w	r3, r3, #1
 80029ba:	b2d8      	uxtb	r0, r3
 80029bc:	687a      	ldr	r2, [r7, #4]
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	212c      	movs	r1, #44	; 0x2c
 80029c2:	fb01 f303 	mul.w	r3, r1, r3
 80029c6:	4413      	add	r3, r2
 80029c8:	3355      	adds	r3, #85	; 0x55
 80029ca:	4602      	mov	r2, r0
 80029cc:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	691b      	ldr	r3, [r3, #16]
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	f040 80e3 	bne.w	8002b9e <HCD_HC_OUT_IRQHandler+0x7cc>
 80029d8:	687a      	ldr	r2, [r7, #4]
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	212c      	movs	r1, #44	; 0x2c
 80029de:	fb01 f303 	mul.w	r3, r1, r3
 80029e2:	4413      	add	r3, r2
 80029e4:	334c      	adds	r3, #76	; 0x4c
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	f000 80d8 	beq.w	8002b9e <HCD_HC_OUT_IRQHandler+0x7cc>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 80029ee:	687a      	ldr	r2, [r7, #4]
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	212c      	movs	r1, #44	; 0x2c
 80029f4:	fb01 f303 	mul.w	r3, r1, r3
 80029f8:	4413      	add	r3, r2
 80029fa:	334c      	adds	r3, #76	; 0x4c
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	6879      	ldr	r1, [r7, #4]
 8002a00:	697a      	ldr	r2, [r7, #20]
 8002a02:	202c      	movs	r0, #44	; 0x2c
 8002a04:	fb00 f202 	mul.w	r2, r0, r2
 8002a08:	440a      	add	r2, r1
 8002a0a:	3240      	adds	r2, #64	; 0x40
 8002a0c:	8812      	ldrh	r2, [r2, #0]
 8002a0e:	4413      	add	r3, r2
 8002a10:	3b01      	subs	r3, #1
 8002a12:	6879      	ldr	r1, [r7, #4]
 8002a14:	697a      	ldr	r2, [r7, #20]
 8002a16:	202c      	movs	r0, #44	; 0x2c
 8002a18:	fb00 f202 	mul.w	r2, r0, r2
 8002a1c:	440a      	add	r2, r1
 8002a1e:	3240      	adds	r2, #64	; 0x40
 8002a20:	8812      	ldrh	r2, [r2, #0]
 8002a22:	fbb3 f3f2 	udiv	r3, r3, r2
 8002a26:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	f003 0301 	and.w	r3, r3, #1
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	f000 80b5 	beq.w	8002b9e <HCD_HC_OUT_IRQHandler+0x7cc>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8002a34:	687a      	ldr	r2, [r7, #4]
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	212c      	movs	r1, #44	; 0x2c
 8002a3a:	fb01 f303 	mul.w	r3, r1, r3
 8002a3e:	4413      	add	r3, r2
 8002a40:	3355      	adds	r3, #85	; 0x55
 8002a42:	781b      	ldrb	r3, [r3, #0]
 8002a44:	f083 0301 	eor.w	r3, r3, #1
 8002a48:	b2d8      	uxtb	r0, r3
 8002a4a:	687a      	ldr	r2, [r7, #4]
 8002a4c:	697b      	ldr	r3, [r7, #20]
 8002a4e:	212c      	movs	r1, #44	; 0x2c
 8002a50:	fb01 f303 	mul.w	r3, r1, r3
 8002a54:	4413      	add	r3, r2
 8002a56:	3355      	adds	r3, #85	; 0x55
 8002a58:	4602      	mov	r2, r0
 8002a5a:	701a      	strb	r2, [r3, #0]
 8002a5c:	e09f      	b.n	8002b9e <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8002a5e:	687a      	ldr	r2, [r7, #4]
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	212c      	movs	r1, #44	; 0x2c
 8002a64:	fb01 f303 	mul.w	r3, r1, r3
 8002a68:	4413      	add	r3, r2
 8002a6a:	3361      	adds	r3, #97	; 0x61
 8002a6c:	781b      	ldrb	r3, [r3, #0]
 8002a6e:	2b03      	cmp	r3, #3
 8002a70:	d109      	bne.n	8002a86 <HCD_HC_OUT_IRQHandler+0x6b4>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002a72:	687a      	ldr	r2, [r7, #4]
 8002a74:	697b      	ldr	r3, [r7, #20]
 8002a76:	212c      	movs	r1, #44	; 0x2c
 8002a78:	fb01 f303 	mul.w	r3, r1, r3
 8002a7c:	4413      	add	r3, r2
 8002a7e:	3360      	adds	r3, #96	; 0x60
 8002a80:	2202      	movs	r2, #2
 8002a82:	701a      	strb	r2, [r3, #0]
 8002a84:	e08b      	b.n	8002b9e <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8002a86:	687a      	ldr	r2, [r7, #4]
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	212c      	movs	r1, #44	; 0x2c
 8002a8c:	fb01 f303 	mul.w	r3, r1, r3
 8002a90:	4413      	add	r3, r2
 8002a92:	3361      	adds	r3, #97	; 0x61
 8002a94:	781b      	ldrb	r3, [r3, #0]
 8002a96:	2b04      	cmp	r3, #4
 8002a98:	d109      	bne.n	8002aae <HCD_HC_OUT_IRQHandler+0x6dc>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002a9a:	687a      	ldr	r2, [r7, #4]
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	212c      	movs	r1, #44	; 0x2c
 8002aa0:	fb01 f303 	mul.w	r3, r1, r3
 8002aa4:	4413      	add	r3, r2
 8002aa6:	3360      	adds	r3, #96	; 0x60
 8002aa8:	2202      	movs	r2, #2
 8002aaa:	701a      	strb	r2, [r3, #0]
 8002aac:	e077      	b.n	8002b9e <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002aae:	687a      	ldr	r2, [r7, #4]
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	212c      	movs	r1, #44	; 0x2c
 8002ab4:	fb01 f303 	mul.w	r3, r1, r3
 8002ab8:	4413      	add	r3, r2
 8002aba:	3361      	adds	r3, #97	; 0x61
 8002abc:	781b      	ldrb	r3, [r3, #0]
 8002abe:	2b05      	cmp	r3, #5
 8002ac0:	d109      	bne.n	8002ad6 <HCD_HC_OUT_IRQHandler+0x704>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8002ac2:	687a      	ldr	r2, [r7, #4]
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	212c      	movs	r1, #44	; 0x2c
 8002ac8:	fb01 f303 	mul.w	r3, r1, r3
 8002acc:	4413      	add	r3, r2
 8002ace:	3360      	adds	r3, #96	; 0x60
 8002ad0:	2205      	movs	r2, #5
 8002ad2:	701a      	strb	r2, [r3, #0]
 8002ad4:	e063      	b.n	8002b9e <HCD_HC_OUT_IRQHandler+0x7cc>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002ad6:	687a      	ldr	r2, [r7, #4]
 8002ad8:	697b      	ldr	r3, [r7, #20]
 8002ada:	212c      	movs	r1, #44	; 0x2c
 8002adc:	fb01 f303 	mul.w	r3, r1, r3
 8002ae0:	4413      	add	r3, r2
 8002ae2:	3361      	adds	r3, #97	; 0x61
 8002ae4:	781b      	ldrb	r3, [r3, #0]
 8002ae6:	2b06      	cmp	r3, #6
 8002ae8:	d009      	beq.n	8002afe <HCD_HC_OUT_IRQHandler+0x72c>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002aea:	687a      	ldr	r2, [r7, #4]
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	212c      	movs	r1, #44	; 0x2c
 8002af0:	fb01 f303 	mul.w	r3, r1, r3
 8002af4:	4413      	add	r3, r2
 8002af6:	3361      	adds	r3, #97	; 0x61
 8002af8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002afa:	2b08      	cmp	r3, #8
 8002afc:	d14f      	bne.n	8002b9e <HCD_HC_OUT_IRQHandler+0x7cc>
      hhcd->hc[ch_num].ErrCnt++;
 8002afe:	687a      	ldr	r2, [r7, #4]
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	212c      	movs	r1, #44	; 0x2c
 8002b04:	fb01 f303 	mul.w	r3, r1, r3
 8002b08:	4413      	add	r3, r2
 8002b0a:	335c      	adds	r3, #92	; 0x5c
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	1c5a      	adds	r2, r3, #1
 8002b10:	6879      	ldr	r1, [r7, #4]
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	202c      	movs	r0, #44	; 0x2c
 8002b16:	fb00 f303 	mul.w	r3, r0, r3
 8002b1a:	440b      	add	r3, r1
 8002b1c:	335c      	adds	r3, #92	; 0x5c
 8002b1e:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002b20:	687a      	ldr	r2, [r7, #4]
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	212c      	movs	r1, #44	; 0x2c
 8002b26:	fb01 f303 	mul.w	r3, r1, r3
 8002b2a:	4413      	add	r3, r2
 8002b2c:	335c      	adds	r3, #92	; 0x5c
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	2b02      	cmp	r3, #2
 8002b32:	d912      	bls.n	8002b5a <HCD_HC_OUT_IRQHandler+0x788>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002b34:	687a      	ldr	r2, [r7, #4]
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	212c      	movs	r1, #44	; 0x2c
 8002b3a:	fb01 f303 	mul.w	r3, r1, r3
 8002b3e:	4413      	add	r3, r2
 8002b40:	335c      	adds	r3, #92	; 0x5c
 8002b42:	2200      	movs	r2, #0
 8002b44:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002b46:	687a      	ldr	r2, [r7, #4]
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	212c      	movs	r1, #44	; 0x2c
 8002b4c:	fb01 f303 	mul.w	r3, r1, r3
 8002b50:	4413      	add	r3, r2
 8002b52:	3360      	adds	r3, #96	; 0x60
 8002b54:	2204      	movs	r2, #4
 8002b56:	701a      	strb	r2, [r3, #0]
 8002b58:	e021      	b.n	8002b9e <HCD_HC_OUT_IRQHandler+0x7cc>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002b5a:	687a      	ldr	r2, [r7, #4]
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	212c      	movs	r1, #44	; 0x2c
 8002b60:	fb01 f303 	mul.w	r3, r1, r3
 8002b64:	4413      	add	r3, r2
 8002b66:	3360      	adds	r3, #96	; 0x60
 8002b68:	2202      	movs	r2, #2
 8002b6a:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	015a      	lsls	r2, r3, #5
 8002b70:	69bb      	ldr	r3, [r7, #24]
 8002b72:	4413      	add	r3, r2
 8002b74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002b7c:	693b      	ldr	r3, [r7, #16]
 8002b7e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002b82:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002b8a:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	015a      	lsls	r2, r3, #5
 8002b90:	69bb      	ldr	r3, [r7, #24]
 8002b92:	4413      	add	r3, r2
 8002b94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b98:	461a      	mov	r2, r3
 8002b9a:	693b      	ldr	r3, [r7, #16]
 8002b9c:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	015a      	lsls	r2, r3, #5
 8002ba2:	69bb      	ldr	r3, [r7, #24]
 8002ba4:	4413      	add	r3, r2
 8002ba6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002baa:	461a      	mov	r2, r3
 8002bac:	2302      	movs	r3, #2
 8002bae:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	b2d9      	uxtb	r1, r3
 8002bb4:	687a      	ldr	r2, [r7, #4]
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	202c      	movs	r0, #44	; 0x2c
 8002bba:	fb00 f303 	mul.w	r3, r0, r3
 8002bbe:	4413      	add	r3, r2
 8002bc0:	3360      	adds	r3, #96	; 0x60
 8002bc2:	781b      	ldrb	r3, [r3, #0]
 8002bc4:	461a      	mov	r2, r3
 8002bc6:	6878      	ldr	r0, [r7, #4]
 8002bc8:	f004 fbee 	bl	80073a8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002bcc:	bf00      	nop
 8002bce:	3720      	adds	r7, #32
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}

08002bd4 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b08a      	sub	sp, #40	; 0x28
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002be4:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	6a1b      	ldr	r3, [r3, #32]
 8002bec:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8002bee:	69fb      	ldr	r3, [r7, #28]
 8002bf0:	f003 030f 	and.w	r3, r3, #15
 8002bf4:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8002bf6:	69fb      	ldr	r3, [r7, #28]
 8002bf8:	0c5b      	lsrs	r3, r3, #17
 8002bfa:	f003 030f 	and.w	r3, r3, #15
 8002bfe:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002c00:	69fb      	ldr	r3, [r7, #28]
 8002c02:	091b      	lsrs	r3, r3, #4
 8002c04:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002c08:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8002c0a:	697b      	ldr	r3, [r7, #20]
 8002c0c:	2b02      	cmp	r3, #2
 8002c0e:	d004      	beq.n	8002c1a <HCD_RXQLVL_IRQHandler+0x46>
 8002c10:	697b      	ldr	r3, [r7, #20]
 8002c12:	2b05      	cmp	r3, #5
 8002c14:	f000 80a9 	beq.w	8002d6a <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8002c18:	e0aa      	b.n	8002d70 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8002c1a:	693b      	ldr	r3, [r7, #16]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	f000 80a6 	beq.w	8002d6e <HCD_RXQLVL_IRQHandler+0x19a>
 8002c22:	687a      	ldr	r2, [r7, #4]
 8002c24:	69bb      	ldr	r3, [r7, #24]
 8002c26:	212c      	movs	r1, #44	; 0x2c
 8002c28:	fb01 f303 	mul.w	r3, r1, r3
 8002c2c:	4413      	add	r3, r2
 8002c2e:	3344      	adds	r3, #68	; 0x44
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	f000 809b 	beq.w	8002d6e <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8002c38:	687a      	ldr	r2, [r7, #4]
 8002c3a:	69bb      	ldr	r3, [r7, #24]
 8002c3c:	212c      	movs	r1, #44	; 0x2c
 8002c3e:	fb01 f303 	mul.w	r3, r1, r3
 8002c42:	4413      	add	r3, r2
 8002c44:	3350      	adds	r3, #80	; 0x50
 8002c46:	681a      	ldr	r2, [r3, #0]
 8002c48:	693b      	ldr	r3, [r7, #16]
 8002c4a:	441a      	add	r2, r3
 8002c4c:	6879      	ldr	r1, [r7, #4]
 8002c4e:	69bb      	ldr	r3, [r7, #24]
 8002c50:	202c      	movs	r0, #44	; 0x2c
 8002c52:	fb00 f303 	mul.w	r3, r0, r3
 8002c56:	440b      	add	r3, r1
 8002c58:	334c      	adds	r3, #76	; 0x4c
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	429a      	cmp	r2, r3
 8002c5e:	d87a      	bhi.n	8002d56 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6818      	ldr	r0, [r3, #0]
 8002c64:	687a      	ldr	r2, [r7, #4]
 8002c66:	69bb      	ldr	r3, [r7, #24]
 8002c68:	212c      	movs	r1, #44	; 0x2c
 8002c6a:	fb01 f303 	mul.w	r3, r1, r3
 8002c6e:	4413      	add	r3, r2
 8002c70:	3344      	adds	r3, #68	; 0x44
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	693a      	ldr	r2, [r7, #16]
 8002c76:	b292      	uxth	r2, r2
 8002c78:	4619      	mov	r1, r3
 8002c7a:	f001 fc8b 	bl	8004594 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8002c7e:	687a      	ldr	r2, [r7, #4]
 8002c80:	69bb      	ldr	r3, [r7, #24]
 8002c82:	212c      	movs	r1, #44	; 0x2c
 8002c84:	fb01 f303 	mul.w	r3, r1, r3
 8002c88:	4413      	add	r3, r2
 8002c8a:	3344      	adds	r3, #68	; 0x44
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	441a      	add	r2, r3
 8002c92:	6879      	ldr	r1, [r7, #4]
 8002c94:	69bb      	ldr	r3, [r7, #24]
 8002c96:	202c      	movs	r0, #44	; 0x2c
 8002c98:	fb00 f303 	mul.w	r3, r0, r3
 8002c9c:	440b      	add	r3, r1
 8002c9e:	3344      	adds	r3, #68	; 0x44
 8002ca0:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8002ca2:	687a      	ldr	r2, [r7, #4]
 8002ca4:	69bb      	ldr	r3, [r7, #24]
 8002ca6:	212c      	movs	r1, #44	; 0x2c
 8002ca8:	fb01 f303 	mul.w	r3, r1, r3
 8002cac:	4413      	add	r3, r2
 8002cae:	3350      	adds	r3, #80	; 0x50
 8002cb0:	681a      	ldr	r2, [r3, #0]
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	441a      	add	r2, r3
 8002cb6:	6879      	ldr	r1, [r7, #4]
 8002cb8:	69bb      	ldr	r3, [r7, #24]
 8002cba:	202c      	movs	r0, #44	; 0x2c
 8002cbc:	fb00 f303 	mul.w	r3, r0, r3
 8002cc0:	440b      	add	r3, r1
 8002cc2:	3350      	adds	r3, #80	; 0x50
 8002cc4:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8002cc6:	69bb      	ldr	r3, [r7, #24]
 8002cc8:	015a      	lsls	r2, r3, #5
 8002cca:	6a3b      	ldr	r3, [r7, #32]
 8002ccc:	4413      	add	r3, r2
 8002cce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cd2:	691b      	ldr	r3, [r3, #16]
 8002cd4:	0cdb      	lsrs	r3, r3, #19
 8002cd6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002cda:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8002cdc:	687a      	ldr	r2, [r7, #4]
 8002cde:	69bb      	ldr	r3, [r7, #24]
 8002ce0:	212c      	movs	r1, #44	; 0x2c
 8002ce2:	fb01 f303 	mul.w	r3, r1, r3
 8002ce6:	4413      	add	r3, r2
 8002ce8:	3340      	adds	r3, #64	; 0x40
 8002cea:	881b      	ldrh	r3, [r3, #0]
 8002cec:	461a      	mov	r2, r3
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d13c      	bne.n	8002d6e <HCD_RXQLVL_IRQHandler+0x19a>
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d039      	beq.n	8002d6e <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002cfa:	69bb      	ldr	r3, [r7, #24]
 8002cfc:	015a      	lsls	r2, r3, #5
 8002cfe:	6a3b      	ldr	r3, [r7, #32]
 8002d00:	4413      	add	r3, r2
 8002d02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002d10:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002d18:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002d1a:	69bb      	ldr	r3, [r7, #24]
 8002d1c:	015a      	lsls	r2, r3, #5
 8002d1e:	6a3b      	ldr	r3, [r7, #32]
 8002d20:	4413      	add	r3, r2
 8002d22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d26:	461a      	mov	r2, r3
 8002d28:	68bb      	ldr	r3, [r7, #8]
 8002d2a:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8002d2c:	687a      	ldr	r2, [r7, #4]
 8002d2e:	69bb      	ldr	r3, [r7, #24]
 8002d30:	212c      	movs	r1, #44	; 0x2c
 8002d32:	fb01 f303 	mul.w	r3, r1, r3
 8002d36:	4413      	add	r3, r2
 8002d38:	3354      	adds	r3, #84	; 0x54
 8002d3a:	781b      	ldrb	r3, [r3, #0]
 8002d3c:	f083 0301 	eor.w	r3, r3, #1
 8002d40:	b2d8      	uxtb	r0, r3
 8002d42:	687a      	ldr	r2, [r7, #4]
 8002d44:	69bb      	ldr	r3, [r7, #24]
 8002d46:	212c      	movs	r1, #44	; 0x2c
 8002d48:	fb01 f303 	mul.w	r3, r1, r3
 8002d4c:	4413      	add	r3, r2
 8002d4e:	3354      	adds	r3, #84	; 0x54
 8002d50:	4602      	mov	r2, r0
 8002d52:	701a      	strb	r2, [r3, #0]
      break;
 8002d54:	e00b      	b.n	8002d6e <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002d56:	687a      	ldr	r2, [r7, #4]
 8002d58:	69bb      	ldr	r3, [r7, #24]
 8002d5a:	212c      	movs	r1, #44	; 0x2c
 8002d5c:	fb01 f303 	mul.w	r3, r1, r3
 8002d60:	4413      	add	r3, r2
 8002d62:	3360      	adds	r3, #96	; 0x60
 8002d64:	2204      	movs	r2, #4
 8002d66:	701a      	strb	r2, [r3, #0]
      break;
 8002d68:	e001      	b.n	8002d6e <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8002d6a:	bf00      	nop
 8002d6c:	e000      	b.n	8002d70 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8002d6e:	bf00      	nop
  }
}
 8002d70:	bf00      	nop
 8002d72:	3728      	adds	r7, #40	; 0x28
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}

08002d78 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b086      	sub	sp, #24
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002d86:	697b      	ldr	r3, [r7, #20]
 8002d88:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8002d9e:	68bb      	ldr	r3, [r7, #8]
 8002da0:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002da4:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	f003 0302 	and.w	r3, r3, #2
 8002dac:	2b02      	cmp	r3, #2
 8002dae:	d10b      	bne.n	8002dc8 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	f003 0301 	and.w	r3, r3, #1
 8002db6:	2b01      	cmp	r3, #1
 8002db8:	d102      	bne.n	8002dc0 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f004 fad8 	bl	8007370 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	f043 0302 	orr.w	r3, r3, #2
 8002dc6:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	f003 0308 	and.w	r3, r3, #8
 8002dce:	2b08      	cmp	r3, #8
 8002dd0:	d132      	bne.n	8002e38 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8002dd2:	68bb      	ldr	r3, [r7, #8]
 8002dd4:	f043 0308 	orr.w	r3, r3, #8
 8002dd8:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	f003 0304 	and.w	r3, r3, #4
 8002de0:	2b04      	cmp	r3, #4
 8002de2:	d126      	bne.n	8002e32 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	699b      	ldr	r3, [r3, #24]
 8002de8:	2b02      	cmp	r3, #2
 8002dea:	d113      	bne.n	8002e14 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8002df2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002df6:	d106      	bne.n	8002e06 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	2102      	movs	r1, #2
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f001 fd28 	bl	8004854 <USB_InitFSLSPClkSel>
 8002e04:	e011      	b.n	8002e2a <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	2101      	movs	r1, #1
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f001 fd21 	bl	8004854 <USB_InitFSLSPClkSel>
 8002e12:	e00a      	b.n	8002e2a <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	68db      	ldr	r3, [r3, #12]
 8002e18:	2b01      	cmp	r3, #1
 8002e1a:	d106      	bne.n	8002e2a <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8002e1c:	693b      	ldr	r3, [r7, #16]
 8002e1e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002e22:	461a      	mov	r2, r3
 8002e24:	f64e 2360 	movw	r3, #60000	; 0xea60
 8002e28:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8002e2a:	6878      	ldr	r0, [r7, #4]
 8002e2c:	f004 faca 	bl	80073c4 <HAL_HCD_PortEnabled_Callback>
 8002e30:	e002      	b.n	8002e38 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8002e32:	6878      	ldr	r0, [r7, #4]
 8002e34:	f004 fad4 	bl	80073e0 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	f003 0320 	and.w	r3, r3, #32
 8002e3e:	2b20      	cmp	r3, #32
 8002e40:	d103      	bne.n	8002e4a <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	f043 0320 	orr.w	r3, r3, #32
 8002e48:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002e50:	461a      	mov	r2, r3
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	6013      	str	r3, [r2, #0]
}
 8002e56:	bf00      	nop
 8002e58:	3718      	adds	r7, #24
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}
	...

08002e60 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b084      	sub	sp, #16
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d101      	bne.n	8002e72 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	e12b      	b.n	80030ca <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e78:	b2db      	uxtb	r3, r3
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d106      	bne.n	8002e8c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2200      	movs	r2, #0
 8002e82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002e86:	6878      	ldr	r0, [r7, #4]
 8002e88:	f7fd fdb6 	bl	80009f8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2224      	movs	r2, #36	; 0x24
 8002e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f022 0201 	bic.w	r2, r2, #1
 8002ea2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002eb2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002ec2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ec4:	f000 fd5c 	bl	8003980 <HAL_RCC_GetPCLK1Freq>
 8002ec8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	4a81      	ldr	r2, [pc, #516]	; (80030d4 <HAL_I2C_Init+0x274>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d807      	bhi.n	8002ee4 <HAL_I2C_Init+0x84>
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	4a80      	ldr	r2, [pc, #512]	; (80030d8 <HAL_I2C_Init+0x278>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	bf94      	ite	ls
 8002edc:	2301      	movls	r3, #1
 8002ede:	2300      	movhi	r3, #0
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	e006      	b.n	8002ef2 <HAL_I2C_Init+0x92>
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	4a7d      	ldr	r2, [pc, #500]	; (80030dc <HAL_I2C_Init+0x27c>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	bf94      	ite	ls
 8002eec:	2301      	movls	r3, #1
 8002eee:	2300      	movhi	r3, #0
 8002ef0:	b2db      	uxtb	r3, r3
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d001      	beq.n	8002efa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	e0e7      	b.n	80030ca <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	4a78      	ldr	r2, [pc, #480]	; (80030e0 <HAL_I2C_Init+0x280>)
 8002efe:	fba2 2303 	umull	r2, r3, r2, r3
 8002f02:	0c9b      	lsrs	r3, r3, #18
 8002f04:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	68ba      	ldr	r2, [r7, #8]
 8002f16:	430a      	orrs	r2, r1
 8002f18:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	6a1b      	ldr	r3, [r3, #32]
 8002f20:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	4a6a      	ldr	r2, [pc, #424]	; (80030d4 <HAL_I2C_Init+0x274>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d802      	bhi.n	8002f34 <HAL_I2C_Init+0xd4>
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	3301      	adds	r3, #1
 8002f32:	e009      	b.n	8002f48 <HAL_I2C_Init+0xe8>
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002f3a:	fb02 f303 	mul.w	r3, r2, r3
 8002f3e:	4a69      	ldr	r2, [pc, #420]	; (80030e4 <HAL_I2C_Init+0x284>)
 8002f40:	fba2 2303 	umull	r2, r3, r2, r3
 8002f44:	099b      	lsrs	r3, r3, #6
 8002f46:	3301      	adds	r3, #1
 8002f48:	687a      	ldr	r2, [r7, #4]
 8002f4a:	6812      	ldr	r2, [r2, #0]
 8002f4c:	430b      	orrs	r3, r1
 8002f4e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	69db      	ldr	r3, [r3, #28]
 8002f56:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002f5a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	495c      	ldr	r1, [pc, #368]	; (80030d4 <HAL_I2C_Init+0x274>)
 8002f64:	428b      	cmp	r3, r1
 8002f66:	d819      	bhi.n	8002f9c <HAL_I2C_Init+0x13c>
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	1e59      	subs	r1, r3, #1
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	005b      	lsls	r3, r3, #1
 8002f72:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f76:	1c59      	adds	r1, r3, #1
 8002f78:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002f7c:	400b      	ands	r3, r1
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d00a      	beq.n	8002f98 <HAL_I2C_Init+0x138>
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	1e59      	subs	r1, r3, #1
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	005b      	lsls	r3, r3, #1
 8002f8c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f90:	3301      	adds	r3, #1
 8002f92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f96:	e051      	b.n	800303c <HAL_I2C_Init+0x1dc>
 8002f98:	2304      	movs	r3, #4
 8002f9a:	e04f      	b.n	800303c <HAL_I2C_Init+0x1dc>
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d111      	bne.n	8002fc8 <HAL_I2C_Init+0x168>
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	1e58      	subs	r0, r3, #1
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6859      	ldr	r1, [r3, #4]
 8002fac:	460b      	mov	r3, r1
 8002fae:	005b      	lsls	r3, r3, #1
 8002fb0:	440b      	add	r3, r1
 8002fb2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fb6:	3301      	adds	r3, #1
 8002fb8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	bf0c      	ite	eq
 8002fc0:	2301      	moveq	r3, #1
 8002fc2:	2300      	movne	r3, #0
 8002fc4:	b2db      	uxtb	r3, r3
 8002fc6:	e012      	b.n	8002fee <HAL_I2C_Init+0x18e>
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	1e58      	subs	r0, r3, #1
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6859      	ldr	r1, [r3, #4]
 8002fd0:	460b      	mov	r3, r1
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	440b      	add	r3, r1
 8002fd6:	0099      	lsls	r1, r3, #2
 8002fd8:	440b      	add	r3, r1
 8002fda:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fde:	3301      	adds	r3, #1
 8002fe0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	bf0c      	ite	eq
 8002fe8:	2301      	moveq	r3, #1
 8002fea:	2300      	movne	r3, #0
 8002fec:	b2db      	uxtb	r3, r3
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d001      	beq.n	8002ff6 <HAL_I2C_Init+0x196>
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e022      	b.n	800303c <HAL_I2C_Init+0x1dc>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d10e      	bne.n	800301c <HAL_I2C_Init+0x1bc>
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	1e58      	subs	r0, r3, #1
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6859      	ldr	r1, [r3, #4]
 8003006:	460b      	mov	r3, r1
 8003008:	005b      	lsls	r3, r3, #1
 800300a:	440b      	add	r3, r1
 800300c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003010:	3301      	adds	r3, #1
 8003012:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003016:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800301a:	e00f      	b.n	800303c <HAL_I2C_Init+0x1dc>
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	1e58      	subs	r0, r3, #1
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6859      	ldr	r1, [r3, #4]
 8003024:	460b      	mov	r3, r1
 8003026:	009b      	lsls	r3, r3, #2
 8003028:	440b      	add	r3, r1
 800302a:	0099      	lsls	r1, r3, #2
 800302c:	440b      	add	r3, r1
 800302e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003032:	3301      	adds	r3, #1
 8003034:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003038:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800303c:	6879      	ldr	r1, [r7, #4]
 800303e:	6809      	ldr	r1, [r1, #0]
 8003040:	4313      	orrs	r3, r2
 8003042:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	69da      	ldr	r2, [r3, #28]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6a1b      	ldr	r3, [r3, #32]
 8003056:	431a      	orrs	r2, r3
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	430a      	orrs	r2, r1
 800305e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800306a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800306e:	687a      	ldr	r2, [r7, #4]
 8003070:	6911      	ldr	r1, [r2, #16]
 8003072:	687a      	ldr	r2, [r7, #4]
 8003074:	68d2      	ldr	r2, [r2, #12]
 8003076:	4311      	orrs	r1, r2
 8003078:	687a      	ldr	r2, [r7, #4]
 800307a:	6812      	ldr	r2, [r2, #0]
 800307c:	430b      	orrs	r3, r1
 800307e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	68db      	ldr	r3, [r3, #12]
 8003086:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	695a      	ldr	r2, [r3, #20]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	699b      	ldr	r3, [r3, #24]
 8003092:	431a      	orrs	r2, r3
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	430a      	orrs	r2, r1
 800309a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	681a      	ldr	r2, [r3, #0]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f042 0201 	orr.w	r2, r2, #1
 80030aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2200      	movs	r2, #0
 80030b0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2220      	movs	r2, #32
 80030b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2200      	movs	r2, #0
 80030be:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2200      	movs	r2, #0
 80030c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80030c8:	2300      	movs	r3, #0
}
 80030ca:	4618      	mov	r0, r3
 80030cc:	3710      	adds	r7, #16
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}
 80030d2:	bf00      	nop
 80030d4:	000186a0 	.word	0x000186a0
 80030d8:	001e847f 	.word	0x001e847f
 80030dc:	003d08ff 	.word	0x003d08ff
 80030e0:	431bde83 	.word	0x431bde83
 80030e4:	10624dd3 	.word	0x10624dd3

080030e8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b086      	sub	sp, #24
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d101      	bne.n	80030fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	e264      	b.n	80035c4 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f003 0301 	and.w	r3, r3, #1
 8003102:	2b00      	cmp	r3, #0
 8003104:	d075      	beq.n	80031f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003106:	4ba3      	ldr	r3, [pc, #652]	; (8003394 <HAL_RCC_OscConfig+0x2ac>)
 8003108:	689b      	ldr	r3, [r3, #8]
 800310a:	f003 030c 	and.w	r3, r3, #12
 800310e:	2b04      	cmp	r3, #4
 8003110:	d00c      	beq.n	800312c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003112:	4ba0      	ldr	r3, [pc, #640]	; (8003394 <HAL_RCC_OscConfig+0x2ac>)
 8003114:	689b      	ldr	r3, [r3, #8]
 8003116:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800311a:	2b08      	cmp	r3, #8
 800311c:	d112      	bne.n	8003144 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800311e:	4b9d      	ldr	r3, [pc, #628]	; (8003394 <HAL_RCC_OscConfig+0x2ac>)
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003126:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800312a:	d10b      	bne.n	8003144 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800312c:	4b99      	ldr	r3, [pc, #612]	; (8003394 <HAL_RCC_OscConfig+0x2ac>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003134:	2b00      	cmp	r3, #0
 8003136:	d05b      	beq.n	80031f0 <HAL_RCC_OscConfig+0x108>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d157      	bne.n	80031f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	e23f      	b.n	80035c4 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800314c:	d106      	bne.n	800315c <HAL_RCC_OscConfig+0x74>
 800314e:	4b91      	ldr	r3, [pc, #580]	; (8003394 <HAL_RCC_OscConfig+0x2ac>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4a90      	ldr	r2, [pc, #576]	; (8003394 <HAL_RCC_OscConfig+0x2ac>)
 8003154:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003158:	6013      	str	r3, [r2, #0]
 800315a:	e01d      	b.n	8003198 <HAL_RCC_OscConfig+0xb0>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003164:	d10c      	bne.n	8003180 <HAL_RCC_OscConfig+0x98>
 8003166:	4b8b      	ldr	r3, [pc, #556]	; (8003394 <HAL_RCC_OscConfig+0x2ac>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a8a      	ldr	r2, [pc, #552]	; (8003394 <HAL_RCC_OscConfig+0x2ac>)
 800316c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003170:	6013      	str	r3, [r2, #0]
 8003172:	4b88      	ldr	r3, [pc, #544]	; (8003394 <HAL_RCC_OscConfig+0x2ac>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a87      	ldr	r2, [pc, #540]	; (8003394 <HAL_RCC_OscConfig+0x2ac>)
 8003178:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800317c:	6013      	str	r3, [r2, #0]
 800317e:	e00b      	b.n	8003198 <HAL_RCC_OscConfig+0xb0>
 8003180:	4b84      	ldr	r3, [pc, #528]	; (8003394 <HAL_RCC_OscConfig+0x2ac>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a83      	ldr	r2, [pc, #524]	; (8003394 <HAL_RCC_OscConfig+0x2ac>)
 8003186:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800318a:	6013      	str	r3, [r2, #0]
 800318c:	4b81      	ldr	r3, [pc, #516]	; (8003394 <HAL_RCC_OscConfig+0x2ac>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a80      	ldr	r2, [pc, #512]	; (8003394 <HAL_RCC_OscConfig+0x2ac>)
 8003192:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003196:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d013      	beq.n	80031c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031a0:	f7fd fdf6 	bl	8000d90 <HAL_GetTick>
 80031a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031a6:	e008      	b.n	80031ba <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031a8:	f7fd fdf2 	bl	8000d90 <HAL_GetTick>
 80031ac:	4602      	mov	r2, r0
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	2b64      	cmp	r3, #100	; 0x64
 80031b4:	d901      	bls.n	80031ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80031b6:	2303      	movs	r3, #3
 80031b8:	e204      	b.n	80035c4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031ba:	4b76      	ldr	r3, [pc, #472]	; (8003394 <HAL_RCC_OscConfig+0x2ac>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d0f0      	beq.n	80031a8 <HAL_RCC_OscConfig+0xc0>
 80031c6:	e014      	b.n	80031f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031c8:	f7fd fde2 	bl	8000d90 <HAL_GetTick>
 80031cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031ce:	e008      	b.n	80031e2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031d0:	f7fd fdde 	bl	8000d90 <HAL_GetTick>
 80031d4:	4602      	mov	r2, r0
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	1ad3      	subs	r3, r2, r3
 80031da:	2b64      	cmp	r3, #100	; 0x64
 80031dc:	d901      	bls.n	80031e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80031de:	2303      	movs	r3, #3
 80031e0:	e1f0      	b.n	80035c4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031e2:	4b6c      	ldr	r3, [pc, #432]	; (8003394 <HAL_RCC_OscConfig+0x2ac>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d1f0      	bne.n	80031d0 <HAL_RCC_OscConfig+0xe8>
 80031ee:	e000      	b.n	80031f2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f003 0302 	and.w	r3, r3, #2
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d063      	beq.n	80032c6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80031fe:	4b65      	ldr	r3, [pc, #404]	; (8003394 <HAL_RCC_OscConfig+0x2ac>)
 8003200:	689b      	ldr	r3, [r3, #8]
 8003202:	f003 030c 	and.w	r3, r3, #12
 8003206:	2b00      	cmp	r3, #0
 8003208:	d00b      	beq.n	8003222 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800320a:	4b62      	ldr	r3, [pc, #392]	; (8003394 <HAL_RCC_OscConfig+0x2ac>)
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003212:	2b08      	cmp	r3, #8
 8003214:	d11c      	bne.n	8003250 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003216:	4b5f      	ldr	r3, [pc, #380]	; (8003394 <HAL_RCC_OscConfig+0x2ac>)
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800321e:	2b00      	cmp	r3, #0
 8003220:	d116      	bne.n	8003250 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003222:	4b5c      	ldr	r3, [pc, #368]	; (8003394 <HAL_RCC_OscConfig+0x2ac>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f003 0302 	and.w	r3, r3, #2
 800322a:	2b00      	cmp	r3, #0
 800322c:	d005      	beq.n	800323a <HAL_RCC_OscConfig+0x152>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	68db      	ldr	r3, [r3, #12]
 8003232:	2b01      	cmp	r3, #1
 8003234:	d001      	beq.n	800323a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	e1c4      	b.n	80035c4 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800323a:	4b56      	ldr	r3, [pc, #344]	; (8003394 <HAL_RCC_OscConfig+0x2ac>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	691b      	ldr	r3, [r3, #16]
 8003246:	00db      	lsls	r3, r3, #3
 8003248:	4952      	ldr	r1, [pc, #328]	; (8003394 <HAL_RCC_OscConfig+0x2ac>)
 800324a:	4313      	orrs	r3, r2
 800324c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800324e:	e03a      	b.n	80032c6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	68db      	ldr	r3, [r3, #12]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d020      	beq.n	800329a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003258:	4b4f      	ldr	r3, [pc, #316]	; (8003398 <HAL_RCC_OscConfig+0x2b0>)
 800325a:	2201      	movs	r2, #1
 800325c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800325e:	f7fd fd97 	bl	8000d90 <HAL_GetTick>
 8003262:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003264:	e008      	b.n	8003278 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003266:	f7fd fd93 	bl	8000d90 <HAL_GetTick>
 800326a:	4602      	mov	r2, r0
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	1ad3      	subs	r3, r2, r3
 8003270:	2b02      	cmp	r3, #2
 8003272:	d901      	bls.n	8003278 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003274:	2303      	movs	r3, #3
 8003276:	e1a5      	b.n	80035c4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003278:	4b46      	ldr	r3, [pc, #280]	; (8003394 <HAL_RCC_OscConfig+0x2ac>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f003 0302 	and.w	r3, r3, #2
 8003280:	2b00      	cmp	r3, #0
 8003282:	d0f0      	beq.n	8003266 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003284:	4b43      	ldr	r3, [pc, #268]	; (8003394 <HAL_RCC_OscConfig+0x2ac>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	691b      	ldr	r3, [r3, #16]
 8003290:	00db      	lsls	r3, r3, #3
 8003292:	4940      	ldr	r1, [pc, #256]	; (8003394 <HAL_RCC_OscConfig+0x2ac>)
 8003294:	4313      	orrs	r3, r2
 8003296:	600b      	str	r3, [r1, #0]
 8003298:	e015      	b.n	80032c6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800329a:	4b3f      	ldr	r3, [pc, #252]	; (8003398 <HAL_RCC_OscConfig+0x2b0>)
 800329c:	2200      	movs	r2, #0
 800329e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032a0:	f7fd fd76 	bl	8000d90 <HAL_GetTick>
 80032a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032a6:	e008      	b.n	80032ba <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032a8:	f7fd fd72 	bl	8000d90 <HAL_GetTick>
 80032ac:	4602      	mov	r2, r0
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	2b02      	cmp	r3, #2
 80032b4:	d901      	bls.n	80032ba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80032b6:	2303      	movs	r3, #3
 80032b8:	e184      	b.n	80035c4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032ba:	4b36      	ldr	r3, [pc, #216]	; (8003394 <HAL_RCC_OscConfig+0x2ac>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f003 0302 	and.w	r3, r3, #2
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d1f0      	bne.n	80032a8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f003 0308 	and.w	r3, r3, #8
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d030      	beq.n	8003334 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	695b      	ldr	r3, [r3, #20]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d016      	beq.n	8003308 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032da:	4b30      	ldr	r3, [pc, #192]	; (800339c <HAL_RCC_OscConfig+0x2b4>)
 80032dc:	2201      	movs	r2, #1
 80032de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032e0:	f7fd fd56 	bl	8000d90 <HAL_GetTick>
 80032e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032e6:	e008      	b.n	80032fa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80032e8:	f7fd fd52 	bl	8000d90 <HAL_GetTick>
 80032ec:	4602      	mov	r2, r0
 80032ee:	693b      	ldr	r3, [r7, #16]
 80032f0:	1ad3      	subs	r3, r2, r3
 80032f2:	2b02      	cmp	r3, #2
 80032f4:	d901      	bls.n	80032fa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80032f6:	2303      	movs	r3, #3
 80032f8:	e164      	b.n	80035c4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032fa:	4b26      	ldr	r3, [pc, #152]	; (8003394 <HAL_RCC_OscConfig+0x2ac>)
 80032fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032fe:	f003 0302 	and.w	r3, r3, #2
 8003302:	2b00      	cmp	r3, #0
 8003304:	d0f0      	beq.n	80032e8 <HAL_RCC_OscConfig+0x200>
 8003306:	e015      	b.n	8003334 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003308:	4b24      	ldr	r3, [pc, #144]	; (800339c <HAL_RCC_OscConfig+0x2b4>)
 800330a:	2200      	movs	r2, #0
 800330c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800330e:	f7fd fd3f 	bl	8000d90 <HAL_GetTick>
 8003312:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003314:	e008      	b.n	8003328 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003316:	f7fd fd3b 	bl	8000d90 <HAL_GetTick>
 800331a:	4602      	mov	r2, r0
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	1ad3      	subs	r3, r2, r3
 8003320:	2b02      	cmp	r3, #2
 8003322:	d901      	bls.n	8003328 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003324:	2303      	movs	r3, #3
 8003326:	e14d      	b.n	80035c4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003328:	4b1a      	ldr	r3, [pc, #104]	; (8003394 <HAL_RCC_OscConfig+0x2ac>)
 800332a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800332c:	f003 0302 	and.w	r3, r3, #2
 8003330:	2b00      	cmp	r3, #0
 8003332:	d1f0      	bne.n	8003316 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f003 0304 	and.w	r3, r3, #4
 800333c:	2b00      	cmp	r3, #0
 800333e:	f000 80a0 	beq.w	8003482 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003342:	2300      	movs	r3, #0
 8003344:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003346:	4b13      	ldr	r3, [pc, #76]	; (8003394 <HAL_RCC_OscConfig+0x2ac>)
 8003348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800334a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800334e:	2b00      	cmp	r3, #0
 8003350:	d10f      	bne.n	8003372 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003352:	2300      	movs	r3, #0
 8003354:	60bb      	str	r3, [r7, #8]
 8003356:	4b0f      	ldr	r3, [pc, #60]	; (8003394 <HAL_RCC_OscConfig+0x2ac>)
 8003358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335a:	4a0e      	ldr	r2, [pc, #56]	; (8003394 <HAL_RCC_OscConfig+0x2ac>)
 800335c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003360:	6413      	str	r3, [r2, #64]	; 0x40
 8003362:	4b0c      	ldr	r3, [pc, #48]	; (8003394 <HAL_RCC_OscConfig+0x2ac>)
 8003364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003366:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800336a:	60bb      	str	r3, [r7, #8]
 800336c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800336e:	2301      	movs	r3, #1
 8003370:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003372:	4b0b      	ldr	r3, [pc, #44]	; (80033a0 <HAL_RCC_OscConfig+0x2b8>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800337a:	2b00      	cmp	r3, #0
 800337c:	d121      	bne.n	80033c2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800337e:	4b08      	ldr	r3, [pc, #32]	; (80033a0 <HAL_RCC_OscConfig+0x2b8>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4a07      	ldr	r2, [pc, #28]	; (80033a0 <HAL_RCC_OscConfig+0x2b8>)
 8003384:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003388:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800338a:	f7fd fd01 	bl	8000d90 <HAL_GetTick>
 800338e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003390:	e011      	b.n	80033b6 <HAL_RCC_OscConfig+0x2ce>
 8003392:	bf00      	nop
 8003394:	40023800 	.word	0x40023800
 8003398:	42470000 	.word	0x42470000
 800339c:	42470e80 	.word	0x42470e80
 80033a0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033a4:	f7fd fcf4 	bl	8000d90 <HAL_GetTick>
 80033a8:	4602      	mov	r2, r0
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	1ad3      	subs	r3, r2, r3
 80033ae:	2b02      	cmp	r3, #2
 80033b0:	d901      	bls.n	80033b6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80033b2:	2303      	movs	r3, #3
 80033b4:	e106      	b.n	80035c4 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033b6:	4b85      	ldr	r3, [pc, #532]	; (80035cc <HAL_RCC_OscConfig+0x4e4>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d0f0      	beq.n	80033a4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	689b      	ldr	r3, [r3, #8]
 80033c6:	2b01      	cmp	r3, #1
 80033c8:	d106      	bne.n	80033d8 <HAL_RCC_OscConfig+0x2f0>
 80033ca:	4b81      	ldr	r3, [pc, #516]	; (80035d0 <HAL_RCC_OscConfig+0x4e8>)
 80033cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033ce:	4a80      	ldr	r2, [pc, #512]	; (80035d0 <HAL_RCC_OscConfig+0x4e8>)
 80033d0:	f043 0301 	orr.w	r3, r3, #1
 80033d4:	6713      	str	r3, [r2, #112]	; 0x70
 80033d6:	e01c      	b.n	8003412 <HAL_RCC_OscConfig+0x32a>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	2b05      	cmp	r3, #5
 80033de:	d10c      	bne.n	80033fa <HAL_RCC_OscConfig+0x312>
 80033e0:	4b7b      	ldr	r3, [pc, #492]	; (80035d0 <HAL_RCC_OscConfig+0x4e8>)
 80033e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033e4:	4a7a      	ldr	r2, [pc, #488]	; (80035d0 <HAL_RCC_OscConfig+0x4e8>)
 80033e6:	f043 0304 	orr.w	r3, r3, #4
 80033ea:	6713      	str	r3, [r2, #112]	; 0x70
 80033ec:	4b78      	ldr	r3, [pc, #480]	; (80035d0 <HAL_RCC_OscConfig+0x4e8>)
 80033ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033f0:	4a77      	ldr	r2, [pc, #476]	; (80035d0 <HAL_RCC_OscConfig+0x4e8>)
 80033f2:	f043 0301 	orr.w	r3, r3, #1
 80033f6:	6713      	str	r3, [r2, #112]	; 0x70
 80033f8:	e00b      	b.n	8003412 <HAL_RCC_OscConfig+0x32a>
 80033fa:	4b75      	ldr	r3, [pc, #468]	; (80035d0 <HAL_RCC_OscConfig+0x4e8>)
 80033fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033fe:	4a74      	ldr	r2, [pc, #464]	; (80035d0 <HAL_RCC_OscConfig+0x4e8>)
 8003400:	f023 0301 	bic.w	r3, r3, #1
 8003404:	6713      	str	r3, [r2, #112]	; 0x70
 8003406:	4b72      	ldr	r3, [pc, #456]	; (80035d0 <HAL_RCC_OscConfig+0x4e8>)
 8003408:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800340a:	4a71      	ldr	r2, [pc, #452]	; (80035d0 <HAL_RCC_OscConfig+0x4e8>)
 800340c:	f023 0304 	bic.w	r3, r3, #4
 8003410:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	689b      	ldr	r3, [r3, #8]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d015      	beq.n	8003446 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800341a:	f7fd fcb9 	bl	8000d90 <HAL_GetTick>
 800341e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003420:	e00a      	b.n	8003438 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003422:	f7fd fcb5 	bl	8000d90 <HAL_GetTick>
 8003426:	4602      	mov	r2, r0
 8003428:	693b      	ldr	r3, [r7, #16]
 800342a:	1ad3      	subs	r3, r2, r3
 800342c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003430:	4293      	cmp	r3, r2
 8003432:	d901      	bls.n	8003438 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003434:	2303      	movs	r3, #3
 8003436:	e0c5      	b.n	80035c4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003438:	4b65      	ldr	r3, [pc, #404]	; (80035d0 <HAL_RCC_OscConfig+0x4e8>)
 800343a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800343c:	f003 0302 	and.w	r3, r3, #2
 8003440:	2b00      	cmp	r3, #0
 8003442:	d0ee      	beq.n	8003422 <HAL_RCC_OscConfig+0x33a>
 8003444:	e014      	b.n	8003470 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003446:	f7fd fca3 	bl	8000d90 <HAL_GetTick>
 800344a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800344c:	e00a      	b.n	8003464 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800344e:	f7fd fc9f 	bl	8000d90 <HAL_GetTick>
 8003452:	4602      	mov	r2, r0
 8003454:	693b      	ldr	r3, [r7, #16]
 8003456:	1ad3      	subs	r3, r2, r3
 8003458:	f241 3288 	movw	r2, #5000	; 0x1388
 800345c:	4293      	cmp	r3, r2
 800345e:	d901      	bls.n	8003464 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003460:	2303      	movs	r3, #3
 8003462:	e0af      	b.n	80035c4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003464:	4b5a      	ldr	r3, [pc, #360]	; (80035d0 <HAL_RCC_OscConfig+0x4e8>)
 8003466:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003468:	f003 0302 	and.w	r3, r3, #2
 800346c:	2b00      	cmp	r3, #0
 800346e:	d1ee      	bne.n	800344e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003470:	7dfb      	ldrb	r3, [r7, #23]
 8003472:	2b01      	cmp	r3, #1
 8003474:	d105      	bne.n	8003482 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003476:	4b56      	ldr	r3, [pc, #344]	; (80035d0 <HAL_RCC_OscConfig+0x4e8>)
 8003478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800347a:	4a55      	ldr	r2, [pc, #340]	; (80035d0 <HAL_RCC_OscConfig+0x4e8>)
 800347c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003480:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	699b      	ldr	r3, [r3, #24]
 8003486:	2b00      	cmp	r3, #0
 8003488:	f000 809b 	beq.w	80035c2 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800348c:	4b50      	ldr	r3, [pc, #320]	; (80035d0 <HAL_RCC_OscConfig+0x4e8>)
 800348e:	689b      	ldr	r3, [r3, #8]
 8003490:	f003 030c 	and.w	r3, r3, #12
 8003494:	2b08      	cmp	r3, #8
 8003496:	d05c      	beq.n	8003552 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	699b      	ldr	r3, [r3, #24]
 800349c:	2b02      	cmp	r3, #2
 800349e:	d141      	bne.n	8003524 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034a0:	4b4c      	ldr	r3, [pc, #304]	; (80035d4 <HAL_RCC_OscConfig+0x4ec>)
 80034a2:	2200      	movs	r2, #0
 80034a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034a6:	f7fd fc73 	bl	8000d90 <HAL_GetTick>
 80034aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034ac:	e008      	b.n	80034c0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034ae:	f7fd fc6f 	bl	8000d90 <HAL_GetTick>
 80034b2:	4602      	mov	r2, r0
 80034b4:	693b      	ldr	r3, [r7, #16]
 80034b6:	1ad3      	subs	r3, r2, r3
 80034b8:	2b02      	cmp	r3, #2
 80034ba:	d901      	bls.n	80034c0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80034bc:	2303      	movs	r3, #3
 80034be:	e081      	b.n	80035c4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034c0:	4b43      	ldr	r3, [pc, #268]	; (80035d0 <HAL_RCC_OscConfig+0x4e8>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d1f0      	bne.n	80034ae <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	69da      	ldr	r2, [r3, #28]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6a1b      	ldr	r3, [r3, #32]
 80034d4:	431a      	orrs	r2, r3
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034da:	019b      	lsls	r3, r3, #6
 80034dc:	431a      	orrs	r2, r3
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034e2:	085b      	lsrs	r3, r3, #1
 80034e4:	3b01      	subs	r3, #1
 80034e6:	041b      	lsls	r3, r3, #16
 80034e8:	431a      	orrs	r2, r3
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ee:	061b      	lsls	r3, r3, #24
 80034f0:	4937      	ldr	r1, [pc, #220]	; (80035d0 <HAL_RCC_OscConfig+0x4e8>)
 80034f2:	4313      	orrs	r3, r2
 80034f4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034f6:	4b37      	ldr	r3, [pc, #220]	; (80035d4 <HAL_RCC_OscConfig+0x4ec>)
 80034f8:	2201      	movs	r2, #1
 80034fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034fc:	f7fd fc48 	bl	8000d90 <HAL_GetTick>
 8003500:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003502:	e008      	b.n	8003516 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003504:	f7fd fc44 	bl	8000d90 <HAL_GetTick>
 8003508:	4602      	mov	r2, r0
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	2b02      	cmp	r3, #2
 8003510:	d901      	bls.n	8003516 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003512:	2303      	movs	r3, #3
 8003514:	e056      	b.n	80035c4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003516:	4b2e      	ldr	r3, [pc, #184]	; (80035d0 <HAL_RCC_OscConfig+0x4e8>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d0f0      	beq.n	8003504 <HAL_RCC_OscConfig+0x41c>
 8003522:	e04e      	b.n	80035c2 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003524:	4b2b      	ldr	r3, [pc, #172]	; (80035d4 <HAL_RCC_OscConfig+0x4ec>)
 8003526:	2200      	movs	r2, #0
 8003528:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800352a:	f7fd fc31 	bl	8000d90 <HAL_GetTick>
 800352e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003530:	e008      	b.n	8003544 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003532:	f7fd fc2d 	bl	8000d90 <HAL_GetTick>
 8003536:	4602      	mov	r2, r0
 8003538:	693b      	ldr	r3, [r7, #16]
 800353a:	1ad3      	subs	r3, r2, r3
 800353c:	2b02      	cmp	r3, #2
 800353e:	d901      	bls.n	8003544 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003540:	2303      	movs	r3, #3
 8003542:	e03f      	b.n	80035c4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003544:	4b22      	ldr	r3, [pc, #136]	; (80035d0 <HAL_RCC_OscConfig+0x4e8>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800354c:	2b00      	cmp	r3, #0
 800354e:	d1f0      	bne.n	8003532 <HAL_RCC_OscConfig+0x44a>
 8003550:	e037      	b.n	80035c2 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	699b      	ldr	r3, [r3, #24]
 8003556:	2b01      	cmp	r3, #1
 8003558:	d101      	bne.n	800355e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e032      	b.n	80035c4 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800355e:	4b1c      	ldr	r3, [pc, #112]	; (80035d0 <HAL_RCC_OscConfig+0x4e8>)
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	699b      	ldr	r3, [r3, #24]
 8003568:	2b01      	cmp	r3, #1
 800356a:	d028      	beq.n	80035be <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003576:	429a      	cmp	r2, r3
 8003578:	d121      	bne.n	80035be <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003584:	429a      	cmp	r2, r3
 8003586:	d11a      	bne.n	80035be <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003588:	68fa      	ldr	r2, [r7, #12]
 800358a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800358e:	4013      	ands	r3, r2
 8003590:	687a      	ldr	r2, [r7, #4]
 8003592:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003594:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003596:	4293      	cmp	r3, r2
 8003598:	d111      	bne.n	80035be <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035a4:	085b      	lsrs	r3, r3, #1
 80035a6:	3b01      	subs	r3, #1
 80035a8:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80035aa:	429a      	cmp	r2, r3
 80035ac:	d107      	bne.n	80035be <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035b8:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80035ba:	429a      	cmp	r2, r3
 80035bc:	d001      	beq.n	80035c2 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e000      	b.n	80035c4 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80035c2:	2300      	movs	r3, #0
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	3718      	adds	r7, #24
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bd80      	pop	{r7, pc}
 80035cc:	40007000 	.word	0x40007000
 80035d0:	40023800 	.word	0x40023800
 80035d4:	42470060 	.word	0x42470060

080035d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b084      	sub	sp, #16
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
 80035e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d101      	bne.n	80035ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035e8:	2301      	movs	r3, #1
 80035ea:	e0cc      	b.n	8003786 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80035ec:	4b68      	ldr	r3, [pc, #416]	; (8003790 <HAL_RCC_ClockConfig+0x1b8>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f003 0307 	and.w	r3, r3, #7
 80035f4:	683a      	ldr	r2, [r7, #0]
 80035f6:	429a      	cmp	r2, r3
 80035f8:	d90c      	bls.n	8003614 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035fa:	4b65      	ldr	r3, [pc, #404]	; (8003790 <HAL_RCC_ClockConfig+0x1b8>)
 80035fc:	683a      	ldr	r2, [r7, #0]
 80035fe:	b2d2      	uxtb	r2, r2
 8003600:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003602:	4b63      	ldr	r3, [pc, #396]	; (8003790 <HAL_RCC_ClockConfig+0x1b8>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f003 0307 	and.w	r3, r3, #7
 800360a:	683a      	ldr	r2, [r7, #0]
 800360c:	429a      	cmp	r2, r3
 800360e:	d001      	beq.n	8003614 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003610:	2301      	movs	r3, #1
 8003612:	e0b8      	b.n	8003786 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f003 0302 	and.w	r3, r3, #2
 800361c:	2b00      	cmp	r3, #0
 800361e:	d020      	beq.n	8003662 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f003 0304 	and.w	r3, r3, #4
 8003628:	2b00      	cmp	r3, #0
 800362a:	d005      	beq.n	8003638 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800362c:	4b59      	ldr	r3, [pc, #356]	; (8003794 <HAL_RCC_ClockConfig+0x1bc>)
 800362e:	689b      	ldr	r3, [r3, #8]
 8003630:	4a58      	ldr	r2, [pc, #352]	; (8003794 <HAL_RCC_ClockConfig+0x1bc>)
 8003632:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003636:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f003 0308 	and.w	r3, r3, #8
 8003640:	2b00      	cmp	r3, #0
 8003642:	d005      	beq.n	8003650 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003644:	4b53      	ldr	r3, [pc, #332]	; (8003794 <HAL_RCC_ClockConfig+0x1bc>)
 8003646:	689b      	ldr	r3, [r3, #8]
 8003648:	4a52      	ldr	r2, [pc, #328]	; (8003794 <HAL_RCC_ClockConfig+0x1bc>)
 800364a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800364e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003650:	4b50      	ldr	r3, [pc, #320]	; (8003794 <HAL_RCC_ClockConfig+0x1bc>)
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	689b      	ldr	r3, [r3, #8]
 800365c:	494d      	ldr	r1, [pc, #308]	; (8003794 <HAL_RCC_ClockConfig+0x1bc>)
 800365e:	4313      	orrs	r3, r2
 8003660:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f003 0301 	and.w	r3, r3, #1
 800366a:	2b00      	cmp	r3, #0
 800366c:	d044      	beq.n	80036f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	2b01      	cmp	r3, #1
 8003674:	d107      	bne.n	8003686 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003676:	4b47      	ldr	r3, [pc, #284]	; (8003794 <HAL_RCC_ClockConfig+0x1bc>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800367e:	2b00      	cmp	r3, #0
 8003680:	d119      	bne.n	80036b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	e07f      	b.n	8003786 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	2b02      	cmp	r3, #2
 800368c:	d003      	beq.n	8003696 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003692:	2b03      	cmp	r3, #3
 8003694:	d107      	bne.n	80036a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003696:	4b3f      	ldr	r3, [pc, #252]	; (8003794 <HAL_RCC_ClockConfig+0x1bc>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d109      	bne.n	80036b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036a2:	2301      	movs	r3, #1
 80036a4:	e06f      	b.n	8003786 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036a6:	4b3b      	ldr	r3, [pc, #236]	; (8003794 <HAL_RCC_ClockConfig+0x1bc>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f003 0302 	and.w	r3, r3, #2
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d101      	bne.n	80036b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e067      	b.n	8003786 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036b6:	4b37      	ldr	r3, [pc, #220]	; (8003794 <HAL_RCC_ClockConfig+0x1bc>)
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	f023 0203 	bic.w	r2, r3, #3
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	4934      	ldr	r1, [pc, #208]	; (8003794 <HAL_RCC_ClockConfig+0x1bc>)
 80036c4:	4313      	orrs	r3, r2
 80036c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036c8:	f7fd fb62 	bl	8000d90 <HAL_GetTick>
 80036cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036ce:	e00a      	b.n	80036e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036d0:	f7fd fb5e 	bl	8000d90 <HAL_GetTick>
 80036d4:	4602      	mov	r2, r0
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	1ad3      	subs	r3, r2, r3
 80036da:	f241 3288 	movw	r2, #5000	; 0x1388
 80036de:	4293      	cmp	r3, r2
 80036e0:	d901      	bls.n	80036e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80036e2:	2303      	movs	r3, #3
 80036e4:	e04f      	b.n	8003786 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036e6:	4b2b      	ldr	r3, [pc, #172]	; (8003794 <HAL_RCC_ClockConfig+0x1bc>)
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	f003 020c 	and.w	r2, r3, #12
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	009b      	lsls	r3, r3, #2
 80036f4:	429a      	cmp	r2, r3
 80036f6:	d1eb      	bne.n	80036d0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80036f8:	4b25      	ldr	r3, [pc, #148]	; (8003790 <HAL_RCC_ClockConfig+0x1b8>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f003 0307 	and.w	r3, r3, #7
 8003700:	683a      	ldr	r2, [r7, #0]
 8003702:	429a      	cmp	r2, r3
 8003704:	d20c      	bcs.n	8003720 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003706:	4b22      	ldr	r3, [pc, #136]	; (8003790 <HAL_RCC_ClockConfig+0x1b8>)
 8003708:	683a      	ldr	r2, [r7, #0]
 800370a:	b2d2      	uxtb	r2, r2
 800370c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800370e:	4b20      	ldr	r3, [pc, #128]	; (8003790 <HAL_RCC_ClockConfig+0x1b8>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 0307 	and.w	r3, r3, #7
 8003716:	683a      	ldr	r2, [r7, #0]
 8003718:	429a      	cmp	r2, r3
 800371a:	d001      	beq.n	8003720 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800371c:	2301      	movs	r3, #1
 800371e:	e032      	b.n	8003786 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 0304 	and.w	r3, r3, #4
 8003728:	2b00      	cmp	r3, #0
 800372a:	d008      	beq.n	800373e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800372c:	4b19      	ldr	r3, [pc, #100]	; (8003794 <HAL_RCC_ClockConfig+0x1bc>)
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	68db      	ldr	r3, [r3, #12]
 8003738:	4916      	ldr	r1, [pc, #88]	; (8003794 <HAL_RCC_ClockConfig+0x1bc>)
 800373a:	4313      	orrs	r3, r2
 800373c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f003 0308 	and.w	r3, r3, #8
 8003746:	2b00      	cmp	r3, #0
 8003748:	d009      	beq.n	800375e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800374a:	4b12      	ldr	r3, [pc, #72]	; (8003794 <HAL_RCC_ClockConfig+0x1bc>)
 800374c:	689b      	ldr	r3, [r3, #8]
 800374e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	691b      	ldr	r3, [r3, #16]
 8003756:	00db      	lsls	r3, r3, #3
 8003758:	490e      	ldr	r1, [pc, #56]	; (8003794 <HAL_RCC_ClockConfig+0x1bc>)
 800375a:	4313      	orrs	r3, r2
 800375c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800375e:	f000 f821 	bl	80037a4 <HAL_RCC_GetSysClockFreq>
 8003762:	4602      	mov	r2, r0
 8003764:	4b0b      	ldr	r3, [pc, #44]	; (8003794 <HAL_RCC_ClockConfig+0x1bc>)
 8003766:	689b      	ldr	r3, [r3, #8]
 8003768:	091b      	lsrs	r3, r3, #4
 800376a:	f003 030f 	and.w	r3, r3, #15
 800376e:	490a      	ldr	r1, [pc, #40]	; (8003798 <HAL_RCC_ClockConfig+0x1c0>)
 8003770:	5ccb      	ldrb	r3, [r1, r3]
 8003772:	fa22 f303 	lsr.w	r3, r2, r3
 8003776:	4a09      	ldr	r2, [pc, #36]	; (800379c <HAL_RCC_ClockConfig+0x1c4>)
 8003778:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800377a:	4b09      	ldr	r3, [pc, #36]	; (80037a0 <HAL_RCC_ClockConfig+0x1c8>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4618      	mov	r0, r3
 8003780:	f7fd fac2 	bl	8000d08 <HAL_InitTick>

  return HAL_OK;
 8003784:	2300      	movs	r3, #0
}
 8003786:	4618      	mov	r0, r3
 8003788:	3710      	adds	r7, #16
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
 800378e:	bf00      	nop
 8003790:	40023c00 	.word	0x40023c00
 8003794:	40023800 	.word	0x40023800
 8003798:	08007a14 	.word	0x08007a14
 800379c:	20000000 	.word	0x20000000
 80037a0:	20000004 	.word	0x20000004

080037a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037a4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80037a8:	b084      	sub	sp, #16
 80037aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80037ac:	2300      	movs	r3, #0
 80037ae:	607b      	str	r3, [r7, #4]
 80037b0:	2300      	movs	r3, #0
 80037b2:	60fb      	str	r3, [r7, #12]
 80037b4:	2300      	movs	r3, #0
 80037b6:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80037b8:	2300      	movs	r3, #0
 80037ba:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80037bc:	4b67      	ldr	r3, [pc, #412]	; (800395c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	f003 030c 	and.w	r3, r3, #12
 80037c4:	2b08      	cmp	r3, #8
 80037c6:	d00d      	beq.n	80037e4 <HAL_RCC_GetSysClockFreq+0x40>
 80037c8:	2b08      	cmp	r3, #8
 80037ca:	f200 80bd 	bhi.w	8003948 <HAL_RCC_GetSysClockFreq+0x1a4>
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d002      	beq.n	80037d8 <HAL_RCC_GetSysClockFreq+0x34>
 80037d2:	2b04      	cmp	r3, #4
 80037d4:	d003      	beq.n	80037de <HAL_RCC_GetSysClockFreq+0x3a>
 80037d6:	e0b7      	b.n	8003948 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80037d8:	4b61      	ldr	r3, [pc, #388]	; (8003960 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80037da:	60bb      	str	r3, [r7, #8]
       break;
 80037dc:	e0b7      	b.n	800394e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80037de:	4b61      	ldr	r3, [pc, #388]	; (8003964 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80037e0:	60bb      	str	r3, [r7, #8]
      break;
 80037e2:	e0b4      	b.n	800394e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80037e4:	4b5d      	ldr	r3, [pc, #372]	; (800395c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80037ec:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80037ee:	4b5b      	ldr	r3, [pc, #364]	; (800395c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d04d      	beq.n	8003896 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037fa:	4b58      	ldr	r3, [pc, #352]	; (800395c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	099b      	lsrs	r3, r3, #6
 8003800:	461a      	mov	r2, r3
 8003802:	f04f 0300 	mov.w	r3, #0
 8003806:	f240 10ff 	movw	r0, #511	; 0x1ff
 800380a:	f04f 0100 	mov.w	r1, #0
 800380e:	ea02 0800 	and.w	r8, r2, r0
 8003812:	ea03 0901 	and.w	r9, r3, r1
 8003816:	4640      	mov	r0, r8
 8003818:	4649      	mov	r1, r9
 800381a:	f04f 0200 	mov.w	r2, #0
 800381e:	f04f 0300 	mov.w	r3, #0
 8003822:	014b      	lsls	r3, r1, #5
 8003824:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003828:	0142      	lsls	r2, r0, #5
 800382a:	4610      	mov	r0, r2
 800382c:	4619      	mov	r1, r3
 800382e:	ebb0 0008 	subs.w	r0, r0, r8
 8003832:	eb61 0109 	sbc.w	r1, r1, r9
 8003836:	f04f 0200 	mov.w	r2, #0
 800383a:	f04f 0300 	mov.w	r3, #0
 800383e:	018b      	lsls	r3, r1, #6
 8003840:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003844:	0182      	lsls	r2, r0, #6
 8003846:	1a12      	subs	r2, r2, r0
 8003848:	eb63 0301 	sbc.w	r3, r3, r1
 800384c:	f04f 0000 	mov.w	r0, #0
 8003850:	f04f 0100 	mov.w	r1, #0
 8003854:	00d9      	lsls	r1, r3, #3
 8003856:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800385a:	00d0      	lsls	r0, r2, #3
 800385c:	4602      	mov	r2, r0
 800385e:	460b      	mov	r3, r1
 8003860:	eb12 0208 	adds.w	r2, r2, r8
 8003864:	eb43 0309 	adc.w	r3, r3, r9
 8003868:	f04f 0000 	mov.w	r0, #0
 800386c:	f04f 0100 	mov.w	r1, #0
 8003870:	0259      	lsls	r1, r3, #9
 8003872:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003876:	0250      	lsls	r0, r2, #9
 8003878:	4602      	mov	r2, r0
 800387a:	460b      	mov	r3, r1
 800387c:	4610      	mov	r0, r2
 800387e:	4619      	mov	r1, r3
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	461a      	mov	r2, r3
 8003884:	f04f 0300 	mov.w	r3, #0
 8003888:	f7fc fc9e 	bl	80001c8 <__aeabi_uldivmod>
 800388c:	4602      	mov	r2, r0
 800388e:	460b      	mov	r3, r1
 8003890:	4613      	mov	r3, r2
 8003892:	60fb      	str	r3, [r7, #12]
 8003894:	e04a      	b.n	800392c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003896:	4b31      	ldr	r3, [pc, #196]	; (800395c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	099b      	lsrs	r3, r3, #6
 800389c:	461a      	mov	r2, r3
 800389e:	f04f 0300 	mov.w	r3, #0
 80038a2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80038a6:	f04f 0100 	mov.w	r1, #0
 80038aa:	ea02 0400 	and.w	r4, r2, r0
 80038ae:	ea03 0501 	and.w	r5, r3, r1
 80038b2:	4620      	mov	r0, r4
 80038b4:	4629      	mov	r1, r5
 80038b6:	f04f 0200 	mov.w	r2, #0
 80038ba:	f04f 0300 	mov.w	r3, #0
 80038be:	014b      	lsls	r3, r1, #5
 80038c0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80038c4:	0142      	lsls	r2, r0, #5
 80038c6:	4610      	mov	r0, r2
 80038c8:	4619      	mov	r1, r3
 80038ca:	1b00      	subs	r0, r0, r4
 80038cc:	eb61 0105 	sbc.w	r1, r1, r5
 80038d0:	f04f 0200 	mov.w	r2, #0
 80038d4:	f04f 0300 	mov.w	r3, #0
 80038d8:	018b      	lsls	r3, r1, #6
 80038da:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80038de:	0182      	lsls	r2, r0, #6
 80038e0:	1a12      	subs	r2, r2, r0
 80038e2:	eb63 0301 	sbc.w	r3, r3, r1
 80038e6:	f04f 0000 	mov.w	r0, #0
 80038ea:	f04f 0100 	mov.w	r1, #0
 80038ee:	00d9      	lsls	r1, r3, #3
 80038f0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80038f4:	00d0      	lsls	r0, r2, #3
 80038f6:	4602      	mov	r2, r0
 80038f8:	460b      	mov	r3, r1
 80038fa:	1912      	adds	r2, r2, r4
 80038fc:	eb45 0303 	adc.w	r3, r5, r3
 8003900:	f04f 0000 	mov.w	r0, #0
 8003904:	f04f 0100 	mov.w	r1, #0
 8003908:	0299      	lsls	r1, r3, #10
 800390a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800390e:	0290      	lsls	r0, r2, #10
 8003910:	4602      	mov	r2, r0
 8003912:	460b      	mov	r3, r1
 8003914:	4610      	mov	r0, r2
 8003916:	4619      	mov	r1, r3
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	461a      	mov	r2, r3
 800391c:	f04f 0300 	mov.w	r3, #0
 8003920:	f7fc fc52 	bl	80001c8 <__aeabi_uldivmod>
 8003924:	4602      	mov	r2, r0
 8003926:	460b      	mov	r3, r1
 8003928:	4613      	mov	r3, r2
 800392a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800392c:	4b0b      	ldr	r3, [pc, #44]	; (800395c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	0c1b      	lsrs	r3, r3, #16
 8003932:	f003 0303 	and.w	r3, r3, #3
 8003936:	3301      	adds	r3, #1
 8003938:	005b      	lsls	r3, r3, #1
 800393a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800393c:	68fa      	ldr	r2, [r7, #12]
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	fbb2 f3f3 	udiv	r3, r2, r3
 8003944:	60bb      	str	r3, [r7, #8]
      break;
 8003946:	e002      	b.n	800394e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003948:	4b05      	ldr	r3, [pc, #20]	; (8003960 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800394a:	60bb      	str	r3, [r7, #8]
      break;
 800394c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800394e:	68bb      	ldr	r3, [r7, #8]
}
 8003950:	4618      	mov	r0, r3
 8003952:	3710      	adds	r7, #16
 8003954:	46bd      	mov	sp, r7
 8003956:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800395a:	bf00      	nop
 800395c:	40023800 	.word	0x40023800
 8003960:	00f42400 	.word	0x00f42400
 8003964:	007a1200 	.word	0x007a1200

08003968 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003968:	b480      	push	{r7}
 800396a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800396c:	4b03      	ldr	r3, [pc, #12]	; (800397c <HAL_RCC_GetHCLKFreq+0x14>)
 800396e:	681b      	ldr	r3, [r3, #0]
}
 8003970:	4618      	mov	r0, r3
 8003972:	46bd      	mov	sp, r7
 8003974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003978:	4770      	bx	lr
 800397a:	bf00      	nop
 800397c:	20000000 	.word	0x20000000

08003980 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003984:	f7ff fff0 	bl	8003968 <HAL_RCC_GetHCLKFreq>
 8003988:	4602      	mov	r2, r0
 800398a:	4b05      	ldr	r3, [pc, #20]	; (80039a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800398c:	689b      	ldr	r3, [r3, #8]
 800398e:	0a9b      	lsrs	r3, r3, #10
 8003990:	f003 0307 	and.w	r3, r3, #7
 8003994:	4903      	ldr	r1, [pc, #12]	; (80039a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003996:	5ccb      	ldrb	r3, [r1, r3]
 8003998:	fa22 f303 	lsr.w	r3, r2, r3
}
 800399c:	4618      	mov	r0, r3
 800399e:	bd80      	pop	{r7, pc}
 80039a0:	40023800 	.word	0x40023800
 80039a4:	08007a24 	.word	0x08007a24

080039a8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b082      	sub	sp, #8
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d101      	bne.n	80039ba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	e07b      	b.n	8003ab2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d108      	bne.n	80039d4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80039ca:	d009      	beq.n	80039e0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2200      	movs	r2, #0
 80039d0:	61da      	str	r2, [r3, #28]
 80039d2:	e005      	b.n	80039e0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2200      	movs	r2, #0
 80039d8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2200      	movs	r2, #0
 80039de:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2200      	movs	r2, #0
 80039e4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80039ec:	b2db      	uxtb	r3, r3
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d106      	bne.n	8003a00 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2200      	movs	r2, #0
 80039f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f7fd f844 	bl	8000a88 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2202      	movs	r2, #2
 8003a04:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	681a      	ldr	r2, [r3, #0]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a16:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003a28:	431a      	orrs	r2, r3
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	68db      	ldr	r3, [r3, #12]
 8003a2e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a32:	431a      	orrs	r2, r3
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	691b      	ldr	r3, [r3, #16]
 8003a38:	f003 0302 	and.w	r3, r3, #2
 8003a3c:	431a      	orrs	r2, r3
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	695b      	ldr	r3, [r3, #20]
 8003a42:	f003 0301 	and.w	r3, r3, #1
 8003a46:	431a      	orrs	r2, r3
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	699b      	ldr	r3, [r3, #24]
 8003a4c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a50:	431a      	orrs	r2, r3
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	69db      	ldr	r3, [r3, #28]
 8003a56:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003a5a:	431a      	orrs	r2, r3
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6a1b      	ldr	r3, [r3, #32]
 8003a60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a64:	ea42 0103 	orr.w	r1, r2, r3
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a6c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	430a      	orrs	r2, r1
 8003a76:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	699b      	ldr	r3, [r3, #24]
 8003a7c:	0c1b      	lsrs	r3, r3, #16
 8003a7e:	f003 0104 	and.w	r1, r3, #4
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a86:	f003 0210 	and.w	r2, r3, #16
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	430a      	orrs	r2, r1
 8003a90:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	69da      	ldr	r2, [r3, #28]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003aa0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2201      	movs	r2, #1
 8003aac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003ab0:	2300      	movs	r3, #0
}
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	3708      	adds	r7, #8
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}

08003aba <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003aba:	b580      	push	{r7, lr}
 8003abc:	b082      	sub	sp, #8
 8003abe:	af00      	add	r7, sp, #0
 8003ac0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d101      	bne.n	8003acc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	e041      	b.n	8003b50 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ad2:	b2db      	uxtb	r3, r3
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d106      	bne.n	8003ae6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2200      	movs	r2, #0
 8003adc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003ae0:	6878      	ldr	r0, [r7, #4]
 8003ae2:	f7fd f819 	bl	8000b18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2202      	movs	r2, #2
 8003aea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	3304      	adds	r3, #4
 8003af6:	4619      	mov	r1, r3
 8003af8:	4610      	mov	r0, r2
 8003afa:	f000 fa2f 	bl	8003f5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2201      	movs	r2, #1
 8003b02:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2201      	movs	r2, #1
 8003b0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2201      	movs	r2, #1
 8003b12:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2201      	movs	r2, #1
 8003b1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2201      	movs	r2, #1
 8003b22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2201      	movs	r2, #1
 8003b2a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2201      	movs	r2, #1
 8003b32:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2201      	movs	r2, #1
 8003b3a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2201      	movs	r2, #1
 8003b42:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2201      	movs	r2, #1
 8003b4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003b4e:	2300      	movs	r3, #0
}
 8003b50:	4618      	mov	r0, r3
 8003b52:	3708      	adds	r7, #8
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bd80      	pop	{r7, pc}

08003b58 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b082      	sub	sp, #8
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	691b      	ldr	r3, [r3, #16]
 8003b66:	f003 0302 	and.w	r3, r3, #2
 8003b6a:	2b02      	cmp	r3, #2
 8003b6c:	d122      	bne.n	8003bb4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	68db      	ldr	r3, [r3, #12]
 8003b74:	f003 0302 	and.w	r3, r3, #2
 8003b78:	2b02      	cmp	r3, #2
 8003b7a:	d11b      	bne.n	8003bb4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f06f 0202 	mvn.w	r2, #2
 8003b84:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2201      	movs	r2, #1
 8003b8a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	699b      	ldr	r3, [r3, #24]
 8003b92:	f003 0303 	and.w	r3, r3, #3
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d003      	beq.n	8003ba2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003b9a:	6878      	ldr	r0, [r7, #4]
 8003b9c:	f000 f9bf 	bl	8003f1e <HAL_TIM_IC_CaptureCallback>
 8003ba0:	e005      	b.n	8003bae <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ba2:	6878      	ldr	r0, [r7, #4]
 8003ba4:	f000 f9b1 	bl	8003f0a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ba8:	6878      	ldr	r0, [r7, #4]
 8003baa:	f000 f9c2 	bl	8003f32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	691b      	ldr	r3, [r3, #16]
 8003bba:	f003 0304 	and.w	r3, r3, #4
 8003bbe:	2b04      	cmp	r3, #4
 8003bc0:	d122      	bne.n	8003c08 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	68db      	ldr	r3, [r3, #12]
 8003bc8:	f003 0304 	and.w	r3, r3, #4
 8003bcc:	2b04      	cmp	r3, #4
 8003bce:	d11b      	bne.n	8003c08 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f06f 0204 	mvn.w	r2, #4
 8003bd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2202      	movs	r2, #2
 8003bde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	699b      	ldr	r3, [r3, #24]
 8003be6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d003      	beq.n	8003bf6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	f000 f995 	bl	8003f1e <HAL_TIM_IC_CaptureCallback>
 8003bf4:	e005      	b.n	8003c02 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bf6:	6878      	ldr	r0, [r7, #4]
 8003bf8:	f000 f987 	bl	8003f0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bfc:	6878      	ldr	r0, [r7, #4]
 8003bfe:	f000 f998 	bl	8003f32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2200      	movs	r2, #0
 8003c06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	691b      	ldr	r3, [r3, #16]
 8003c0e:	f003 0308 	and.w	r3, r3, #8
 8003c12:	2b08      	cmp	r3, #8
 8003c14:	d122      	bne.n	8003c5c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	68db      	ldr	r3, [r3, #12]
 8003c1c:	f003 0308 	and.w	r3, r3, #8
 8003c20:	2b08      	cmp	r3, #8
 8003c22:	d11b      	bne.n	8003c5c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f06f 0208 	mvn.w	r2, #8
 8003c2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2204      	movs	r2, #4
 8003c32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	69db      	ldr	r3, [r3, #28]
 8003c3a:	f003 0303 	and.w	r3, r3, #3
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d003      	beq.n	8003c4a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c42:	6878      	ldr	r0, [r7, #4]
 8003c44:	f000 f96b 	bl	8003f1e <HAL_TIM_IC_CaptureCallback>
 8003c48:	e005      	b.n	8003c56 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	f000 f95d 	bl	8003f0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c50:	6878      	ldr	r0, [r7, #4]
 8003c52:	f000 f96e 	bl	8003f32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	691b      	ldr	r3, [r3, #16]
 8003c62:	f003 0310 	and.w	r3, r3, #16
 8003c66:	2b10      	cmp	r3, #16
 8003c68:	d122      	bne.n	8003cb0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	68db      	ldr	r3, [r3, #12]
 8003c70:	f003 0310 	and.w	r3, r3, #16
 8003c74:	2b10      	cmp	r3, #16
 8003c76:	d11b      	bne.n	8003cb0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f06f 0210 	mvn.w	r2, #16
 8003c80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2208      	movs	r2, #8
 8003c86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	69db      	ldr	r3, [r3, #28]
 8003c8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d003      	beq.n	8003c9e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c96:	6878      	ldr	r0, [r7, #4]
 8003c98:	f000 f941 	bl	8003f1e <HAL_TIM_IC_CaptureCallback>
 8003c9c:	e005      	b.n	8003caa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	f000 f933 	bl	8003f0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ca4:	6878      	ldr	r0, [r7, #4]
 8003ca6:	f000 f944 	bl	8003f32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2200      	movs	r2, #0
 8003cae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	691b      	ldr	r3, [r3, #16]
 8003cb6:	f003 0301 	and.w	r3, r3, #1
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	d10e      	bne.n	8003cdc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	68db      	ldr	r3, [r3, #12]
 8003cc4:	f003 0301 	and.w	r3, r3, #1
 8003cc8:	2b01      	cmp	r3, #1
 8003cca:	d107      	bne.n	8003cdc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f06f 0201 	mvn.w	r2, #1
 8003cd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003cd6:	6878      	ldr	r0, [r7, #4]
 8003cd8:	f000 f90d 	bl	8003ef6 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	691b      	ldr	r3, [r3, #16]
 8003ce2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ce6:	2b80      	cmp	r3, #128	; 0x80
 8003ce8:	d10e      	bne.n	8003d08 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	68db      	ldr	r3, [r3, #12]
 8003cf0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cf4:	2b80      	cmp	r3, #128	; 0x80
 8003cf6:	d107      	bne.n	8003d08 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003d00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003d02:	6878      	ldr	r0, [r7, #4]
 8003d04:	f000 faea 	bl	80042dc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	691b      	ldr	r3, [r3, #16]
 8003d0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d12:	2b40      	cmp	r3, #64	; 0x40
 8003d14:	d10e      	bne.n	8003d34 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	68db      	ldr	r3, [r3, #12]
 8003d1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d20:	2b40      	cmp	r3, #64	; 0x40
 8003d22:	d107      	bne.n	8003d34 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003d2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003d2e:	6878      	ldr	r0, [r7, #4]
 8003d30:	f000 f909 	bl	8003f46 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	691b      	ldr	r3, [r3, #16]
 8003d3a:	f003 0320 	and.w	r3, r3, #32
 8003d3e:	2b20      	cmp	r3, #32
 8003d40:	d10e      	bne.n	8003d60 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	68db      	ldr	r3, [r3, #12]
 8003d48:	f003 0320 	and.w	r3, r3, #32
 8003d4c:	2b20      	cmp	r3, #32
 8003d4e:	d107      	bne.n	8003d60 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f06f 0220 	mvn.w	r2, #32
 8003d58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003d5a:	6878      	ldr	r0, [r7, #4]
 8003d5c:	f000 fab4 	bl	80042c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003d60:	bf00      	nop
 8003d62:	3708      	adds	r7, #8
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}

08003d68 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b084      	sub	sp, #16
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
 8003d70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d72:	2300      	movs	r3, #0
 8003d74:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d7c:	2b01      	cmp	r3, #1
 8003d7e:	d101      	bne.n	8003d84 <HAL_TIM_ConfigClockSource+0x1c>
 8003d80:	2302      	movs	r3, #2
 8003d82:	e0b4      	b.n	8003eee <HAL_TIM_ConfigClockSource+0x186>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2201      	movs	r2, #1
 8003d88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2202      	movs	r2, #2
 8003d90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	689b      	ldr	r3, [r3, #8]
 8003d9a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003da2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003daa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	68ba      	ldr	r2, [r7, #8]
 8003db2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003dbc:	d03e      	beq.n	8003e3c <HAL_TIM_ConfigClockSource+0xd4>
 8003dbe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003dc2:	f200 8087 	bhi.w	8003ed4 <HAL_TIM_ConfigClockSource+0x16c>
 8003dc6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003dca:	f000 8086 	beq.w	8003eda <HAL_TIM_ConfigClockSource+0x172>
 8003dce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003dd2:	d87f      	bhi.n	8003ed4 <HAL_TIM_ConfigClockSource+0x16c>
 8003dd4:	2b70      	cmp	r3, #112	; 0x70
 8003dd6:	d01a      	beq.n	8003e0e <HAL_TIM_ConfigClockSource+0xa6>
 8003dd8:	2b70      	cmp	r3, #112	; 0x70
 8003dda:	d87b      	bhi.n	8003ed4 <HAL_TIM_ConfigClockSource+0x16c>
 8003ddc:	2b60      	cmp	r3, #96	; 0x60
 8003dde:	d050      	beq.n	8003e82 <HAL_TIM_ConfigClockSource+0x11a>
 8003de0:	2b60      	cmp	r3, #96	; 0x60
 8003de2:	d877      	bhi.n	8003ed4 <HAL_TIM_ConfigClockSource+0x16c>
 8003de4:	2b50      	cmp	r3, #80	; 0x50
 8003de6:	d03c      	beq.n	8003e62 <HAL_TIM_ConfigClockSource+0xfa>
 8003de8:	2b50      	cmp	r3, #80	; 0x50
 8003dea:	d873      	bhi.n	8003ed4 <HAL_TIM_ConfigClockSource+0x16c>
 8003dec:	2b40      	cmp	r3, #64	; 0x40
 8003dee:	d058      	beq.n	8003ea2 <HAL_TIM_ConfigClockSource+0x13a>
 8003df0:	2b40      	cmp	r3, #64	; 0x40
 8003df2:	d86f      	bhi.n	8003ed4 <HAL_TIM_ConfigClockSource+0x16c>
 8003df4:	2b30      	cmp	r3, #48	; 0x30
 8003df6:	d064      	beq.n	8003ec2 <HAL_TIM_ConfigClockSource+0x15a>
 8003df8:	2b30      	cmp	r3, #48	; 0x30
 8003dfa:	d86b      	bhi.n	8003ed4 <HAL_TIM_ConfigClockSource+0x16c>
 8003dfc:	2b20      	cmp	r3, #32
 8003dfe:	d060      	beq.n	8003ec2 <HAL_TIM_ConfigClockSource+0x15a>
 8003e00:	2b20      	cmp	r3, #32
 8003e02:	d867      	bhi.n	8003ed4 <HAL_TIM_ConfigClockSource+0x16c>
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d05c      	beq.n	8003ec2 <HAL_TIM_ConfigClockSource+0x15a>
 8003e08:	2b10      	cmp	r3, #16
 8003e0a:	d05a      	beq.n	8003ec2 <HAL_TIM_ConfigClockSource+0x15a>
 8003e0c:	e062      	b.n	8003ed4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6818      	ldr	r0, [r3, #0]
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	6899      	ldr	r1, [r3, #8]
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	685a      	ldr	r2, [r3, #4]
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	68db      	ldr	r3, [r3, #12]
 8003e1e:	f000 f9b7 	bl	8004190 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	689b      	ldr	r3, [r3, #8]
 8003e28:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003e30:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	68ba      	ldr	r2, [r7, #8]
 8003e38:	609a      	str	r2, [r3, #8]
      break;
 8003e3a:	e04f      	b.n	8003edc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6818      	ldr	r0, [r3, #0]
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	6899      	ldr	r1, [r3, #8]
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	685a      	ldr	r2, [r3, #4]
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	68db      	ldr	r3, [r3, #12]
 8003e4c:	f000 f9a0 	bl	8004190 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	689a      	ldr	r2, [r3, #8]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003e5e:	609a      	str	r2, [r3, #8]
      break;
 8003e60:	e03c      	b.n	8003edc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6818      	ldr	r0, [r3, #0]
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	6859      	ldr	r1, [r3, #4]
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	68db      	ldr	r3, [r3, #12]
 8003e6e:	461a      	mov	r2, r3
 8003e70:	f000 f914 	bl	800409c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	2150      	movs	r1, #80	; 0x50
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f000 f96d 	bl	800415a <TIM_ITRx_SetConfig>
      break;
 8003e80:	e02c      	b.n	8003edc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6818      	ldr	r0, [r3, #0]
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	6859      	ldr	r1, [r3, #4]
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	68db      	ldr	r3, [r3, #12]
 8003e8e:	461a      	mov	r2, r3
 8003e90:	f000 f933 	bl	80040fa <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	2160      	movs	r1, #96	; 0x60
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	f000 f95d 	bl	800415a <TIM_ITRx_SetConfig>
      break;
 8003ea0:	e01c      	b.n	8003edc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6818      	ldr	r0, [r3, #0]
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	6859      	ldr	r1, [r3, #4]
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	68db      	ldr	r3, [r3, #12]
 8003eae:	461a      	mov	r2, r3
 8003eb0:	f000 f8f4 	bl	800409c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	2140      	movs	r1, #64	; 0x40
 8003eba:	4618      	mov	r0, r3
 8003ebc:	f000 f94d 	bl	800415a <TIM_ITRx_SetConfig>
      break;
 8003ec0:	e00c      	b.n	8003edc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681a      	ldr	r2, [r3, #0]
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4619      	mov	r1, r3
 8003ecc:	4610      	mov	r0, r2
 8003ece:	f000 f944 	bl	800415a <TIM_ITRx_SetConfig>
      break;
 8003ed2:	e003      	b.n	8003edc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	73fb      	strb	r3, [r7, #15]
      break;
 8003ed8:	e000      	b.n	8003edc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003eda:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2201      	movs	r2, #1
 8003ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003eec:	7bfb      	ldrb	r3, [r7, #15]
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	3710      	adds	r7, #16
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}

08003ef6 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003ef6:	b480      	push	{r7}
 8003ef8:	b083      	sub	sp, #12
 8003efa:	af00      	add	r7, sp, #0
 8003efc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003efe:	bf00      	nop
 8003f00:	370c      	adds	r7, #12
 8003f02:	46bd      	mov	sp, r7
 8003f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f08:	4770      	bx	lr

08003f0a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003f0a:	b480      	push	{r7}
 8003f0c:	b083      	sub	sp, #12
 8003f0e:	af00      	add	r7, sp, #0
 8003f10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003f12:	bf00      	nop
 8003f14:	370c      	adds	r7, #12
 8003f16:	46bd      	mov	sp, r7
 8003f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1c:	4770      	bx	lr

08003f1e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003f1e:	b480      	push	{r7}
 8003f20:	b083      	sub	sp, #12
 8003f22:	af00      	add	r7, sp, #0
 8003f24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003f26:	bf00      	nop
 8003f28:	370c      	adds	r7, #12
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f30:	4770      	bx	lr

08003f32 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003f32:	b480      	push	{r7}
 8003f34:	b083      	sub	sp, #12
 8003f36:	af00      	add	r7, sp, #0
 8003f38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003f3a:	bf00      	nop
 8003f3c:	370c      	adds	r7, #12
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f44:	4770      	bx	lr

08003f46 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003f46:	b480      	push	{r7}
 8003f48:	b083      	sub	sp, #12
 8003f4a:	af00      	add	r7, sp, #0
 8003f4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003f4e:	bf00      	nop
 8003f50:	370c      	adds	r7, #12
 8003f52:	46bd      	mov	sp, r7
 8003f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f58:	4770      	bx	lr
	...

08003f5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	b085      	sub	sp, #20
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
 8003f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	4a40      	ldr	r2, [pc, #256]	; (8004070 <TIM_Base_SetConfig+0x114>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d013      	beq.n	8003f9c <TIM_Base_SetConfig+0x40>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f7a:	d00f      	beq.n	8003f9c <TIM_Base_SetConfig+0x40>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	4a3d      	ldr	r2, [pc, #244]	; (8004074 <TIM_Base_SetConfig+0x118>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d00b      	beq.n	8003f9c <TIM_Base_SetConfig+0x40>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	4a3c      	ldr	r2, [pc, #240]	; (8004078 <TIM_Base_SetConfig+0x11c>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d007      	beq.n	8003f9c <TIM_Base_SetConfig+0x40>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	4a3b      	ldr	r2, [pc, #236]	; (800407c <TIM_Base_SetConfig+0x120>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d003      	beq.n	8003f9c <TIM_Base_SetConfig+0x40>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	4a3a      	ldr	r2, [pc, #232]	; (8004080 <TIM_Base_SetConfig+0x124>)
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	d108      	bne.n	8003fae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fa2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	68fa      	ldr	r2, [r7, #12]
 8003faa:	4313      	orrs	r3, r2
 8003fac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	4a2f      	ldr	r2, [pc, #188]	; (8004070 <TIM_Base_SetConfig+0x114>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d02b      	beq.n	800400e <TIM_Base_SetConfig+0xb2>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fbc:	d027      	beq.n	800400e <TIM_Base_SetConfig+0xb2>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	4a2c      	ldr	r2, [pc, #176]	; (8004074 <TIM_Base_SetConfig+0x118>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d023      	beq.n	800400e <TIM_Base_SetConfig+0xb2>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	4a2b      	ldr	r2, [pc, #172]	; (8004078 <TIM_Base_SetConfig+0x11c>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d01f      	beq.n	800400e <TIM_Base_SetConfig+0xb2>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	4a2a      	ldr	r2, [pc, #168]	; (800407c <TIM_Base_SetConfig+0x120>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d01b      	beq.n	800400e <TIM_Base_SetConfig+0xb2>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	4a29      	ldr	r2, [pc, #164]	; (8004080 <TIM_Base_SetConfig+0x124>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d017      	beq.n	800400e <TIM_Base_SetConfig+0xb2>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4a28      	ldr	r2, [pc, #160]	; (8004084 <TIM_Base_SetConfig+0x128>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d013      	beq.n	800400e <TIM_Base_SetConfig+0xb2>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	4a27      	ldr	r2, [pc, #156]	; (8004088 <TIM_Base_SetConfig+0x12c>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d00f      	beq.n	800400e <TIM_Base_SetConfig+0xb2>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	4a26      	ldr	r2, [pc, #152]	; (800408c <TIM_Base_SetConfig+0x130>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d00b      	beq.n	800400e <TIM_Base_SetConfig+0xb2>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	4a25      	ldr	r2, [pc, #148]	; (8004090 <TIM_Base_SetConfig+0x134>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d007      	beq.n	800400e <TIM_Base_SetConfig+0xb2>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	4a24      	ldr	r2, [pc, #144]	; (8004094 <TIM_Base_SetConfig+0x138>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d003      	beq.n	800400e <TIM_Base_SetConfig+0xb2>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	4a23      	ldr	r2, [pc, #140]	; (8004098 <TIM_Base_SetConfig+0x13c>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d108      	bne.n	8004020 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004014:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	68db      	ldr	r3, [r3, #12]
 800401a:	68fa      	ldr	r2, [r7, #12]
 800401c:	4313      	orrs	r3, r2
 800401e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	695b      	ldr	r3, [r3, #20]
 800402a:	4313      	orrs	r3, r2
 800402c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	68fa      	ldr	r2, [r7, #12]
 8004032:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	689a      	ldr	r2, [r3, #8]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	681a      	ldr	r2, [r3, #0]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	4a0a      	ldr	r2, [pc, #40]	; (8004070 <TIM_Base_SetConfig+0x114>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d003      	beq.n	8004054 <TIM_Base_SetConfig+0xf8>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	4a0c      	ldr	r2, [pc, #48]	; (8004080 <TIM_Base_SetConfig+0x124>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d103      	bne.n	800405c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	691a      	ldr	r2, [r3, #16]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2201      	movs	r2, #1
 8004060:	615a      	str	r2, [r3, #20]
}
 8004062:	bf00      	nop
 8004064:	3714      	adds	r7, #20
 8004066:	46bd      	mov	sp, r7
 8004068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406c:	4770      	bx	lr
 800406e:	bf00      	nop
 8004070:	40010000 	.word	0x40010000
 8004074:	40000400 	.word	0x40000400
 8004078:	40000800 	.word	0x40000800
 800407c:	40000c00 	.word	0x40000c00
 8004080:	40010400 	.word	0x40010400
 8004084:	40014000 	.word	0x40014000
 8004088:	40014400 	.word	0x40014400
 800408c:	40014800 	.word	0x40014800
 8004090:	40001800 	.word	0x40001800
 8004094:	40001c00 	.word	0x40001c00
 8004098:	40002000 	.word	0x40002000

0800409c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800409c:	b480      	push	{r7}
 800409e:	b087      	sub	sp, #28
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	60f8      	str	r0, [r7, #12]
 80040a4:	60b9      	str	r1, [r7, #8]
 80040a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	6a1b      	ldr	r3, [r3, #32]
 80040ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	6a1b      	ldr	r3, [r3, #32]
 80040b2:	f023 0201 	bic.w	r2, r3, #1
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	699b      	ldr	r3, [r3, #24]
 80040be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80040c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	011b      	lsls	r3, r3, #4
 80040cc:	693a      	ldr	r2, [r7, #16]
 80040ce:	4313      	orrs	r3, r2
 80040d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80040d2:	697b      	ldr	r3, [r7, #20]
 80040d4:	f023 030a 	bic.w	r3, r3, #10
 80040d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80040da:	697a      	ldr	r2, [r7, #20]
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	4313      	orrs	r3, r2
 80040e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	693a      	ldr	r2, [r7, #16]
 80040e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	697a      	ldr	r2, [r7, #20]
 80040ec:	621a      	str	r2, [r3, #32]
}
 80040ee:	bf00      	nop
 80040f0:	371c      	adds	r7, #28
 80040f2:	46bd      	mov	sp, r7
 80040f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f8:	4770      	bx	lr

080040fa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80040fa:	b480      	push	{r7}
 80040fc:	b087      	sub	sp, #28
 80040fe:	af00      	add	r7, sp, #0
 8004100:	60f8      	str	r0, [r7, #12]
 8004102:	60b9      	str	r1, [r7, #8]
 8004104:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	6a1b      	ldr	r3, [r3, #32]
 800410a:	f023 0210 	bic.w	r2, r3, #16
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	699b      	ldr	r3, [r3, #24]
 8004116:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	6a1b      	ldr	r3, [r3, #32]
 800411c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800411e:	697b      	ldr	r3, [r7, #20]
 8004120:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004124:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	031b      	lsls	r3, r3, #12
 800412a:	697a      	ldr	r2, [r7, #20]
 800412c:	4313      	orrs	r3, r2
 800412e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004130:	693b      	ldr	r3, [r7, #16]
 8004132:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004136:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	011b      	lsls	r3, r3, #4
 800413c:	693a      	ldr	r2, [r7, #16]
 800413e:	4313      	orrs	r3, r2
 8004140:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	697a      	ldr	r2, [r7, #20]
 8004146:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	693a      	ldr	r2, [r7, #16]
 800414c:	621a      	str	r2, [r3, #32]
}
 800414e:	bf00      	nop
 8004150:	371c      	adds	r7, #28
 8004152:	46bd      	mov	sp, r7
 8004154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004158:	4770      	bx	lr

0800415a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800415a:	b480      	push	{r7}
 800415c:	b085      	sub	sp, #20
 800415e:	af00      	add	r7, sp, #0
 8004160:	6078      	str	r0, [r7, #4]
 8004162:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	689b      	ldr	r3, [r3, #8]
 8004168:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004170:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004172:	683a      	ldr	r2, [r7, #0]
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	4313      	orrs	r3, r2
 8004178:	f043 0307 	orr.w	r3, r3, #7
 800417c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	68fa      	ldr	r2, [r7, #12]
 8004182:	609a      	str	r2, [r3, #8]
}
 8004184:	bf00      	nop
 8004186:	3714      	adds	r7, #20
 8004188:	46bd      	mov	sp, r7
 800418a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418e:	4770      	bx	lr

08004190 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004190:	b480      	push	{r7}
 8004192:	b087      	sub	sp, #28
 8004194:	af00      	add	r7, sp, #0
 8004196:	60f8      	str	r0, [r7, #12]
 8004198:	60b9      	str	r1, [r7, #8]
 800419a:	607a      	str	r2, [r7, #4]
 800419c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	689b      	ldr	r3, [r3, #8]
 80041a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80041a4:	697b      	ldr	r3, [r7, #20]
 80041a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80041aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	021a      	lsls	r2, r3, #8
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	431a      	orrs	r2, r3
 80041b4:	68bb      	ldr	r3, [r7, #8]
 80041b6:	4313      	orrs	r3, r2
 80041b8:	697a      	ldr	r2, [r7, #20]
 80041ba:	4313      	orrs	r3, r2
 80041bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	697a      	ldr	r2, [r7, #20]
 80041c2:	609a      	str	r2, [r3, #8]
}
 80041c4:	bf00      	nop
 80041c6:	371c      	adds	r7, #28
 80041c8:	46bd      	mov	sp, r7
 80041ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ce:	4770      	bx	lr

080041d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80041d0:	b480      	push	{r7}
 80041d2:	b085      	sub	sp, #20
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
 80041d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041e0:	2b01      	cmp	r3, #1
 80041e2:	d101      	bne.n	80041e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80041e4:	2302      	movs	r3, #2
 80041e6:	e05a      	b.n	800429e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2201      	movs	r2, #1
 80041ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2202      	movs	r2, #2
 80041f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800420e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	68fa      	ldr	r2, [r7, #12]
 8004216:	4313      	orrs	r3, r2
 8004218:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	68fa      	ldr	r2, [r7, #12]
 8004220:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a21      	ldr	r2, [pc, #132]	; (80042ac <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d022      	beq.n	8004272 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004234:	d01d      	beq.n	8004272 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4a1d      	ldr	r2, [pc, #116]	; (80042b0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d018      	beq.n	8004272 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a1b      	ldr	r2, [pc, #108]	; (80042b4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d013      	beq.n	8004272 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4a1a      	ldr	r2, [pc, #104]	; (80042b8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d00e      	beq.n	8004272 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4a18      	ldr	r2, [pc, #96]	; (80042bc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d009      	beq.n	8004272 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4a17      	ldr	r2, [pc, #92]	; (80042c0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d004      	beq.n	8004272 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a15      	ldr	r2, [pc, #84]	; (80042c4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d10c      	bne.n	800428c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004278:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	68ba      	ldr	r2, [r7, #8]
 8004280:	4313      	orrs	r3, r2
 8004282:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	68ba      	ldr	r2, [r7, #8]
 800428a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2201      	movs	r2, #1
 8004290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2200      	movs	r2, #0
 8004298:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800429c:	2300      	movs	r3, #0
}
 800429e:	4618      	mov	r0, r3
 80042a0:	3714      	adds	r7, #20
 80042a2:	46bd      	mov	sp, r7
 80042a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a8:	4770      	bx	lr
 80042aa:	bf00      	nop
 80042ac:	40010000 	.word	0x40010000
 80042b0:	40000400 	.word	0x40000400
 80042b4:	40000800 	.word	0x40000800
 80042b8:	40000c00 	.word	0x40000c00
 80042bc:	40010400 	.word	0x40010400
 80042c0:	40014000 	.word	0x40014000
 80042c4:	40001800 	.word	0x40001800

080042c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80042c8:	b480      	push	{r7}
 80042ca:	b083      	sub	sp, #12
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80042d0:	bf00      	nop
 80042d2:	370c      	adds	r7, #12
 80042d4:	46bd      	mov	sp, r7
 80042d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042da:	4770      	bx	lr

080042dc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80042dc:	b480      	push	{r7}
 80042de:	b083      	sub	sp, #12
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80042e4:	bf00      	nop
 80042e6:	370c      	adds	r7, #12
 80042e8:	46bd      	mov	sp, r7
 80042ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ee:	4770      	bx	lr

080042f0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80042f0:	b084      	sub	sp, #16
 80042f2:	b580      	push	{r7, lr}
 80042f4:	b084      	sub	sp, #16
 80042f6:	af00      	add	r7, sp, #0
 80042f8:	6078      	str	r0, [r7, #4]
 80042fa:	f107 001c 	add.w	r0, r7, #28
 80042fe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004302:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004304:	2b01      	cmp	r3, #1
 8004306:	d122      	bne.n	800434e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800430c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	68db      	ldr	r3, [r3, #12]
 8004318:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800431c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004320:	687a      	ldr	r2, [r7, #4]
 8004322:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	68db      	ldr	r3, [r3, #12]
 8004328:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004330:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004332:	2b01      	cmp	r3, #1
 8004334:	d105      	bne.n	8004342 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	68db      	ldr	r3, [r3, #12]
 800433a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004342:	6878      	ldr	r0, [r7, #4]
 8004344:	f000 f9a0 	bl	8004688 <USB_CoreReset>
 8004348:	4603      	mov	r3, r0
 800434a:	73fb      	strb	r3, [r7, #15]
 800434c:	e01a      	b.n	8004384 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	68db      	ldr	r3, [r3, #12]
 8004352:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800435a:	6878      	ldr	r0, [r7, #4]
 800435c:	f000 f994 	bl	8004688 <USB_CoreReset>
 8004360:	4603      	mov	r3, r0
 8004362:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004364:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004366:	2b00      	cmp	r3, #0
 8004368:	d106      	bne.n	8004378 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800436e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	639a      	str	r2, [r3, #56]	; 0x38
 8004376:	e005      	b.n	8004384 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800437c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004384:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004386:	2b01      	cmp	r3, #1
 8004388:	d10b      	bne.n	80043a2 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	f043 0206 	orr.w	r2, r3, #6
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	689b      	ldr	r3, [r3, #8]
 800439a:	f043 0220 	orr.w	r2, r3, #32
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80043a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80043a4:	4618      	mov	r0, r3
 80043a6:	3710      	adds	r7, #16
 80043a8:	46bd      	mov	sp, r7
 80043aa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80043ae:	b004      	add	sp, #16
 80043b0:	4770      	bx	lr

080043b2 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80043b2:	b480      	push	{r7}
 80043b4:	b083      	sub	sp, #12
 80043b6:	af00      	add	r7, sp, #0
 80043b8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	689b      	ldr	r3, [r3, #8]
 80043be:	f043 0201 	orr.w	r2, r3, #1
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80043c6:	2300      	movs	r3, #0
}
 80043c8:	4618      	mov	r0, r3
 80043ca:	370c      	adds	r7, #12
 80043cc:	46bd      	mov	sp, r7
 80043ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d2:	4770      	bx	lr

080043d4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80043d4:	b480      	push	{r7}
 80043d6:	b083      	sub	sp, #12
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	689b      	ldr	r3, [r3, #8]
 80043e0:	f023 0201 	bic.w	r2, r3, #1
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80043e8:	2300      	movs	r3, #0
}
 80043ea:	4618      	mov	r0, r3
 80043ec:	370c      	adds	r7, #12
 80043ee:	46bd      	mov	sp, r7
 80043f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f4:	4770      	bx	lr

080043f6 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80043f6:	b580      	push	{r7, lr}
 80043f8:	b084      	sub	sp, #16
 80043fa:	af00      	add	r7, sp, #0
 80043fc:	6078      	str	r0, [r7, #4]
 80043fe:	460b      	mov	r3, r1
 8004400:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004402:	2300      	movs	r3, #0
 8004404:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	68db      	ldr	r3, [r3, #12]
 800440a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004412:	78fb      	ldrb	r3, [r7, #3]
 8004414:	2b01      	cmp	r3, #1
 8004416:	d115      	bne.n	8004444 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	68db      	ldr	r3, [r3, #12]
 800441c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004424:	2001      	movs	r0, #1
 8004426:	f7fc fcbf 	bl	8000da8 <HAL_Delay>
      ms++;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	3301      	adds	r3, #1
 800442e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8004430:	6878      	ldr	r0, [r7, #4]
 8004432:	f000 f91a 	bl	800466a <USB_GetMode>
 8004436:	4603      	mov	r3, r0
 8004438:	2b01      	cmp	r3, #1
 800443a:	d01e      	beq.n	800447a <USB_SetCurrentMode+0x84>
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	2b31      	cmp	r3, #49	; 0x31
 8004440:	d9f0      	bls.n	8004424 <USB_SetCurrentMode+0x2e>
 8004442:	e01a      	b.n	800447a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004444:	78fb      	ldrb	r3, [r7, #3]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d115      	bne.n	8004476 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	68db      	ldr	r3, [r3, #12]
 800444e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004456:	2001      	movs	r0, #1
 8004458:	f7fc fca6 	bl	8000da8 <HAL_Delay>
      ms++;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	3301      	adds	r3, #1
 8004460:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8004462:	6878      	ldr	r0, [r7, #4]
 8004464:	f000 f901 	bl	800466a <USB_GetMode>
 8004468:	4603      	mov	r3, r0
 800446a:	2b00      	cmp	r3, #0
 800446c:	d005      	beq.n	800447a <USB_SetCurrentMode+0x84>
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	2b31      	cmp	r3, #49	; 0x31
 8004472:	d9f0      	bls.n	8004456 <USB_SetCurrentMode+0x60>
 8004474:	e001      	b.n	800447a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	e005      	b.n	8004486 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	2b32      	cmp	r3, #50	; 0x32
 800447e:	d101      	bne.n	8004484 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004480:	2301      	movs	r3, #1
 8004482:	e000      	b.n	8004486 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004484:	2300      	movs	r3, #0
}
 8004486:	4618      	mov	r0, r3
 8004488:	3710      	adds	r7, #16
 800448a:	46bd      	mov	sp, r7
 800448c:	bd80      	pop	{r7, pc}
	...

08004490 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004490:	b480      	push	{r7}
 8004492:	b085      	sub	sp, #20
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
 8004498:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800449a:	2300      	movs	r3, #0
 800449c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	019b      	lsls	r3, r3, #6
 80044a2:	f043 0220 	orr.w	r2, r3, #32
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	3301      	adds	r3, #1
 80044ae:	60fb      	str	r3, [r7, #12]
 80044b0:	4a08      	ldr	r2, [pc, #32]	; (80044d4 <USB_FlushTxFifo+0x44>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d901      	bls.n	80044ba <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 80044b6:	2303      	movs	r3, #3
 80044b8:	e006      	b.n	80044c8 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	691b      	ldr	r3, [r3, #16]
 80044be:	f003 0320 	and.w	r3, r3, #32
 80044c2:	2b20      	cmp	r3, #32
 80044c4:	d0f1      	beq.n	80044aa <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80044c6:	2300      	movs	r3, #0
}
 80044c8:	4618      	mov	r0, r3
 80044ca:	3714      	adds	r7, #20
 80044cc:	46bd      	mov	sp, r7
 80044ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d2:	4770      	bx	lr
 80044d4:	00030d40 	.word	0x00030d40

080044d8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80044d8:	b480      	push	{r7}
 80044da:	b085      	sub	sp, #20
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80044e0:	2300      	movs	r3, #0
 80044e2:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2210      	movs	r2, #16
 80044e8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	3301      	adds	r3, #1
 80044ee:	60fb      	str	r3, [r7, #12]
 80044f0:	4a08      	ldr	r2, [pc, #32]	; (8004514 <USB_FlushRxFifo+0x3c>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d901      	bls.n	80044fa <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 80044f6:	2303      	movs	r3, #3
 80044f8:	e006      	b.n	8004508 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	691b      	ldr	r3, [r3, #16]
 80044fe:	f003 0310 	and.w	r3, r3, #16
 8004502:	2b10      	cmp	r3, #16
 8004504:	d0f1      	beq.n	80044ea <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8004506:	2300      	movs	r3, #0
}
 8004508:	4618      	mov	r0, r3
 800450a:	3714      	adds	r7, #20
 800450c:	46bd      	mov	sp, r7
 800450e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004512:	4770      	bx	lr
 8004514:	00030d40 	.word	0x00030d40

08004518 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8004518:	b480      	push	{r7}
 800451a:	b089      	sub	sp, #36	; 0x24
 800451c:	af00      	add	r7, sp, #0
 800451e:	60f8      	str	r0, [r7, #12]
 8004520:	60b9      	str	r1, [r7, #8]
 8004522:	4611      	mov	r1, r2
 8004524:	461a      	mov	r2, r3
 8004526:	460b      	mov	r3, r1
 8004528:	71fb      	strb	r3, [r7, #7]
 800452a:	4613      	mov	r3, r2
 800452c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8004536:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800453a:	2b00      	cmp	r3, #0
 800453c:	d123      	bne.n	8004586 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800453e:	88bb      	ldrh	r3, [r7, #4]
 8004540:	3303      	adds	r3, #3
 8004542:	089b      	lsrs	r3, r3, #2
 8004544:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8004546:	2300      	movs	r3, #0
 8004548:	61bb      	str	r3, [r7, #24]
 800454a:	e018      	b.n	800457e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800454c:	79fb      	ldrb	r3, [r7, #7]
 800454e:	031a      	lsls	r2, r3, #12
 8004550:	697b      	ldr	r3, [r7, #20]
 8004552:	4413      	add	r3, r2
 8004554:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004558:	461a      	mov	r2, r3
 800455a:	69fb      	ldr	r3, [r7, #28]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8004560:	69fb      	ldr	r3, [r7, #28]
 8004562:	3301      	adds	r3, #1
 8004564:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004566:	69fb      	ldr	r3, [r7, #28]
 8004568:	3301      	adds	r3, #1
 800456a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800456c:	69fb      	ldr	r3, [r7, #28]
 800456e:	3301      	adds	r3, #1
 8004570:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004572:	69fb      	ldr	r3, [r7, #28]
 8004574:	3301      	adds	r3, #1
 8004576:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8004578:	69bb      	ldr	r3, [r7, #24]
 800457a:	3301      	adds	r3, #1
 800457c:	61bb      	str	r3, [r7, #24]
 800457e:	69ba      	ldr	r2, [r7, #24]
 8004580:	693b      	ldr	r3, [r7, #16]
 8004582:	429a      	cmp	r2, r3
 8004584:	d3e2      	bcc.n	800454c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8004586:	2300      	movs	r3, #0
}
 8004588:	4618      	mov	r0, r3
 800458a:	3724      	adds	r7, #36	; 0x24
 800458c:	46bd      	mov	sp, r7
 800458e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004592:	4770      	bx	lr

08004594 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004594:	b480      	push	{r7}
 8004596:	b08b      	sub	sp, #44	; 0x2c
 8004598:	af00      	add	r7, sp, #0
 800459a:	60f8      	str	r0, [r7, #12]
 800459c:	60b9      	str	r1, [r7, #8]
 800459e:	4613      	mov	r3, r2
 80045a0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80045aa:	88fb      	ldrh	r3, [r7, #6]
 80045ac:	089b      	lsrs	r3, r3, #2
 80045ae:	b29b      	uxth	r3, r3
 80045b0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80045b2:	88fb      	ldrh	r3, [r7, #6]
 80045b4:	f003 0303 	and.w	r3, r3, #3
 80045b8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80045ba:	2300      	movs	r3, #0
 80045bc:	623b      	str	r3, [r7, #32]
 80045be:	e014      	b.n	80045ea <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80045c0:	69bb      	ldr	r3, [r7, #24]
 80045c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80045c6:	681a      	ldr	r2, [r3, #0]
 80045c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ca:	601a      	str	r2, [r3, #0]
    pDest++;
 80045cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ce:	3301      	adds	r3, #1
 80045d0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80045d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045d4:	3301      	adds	r3, #1
 80045d6:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80045d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045da:	3301      	adds	r3, #1
 80045dc:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80045de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045e0:	3301      	adds	r3, #1
 80045e2:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80045e4:	6a3b      	ldr	r3, [r7, #32]
 80045e6:	3301      	adds	r3, #1
 80045e8:	623b      	str	r3, [r7, #32]
 80045ea:	6a3a      	ldr	r2, [r7, #32]
 80045ec:	697b      	ldr	r3, [r7, #20]
 80045ee:	429a      	cmp	r2, r3
 80045f0:	d3e6      	bcc.n	80045c0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80045f2:	8bfb      	ldrh	r3, [r7, #30]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d01e      	beq.n	8004636 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80045f8:	2300      	movs	r3, #0
 80045fa:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80045fc:	69bb      	ldr	r3, [r7, #24]
 80045fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004602:	461a      	mov	r2, r3
 8004604:	f107 0310 	add.w	r3, r7, #16
 8004608:	6812      	ldr	r2, [r2, #0]
 800460a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800460c:	693a      	ldr	r2, [r7, #16]
 800460e:	6a3b      	ldr	r3, [r7, #32]
 8004610:	b2db      	uxtb	r3, r3
 8004612:	00db      	lsls	r3, r3, #3
 8004614:	fa22 f303 	lsr.w	r3, r2, r3
 8004618:	b2da      	uxtb	r2, r3
 800461a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800461c:	701a      	strb	r2, [r3, #0]
      i++;
 800461e:	6a3b      	ldr	r3, [r7, #32]
 8004620:	3301      	adds	r3, #1
 8004622:	623b      	str	r3, [r7, #32]
      pDest++;
 8004624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004626:	3301      	adds	r3, #1
 8004628:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800462a:	8bfb      	ldrh	r3, [r7, #30]
 800462c:	3b01      	subs	r3, #1
 800462e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8004630:	8bfb      	ldrh	r3, [r7, #30]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d1ea      	bne.n	800460c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8004636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004638:	4618      	mov	r0, r3
 800463a:	372c      	adds	r7, #44	; 0x2c
 800463c:	46bd      	mov	sp, r7
 800463e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004642:	4770      	bx	lr

08004644 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8004644:	b480      	push	{r7}
 8004646:	b085      	sub	sp, #20
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	695b      	ldr	r3, [r3, #20]
 8004650:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	699b      	ldr	r3, [r3, #24]
 8004656:	68fa      	ldr	r2, [r7, #12]
 8004658:	4013      	ands	r3, r2
 800465a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800465c:	68fb      	ldr	r3, [r7, #12]
}
 800465e:	4618      	mov	r0, r3
 8004660:	3714      	adds	r7, #20
 8004662:	46bd      	mov	sp, r7
 8004664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004668:	4770      	bx	lr

0800466a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800466a:	b480      	push	{r7}
 800466c:	b083      	sub	sp, #12
 800466e:	af00      	add	r7, sp, #0
 8004670:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	695b      	ldr	r3, [r3, #20]
 8004676:	f003 0301 	and.w	r3, r3, #1
}
 800467a:	4618      	mov	r0, r3
 800467c:	370c      	adds	r7, #12
 800467e:	46bd      	mov	sp, r7
 8004680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004684:	4770      	bx	lr
	...

08004688 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004688:	b480      	push	{r7}
 800468a:	b085      	sub	sp, #20
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004690:	2300      	movs	r3, #0
 8004692:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	3301      	adds	r3, #1
 8004698:	60fb      	str	r3, [r7, #12]
 800469a:	4a13      	ldr	r2, [pc, #76]	; (80046e8 <USB_CoreReset+0x60>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d901      	bls.n	80046a4 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 80046a0:	2303      	movs	r3, #3
 80046a2:	e01a      	b.n	80046da <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	691b      	ldr	r3, [r3, #16]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	daf3      	bge.n	8004694 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80046ac:	2300      	movs	r3, #0
 80046ae:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	691b      	ldr	r3, [r3, #16]
 80046b4:	f043 0201 	orr.w	r2, r3, #1
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	3301      	adds	r3, #1
 80046c0:	60fb      	str	r3, [r7, #12]
 80046c2:	4a09      	ldr	r2, [pc, #36]	; (80046e8 <USB_CoreReset+0x60>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d901      	bls.n	80046cc <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 80046c8:	2303      	movs	r3, #3
 80046ca:	e006      	b.n	80046da <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	691b      	ldr	r3, [r3, #16]
 80046d0:	f003 0301 	and.w	r3, r3, #1
 80046d4:	2b01      	cmp	r3, #1
 80046d6:	d0f1      	beq.n	80046bc <USB_CoreReset+0x34>

  return HAL_OK;
 80046d8:	2300      	movs	r3, #0
}
 80046da:	4618      	mov	r0, r3
 80046dc:	3714      	adds	r7, #20
 80046de:	46bd      	mov	sp, r7
 80046e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e4:	4770      	bx	lr
 80046e6:	bf00      	nop
 80046e8:	00030d40 	.word	0x00030d40

080046ec <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80046ec:	b084      	sub	sp, #16
 80046ee:	b580      	push	{r7, lr}
 80046f0:	b084      	sub	sp, #16
 80046f2:	af00      	add	r7, sp, #0
 80046f4:	6078      	str	r0, [r7, #4]
 80046f6:	f107 001c 	add.w	r0, r7, #28
 80046fa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004702:	68bb      	ldr	r3, [r7, #8]
 8004704:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004708:	461a      	mov	r2, r3
 800470a:	2300      	movs	r3, #0
 800470c:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004712:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800471e:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800472a:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004736:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800473a:	2b00      	cmp	r3, #0
 800473c:	d018      	beq.n	8004770 <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800473e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004740:	2b01      	cmp	r3, #1
 8004742:	d10a      	bne.n	800475a <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	68ba      	ldr	r2, [r7, #8]
 800474e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004752:	f043 0304 	orr.w	r3, r3, #4
 8004756:	6013      	str	r3, [r2, #0]
 8004758:	e014      	b.n	8004784 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800475a:	68bb      	ldr	r3, [r7, #8]
 800475c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	68ba      	ldr	r2, [r7, #8]
 8004764:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004768:	f023 0304 	bic.w	r3, r3, #4
 800476c:	6013      	str	r3, [r2, #0]
 800476e:	e009      	b.n	8004784 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	68ba      	ldr	r2, [r7, #8]
 800477a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800477e:	f023 0304 	bic.w	r3, r3, #4
 8004782:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8004784:	2110      	movs	r1, #16
 8004786:	6878      	ldr	r0, [r7, #4]
 8004788:	f7ff fe82 	bl	8004490 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800478c:	6878      	ldr	r0, [r7, #4]
 800478e:	f7ff fea3 	bl	80044d8 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8004792:	2300      	movs	r3, #0
 8004794:	60fb      	str	r3, [r7, #12]
 8004796:	e015      	b.n	80047c4 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	015a      	lsls	r2, r3, #5
 800479c:	68bb      	ldr	r3, [r7, #8]
 800479e:	4413      	add	r3, r2
 80047a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80047a4:	461a      	mov	r2, r3
 80047a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80047aa:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	015a      	lsls	r2, r3, #5
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	4413      	add	r3, r2
 80047b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80047b8:	461a      	mov	r2, r3
 80047ba:	2300      	movs	r3, #0
 80047bc:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	3301      	adds	r3, #1
 80047c2:	60fb      	str	r3, [r7, #12]
 80047c4:	6a3b      	ldr	r3, [r7, #32]
 80047c6:	68fa      	ldr	r2, [r7, #12]
 80047c8:	429a      	cmp	r2, r3
 80047ca:	d3e5      	bcc.n	8004798 <USB_HostInit+0xac>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2200      	movs	r2, #0
 80047d0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80047d8:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d00b      	beq.n	80047fe <USB_HostInit+0x112>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80047ec:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	4a13      	ldr	r2, [pc, #76]	; (8004840 <USB_HostInit+0x154>)
 80047f2:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	4a13      	ldr	r2, [pc, #76]	; (8004844 <USB_HostInit+0x158>)
 80047f8:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 80047fc:	e009      	b.n	8004812 <USB_HostInit+0x126>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2280      	movs	r2, #128	; 0x80
 8004802:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	4a10      	ldr	r2, [pc, #64]	; (8004848 <USB_HostInit+0x15c>)
 8004808:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	4a0f      	ldr	r2, [pc, #60]	; (800484c <USB_HostInit+0x160>)
 800480e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004814:	2b00      	cmp	r3, #0
 8004816:	d105      	bne.n	8004824 <USB_HostInit+0x138>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	699b      	ldr	r3, [r3, #24]
 800481c:	f043 0210 	orr.w	r2, r3, #16
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	699a      	ldr	r2, [r3, #24]
 8004828:	4b09      	ldr	r3, [pc, #36]	; (8004850 <USB_HostInit+0x164>)
 800482a:	4313      	orrs	r3, r2
 800482c:	687a      	ldr	r2, [r7, #4]
 800482e:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 8004830:	2300      	movs	r3, #0
}
 8004832:	4618      	mov	r0, r3
 8004834:	3710      	adds	r7, #16
 8004836:	46bd      	mov	sp, r7
 8004838:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800483c:	b004      	add	sp, #16
 800483e:	4770      	bx	lr
 8004840:	01000200 	.word	0x01000200
 8004844:	00e00300 	.word	0x00e00300
 8004848:	00600080 	.word	0x00600080
 800484c:	004000e0 	.word	0x004000e0
 8004850:	a3200008 	.word	0xa3200008

08004854 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8004854:	b480      	push	{r7}
 8004856:	b085      	sub	sp, #20
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
 800485c:	460b      	mov	r3, r1
 800485e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	68fa      	ldr	r2, [r7, #12]
 800486e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004872:	f023 0303 	bic.w	r3, r3, #3
 8004876:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800487e:	681a      	ldr	r2, [r3, #0]
 8004880:	78fb      	ldrb	r3, [r7, #3]
 8004882:	f003 0303 	and.w	r3, r3, #3
 8004886:	68f9      	ldr	r1, [r7, #12]
 8004888:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800488c:	4313      	orrs	r3, r2
 800488e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8004890:	78fb      	ldrb	r3, [r7, #3]
 8004892:	2b01      	cmp	r3, #1
 8004894:	d107      	bne.n	80048a6 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800489c:	461a      	mov	r2, r3
 800489e:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80048a2:	6053      	str	r3, [r2, #4]
 80048a4:	e009      	b.n	80048ba <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 80048a6:	78fb      	ldrb	r3, [r7, #3]
 80048a8:	2b02      	cmp	r3, #2
 80048aa:	d106      	bne.n	80048ba <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80048b2:	461a      	mov	r2, r3
 80048b4:	f241 7370 	movw	r3, #6000	; 0x1770
 80048b8:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 80048ba:	2300      	movs	r3, #0
}
 80048bc:	4618      	mov	r0, r3
 80048be:	3714      	adds	r7, #20
 80048c0:	46bd      	mov	sp, r7
 80048c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c6:	4770      	bx	lr

080048c8 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b084      	sub	sp, #16
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80048d4:	2300      	movs	r3, #0
 80048d6:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80048e8:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80048ea:	68bb      	ldr	r3, [r7, #8]
 80048ec:	68fa      	ldr	r2, [r7, #12]
 80048ee:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80048f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048f6:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 80048f8:	2064      	movs	r0, #100	; 0x64
 80048fa:	f7fc fa55 	bl	8000da8 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 80048fe:	68bb      	ldr	r3, [r7, #8]
 8004900:	68fa      	ldr	r2, [r7, #12]
 8004902:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004906:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800490a:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800490c:	200a      	movs	r0, #10
 800490e:	f7fc fa4b 	bl	8000da8 <HAL_Delay>

  return HAL_OK;
 8004912:	2300      	movs	r3, #0
}
 8004914:	4618      	mov	r0, r3
 8004916:	3710      	adds	r7, #16
 8004918:	46bd      	mov	sp, r7
 800491a:	bd80      	pop	{r7, pc}

0800491c <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800491c:	b480      	push	{r7}
 800491e:	b085      	sub	sp, #20
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
 8004924:	460b      	mov	r3, r1
 8004926:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800492c:	2300      	movs	r3, #0
 800492e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800493a:	68bb      	ldr	r3, [r7, #8]
 800493c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004940:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8004942:	68bb      	ldr	r3, [r7, #8]
 8004944:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004948:	2b00      	cmp	r3, #0
 800494a:	d109      	bne.n	8004960 <USB_DriveVbus+0x44>
 800494c:	78fb      	ldrb	r3, [r7, #3]
 800494e:	2b01      	cmp	r3, #1
 8004950:	d106      	bne.n	8004960 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8004952:	68bb      	ldr	r3, [r7, #8]
 8004954:	68fa      	ldr	r2, [r7, #12]
 8004956:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800495a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800495e:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004966:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800496a:	d109      	bne.n	8004980 <USB_DriveVbus+0x64>
 800496c:	78fb      	ldrb	r3, [r7, #3]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d106      	bne.n	8004980 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	68fa      	ldr	r2, [r7, #12]
 8004976:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800497a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800497e:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8004980:	2300      	movs	r3, #0
}
 8004982:	4618      	mov	r0, r3
 8004984:	3714      	adds	r7, #20
 8004986:	46bd      	mov	sp, r7
 8004988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498c:	4770      	bx	lr

0800498e <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800498e:	b480      	push	{r7}
 8004990:	b085      	sub	sp, #20
 8004992:	af00      	add	r7, sp, #0
 8004994:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800499a:	2300      	movs	r3, #0
 800499c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	0c5b      	lsrs	r3, r3, #17
 80049ac:	f003 0303 	and.w	r3, r3, #3
}
 80049b0:	4618      	mov	r0, r3
 80049b2:	3714      	adds	r7, #20
 80049b4:	46bd      	mov	sp, r7
 80049b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ba:	4770      	bx	lr

080049bc <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 80049bc:	b480      	push	{r7}
 80049be:	b085      	sub	sp, #20
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	b29b      	uxth	r3, r3
}
 80049d2:	4618      	mov	r0, r3
 80049d4:	3714      	adds	r7, #20
 80049d6:	46bd      	mov	sp, r7
 80049d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049dc:	4770      	bx	lr
	...

080049e0 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b088      	sub	sp, #32
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
 80049e8:	4608      	mov	r0, r1
 80049ea:	4611      	mov	r1, r2
 80049ec:	461a      	mov	r2, r3
 80049ee:	4603      	mov	r3, r0
 80049f0:	70fb      	strb	r3, [r7, #3]
 80049f2:	460b      	mov	r3, r1
 80049f4:	70bb      	strb	r3, [r7, #2]
 80049f6:	4613      	mov	r3, r2
 80049f8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 80049fa:	2300      	movs	r3, #0
 80049fc:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8004a02:	78fb      	ldrb	r3, [r7, #3]
 8004a04:	015a      	lsls	r2, r3, #5
 8004a06:	693b      	ldr	r3, [r7, #16]
 8004a08:	4413      	add	r3, r2
 8004a0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a0e:	461a      	mov	r2, r3
 8004a10:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004a14:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8004a16:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004a1a:	2b03      	cmp	r3, #3
 8004a1c:	d87e      	bhi.n	8004b1c <USB_HC_Init+0x13c>
 8004a1e:	a201      	add	r2, pc, #4	; (adr r2, 8004a24 <USB_HC_Init+0x44>)
 8004a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a24:	08004a35 	.word	0x08004a35
 8004a28:	08004adf 	.word	0x08004adf
 8004a2c:	08004a35 	.word	0x08004a35
 8004a30:	08004aa1 	.word	0x08004aa1
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004a34:	78fb      	ldrb	r3, [r7, #3]
 8004a36:	015a      	lsls	r2, r3, #5
 8004a38:	693b      	ldr	r3, [r7, #16]
 8004a3a:	4413      	add	r3, r2
 8004a3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a40:	461a      	mov	r2, r3
 8004a42:	f240 439d 	movw	r3, #1181	; 0x49d
 8004a46:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8004a48:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	da10      	bge.n	8004a72 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8004a50:	78fb      	ldrb	r3, [r7, #3]
 8004a52:	015a      	lsls	r2, r3, #5
 8004a54:	693b      	ldr	r3, [r7, #16]
 8004a56:	4413      	add	r3, r2
 8004a58:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a5c:	68db      	ldr	r3, [r3, #12]
 8004a5e:	78fa      	ldrb	r2, [r7, #3]
 8004a60:	0151      	lsls	r1, r2, #5
 8004a62:	693a      	ldr	r2, [r7, #16]
 8004a64:	440a      	add	r2, r1
 8004a66:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004a6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a6e:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 8004a70:	e057      	b.n	8004b22 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d051      	beq.n	8004b22 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8004a7e:	78fb      	ldrb	r3, [r7, #3]
 8004a80:	015a      	lsls	r2, r3, #5
 8004a82:	693b      	ldr	r3, [r7, #16]
 8004a84:	4413      	add	r3, r2
 8004a86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a8a:	68db      	ldr	r3, [r3, #12]
 8004a8c:	78fa      	ldrb	r2, [r7, #3]
 8004a8e:	0151      	lsls	r1, r2, #5
 8004a90:	693a      	ldr	r2, [r7, #16]
 8004a92:	440a      	add	r2, r1
 8004a94:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004a98:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004a9c:	60d3      	str	r3, [r2, #12]
      break;
 8004a9e:	e040      	b.n	8004b22 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004aa0:	78fb      	ldrb	r3, [r7, #3]
 8004aa2:	015a      	lsls	r2, r3, #5
 8004aa4:	693b      	ldr	r3, [r7, #16]
 8004aa6:	4413      	add	r3, r2
 8004aa8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004aac:	461a      	mov	r2, r3
 8004aae:	f240 639d 	movw	r3, #1693	; 0x69d
 8004ab2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8004ab4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	da34      	bge.n	8004b26 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8004abc:	78fb      	ldrb	r3, [r7, #3]
 8004abe:	015a      	lsls	r2, r3, #5
 8004ac0:	693b      	ldr	r3, [r7, #16]
 8004ac2:	4413      	add	r3, r2
 8004ac4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ac8:	68db      	ldr	r3, [r3, #12]
 8004aca:	78fa      	ldrb	r2, [r7, #3]
 8004acc:	0151      	lsls	r1, r2, #5
 8004ace:	693a      	ldr	r2, [r7, #16]
 8004ad0:	440a      	add	r2, r1
 8004ad2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004ad6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ada:	60d3      	str	r3, [r2, #12]
      }

      break;
 8004adc:	e023      	b.n	8004b26 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004ade:	78fb      	ldrb	r3, [r7, #3]
 8004ae0:	015a      	lsls	r2, r3, #5
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	4413      	add	r3, r2
 8004ae6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004aea:	461a      	mov	r2, r3
 8004aec:	f240 2325 	movw	r3, #549	; 0x225
 8004af0:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8004af2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	da17      	bge.n	8004b2a <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8004afa:	78fb      	ldrb	r3, [r7, #3]
 8004afc:	015a      	lsls	r2, r3, #5
 8004afe:	693b      	ldr	r3, [r7, #16]
 8004b00:	4413      	add	r3, r2
 8004b02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b06:	68db      	ldr	r3, [r3, #12]
 8004b08:	78fa      	ldrb	r2, [r7, #3]
 8004b0a:	0151      	lsls	r1, r2, #5
 8004b0c:	693a      	ldr	r2, [r7, #16]
 8004b0e:	440a      	add	r2, r1
 8004b10:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004b14:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8004b18:	60d3      	str	r3, [r2, #12]
      }
      break;
 8004b1a:	e006      	b.n	8004b2a <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	77fb      	strb	r3, [r7, #31]
      break;
 8004b20:	e004      	b.n	8004b2c <USB_HC_Init+0x14c>
      break;
 8004b22:	bf00      	nop
 8004b24:	e002      	b.n	8004b2c <USB_HC_Init+0x14c>
      break;
 8004b26:	bf00      	nop
 8004b28:	e000      	b.n	8004b2c <USB_HC_Init+0x14c>
      break;
 8004b2a:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8004b2c:	693b      	ldr	r3, [r7, #16]
 8004b2e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b32:	699a      	ldr	r2, [r3, #24]
 8004b34:	78fb      	ldrb	r3, [r7, #3]
 8004b36:	f003 030f 	and.w	r3, r3, #15
 8004b3a:	2101      	movs	r1, #1
 8004b3c:	fa01 f303 	lsl.w	r3, r1, r3
 8004b40:	6939      	ldr	r1, [r7, #16]
 8004b42:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004b46:	4313      	orrs	r3, r2
 8004b48:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	699b      	ldr	r3, [r3, #24]
 8004b4e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8004b56:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	da03      	bge.n	8004b66 <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8004b5e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b62:	61bb      	str	r3, [r7, #24]
 8004b64:	e001      	b.n	8004b6a <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 8004b66:	2300      	movs	r3, #0
 8004b68:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8004b6a:	6878      	ldr	r0, [r7, #4]
 8004b6c:	f7ff ff0f 	bl	800498e <USB_GetHostSpeed>
 8004b70:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8004b72:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004b76:	2b02      	cmp	r3, #2
 8004b78:	d106      	bne.n	8004b88 <USB_HC_Init+0x1a8>
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	2b02      	cmp	r3, #2
 8004b7e:	d003      	beq.n	8004b88 <USB_HC_Init+0x1a8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8004b80:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004b84:	617b      	str	r3, [r7, #20]
 8004b86:	e001      	b.n	8004b8c <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8004b88:	2300      	movs	r3, #0
 8004b8a:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004b8c:	787b      	ldrb	r3, [r7, #1]
 8004b8e:	059b      	lsls	r3, r3, #22
 8004b90:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8004b94:	78bb      	ldrb	r3, [r7, #2]
 8004b96:	02db      	lsls	r3, r3, #11
 8004b98:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004b9c:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8004b9e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004ba2:	049b      	lsls	r3, r3, #18
 8004ba4:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8004ba8:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004baa:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8004bac:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8004bb0:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004bb2:	69bb      	ldr	r3, [r7, #24]
 8004bb4:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004bb6:	78fb      	ldrb	r3, [r7, #3]
 8004bb8:	0159      	lsls	r1, r3, #5
 8004bba:	693b      	ldr	r3, [r7, #16]
 8004bbc:	440b      	add	r3, r1
 8004bbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004bc2:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004bc8:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8004bca:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004bce:	2b03      	cmp	r3, #3
 8004bd0:	d10f      	bne.n	8004bf2 <USB_HC_Init+0x212>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8004bd2:	78fb      	ldrb	r3, [r7, #3]
 8004bd4:	015a      	lsls	r2, r3, #5
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	4413      	add	r3, r2
 8004bda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	78fa      	ldrb	r2, [r7, #3]
 8004be2:	0151      	lsls	r1, r2, #5
 8004be4:	693a      	ldr	r2, [r7, #16]
 8004be6:	440a      	add	r2, r1
 8004be8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004bec:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004bf0:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8004bf2:	7ffb      	ldrb	r3, [r7, #31]
}
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	3720      	adds	r7, #32
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	bd80      	pop	{r7, pc}

08004bfc <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b08c      	sub	sp, #48	; 0x30
 8004c00:	af02      	add	r7, sp, #8
 8004c02:	60f8      	str	r0, [r7, #12]
 8004c04:	60b9      	str	r1, [r7, #8]
 8004c06:	4613      	mov	r3, r2
 8004c08:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	785b      	ldrb	r3, [r3, #1]
 8004c12:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8004c14:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004c18:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d02d      	beq.n	8004c82 <USB_HC_StartXfer+0x86>
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	791b      	ldrb	r3, [r3, #4]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d129      	bne.n	8004c82 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8004c2e:	79fb      	ldrb	r3, [r7, #7]
 8004c30:	2b01      	cmp	r3, #1
 8004c32:	d117      	bne.n	8004c64 <USB_HC_StartXfer+0x68>
 8004c34:	68bb      	ldr	r3, [r7, #8]
 8004c36:	79db      	ldrb	r3, [r3, #7]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d003      	beq.n	8004c44 <USB_HC_StartXfer+0x48>
 8004c3c:	68bb      	ldr	r3, [r7, #8]
 8004c3e:	79db      	ldrb	r3, [r3, #7]
 8004c40:	2b02      	cmp	r3, #2
 8004c42:	d10f      	bne.n	8004c64 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8004c44:	69fb      	ldr	r3, [r7, #28]
 8004c46:	015a      	lsls	r2, r3, #5
 8004c48:	6a3b      	ldr	r3, [r7, #32]
 8004c4a:	4413      	add	r3, r2
 8004c4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c50:	68db      	ldr	r3, [r3, #12]
 8004c52:	69fa      	ldr	r2, [r7, #28]
 8004c54:	0151      	lsls	r1, r2, #5
 8004c56:	6a3a      	ldr	r2, [r7, #32]
 8004c58:	440a      	add	r2, r1
 8004c5a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004c5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c62:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8004c64:	79fb      	ldrb	r3, [r7, #7]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d10b      	bne.n	8004c82 <USB_HC_StartXfer+0x86>
 8004c6a:	68bb      	ldr	r3, [r7, #8]
 8004c6c:	795b      	ldrb	r3, [r3, #5]
 8004c6e:	2b01      	cmp	r3, #1
 8004c70:	d107      	bne.n	8004c82 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8004c72:	68bb      	ldr	r3, [r7, #8]
 8004c74:	785b      	ldrb	r3, [r3, #1]
 8004c76:	4619      	mov	r1, r3
 8004c78:	68f8      	ldr	r0, [r7, #12]
 8004c7a:	f000 fa2f 	bl	80050dc <USB_DoPing>
      return HAL_OK;
 8004c7e:	2300      	movs	r3, #0
 8004c80:	e0f8      	b.n	8004e74 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	695b      	ldr	r3, [r3, #20]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d018      	beq.n	8004cbc <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	695b      	ldr	r3, [r3, #20]
 8004c8e:	68ba      	ldr	r2, [r7, #8]
 8004c90:	8912      	ldrh	r2, [r2, #8]
 8004c92:	4413      	add	r3, r2
 8004c94:	3b01      	subs	r3, #1
 8004c96:	68ba      	ldr	r2, [r7, #8]
 8004c98:	8912      	ldrh	r2, [r2, #8]
 8004c9a:	fbb3 f3f2 	udiv	r3, r3, r2
 8004c9e:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8004ca0:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8004ca2:	8b7b      	ldrh	r3, [r7, #26]
 8004ca4:	429a      	cmp	r2, r3
 8004ca6:	d90b      	bls.n	8004cc0 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8004ca8:	8b7b      	ldrh	r3, [r7, #26]
 8004caa:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8004cac:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004cae:	68ba      	ldr	r2, [r7, #8]
 8004cb0:	8912      	ldrh	r2, [r2, #8]
 8004cb2:	fb02 f203 	mul.w	r2, r2, r3
 8004cb6:	68bb      	ldr	r3, [r7, #8]
 8004cb8:	611a      	str	r2, [r3, #16]
 8004cba:	e001      	b.n	8004cc0 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	78db      	ldrb	r3, [r3, #3]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d007      	beq.n	8004cd8 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8004cc8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004cca:	68ba      	ldr	r2, [r7, #8]
 8004ccc:	8912      	ldrh	r2, [r2, #8]
 8004cce:	fb02 f203 	mul.w	r2, r2, r3
 8004cd2:	68bb      	ldr	r3, [r7, #8]
 8004cd4:	611a      	str	r2, [r3, #16]
 8004cd6:	e003      	b.n	8004ce0 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	695a      	ldr	r2, [r3, #20]
 8004cdc:	68bb      	ldr	r3, [r7, #8]
 8004cde:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8004ce0:	68bb      	ldr	r3, [r7, #8]
 8004ce2:	691b      	ldr	r3, [r3, #16]
 8004ce4:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8004ce8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004cea:	04d9      	lsls	r1, r3, #19
 8004cec:	4b63      	ldr	r3, [pc, #396]	; (8004e7c <USB_HC_StartXfer+0x280>)
 8004cee:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8004cf0:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8004cf2:	68bb      	ldr	r3, [r7, #8]
 8004cf4:	7a9b      	ldrb	r3, [r3, #10]
 8004cf6:	075b      	lsls	r3, r3, #29
 8004cf8:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8004cfc:	69f9      	ldr	r1, [r7, #28]
 8004cfe:	0148      	lsls	r0, r1, #5
 8004d00:	6a39      	ldr	r1, [r7, #32]
 8004d02:	4401      	add	r1, r0
 8004d04:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8004d08:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8004d0a:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8004d0c:	79fb      	ldrb	r3, [r7, #7]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d009      	beq.n	8004d26 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8004d12:	68bb      	ldr	r3, [r7, #8]
 8004d14:	68d9      	ldr	r1, [r3, #12]
 8004d16:	69fb      	ldr	r3, [r7, #28]
 8004d18:	015a      	lsls	r2, r3, #5
 8004d1a:	6a3b      	ldr	r3, [r7, #32]
 8004d1c:	4413      	add	r3, r2
 8004d1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d22:	460a      	mov	r2, r1
 8004d24:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8004d26:	6a3b      	ldr	r3, [r7, #32]
 8004d28:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004d2c:	689b      	ldr	r3, [r3, #8]
 8004d2e:	f003 0301 	and.w	r3, r3, #1
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	bf0c      	ite	eq
 8004d36:	2301      	moveq	r3, #1
 8004d38:	2300      	movne	r3, #0
 8004d3a:	b2db      	uxtb	r3, r3
 8004d3c:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8004d3e:	69fb      	ldr	r3, [r7, #28]
 8004d40:	015a      	lsls	r2, r3, #5
 8004d42:	6a3b      	ldr	r3, [r7, #32]
 8004d44:	4413      	add	r3, r2
 8004d46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	69fa      	ldr	r2, [r7, #28]
 8004d4e:	0151      	lsls	r1, r2, #5
 8004d50:	6a3a      	ldr	r2, [r7, #32]
 8004d52:	440a      	add	r2, r1
 8004d54:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004d58:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8004d5c:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8004d5e:	69fb      	ldr	r3, [r7, #28]
 8004d60:	015a      	lsls	r2, r3, #5
 8004d62:	6a3b      	ldr	r3, [r7, #32]
 8004d64:	4413      	add	r3, r2
 8004d66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d6a:	681a      	ldr	r2, [r3, #0]
 8004d6c:	7e7b      	ldrb	r3, [r7, #25]
 8004d6e:	075b      	lsls	r3, r3, #29
 8004d70:	69f9      	ldr	r1, [r7, #28]
 8004d72:	0148      	lsls	r0, r1, #5
 8004d74:	6a39      	ldr	r1, [r7, #32]
 8004d76:	4401      	add	r1, r0
 8004d78:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004d80:	69fb      	ldr	r3, [r7, #28]
 8004d82:	015a      	lsls	r2, r3, #5
 8004d84:	6a3b      	ldr	r3, [r7, #32]
 8004d86:	4413      	add	r3, r2
 8004d88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004d96:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	78db      	ldrb	r3, [r3, #3]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d004      	beq.n	8004daa <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8004da0:	693b      	ldr	r3, [r7, #16]
 8004da2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004da6:	613b      	str	r3, [r7, #16]
 8004da8:	e003      	b.n	8004db2 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8004daa:	693b      	ldr	r3, [r7, #16]
 8004dac:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004db0:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004db8:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004dba:	69fb      	ldr	r3, [r7, #28]
 8004dbc:	015a      	lsls	r2, r3, #5
 8004dbe:	6a3b      	ldr	r3, [r7, #32]
 8004dc0:	4413      	add	r3, r2
 8004dc2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004dc6:	461a      	mov	r2, r3
 8004dc8:	693b      	ldr	r3, [r7, #16]
 8004dca:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8004dcc:	79fb      	ldrb	r3, [r7, #7]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d001      	beq.n	8004dd6 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	e04e      	b.n	8004e74 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8004dd6:	68bb      	ldr	r3, [r7, #8]
 8004dd8:	78db      	ldrb	r3, [r3, #3]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d149      	bne.n	8004e72 <USB_HC_StartXfer+0x276>
 8004dde:	68bb      	ldr	r3, [r7, #8]
 8004de0:	695b      	ldr	r3, [r3, #20]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d045      	beq.n	8004e72 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	79db      	ldrb	r3, [r3, #7]
 8004dea:	2b03      	cmp	r3, #3
 8004dec:	d830      	bhi.n	8004e50 <USB_HC_StartXfer+0x254>
 8004dee:	a201      	add	r2, pc, #4	; (adr r2, 8004df4 <USB_HC_StartXfer+0x1f8>)
 8004df0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004df4:	08004e05 	.word	0x08004e05
 8004df8:	08004e29 	.word	0x08004e29
 8004dfc:	08004e05 	.word	0x08004e05
 8004e00:	08004e29 	.word	0x08004e29
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	695b      	ldr	r3, [r3, #20]
 8004e08:	3303      	adds	r3, #3
 8004e0a:	089b      	lsrs	r3, r3, #2
 8004e0c:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8004e0e:	8afa      	ldrh	r2, [r7, #22]
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e14:	b29b      	uxth	r3, r3
 8004e16:	429a      	cmp	r2, r3
 8004e18:	d91c      	bls.n	8004e54 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	699b      	ldr	r3, [r3, #24]
 8004e1e:	f043 0220 	orr.w	r2, r3, #32
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	619a      	str	r2, [r3, #24]
        }
        break;
 8004e26:	e015      	b.n	8004e54 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	695b      	ldr	r3, [r3, #20]
 8004e2c:	3303      	adds	r3, #3
 8004e2e:	089b      	lsrs	r3, r3, #2
 8004e30:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8004e32:	8afa      	ldrh	r2, [r7, #22]
 8004e34:	6a3b      	ldr	r3, [r7, #32]
 8004e36:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004e3a:	691b      	ldr	r3, [r3, #16]
 8004e3c:	b29b      	uxth	r3, r3
 8004e3e:	429a      	cmp	r2, r3
 8004e40:	d90a      	bls.n	8004e58 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	699b      	ldr	r3, [r3, #24]
 8004e46:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	619a      	str	r2, [r3, #24]
        }
        break;
 8004e4e:	e003      	b.n	8004e58 <USB_HC_StartXfer+0x25c>

      default:
        break;
 8004e50:	bf00      	nop
 8004e52:	e002      	b.n	8004e5a <USB_HC_StartXfer+0x25e>
        break;
 8004e54:	bf00      	nop
 8004e56:	e000      	b.n	8004e5a <USB_HC_StartXfer+0x25e>
        break;
 8004e58:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8004e5a:	68bb      	ldr	r3, [r7, #8]
 8004e5c:	68d9      	ldr	r1, [r3, #12]
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	785a      	ldrb	r2, [r3, #1]
 8004e62:	68bb      	ldr	r3, [r7, #8]
 8004e64:	695b      	ldr	r3, [r3, #20]
 8004e66:	b29b      	uxth	r3, r3
 8004e68:	2000      	movs	r0, #0
 8004e6a:	9000      	str	r0, [sp, #0]
 8004e6c:	68f8      	ldr	r0, [r7, #12]
 8004e6e:	f7ff fb53 	bl	8004518 <USB_WritePacket>
  }

  return HAL_OK;
 8004e72:	2300      	movs	r3, #0
}
 8004e74:	4618      	mov	r0, r3
 8004e76:	3728      	adds	r7, #40	; 0x28
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd80      	pop	{r7, pc}
 8004e7c:	1ff80000 	.word	0x1ff80000

08004e80 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8004e80:	b480      	push	{r7}
 8004e82:	b085      	sub	sp, #20
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004e92:	695b      	ldr	r3, [r3, #20]
 8004e94:	b29b      	uxth	r3, r3
}
 8004e96:	4618      	mov	r0, r3
 8004e98:	3714      	adds	r7, #20
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea0:	4770      	bx	lr

08004ea2 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8004ea2:	b480      	push	{r7}
 8004ea4:	b089      	sub	sp, #36	; 0x24
 8004ea6:	af00      	add	r7, sp, #0
 8004ea8:	6078      	str	r0, [r7, #4]
 8004eaa:	460b      	mov	r3, r1
 8004eac:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	61bb      	str	r3, [r7, #24]
  uint32_t hcnum = (uint32_t)hc_num;
 8004eb2:	78fb      	ldrb	r3, [r7, #3]
 8004eb4:	617b      	str	r3, [r7, #20]
  uint32_t count = 0U;
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	61fb      	str	r3, [r7, #28]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8004eba:	697b      	ldr	r3, [r7, #20]
 8004ebc:	015a      	lsls	r2, r3, #5
 8004ebe:	69bb      	ldr	r3, [r7, #24]
 8004ec0:	4413      	add	r3, r2
 8004ec2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	0c9b      	lsrs	r3, r3, #18
 8004eca:	f003 0303 	and.w	r3, r3, #3
 8004ece:	613b      	str	r3, [r7, #16]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	015a      	lsls	r2, r3, #5
 8004ed4:	69bb      	ldr	r3, [r7, #24]
 8004ed6:	4413      	add	r3, r2
 8004ed8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	0fdb      	lsrs	r3, r3, #31
 8004ee0:	f003 0301 	and.w	r3, r3, #1
 8004ee4:	60fb      	str	r3, [r7, #12]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	689b      	ldr	r3, [r3, #8]
 8004eea:	f003 0320 	and.w	r3, r3, #32
 8004eee:	2b20      	cmp	r3, #32
 8004ef0:	d104      	bne.n	8004efc <USB_HC_Halt+0x5a>
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d101      	bne.n	8004efc <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 8004ef8:	2300      	movs	r3, #0
 8004efa:	e0e8      	b.n	80050ce <USB_HC_Halt+0x22c>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8004efc:	693b      	ldr	r3, [r7, #16]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d002      	beq.n	8004f08 <USB_HC_Halt+0x66>
 8004f02:	693b      	ldr	r3, [r7, #16]
 8004f04:	2b02      	cmp	r3, #2
 8004f06:	d173      	bne.n	8004ff0 <USB_HC_Halt+0x14e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8004f08:	697b      	ldr	r3, [r7, #20]
 8004f0a:	015a      	lsls	r2, r3, #5
 8004f0c:	69bb      	ldr	r3, [r7, #24]
 8004f0e:	4413      	add	r3, r2
 8004f10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	697a      	ldr	r2, [r7, #20]
 8004f18:	0151      	lsls	r1, r2, #5
 8004f1a:	69ba      	ldr	r2, [r7, #24]
 8004f1c:	440a      	add	r2, r1
 8004f1e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004f22:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004f26:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	689b      	ldr	r3, [r3, #8]
 8004f2c:	f003 0320 	and.w	r3, r3, #32
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	f040 80cb 	bne.w	80050cc <USB_HC_Halt+0x22a>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f3a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d143      	bne.n	8004fca <USB_HC_Halt+0x128>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8004f42:	697b      	ldr	r3, [r7, #20]
 8004f44:	015a      	lsls	r2, r3, #5
 8004f46:	69bb      	ldr	r3, [r7, #24]
 8004f48:	4413      	add	r3, r2
 8004f4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	697a      	ldr	r2, [r7, #20]
 8004f52:	0151      	lsls	r1, r2, #5
 8004f54:	69ba      	ldr	r2, [r7, #24]
 8004f56:	440a      	add	r2, r1
 8004f58:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004f5c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004f60:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8004f62:	697b      	ldr	r3, [r7, #20]
 8004f64:	015a      	lsls	r2, r3, #5
 8004f66:	69bb      	ldr	r3, [r7, #24]
 8004f68:	4413      	add	r3, r2
 8004f6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	697a      	ldr	r2, [r7, #20]
 8004f72:	0151      	lsls	r1, r2, #5
 8004f74:	69ba      	ldr	r2, [r7, #24]
 8004f76:	440a      	add	r2, r1
 8004f78:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004f7c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004f80:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	015a      	lsls	r2, r3, #5
 8004f86:	69bb      	ldr	r3, [r7, #24]
 8004f88:	4413      	add	r3, r2
 8004f8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	697a      	ldr	r2, [r7, #20]
 8004f92:	0151      	lsls	r1, r2, #5
 8004f94:	69ba      	ldr	r2, [r7, #24]
 8004f96:	440a      	add	r2, r1
 8004f98:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004f9c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004fa0:	6013      	str	r3, [r2, #0]
        do
        {
          if (++count > 1000U)
 8004fa2:	69fb      	ldr	r3, [r7, #28]
 8004fa4:	3301      	adds	r3, #1
 8004fa6:	61fb      	str	r3, [r7, #28]
 8004fa8:	69fb      	ldr	r3, [r7, #28]
 8004faa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004fae:	d81d      	bhi.n	8004fec <USB_HC_Halt+0x14a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8004fb0:	697b      	ldr	r3, [r7, #20]
 8004fb2:	015a      	lsls	r2, r3, #5
 8004fb4:	69bb      	ldr	r3, [r7, #24]
 8004fb6:	4413      	add	r3, r2
 8004fb8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004fc2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004fc6:	d0ec      	beq.n	8004fa2 <USB_HC_Halt+0x100>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8004fc8:	e080      	b.n	80050cc <USB_HC_Halt+0x22a>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	015a      	lsls	r2, r3, #5
 8004fce:	69bb      	ldr	r3, [r7, #24]
 8004fd0:	4413      	add	r3, r2
 8004fd2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	697a      	ldr	r2, [r7, #20]
 8004fda:	0151      	lsls	r1, r2, #5
 8004fdc:	69ba      	ldr	r2, [r7, #24]
 8004fde:	440a      	add	r2, r1
 8004fe0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004fe4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004fe8:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8004fea:	e06f      	b.n	80050cc <USB_HC_Halt+0x22a>
            break;
 8004fec:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8004fee:	e06d      	b.n	80050cc <USB_HC_Halt+0x22a>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	015a      	lsls	r2, r3, #5
 8004ff4:	69bb      	ldr	r3, [r7, #24]
 8004ff6:	4413      	add	r3, r2
 8004ff8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	697a      	ldr	r2, [r7, #20]
 8005000:	0151      	lsls	r1, r2, #5
 8005002:	69ba      	ldr	r2, [r7, #24]
 8005004:	440a      	add	r2, r1
 8005006:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800500a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800500e:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8005010:	69bb      	ldr	r3, [r7, #24]
 8005012:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005016:	691b      	ldr	r3, [r3, #16]
 8005018:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800501c:	2b00      	cmp	r3, #0
 800501e:	d143      	bne.n	80050a8 <USB_HC_Halt+0x206>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005020:	697b      	ldr	r3, [r7, #20]
 8005022:	015a      	lsls	r2, r3, #5
 8005024:	69bb      	ldr	r3, [r7, #24]
 8005026:	4413      	add	r3, r2
 8005028:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	697a      	ldr	r2, [r7, #20]
 8005030:	0151      	lsls	r1, r2, #5
 8005032:	69ba      	ldr	r2, [r7, #24]
 8005034:	440a      	add	r2, r1
 8005036:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800503a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800503e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	015a      	lsls	r2, r3, #5
 8005044:	69bb      	ldr	r3, [r7, #24]
 8005046:	4413      	add	r3, r2
 8005048:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	697a      	ldr	r2, [r7, #20]
 8005050:	0151      	lsls	r1, r2, #5
 8005052:	69ba      	ldr	r2, [r7, #24]
 8005054:	440a      	add	r2, r1
 8005056:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800505a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800505e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	015a      	lsls	r2, r3, #5
 8005064:	69bb      	ldr	r3, [r7, #24]
 8005066:	4413      	add	r3, r2
 8005068:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	697a      	ldr	r2, [r7, #20]
 8005070:	0151      	lsls	r1, r2, #5
 8005072:	69ba      	ldr	r2, [r7, #24]
 8005074:	440a      	add	r2, r1
 8005076:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800507a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800507e:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8005080:	69fb      	ldr	r3, [r7, #28]
 8005082:	3301      	adds	r3, #1
 8005084:	61fb      	str	r3, [r7, #28]
 8005086:	69fb      	ldr	r3, [r7, #28]
 8005088:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800508c:	d81d      	bhi.n	80050ca <USB_HC_Halt+0x228>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800508e:	697b      	ldr	r3, [r7, #20]
 8005090:	015a      	lsls	r2, r3, #5
 8005092:	69bb      	ldr	r3, [r7, #24]
 8005094:	4413      	add	r3, r2
 8005096:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80050a0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80050a4:	d0ec      	beq.n	8005080 <USB_HC_Halt+0x1de>
 80050a6:	e011      	b.n	80050cc <USB_HC_Halt+0x22a>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80050a8:	697b      	ldr	r3, [r7, #20]
 80050aa:	015a      	lsls	r2, r3, #5
 80050ac:	69bb      	ldr	r3, [r7, #24]
 80050ae:	4413      	add	r3, r2
 80050b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	697a      	ldr	r2, [r7, #20]
 80050b8:	0151      	lsls	r1, r2, #5
 80050ba:	69ba      	ldr	r2, [r7, #24]
 80050bc:	440a      	add	r2, r1
 80050be:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80050c2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80050c6:	6013      	str	r3, [r2, #0]
 80050c8:	e000      	b.n	80050cc <USB_HC_Halt+0x22a>
          break;
 80050ca:	bf00      	nop
    }
  }

  return HAL_OK;
 80050cc:	2300      	movs	r3, #0
}
 80050ce:	4618      	mov	r0, r3
 80050d0:	3724      	adds	r7, #36	; 0x24
 80050d2:	46bd      	mov	sp, r7
 80050d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d8:	4770      	bx	lr
	...

080050dc <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80050dc:	b480      	push	{r7}
 80050de:	b087      	sub	sp, #28
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
 80050e4:	460b      	mov	r3, r1
 80050e6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80050ec:	78fb      	ldrb	r3, [r7, #3]
 80050ee:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80050f0:	2301      	movs	r3, #1
 80050f2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	04da      	lsls	r2, r3, #19
 80050f8:	4b15      	ldr	r3, [pc, #84]	; (8005150 <USB_DoPing+0x74>)
 80050fa:	4013      	ands	r3, r2
 80050fc:	693a      	ldr	r2, [r7, #16]
 80050fe:	0151      	lsls	r1, r2, #5
 8005100:	697a      	ldr	r2, [r7, #20]
 8005102:	440a      	add	r2, r1
 8005104:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005108:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800510c:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800510e:	693b      	ldr	r3, [r7, #16]
 8005110:	015a      	lsls	r2, r3, #5
 8005112:	697b      	ldr	r3, [r7, #20]
 8005114:	4413      	add	r3, r2
 8005116:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005124:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800512c:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	015a      	lsls	r2, r3, #5
 8005132:	697b      	ldr	r3, [r7, #20]
 8005134:	4413      	add	r3, r2
 8005136:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800513a:	461a      	mov	r2, r3
 800513c:	68bb      	ldr	r3, [r7, #8]
 800513e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8005140:	2300      	movs	r3, #0
}
 8005142:	4618      	mov	r0, r3
 8005144:	371c      	adds	r7, #28
 8005146:	46bd      	mov	sp, r7
 8005148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514c:	4770      	bx	lr
 800514e:	bf00      	nop
 8005150:	1ff80000 	.word	0x1ff80000

08005154 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b086      	sub	sp, #24
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8005160:	2300      	movs	r3, #0
 8005162:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8005164:	6878      	ldr	r0, [r7, #4]
 8005166:	f7ff f935 	bl	80043d4 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800516a:	2110      	movs	r1, #16
 800516c:	6878      	ldr	r0, [r7, #4]
 800516e:	f7ff f98f 	bl	8004490 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8005172:	6878      	ldr	r0, [r7, #4]
 8005174:	f7ff f9b0 	bl	80044d8 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8005178:	2300      	movs	r3, #0
 800517a:	613b      	str	r3, [r7, #16]
 800517c:	e01f      	b.n	80051be <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800517e:	693b      	ldr	r3, [r7, #16]
 8005180:	015a      	lsls	r2, r3, #5
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	4413      	add	r3, r2
 8005186:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800518e:	68bb      	ldr	r3, [r7, #8]
 8005190:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005194:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800519c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80051a4:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 80051a6:	693b      	ldr	r3, [r7, #16]
 80051a8:	015a      	lsls	r2, r3, #5
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	4413      	add	r3, r2
 80051ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051b2:	461a      	mov	r2, r3
 80051b4:	68bb      	ldr	r3, [r7, #8]
 80051b6:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80051b8:	693b      	ldr	r3, [r7, #16]
 80051ba:	3301      	adds	r3, #1
 80051bc:	613b      	str	r3, [r7, #16]
 80051be:	693b      	ldr	r3, [r7, #16]
 80051c0:	2b0f      	cmp	r3, #15
 80051c2:	d9dc      	bls.n	800517e <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80051c4:	2300      	movs	r3, #0
 80051c6:	613b      	str	r3, [r7, #16]
 80051c8:	e034      	b.n	8005234 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 80051ca:	693b      	ldr	r3, [r7, #16]
 80051cc:	015a      	lsls	r2, r3, #5
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	4413      	add	r3, r2
 80051d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 80051da:	68bb      	ldr	r3, [r7, #8]
 80051dc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80051e0:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 80051e2:	68bb      	ldr	r3, [r7, #8]
 80051e4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80051e8:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80051f0:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 80051f2:	693b      	ldr	r3, [r7, #16]
 80051f4:	015a      	lsls	r2, r3, #5
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	4413      	add	r3, r2
 80051fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051fe:	461a      	mov	r2, r3
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	3301      	adds	r3, #1
 8005208:	617b      	str	r3, [r7, #20]
 800520a:	697b      	ldr	r3, [r7, #20]
 800520c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005210:	d80c      	bhi.n	800522c <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005212:	693b      	ldr	r3, [r7, #16]
 8005214:	015a      	lsls	r2, r3, #5
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	4413      	add	r3, r2
 800521a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005224:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005228:	d0ec      	beq.n	8005204 <USB_StopHost+0xb0>
 800522a:	e000      	b.n	800522e <USB_StopHost+0xda>
        break;
 800522c:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800522e:	693b      	ldr	r3, [r7, #16]
 8005230:	3301      	adds	r3, #1
 8005232:	613b      	str	r3, [r7, #16]
 8005234:	693b      	ldr	r3, [r7, #16]
 8005236:	2b0f      	cmp	r3, #15
 8005238:	d9c7      	bls.n	80051ca <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005240:	461a      	mov	r2, r3
 8005242:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005246:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800524e:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8005250:	6878      	ldr	r0, [r7, #4]
 8005252:	f7ff f8ae 	bl	80043b2 <USB_EnableGlobalInt>

  return HAL_OK;
 8005256:	2300      	movs	r3, #0
}
 8005258:	4618      	mov	r0, r3
 800525a:	3718      	adds	r7, #24
 800525c:	46bd      	mov	sp, r7
 800525e:	bd80      	pop	{r7, pc}

08005260 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8005264:	4904      	ldr	r1, [pc, #16]	; (8005278 <MX_FATFS_Init+0x18>)
 8005266:	4805      	ldr	r0, [pc, #20]	; (800527c <MX_FATFS_Init+0x1c>)
 8005268:	f001 ffa4 	bl	80071b4 <FATFS_LinkDriver>
 800526c:	4603      	mov	r3, r0
 800526e:	461a      	mov	r2, r3
 8005270:	4b03      	ldr	r3, [pc, #12]	; (8005280 <MX_FATFS_Init+0x20>)
 8005272:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8005274:	bf00      	nop
 8005276:	bd80      	pop	{r7, pc}
 8005278:	200001d4 	.word	0x200001d4
 800527c:	2000000c 	.word	0x2000000c
 8005280:	200001d8 	.word	0x200001d8

08005284 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8005284:	b480      	push	{r7}
 8005286:	b083      	sub	sp, #12
 8005288:	af00      	add	r7, sp, #0
 800528a:	4603      	mov	r3, r0
 800528c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800528e:	4b06      	ldr	r3, [pc, #24]	; (80052a8 <USER_initialize+0x24>)
 8005290:	2201      	movs	r2, #1
 8005292:	701a      	strb	r2, [r3, #0]
    return Stat;
 8005294:	4b04      	ldr	r3, [pc, #16]	; (80052a8 <USER_initialize+0x24>)
 8005296:	781b      	ldrb	r3, [r3, #0]
 8005298:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800529a:	4618      	mov	r0, r3
 800529c:	370c      	adds	r7, #12
 800529e:	46bd      	mov	sp, r7
 80052a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a4:	4770      	bx	lr
 80052a6:	bf00      	nop
 80052a8:	20000009 	.word	0x20000009

080052ac <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80052ac:	b480      	push	{r7}
 80052ae:	b083      	sub	sp, #12
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	4603      	mov	r3, r0
 80052b4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 80052b6:	4b06      	ldr	r3, [pc, #24]	; (80052d0 <USER_status+0x24>)
 80052b8:	2201      	movs	r2, #1
 80052ba:	701a      	strb	r2, [r3, #0]
    return Stat;
 80052bc:	4b04      	ldr	r3, [pc, #16]	; (80052d0 <USER_status+0x24>)
 80052be:	781b      	ldrb	r3, [r3, #0]
 80052c0:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 80052c2:	4618      	mov	r0, r3
 80052c4:	370c      	adds	r7, #12
 80052c6:	46bd      	mov	sp, r7
 80052c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052cc:	4770      	bx	lr
 80052ce:	bf00      	nop
 80052d0:	20000009 	.word	0x20000009

080052d4 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b085      	sub	sp, #20
 80052d8:	af00      	add	r7, sp, #0
 80052da:	60b9      	str	r1, [r7, #8]
 80052dc:	607a      	str	r2, [r7, #4]
 80052de:	603b      	str	r3, [r7, #0]
 80052e0:	4603      	mov	r3, r0
 80052e2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 80052e4:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 80052e6:	4618      	mov	r0, r3
 80052e8:	3714      	adds	r7, #20
 80052ea:	46bd      	mov	sp, r7
 80052ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f0:	4770      	bx	lr

080052f2 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80052f2:	b480      	push	{r7}
 80052f4:	b085      	sub	sp, #20
 80052f6:	af00      	add	r7, sp, #0
 80052f8:	60b9      	str	r1, [r7, #8]
 80052fa:	607a      	str	r2, [r7, #4]
 80052fc:	603b      	str	r3, [r7, #0]
 80052fe:	4603      	mov	r3, r0
 8005300:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 8005302:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 8005304:	4618      	mov	r0, r3
 8005306:	3714      	adds	r7, #20
 8005308:	46bd      	mov	sp, r7
 800530a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530e:	4770      	bx	lr

08005310 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8005310:	b480      	push	{r7}
 8005312:	b085      	sub	sp, #20
 8005314:	af00      	add	r7, sp, #0
 8005316:	4603      	mov	r3, r0
 8005318:	603a      	str	r2, [r7, #0]
 800531a:	71fb      	strb	r3, [r7, #7]
 800531c:	460b      	mov	r3, r1
 800531e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 8005320:	2301      	movs	r3, #1
 8005322:	73fb      	strb	r3, [r7, #15]
    return res;
 8005324:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 8005326:	4618      	mov	r0, r3
 8005328:	3714      	adds	r7, #20
 800532a:	46bd      	mov	sp, r7
 800532c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005330:	4770      	bx	lr

08005332 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8005332:	b590      	push	{r4, r7, lr}
 8005334:	b089      	sub	sp, #36	; 0x24
 8005336:	af04      	add	r7, sp, #16
 8005338:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800533a:	2301      	movs	r3, #1
 800533c:	2202      	movs	r2, #2
 800533e:	2102      	movs	r1, #2
 8005340:	6878      	ldr	r0, [r7, #4]
 8005342:	f000 fc67 	bl	8005c14 <USBH_FindInterface>
 8005346:	4603      	mov	r3, r0
 8005348:	73fb      	strb	r3, [r7, #15]
                                 ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800534a:	7bfb      	ldrb	r3, [r7, #15]
 800534c:	2bff      	cmp	r3, #255	; 0xff
 800534e:	d002      	beq.n	8005356 <USBH_CDC_InterfaceInit+0x24>
 8005350:	7bfb      	ldrb	r3, [r7, #15]
 8005352:	2b01      	cmp	r3, #1
 8005354:	d901      	bls.n	800535a <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8005356:	2302      	movs	r3, #2
 8005358:	e13d      	b.n	80055d6 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800535a:	7bfb      	ldrb	r3, [r7, #15]
 800535c:	4619      	mov	r1, r3
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	f000 fc3c 	bl	8005bdc <USBH_SelectInterface>
 8005364:	4603      	mov	r3, r0
 8005366:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8005368:	7bbb      	ldrb	r3, [r7, #14]
 800536a:	2b00      	cmp	r3, #0
 800536c:	d001      	beq.n	8005372 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800536e:	2302      	movs	r3, #2
 8005370:	e131      	b.n	80055d6 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8005378:	2050      	movs	r0, #80	; 0x50
 800537a:	f002 fa5d 	bl	8007838 <malloc>
 800537e:	4603      	mov	r3, r0
 8005380:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005388:	69db      	ldr	r3, [r3, #28]
 800538a:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800538c:	68bb      	ldr	r3, [r7, #8]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d101      	bne.n	8005396 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8005392:	2302      	movs	r3, #2
 8005394:	e11f      	b.n	80055d6 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8005396:	2250      	movs	r2, #80	; 0x50
 8005398:	2100      	movs	r1, #0
 800539a:	68b8      	ldr	r0, [r7, #8]
 800539c:	f002 fa5c 	bl	8007858 <memset>

  /*Collect the notification endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 80053a0:	7bfb      	ldrb	r3, [r7, #15]
 80053a2:	687a      	ldr	r2, [r7, #4]
 80053a4:	211a      	movs	r1, #26
 80053a6:	fb01 f303 	mul.w	r3, r1, r3
 80053aa:	4413      	add	r3, r2
 80053ac:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80053b0:	781b      	ldrb	r3, [r3, #0]
 80053b2:	b25b      	sxtb	r3, r3
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	da15      	bge.n	80053e4 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80053b8:	7bfb      	ldrb	r3, [r7, #15]
 80053ba:	687a      	ldr	r2, [r7, #4]
 80053bc:	211a      	movs	r1, #26
 80053be:	fb01 f303 	mul.w	r3, r1, r3
 80053c2:	4413      	add	r3, r2
 80053c4:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80053c8:	781a      	ldrb	r2, [r3, #0]
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80053ce:	7bfb      	ldrb	r3, [r7, #15]
 80053d0:	687a      	ldr	r2, [r7, #4]
 80053d2:	211a      	movs	r1, #26
 80053d4:	fb01 f303 	mul.w	r3, r1, r3
 80053d8:	4413      	add	r3, r2
 80053da:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80053de:	881a      	ldrh	r2, [r3, #0]
 80053e0:	68bb      	ldr	r3, [r7, #8]
 80053e2:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 80053e4:	68bb      	ldr	r3, [r7, #8]
 80053e6:	785b      	ldrb	r3, [r3, #1]
 80053e8:	4619      	mov	r1, r3
 80053ea:	6878      	ldr	r0, [r7, #4]
 80053ec:	f001 fe33 	bl	8007056 <USBH_AllocPipe>
 80053f0:	4603      	mov	r3, r0
 80053f2:	461a      	mov	r2, r3
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 80053f8:	68bb      	ldr	r3, [r7, #8]
 80053fa:	7819      	ldrb	r1, [r3, #0]
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	7858      	ldrb	r0, [r3, #1]
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800540c:	68ba      	ldr	r2, [r7, #8]
 800540e:	8952      	ldrh	r2, [r2, #10]
 8005410:	9202      	str	r2, [sp, #8]
 8005412:	2203      	movs	r2, #3
 8005414:	9201      	str	r2, [sp, #4]
 8005416:	9300      	str	r3, [sp, #0]
 8005418:	4623      	mov	r3, r4
 800541a:	4602      	mov	r2, r0
 800541c:	6878      	ldr	r0, [r7, #4]
 800541e:	f001 fdeb 	bl	8006ff8 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                CDC_Handle->CommItf.NotifEpSize);

  USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8005422:	68bb      	ldr	r3, [r7, #8]
 8005424:	781b      	ldrb	r3, [r3, #0]
 8005426:	2200      	movs	r2, #0
 8005428:	4619      	mov	r1, r3
 800542a:	6878      	ldr	r0, [r7, #4]
 800542c:	f002 f956 	bl	80076dc <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8005430:	2300      	movs	r3, #0
 8005432:	2200      	movs	r2, #0
 8005434:	210a      	movs	r1, #10
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f000 fbec 	bl	8005c14 <USBH_FindInterface>
 800543c:	4603      	mov	r3, r0
 800543e:	73fb      	strb	r3, [r7, #15]
                                 RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8005440:	7bfb      	ldrb	r3, [r7, #15]
 8005442:	2bff      	cmp	r3, #255	; 0xff
 8005444:	d002      	beq.n	800544c <USBH_CDC_InterfaceInit+0x11a>
 8005446:	7bfb      	ldrb	r3, [r7, #15]
 8005448:	2b01      	cmp	r3, #1
 800544a:	d901      	bls.n	8005450 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800544c:	2302      	movs	r3, #2
 800544e:	e0c2      	b.n	80055d6 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8005450:	7bfb      	ldrb	r3, [r7, #15]
 8005452:	687a      	ldr	r2, [r7, #4]
 8005454:	211a      	movs	r1, #26
 8005456:	fb01 f303 	mul.w	r3, r1, r3
 800545a:	4413      	add	r3, r2
 800545c:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005460:	781b      	ldrb	r3, [r3, #0]
 8005462:	b25b      	sxtb	r3, r3
 8005464:	2b00      	cmp	r3, #0
 8005466:	da16      	bge.n	8005496 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8005468:	7bfb      	ldrb	r3, [r7, #15]
 800546a:	687a      	ldr	r2, [r7, #4]
 800546c:	211a      	movs	r1, #26
 800546e:	fb01 f303 	mul.w	r3, r1, r3
 8005472:	4413      	add	r3, r2
 8005474:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005478:	781a      	ldrb	r2, [r3, #0]
 800547a:	68bb      	ldr	r3, [r7, #8]
 800547c:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800547e:	7bfb      	ldrb	r3, [r7, #15]
 8005480:	687a      	ldr	r2, [r7, #4]
 8005482:	211a      	movs	r1, #26
 8005484:	fb01 f303 	mul.w	r3, r1, r3
 8005488:	4413      	add	r3, r2
 800548a:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800548e:	881a      	ldrh	r2, [r3, #0]
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	835a      	strh	r2, [r3, #26]
 8005494:	e015      	b.n	80054c2 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8005496:	7bfb      	ldrb	r3, [r7, #15]
 8005498:	687a      	ldr	r2, [r7, #4]
 800549a:	211a      	movs	r1, #26
 800549c:	fb01 f303 	mul.w	r3, r1, r3
 80054a0:	4413      	add	r3, r2
 80054a2:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80054a6:	781a      	ldrb	r2, [r3, #0]
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80054ac:	7bfb      	ldrb	r3, [r7, #15]
 80054ae:	687a      	ldr	r2, [r7, #4]
 80054b0:	211a      	movs	r1, #26
 80054b2:	fb01 f303 	mul.w	r3, r1, r3
 80054b6:	4413      	add	r3, r2
 80054b8:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80054bc:	881a      	ldrh	r2, [r3, #0]
 80054be:	68bb      	ldr	r3, [r7, #8]
 80054c0:	831a      	strh	r2, [r3, #24]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 80054c2:	7bfb      	ldrb	r3, [r7, #15]
 80054c4:	687a      	ldr	r2, [r7, #4]
 80054c6:	211a      	movs	r1, #26
 80054c8:	fb01 f303 	mul.w	r3, r1, r3
 80054cc:	4413      	add	r3, r2
 80054ce:	f203 3356 	addw	r3, r3, #854	; 0x356
 80054d2:	781b      	ldrb	r3, [r3, #0]
 80054d4:	b25b      	sxtb	r3, r3
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	da16      	bge.n	8005508 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80054da:	7bfb      	ldrb	r3, [r7, #15]
 80054dc:	687a      	ldr	r2, [r7, #4]
 80054de:	211a      	movs	r1, #26
 80054e0:	fb01 f303 	mul.w	r3, r1, r3
 80054e4:	4413      	add	r3, r2
 80054e6:	f203 3356 	addw	r3, r3, #854	; 0x356
 80054ea:	781a      	ldrb	r2, [r3, #0]
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80054f0:	7bfb      	ldrb	r3, [r7, #15]
 80054f2:	687a      	ldr	r2, [r7, #4]
 80054f4:	211a      	movs	r1, #26
 80054f6:	fb01 f303 	mul.w	r3, r1, r3
 80054fa:	4413      	add	r3, r2
 80054fc:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8005500:	881a      	ldrh	r2, [r3, #0]
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	835a      	strh	r2, [r3, #26]
 8005506:	e015      	b.n	8005534 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8005508:	7bfb      	ldrb	r3, [r7, #15]
 800550a:	687a      	ldr	r2, [r7, #4]
 800550c:	211a      	movs	r1, #26
 800550e:	fb01 f303 	mul.w	r3, r1, r3
 8005512:	4413      	add	r3, r2
 8005514:	f203 3356 	addw	r3, r3, #854	; 0x356
 8005518:	781a      	ldrb	r2, [r3, #0]
 800551a:	68bb      	ldr	r3, [r7, #8]
 800551c:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800551e:	7bfb      	ldrb	r3, [r7, #15]
 8005520:	687a      	ldr	r2, [r7, #4]
 8005522:	211a      	movs	r1, #26
 8005524:	fb01 f303 	mul.w	r3, r1, r3
 8005528:	4413      	add	r3, r2
 800552a:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800552e:	881a      	ldrh	r2, [r3, #0]
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8005534:	68bb      	ldr	r3, [r7, #8]
 8005536:	7b9b      	ldrb	r3, [r3, #14]
 8005538:	4619      	mov	r1, r3
 800553a:	6878      	ldr	r0, [r7, #4]
 800553c:	f001 fd8b 	bl	8007056 <USBH_AllocPipe>
 8005540:	4603      	mov	r3, r0
 8005542:	461a      	mov	r2, r3
 8005544:	68bb      	ldr	r3, [r7, #8]
 8005546:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	7bdb      	ldrb	r3, [r3, #15]
 800554c:	4619      	mov	r1, r3
 800554e:	6878      	ldr	r0, [r7, #4]
 8005550:	f001 fd81 	bl	8007056 <USBH_AllocPipe>
 8005554:	4603      	mov	r3, r0
 8005556:	461a      	mov	r2, r3
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800555c:	68bb      	ldr	r3, [r7, #8]
 800555e:	7b59      	ldrb	r1, [r3, #13]
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	7b98      	ldrb	r0, [r3, #14]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005570:	68ba      	ldr	r2, [r7, #8]
 8005572:	8b12      	ldrh	r2, [r2, #24]
 8005574:	9202      	str	r2, [sp, #8]
 8005576:	2202      	movs	r2, #2
 8005578:	9201      	str	r2, [sp, #4]
 800557a:	9300      	str	r3, [sp, #0]
 800557c:	4623      	mov	r3, r4
 800557e:	4602      	mov	r2, r0
 8005580:	6878      	ldr	r0, [r7, #4]
 8005582:	f001 fd39 	bl	8006ff8 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8005586:	68bb      	ldr	r3, [r7, #8]
 8005588:	7b19      	ldrb	r1, [r3, #12]
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	7bd8      	ldrb	r0, [r3, #15]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800559a:	68ba      	ldr	r2, [r7, #8]
 800559c:	8b52      	ldrh	r2, [r2, #26]
 800559e:	9202      	str	r2, [sp, #8]
 80055a0:	2202      	movs	r2, #2
 80055a2:	9201      	str	r2, [sp, #4]
 80055a4:	9300      	str	r3, [sp, #0]
 80055a6:	4623      	mov	r3, r4
 80055a8:	4602      	mov	r2, r0
 80055aa:	6878      	ldr	r0, [r7, #4]
 80055ac:	f001 fd24 	bl	8006ff8 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 80055b0:	68bb      	ldr	r3, [r7, #8]
 80055b2:	2200      	movs	r2, #0
 80055b4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	7b5b      	ldrb	r3, [r3, #13]
 80055bc:	2200      	movs	r2, #0
 80055be:	4619      	mov	r1, r3
 80055c0:	6878      	ldr	r0, [r7, #4]
 80055c2:	f002 f88b 	bl	80076dc <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	7b1b      	ldrb	r3, [r3, #12]
 80055ca:	2200      	movs	r2, #0
 80055cc:	4619      	mov	r1, r3
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f002 f884 	bl	80076dc <USBH_LL_SetToggle>

  return USBH_OK;
 80055d4:	2300      	movs	r3, #0
}
 80055d6:	4618      	mov	r0, r3
 80055d8:	3714      	adds	r7, #20
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd90      	pop	{r4, r7, pc}

080055de <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80055de:	b580      	push	{r7, lr}
 80055e0:	b084      	sub	sp, #16
 80055e2:	af00      	add	r7, sp, #0
 80055e4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80055ec:	69db      	ldr	r3, [r3, #28]
 80055ee:	60fb      	str	r3, [r7, #12]

  if (CDC_Handle->CommItf.NotifPipe)
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	781b      	ldrb	r3, [r3, #0]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d00e      	beq.n	8005616 <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	781b      	ldrb	r3, [r3, #0]
 80055fc:	4619      	mov	r1, r3
 80055fe:	6878      	ldr	r0, [r7, #4]
 8005600:	f001 fd19 	bl	8007036 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	781b      	ldrb	r3, [r3, #0]
 8005608:	4619      	mov	r1, r3
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	f001 fd44 	bl	8007098 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	2200      	movs	r2, #0
 8005614:	701a      	strb	r2, [r3, #0]
  }

  if (CDC_Handle->DataItf.InPipe)
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	7b1b      	ldrb	r3, [r3, #12]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d00e      	beq.n	800563c <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	7b1b      	ldrb	r3, [r3, #12]
 8005622:	4619      	mov	r1, r3
 8005624:	6878      	ldr	r0, [r7, #4]
 8005626:	f001 fd06 	bl	8007036 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	7b1b      	ldrb	r3, [r3, #12]
 800562e:	4619      	mov	r1, r3
 8005630:	6878      	ldr	r0, [r7, #4]
 8005632:	f001 fd31 	bl	8007098 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	2200      	movs	r2, #0
 800563a:	731a      	strb	r2, [r3, #12]
  }

  if (CDC_Handle->DataItf.OutPipe)
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	7b5b      	ldrb	r3, [r3, #13]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d00e      	beq.n	8005662 <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	7b5b      	ldrb	r3, [r3, #13]
 8005648:	4619      	mov	r1, r3
 800564a:	6878      	ldr	r0, [r7, #4]
 800564c:	f001 fcf3 	bl	8007036 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	7b5b      	ldrb	r3, [r3, #13]
 8005654:	4619      	mov	r1, r3
 8005656:	6878      	ldr	r0, [r7, #4]
 8005658:	f001 fd1e 	bl	8007098 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	2200      	movs	r2, #0
 8005660:	735a      	strb	r2, [r3, #13]
  }

  if (phost->pActiveClass->pData)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005668:	69db      	ldr	r3, [r3, #28]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d00b      	beq.n	8005686 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005674:	69db      	ldr	r3, [r3, #28]
 8005676:	4618      	mov	r0, r3
 8005678:	f002 f8e6 	bl	8007848 <free>
    phost->pActiveClass->pData = 0U;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005682:	2200      	movs	r2, #0
 8005684:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8005686:	2300      	movs	r3, #0
}
 8005688:	4618      	mov	r0, r3
 800568a:	3710      	adds	r7, #16
 800568c:	46bd      	mov	sp, r7
 800568e:	bd80      	pop	{r7, pc}

08005690 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b084      	sub	sp, #16
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800569e:	69db      	ldr	r3, [r3, #28]
 80056a0:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	3340      	adds	r3, #64	; 0x40
 80056a6:	4619      	mov	r1, r3
 80056a8:	6878      	ldr	r0, [r7, #4]
 80056aa:	f000 f8b2 	bl	8005812 <GetLineCoding>
 80056ae:	4603      	mov	r3, r0
 80056b0:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 80056b2:	7afb      	ldrb	r3, [r7, #11]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d105      	bne.n	80056c4 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80056be:	2102      	movs	r1, #2
 80056c0:	6878      	ldr	r0, [r7, #4]
 80056c2:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 80056c4:	7afb      	ldrb	r3, [r7, #11]
}
 80056c6:	4618      	mov	r0, r3
 80056c8:	3710      	adds	r7, #16
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bd80      	pop	{r7, pc}
	...

080056d0 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b084      	sub	sp, #16
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80056d8:	2301      	movs	r3, #1
 80056da:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80056dc:	2300      	movs	r3, #0
 80056de:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80056e6:	69db      	ldr	r3, [r3, #28]
 80056e8:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 80056ea:	68bb      	ldr	r3, [r7, #8]
 80056ec:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80056f0:	2b04      	cmp	r3, #4
 80056f2:	d877      	bhi.n	80057e4 <USBH_CDC_Process+0x114>
 80056f4:	a201      	add	r2, pc, #4	; (adr r2, 80056fc <USBH_CDC_Process+0x2c>)
 80056f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056fa:	bf00      	nop
 80056fc:	08005711 	.word	0x08005711
 8005700:	08005717 	.word	0x08005717
 8005704:	08005747 	.word	0x08005747
 8005708:	080057bb 	.word	0x080057bb
 800570c:	080057c9 	.word	0x080057c9
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8005710:	2300      	movs	r3, #0
 8005712:	73fb      	strb	r3, [r7, #15]
      break;
 8005714:	e06d      	b.n	80057f2 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8005716:	68bb      	ldr	r3, [r7, #8]
 8005718:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800571a:	4619      	mov	r1, r3
 800571c:	6878      	ldr	r0, [r7, #4]
 800571e:	f000 f897 	bl	8005850 <SetLineCoding>
 8005722:	4603      	mov	r3, r0
 8005724:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8005726:	7bbb      	ldrb	r3, [r7, #14]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d104      	bne.n	8005736 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800572c:	68bb      	ldr	r3, [r7, #8]
 800572e:	2202      	movs	r2, #2
 8005730:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8005734:	e058      	b.n	80057e8 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8005736:	7bbb      	ldrb	r3, [r7, #14]
 8005738:	2b01      	cmp	r3, #1
 800573a:	d055      	beq.n	80057e8 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	2204      	movs	r2, #4
 8005740:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8005744:	e050      	b.n	80057e8 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	3340      	adds	r3, #64	; 0x40
 800574a:	4619      	mov	r1, r3
 800574c:	6878      	ldr	r0, [r7, #4]
 800574e:	f000 f860 	bl	8005812 <GetLineCoding>
 8005752:	4603      	mov	r3, r0
 8005754:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8005756:	7bbb      	ldrb	r3, [r7, #14]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d126      	bne.n	80057aa <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	2200      	movs	r2, #0
 8005760:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800576e:	791b      	ldrb	r3, [r3, #4]
 8005770:	429a      	cmp	r2, r3
 8005772:	d13b      	bne.n	80057ec <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800577a:	68bb      	ldr	r3, [r7, #8]
 800577c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800577e:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8005780:	429a      	cmp	r2, r3
 8005782:	d133      	bne.n	80057ec <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8005784:	68bb      	ldr	r3, [r7, #8]
 8005786:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800578a:	68bb      	ldr	r3, [r7, #8]
 800578c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800578e:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8005790:	429a      	cmp	r2, r3
 8005792:	d12b      	bne.n	80057ec <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005798:	68bb      	ldr	r3, [r7, #8]
 800579a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800579c:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800579e:	429a      	cmp	r2, r3
 80057a0:	d124      	bne.n	80057ec <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 80057a2:	6878      	ldr	r0, [r7, #4]
 80057a4:	f000 f958 	bl	8005a58 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80057a8:	e020      	b.n	80057ec <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 80057aa:	7bbb      	ldrb	r3, [r7, #14]
 80057ac:	2b01      	cmp	r3, #1
 80057ae:	d01d      	beq.n	80057ec <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	2204      	movs	r2, #4
 80057b4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 80057b8:	e018      	b.n	80057ec <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f000 f867 	bl	800588e <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 80057c0:	6878      	ldr	r0, [r7, #4]
 80057c2:	f000 f8da 	bl	800597a <CDC_ProcessReception>
      break;
 80057c6:	e014      	b.n	80057f2 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 80057c8:	2100      	movs	r1, #0
 80057ca:	6878      	ldr	r0, [r7, #4]
 80057cc:	f000 ffe3 	bl	8006796 <USBH_ClrFeature>
 80057d0:	4603      	mov	r3, r0
 80057d2:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80057d4:	7bbb      	ldrb	r3, [r7, #14]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d10a      	bne.n	80057f0 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	2200      	movs	r2, #0
 80057de:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 80057e2:	e005      	b.n	80057f0 <USBH_CDC_Process+0x120>

    default:
      break;
 80057e4:	bf00      	nop
 80057e6:	e004      	b.n	80057f2 <USBH_CDC_Process+0x122>
      break;
 80057e8:	bf00      	nop
 80057ea:	e002      	b.n	80057f2 <USBH_CDC_Process+0x122>
      break;
 80057ec:	bf00      	nop
 80057ee:	e000      	b.n	80057f2 <USBH_CDC_Process+0x122>
      break;
 80057f0:	bf00      	nop

  }

  return status;
 80057f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80057f4:	4618      	mov	r0, r3
 80057f6:	3710      	adds	r7, #16
 80057f8:	46bd      	mov	sp, r7
 80057fa:	bd80      	pop	{r7, pc}

080057fc <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80057fc:	b480      	push	{r7}
 80057fe:	b083      	sub	sp, #12
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8005804:	2300      	movs	r3, #0
}
 8005806:	4618      	mov	r0, r3
 8005808:	370c      	adds	r7, #12
 800580a:	46bd      	mov	sp, r7
 800580c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005810:	4770      	bx	lr

08005812 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8005812:	b580      	push	{r7, lr}
 8005814:	b082      	sub	sp, #8
 8005816:	af00      	add	r7, sp, #0
 8005818:	6078      	str	r0, [r7, #4]
 800581a:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	22a1      	movs	r2, #161	; 0xa1
 8005820:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2221      	movs	r2, #33	; 0x21
 8005826:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2200      	movs	r2, #0
 800582c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2200      	movs	r2, #0
 8005832:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2207      	movs	r2, #7
 8005838:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	2207      	movs	r2, #7
 800583e:	4619      	mov	r1, r3
 8005840:	6878      	ldr	r0, [r7, #4]
 8005842:	f001 f988 	bl	8006b56 <USBH_CtlReq>
 8005846:	4603      	mov	r3, r0
}
 8005848:	4618      	mov	r0, r3
 800584a:	3708      	adds	r7, #8
 800584c:	46bd      	mov	sp, r7
 800584e:	bd80      	pop	{r7, pc}

08005850 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b082      	sub	sp, #8
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
 8005858:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2221      	movs	r2, #33	; 0x21
 800585e:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2220      	movs	r2, #32
 8005864:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2200      	movs	r2, #0
 800586a:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2200      	movs	r2, #0
 8005870:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2207      	movs	r2, #7
 8005876:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	2207      	movs	r2, #7
 800587c:	4619      	mov	r1, r3
 800587e:	6878      	ldr	r0, [r7, #4]
 8005880:	f001 f969 	bl	8006b56 <USBH_CtlReq>
 8005884:	4603      	mov	r3, r0
}
 8005886:	4618      	mov	r0, r3
 8005888:	3708      	adds	r7, #8
 800588a:	46bd      	mov	sp, r7
 800588c:	bd80      	pop	{r7, pc}

0800588e <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800588e:	b580      	push	{r7, lr}
 8005890:	b086      	sub	sp, #24
 8005892:	af02      	add	r7, sp, #8
 8005894:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800589c:	69db      	ldr	r3, [r3, #28]
 800589e:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80058a0:	2300      	movs	r3, #0
 80058a2:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 80058aa:	2b01      	cmp	r3, #1
 80058ac:	d002      	beq.n	80058b4 <CDC_ProcessTransmission+0x26>
 80058ae:	2b02      	cmp	r3, #2
 80058b0:	d023      	beq.n	80058fa <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 80058b2:	e05e      	b.n	8005972 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058b8:	68fa      	ldr	r2, [r7, #12]
 80058ba:	8b12      	ldrh	r2, [r2, #24]
 80058bc:	4293      	cmp	r3, r2
 80058be:	d90b      	bls.n	80058d8 <CDC_ProcessTransmission+0x4a>
        USBH_BulkSendData(phost,
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	69d9      	ldr	r1, [r3, #28]
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	8b1a      	ldrh	r2, [r3, #24]
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	7b5b      	ldrb	r3, [r3, #13]
 80058cc:	2001      	movs	r0, #1
 80058ce:	9000      	str	r0, [sp, #0]
 80058d0:	6878      	ldr	r0, [r7, #4]
 80058d2:	f001 fb4e 	bl	8006f72 <USBH_BulkSendData>
 80058d6:	e00b      	b.n	80058f0 <CDC_ProcessTransmission+0x62>
        USBH_BulkSendData(phost,
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	69d9      	ldr	r1, [r3, #28]
                          (uint16_t)CDC_Handle->TxDataLength,
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        USBH_BulkSendData(phost,
 80058e0:	b29a      	uxth	r2, r3
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	7b5b      	ldrb	r3, [r3, #13]
 80058e6:	2001      	movs	r0, #1
 80058e8:	9000      	str	r0, [sp, #0]
 80058ea:	6878      	ldr	r0, [r7, #4]
 80058ec:	f001 fb41 	bl	8006f72 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	2202      	movs	r2, #2
 80058f4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80058f8:	e03b      	b.n	8005972 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	7b5b      	ldrb	r3, [r3, #13]
 80058fe:	4619      	mov	r1, r3
 8005900:	6878      	ldr	r0, [r7, #4]
 8005902:	f001 fec1 	bl	8007688 <USBH_LL_GetURBState>
 8005906:	4603      	mov	r3, r0
 8005908:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800590a:	7afb      	ldrb	r3, [r7, #11]
 800590c:	2b01      	cmp	r3, #1
 800590e:	d128      	bne.n	8005962 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005914:	68fa      	ldr	r2, [r7, #12]
 8005916:	8b12      	ldrh	r2, [r2, #24]
 8005918:	4293      	cmp	r3, r2
 800591a:	d90e      	bls.n	800593a <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005920:	68fa      	ldr	r2, [r7, #12]
 8005922:	8b12      	ldrh	r2, [r2, #24]
 8005924:	1a9a      	subs	r2, r3, r2
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	69db      	ldr	r3, [r3, #28]
 800592e:	68fa      	ldr	r2, [r7, #12]
 8005930:	8b12      	ldrh	r2, [r2, #24]
 8005932:	441a      	add	r2, r3
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	61da      	str	r2, [r3, #28]
 8005938:	e002      	b.n	8005940 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	2200      	movs	r2, #0
 800593e:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005944:	2b00      	cmp	r3, #0
 8005946:	d004      	beq.n	8005952 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	2201      	movs	r2, #1
 800594c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8005950:	e00e      	b.n	8005970 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2200      	movs	r2, #0
 8005956:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 800595a:	6878      	ldr	r0, [r7, #4]
 800595c:	f000 f868 	bl	8005a30 <USBH_CDC_TransmitCallback>
      break;
 8005960:	e006      	b.n	8005970 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8005962:	7afb      	ldrb	r3, [r7, #11]
 8005964:	2b02      	cmp	r3, #2
 8005966:	d103      	bne.n	8005970 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2201      	movs	r2, #1
 800596c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8005970:	bf00      	nop
  }
}
 8005972:	bf00      	nop
 8005974:	3710      	adds	r7, #16
 8005976:	46bd      	mov	sp, r7
 8005978:	bd80      	pop	{r7, pc}

0800597a <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800597a:	b580      	push	{r7, lr}
 800597c:	b086      	sub	sp, #24
 800597e:	af00      	add	r7, sp, #0
 8005980:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005988:	69db      	ldr	r3, [r3, #28]
 800598a:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800598c:	2300      	movs	r3, #0
 800598e:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8005990:	697b      	ldr	r3, [r7, #20]
 8005992:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8005996:	2b03      	cmp	r3, #3
 8005998:	d002      	beq.n	80059a0 <CDC_ProcessReception+0x26>
 800599a:	2b04      	cmp	r3, #4
 800599c:	d00e      	beq.n	80059bc <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 800599e:	e043      	b.n	8005a28 <CDC_ProcessReception+0xae>
      USBH_BulkReceiveData(phost,
 80059a0:	697b      	ldr	r3, [r7, #20]
 80059a2:	6a19      	ldr	r1, [r3, #32]
 80059a4:	697b      	ldr	r3, [r7, #20]
 80059a6:	8b5a      	ldrh	r2, [r3, #26]
 80059a8:	697b      	ldr	r3, [r7, #20]
 80059aa:	7b1b      	ldrb	r3, [r3, #12]
 80059ac:	6878      	ldr	r0, [r7, #4]
 80059ae:	f001 fb05 	bl	8006fbc <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 80059b2:	697b      	ldr	r3, [r7, #20]
 80059b4:	2204      	movs	r2, #4
 80059b6:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 80059ba:	e035      	b.n	8005a28 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	7b1b      	ldrb	r3, [r3, #12]
 80059c0:	4619      	mov	r1, r3
 80059c2:	6878      	ldr	r0, [r7, #4]
 80059c4:	f001 fe60 	bl	8007688 <USBH_LL_GetURBState>
 80059c8:	4603      	mov	r3, r0
 80059ca:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 80059cc:	7cfb      	ldrb	r3, [r7, #19]
 80059ce:	2b01      	cmp	r3, #1
 80059d0:	d129      	bne.n	8005a26 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	7b1b      	ldrb	r3, [r3, #12]
 80059d6:	4619      	mov	r1, r3
 80059d8:	6878      	ldr	r0, [r7, #4]
 80059da:	f001 fdc3 	bl	8007564 <USBH_LL_GetLastXferSize>
 80059de:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 80059e0:	697b      	ldr	r3, [r7, #20]
 80059e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059e4:	68fa      	ldr	r2, [r7, #12]
 80059e6:	429a      	cmp	r2, r3
 80059e8:	d016      	beq.n	8005a18 <CDC_ProcessReception+0x9e>
 80059ea:	697b      	ldr	r3, [r7, #20]
 80059ec:	8b5b      	ldrh	r3, [r3, #26]
 80059ee:	461a      	mov	r2, r3
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d910      	bls.n	8005a18 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 80059f6:	697b      	ldr	r3, [r7, #20]
 80059f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	1ad2      	subs	r2, r2, r3
 80059fe:	697b      	ldr	r3, [r7, #20]
 8005a00:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 8005a02:	697b      	ldr	r3, [r7, #20]
 8005a04:	6a1a      	ldr	r2, [r3, #32]
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	441a      	add	r2, r3
 8005a0a:	697b      	ldr	r3, [r7, #20]
 8005a0c:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8005a0e:	697b      	ldr	r3, [r7, #20]
 8005a10:	2203      	movs	r2, #3
 8005a12:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8005a16:	e006      	b.n	8005a26 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8005a20:	6878      	ldr	r0, [r7, #4]
 8005a22:	f000 f80f 	bl	8005a44 <USBH_CDC_ReceiveCallback>
      break;
 8005a26:	bf00      	nop
  }
}
 8005a28:	bf00      	nop
 8005a2a:	3718      	adds	r7, #24
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	bd80      	pop	{r7, pc}

08005a30 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8005a30:	b480      	push	{r7}
 8005a32:	b083      	sub	sp, #12
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005a38:	bf00      	nop
 8005a3a:	370c      	adds	r7, #12
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a42:	4770      	bx	lr

08005a44 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8005a44:	b480      	push	{r7}
 8005a46:	b083      	sub	sp, #12
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005a4c:	bf00      	nop
 8005a4e:	370c      	adds	r7, #12
 8005a50:	46bd      	mov	sp, r7
 8005a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a56:	4770      	bx	lr

08005a58 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b083      	sub	sp, #12
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005a60:	bf00      	nop
 8005a62:	370c      	adds	r7, #12
 8005a64:	46bd      	mov	sp, r7
 8005a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6a:	4770      	bx	lr

08005a6c <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b084      	sub	sp, #16
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	60f8      	str	r0, [r7, #12]
 8005a74:	60b9      	str	r1, [r7, #8]
 8005a76:	4613      	mov	r3, r2
 8005a78:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d101      	bne.n	8005a84 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8005a80:	2302      	movs	r3, #2
 8005a82:	e029      	b.n	8005ad8 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	79fa      	ldrb	r2, [r7, #7]
 8005a88:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	2200      	movs	r2, #0
 8005a90:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2200      	movs	r2, #0
 8005a98:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8005a9c:	68f8      	ldr	r0, [r7, #12]
 8005a9e:	f000 f81f 	bl	8005ae0 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	2200      	movs	r2, #0
 8005aae:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	2200      	movs	r2, #0
 8005abe:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8005ac2:	68bb      	ldr	r3, [r7, #8]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d003      	beq.n	8005ad0 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	68ba      	ldr	r2, [r7, #8]
 8005acc:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8005ad0:	68f8      	ldr	r0, [r7, #12]
 8005ad2:	f001 fc93 	bl	80073fc <USBH_LL_Init>

  return USBH_OK;
 8005ad6:	2300      	movs	r3, #0
}
 8005ad8:	4618      	mov	r0, r3
 8005ada:	3710      	adds	r7, #16
 8005adc:	46bd      	mov	sp, r7
 8005ade:	bd80      	pop	{r7, pc}

08005ae0 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8005ae0:	b480      	push	{r7}
 8005ae2:	b085      	sub	sp, #20
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8005ae8:	2300      	movs	r3, #0
 8005aea:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8005aec:	2300      	movs	r3, #0
 8005aee:	60fb      	str	r3, [r7, #12]
 8005af0:	e009      	b.n	8005b06 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8005af2:	687a      	ldr	r2, [r7, #4]
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	33e0      	adds	r3, #224	; 0xe0
 8005af8:	009b      	lsls	r3, r3, #2
 8005afa:	4413      	add	r3, r2
 8005afc:	2200      	movs	r2, #0
 8005afe:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	3301      	adds	r3, #1
 8005b04:	60fb      	str	r3, [r7, #12]
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	2b0e      	cmp	r3, #14
 8005b0a:	d9f2      	bls.n	8005af2 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	60fb      	str	r3, [r7, #12]
 8005b10:	e009      	b.n	8005b26 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8005b12:	687a      	ldr	r2, [r7, #4]
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	4413      	add	r3, r2
 8005b18:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	3301      	adds	r3, #1
 8005b24:	60fb      	str	r3, [r7, #12]
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b2c:	d3f1      	bcc.n	8005b12 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2200      	movs	r2, #0
 8005b32:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2200      	movs	r2, #0
 8005b38:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2201      	movs	r2, #1
 8005b3e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2200      	movs	r2, #0
 8005b44:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2240      	movs	r2, #64	; 0x40
 8005b52:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2200      	movs	r2, #0
 8005b58:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2201      	movs	r2, #1
 8005b66:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2200      	movs	r2, #0
 8005b76:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8005b7a:	2300      	movs	r3, #0
}
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	3714      	adds	r7, #20
 8005b80:	46bd      	mov	sp, r7
 8005b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b86:	4770      	bx	lr

08005b88 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b085      	sub	sp, #20
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
 8005b90:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8005b92:	2300      	movs	r3, #0
 8005b94:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d016      	beq.n	8005bca <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d10e      	bne.n	8005bc4 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8005bac:	1c59      	adds	r1, r3, #1
 8005bae:	687a      	ldr	r2, [r7, #4]
 8005bb0:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8005bb4:	687a      	ldr	r2, [r7, #4]
 8005bb6:	33de      	adds	r3, #222	; 0xde
 8005bb8:	6839      	ldr	r1, [r7, #0]
 8005bba:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	73fb      	strb	r3, [r7, #15]
 8005bc2:	e004      	b.n	8005bce <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8005bc4:	2302      	movs	r3, #2
 8005bc6:	73fb      	strb	r3, [r7, #15]
 8005bc8:	e001      	b.n	8005bce <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8005bca:	2302      	movs	r3, #2
 8005bcc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005bce:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	3714      	adds	r7, #20
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bda:	4770      	bx	lr

08005bdc <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8005bdc:	b480      	push	{r7}
 8005bde:	b085      	sub	sp, #20
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
 8005be4:	460b      	mov	r3, r1
 8005be6:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8005be8:	2300      	movs	r3, #0
 8005bea:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8005bf2:	78fa      	ldrb	r2, [r7, #3]
 8005bf4:	429a      	cmp	r2, r3
 8005bf6:	d204      	bcs.n	8005c02 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	78fa      	ldrb	r2, [r7, #3]
 8005bfc:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8005c00:	e001      	b.n	8005c06 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8005c02:	2302      	movs	r3, #2
 8005c04:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005c06:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c08:	4618      	mov	r0, r3
 8005c0a:	3714      	adds	r7, #20
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c12:	4770      	bx	lr

08005c14 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b087      	sub	sp, #28
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
 8005c1c:	4608      	mov	r0, r1
 8005c1e:	4611      	mov	r1, r2
 8005c20:	461a      	mov	r2, r3
 8005c22:	4603      	mov	r3, r0
 8005c24:	70fb      	strb	r3, [r7, #3]
 8005c26:	460b      	mov	r3, r1
 8005c28:	70bb      	strb	r3, [r7, #2]
 8005c2a:	4613      	mov	r3, r2
 8005c2c:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 8005c32:	2300      	movs	r3, #0
 8005c34:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8005c3c:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8005c3e:	e025      	b.n	8005c8c <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8005c40:	7dfb      	ldrb	r3, [r7, #23]
 8005c42:	221a      	movs	r2, #26
 8005c44:	fb02 f303 	mul.w	r3, r2, r3
 8005c48:	3308      	adds	r3, #8
 8005c4a:	68fa      	ldr	r2, [r7, #12]
 8005c4c:	4413      	add	r3, r2
 8005c4e:	3302      	adds	r3, #2
 8005c50:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8005c52:	693b      	ldr	r3, [r7, #16]
 8005c54:	795b      	ldrb	r3, [r3, #5]
 8005c56:	78fa      	ldrb	r2, [r7, #3]
 8005c58:	429a      	cmp	r2, r3
 8005c5a:	d002      	beq.n	8005c62 <USBH_FindInterface+0x4e>
 8005c5c:	78fb      	ldrb	r3, [r7, #3]
 8005c5e:	2bff      	cmp	r3, #255	; 0xff
 8005c60:	d111      	bne.n	8005c86 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8005c62:	693b      	ldr	r3, [r7, #16]
 8005c64:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8005c66:	78ba      	ldrb	r2, [r7, #2]
 8005c68:	429a      	cmp	r2, r3
 8005c6a:	d002      	beq.n	8005c72 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8005c6c:	78bb      	ldrb	r3, [r7, #2]
 8005c6e:	2bff      	cmp	r3, #255	; 0xff
 8005c70:	d109      	bne.n	8005c86 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8005c72:	693b      	ldr	r3, [r7, #16]
 8005c74:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8005c76:	787a      	ldrb	r2, [r7, #1]
 8005c78:	429a      	cmp	r2, r3
 8005c7a:	d002      	beq.n	8005c82 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8005c7c:	787b      	ldrb	r3, [r7, #1]
 8005c7e:	2bff      	cmp	r3, #255	; 0xff
 8005c80:	d101      	bne.n	8005c86 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8005c82:	7dfb      	ldrb	r3, [r7, #23]
 8005c84:	e006      	b.n	8005c94 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8005c86:	7dfb      	ldrb	r3, [r7, #23]
 8005c88:	3301      	adds	r3, #1
 8005c8a:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8005c8c:	7dfb      	ldrb	r3, [r7, #23]
 8005c8e:	2b01      	cmp	r3, #1
 8005c90:	d9d6      	bls.n	8005c40 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8005c92:	23ff      	movs	r3, #255	; 0xff
}
 8005c94:	4618      	mov	r0, r3
 8005c96:	371c      	adds	r7, #28
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9e:	4770      	bx	lr

08005ca0 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b082      	sub	sp, #8
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8005ca8:	6878      	ldr	r0, [r7, #4]
 8005caa:	f001 fbe3 	bl	8007474 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 8005cae:	2101      	movs	r1, #1
 8005cb0:	6878      	ldr	r0, [r7, #4]
 8005cb2:	f001 fcfc 	bl	80076ae <USBH_LL_DriverVBUS>

  return USBH_OK;
 8005cb6:	2300      	movs	r3, #0
}
 8005cb8:	4618      	mov	r0, r3
 8005cba:	3708      	adds	r7, #8
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	bd80      	pop	{r7, pc}

08005cc0 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b088      	sub	sp, #32
 8005cc4:	af04      	add	r7, sp, #16
 8005cc6:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8005cc8:	2302      	movs	r3, #2
 8005cca:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8005ccc:	2300      	movs	r3, #0
 8005cce:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8005cd6:	b2db      	uxtb	r3, r3
 8005cd8:	2b01      	cmp	r3, #1
 8005cda:	d102      	bne.n	8005ce2 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2203      	movs	r2, #3
 8005ce0:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	781b      	ldrb	r3, [r3, #0]
 8005ce6:	b2db      	uxtb	r3, r3
 8005ce8:	2b0b      	cmp	r3, #11
 8005cea:	f200 81b3 	bhi.w	8006054 <USBH_Process+0x394>
 8005cee:	a201      	add	r2, pc, #4	; (adr r2, 8005cf4 <USBH_Process+0x34>)
 8005cf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cf4:	08005d25 	.word	0x08005d25
 8005cf8:	08005d57 	.word	0x08005d57
 8005cfc:	08005dbf 	.word	0x08005dbf
 8005d00:	08005fef 	.word	0x08005fef
 8005d04:	08006055 	.word	0x08006055
 8005d08:	08005e63 	.word	0x08005e63
 8005d0c:	08005f95 	.word	0x08005f95
 8005d10:	08005e99 	.word	0x08005e99
 8005d14:	08005eb9 	.word	0x08005eb9
 8005d18:	08005ed9 	.word	0x08005ed9
 8005d1c:	08005f07 	.word	0x08005f07
 8005d20:	08005fd7 	.word	0x08005fd7
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8005d2a:	b2db      	uxtb	r3, r3
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	f000 8193 	beq.w	8006058 <USBH_Process+0x398>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2201      	movs	r2, #1
 8005d36:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8005d38:	20c8      	movs	r0, #200	; 0xc8
 8005d3a:	f001 fcff 	bl	800773c <USBH_Delay>
        USBH_LL_ResetPort(phost);
 8005d3e:	6878      	ldr	r0, [r7, #4]
 8005d40:	f001 fbf5 	bl	800752e <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2200      	movs	r2, #0
 8005d48:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2200      	movs	r2, #0
 8005d50:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8005d54:	e180      	b.n	8006058 <USBH_Process+0x398>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8005d5c:	2b01      	cmp	r3, #1
 8005d5e:	d107      	bne.n	8005d70 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2200      	movs	r2, #0
 8005d64:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2202      	movs	r2, #2
 8005d6c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8005d6e:	e182      	b.n	8006076 <USBH_Process+0x3b6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8005d76:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005d7a:	d914      	bls.n	8005da6 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8005d82:	3301      	adds	r3, #1
 8005d84:	b2da      	uxtb	r2, r3
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8005d92:	2b03      	cmp	r3, #3
 8005d94:	d903      	bls.n	8005d9e <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	220d      	movs	r2, #13
 8005d9a:	701a      	strb	r2, [r3, #0]
      break;
 8005d9c:	e16b      	b.n	8006076 <USBH_Process+0x3b6>
            phost->gState = HOST_IDLE;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2200      	movs	r2, #0
 8005da2:	701a      	strb	r2, [r3, #0]
      break;
 8005da4:	e167      	b.n	8006076 <USBH_Process+0x3b6>
          phost->Timeout += 10U;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8005dac:	f103 020a 	add.w	r2, r3, #10
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 8005db6:	200a      	movs	r0, #10
 8005db8:	f001 fcc0 	bl	800773c <USBH_Delay>
      break;
 8005dbc:	e15b      	b.n	8006076 <USBH_Process+0x3b6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d005      	beq.n	8005dd4 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8005dce:	2104      	movs	r1, #4
 8005dd0:	6878      	ldr	r0, [r7, #4]
 8005dd2:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8005dd4:	2064      	movs	r0, #100	; 0x64
 8005dd6:	f001 fcb1 	bl	800773c <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 8005dda:	6878      	ldr	r0, [r7, #4]
 8005ddc:	f001 fb80 	bl	80074e0 <USBH_LL_GetSpeed>
 8005de0:	4603      	mov	r3, r0
 8005de2:	461a      	mov	r2, r3
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2205      	movs	r2, #5
 8005dee:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8005df0:	2100      	movs	r1, #0
 8005df2:	6878      	ldr	r0, [r7, #4]
 8005df4:	f001 f92f 	bl	8007056 <USBH_AllocPipe>
 8005df8:	4603      	mov	r3, r0
 8005dfa:	461a      	mov	r2, r3
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8005e00:	2180      	movs	r1, #128	; 0x80
 8005e02:	6878      	ldr	r0, [r7, #4]
 8005e04:	f001 f927 	bl	8007056 <USBH_AllocPipe>
 8005e08:	4603      	mov	r3, r0
 8005e0a:	461a      	mov	r2, r3
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	7919      	ldrb	r1, [r3, #4]
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8005e20:	687a      	ldr	r2, [r7, #4]
 8005e22:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8005e24:	b292      	uxth	r2, r2
 8005e26:	9202      	str	r2, [sp, #8]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	9201      	str	r2, [sp, #4]
 8005e2c:	9300      	str	r3, [sp, #0]
 8005e2e:	4603      	mov	r3, r0
 8005e30:	2280      	movs	r2, #128	; 0x80
 8005e32:	6878      	ldr	r0, [r7, #4]
 8005e34:	f001 f8e0 	bl	8006ff8 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	7959      	ldrb	r1, [r3, #5]
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8005e48:	687a      	ldr	r2, [r7, #4]
 8005e4a:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8005e4c:	b292      	uxth	r2, r2
 8005e4e:	9202      	str	r2, [sp, #8]
 8005e50:	2200      	movs	r2, #0
 8005e52:	9201      	str	r2, [sp, #4]
 8005e54:	9300      	str	r3, [sp, #0]
 8005e56:	4603      	mov	r3, r0
 8005e58:	2200      	movs	r2, #0
 8005e5a:	6878      	ldr	r0, [r7, #4]
 8005e5c:	f001 f8cc 	bl	8006ff8 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8005e60:	e109      	b.n	8006076 <USBH_Process+0x3b6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8005e62:	6878      	ldr	r0, [r7, #4]
 8005e64:	f000 f90c 	bl	8006080 <USBH_HandleEnum>
 8005e68:	4603      	mov	r3, r0
 8005e6a:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8005e6c:	7bbb      	ldrb	r3, [r7, #14]
 8005e6e:	b2db      	uxtb	r3, r3
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	f040 80f3 	bne.w	800605c <USBH_Process+0x39c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8005e84:	2b01      	cmp	r3, #1
 8005e86:	d103      	bne.n	8005e90 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2208      	movs	r2, #8
 8005e8c:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8005e8e:	e0e5      	b.n	800605c <USBH_Process+0x39c>
          phost->gState = HOST_INPUT;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2207      	movs	r2, #7
 8005e94:	701a      	strb	r2, [r3, #0]
      break;
 8005e96:	e0e1      	b.n	800605c <USBH_Process+0x39c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	f000 80de 	beq.w	8006060 <USBH_Process+0x3a0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8005eaa:	2101      	movs	r1, #1
 8005eac:	6878      	ldr	r0, [r7, #4]
 8005eae:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2208      	movs	r2, #8
 8005eb4:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8005eb6:	e0d3      	b.n	8006060 <USBH_Process+0x3a0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8005ebe:	b29b      	uxth	r3, r3
 8005ec0:	4619      	mov	r1, r3
 8005ec2:	6878      	ldr	r0, [r7, #4]
 8005ec4:	f000 fc20 	bl	8006708 <USBH_SetCfg>
 8005ec8:	4603      	mov	r3, r0
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	f040 80ca 	bne.w	8006064 <USBH_Process+0x3a4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2209      	movs	r2, #9
 8005ed4:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8005ed6:	e0c5      	b.n	8006064 <USBH_Process+0x3a4>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 8005ede:	f003 0320 	and.w	r3, r3, #32
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d00b      	beq.n	8005efe <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 8005ee6:	2101      	movs	r1, #1
 8005ee8:	6878      	ldr	r0, [r7, #4]
 8005eea:	f000 fc30 	bl	800674e <USBH_SetFeature>
 8005eee:	4603      	mov	r3, r0
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	f040 80b9 	bne.w	8006068 <USBH_Process+0x3a8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	220a      	movs	r2, #10
 8005efa:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8005efc:	e0b4      	b.n	8006068 <USBH_Process+0x3a8>
        phost->gState = HOST_CHECK_CLASS;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	220a      	movs	r2, #10
 8005f02:	701a      	strb	r2, [r3, #0]
      break;
 8005f04:	e0b0      	b.n	8006068 <USBH_Process+0x3a8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	f000 80ad 	beq.w	800606c <USBH_Process+0x3ac>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2200      	movs	r2, #0
 8005f16:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	73fb      	strb	r3, [r7, #15]
 8005f1e:	e016      	b.n	8005f4e <USBH_Process+0x28e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8005f20:	7bfa      	ldrb	r2, [r7, #15]
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	32de      	adds	r2, #222	; 0xde
 8005f26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f2a:	791a      	ldrb	r2, [r3, #4]
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8005f32:	429a      	cmp	r2, r3
 8005f34:	d108      	bne.n	8005f48 <USBH_Process+0x288>
          {
            phost->pActiveClass = phost->pClass[idx];
 8005f36:	7bfa      	ldrb	r2, [r7, #15]
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	32de      	adds	r2, #222	; 0xde
 8005f3c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8005f46:	e005      	b.n	8005f54 <USBH_Process+0x294>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8005f48:	7bfb      	ldrb	r3, [r7, #15]
 8005f4a:	3301      	adds	r3, #1
 8005f4c:	73fb      	strb	r3, [r7, #15]
 8005f4e:	7bfb      	ldrb	r3, [r7, #15]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d0e5      	beq.n	8005f20 <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d016      	beq.n	8005f8c <USBH_Process+0x2cc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005f64:	689b      	ldr	r3, [r3, #8]
 8005f66:	6878      	ldr	r0, [r7, #4]
 8005f68:	4798      	blx	r3
 8005f6a:	4603      	mov	r3, r0
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d109      	bne.n	8005f84 <USBH_Process+0x2c4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2206      	movs	r2, #6
 8005f74:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8005f7c:	2103      	movs	r1, #3
 8005f7e:	6878      	ldr	r0, [r7, #4]
 8005f80:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8005f82:	e073      	b.n	800606c <USBH_Process+0x3ac>
            phost->gState = HOST_ABORT_STATE;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	220d      	movs	r2, #13
 8005f88:	701a      	strb	r2, [r3, #0]
      break;
 8005f8a:	e06f      	b.n	800606c <USBH_Process+0x3ac>
          phost->gState = HOST_ABORT_STATE;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	220d      	movs	r2, #13
 8005f90:	701a      	strb	r2, [r3, #0]
      break;
 8005f92:	e06b      	b.n	800606c <USBH_Process+0x3ac>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d017      	beq.n	8005fce <USBH_Process+0x30e>
      {
        status = phost->pActiveClass->Requests(phost);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005fa4:	691b      	ldr	r3, [r3, #16]
 8005fa6:	6878      	ldr	r0, [r7, #4]
 8005fa8:	4798      	blx	r3
 8005faa:	4603      	mov	r3, r0
 8005fac:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8005fae:	7bbb      	ldrb	r3, [r7, #14]
 8005fb0:	b2db      	uxtb	r3, r3
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d103      	bne.n	8005fbe <USBH_Process+0x2fe>
        {
          phost->gState = HOST_CLASS;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	220b      	movs	r2, #11
 8005fba:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8005fbc:	e058      	b.n	8006070 <USBH_Process+0x3b0>
        else if (status == USBH_FAIL)
 8005fbe:	7bbb      	ldrb	r3, [r7, #14]
 8005fc0:	b2db      	uxtb	r3, r3
 8005fc2:	2b02      	cmp	r3, #2
 8005fc4:	d154      	bne.n	8006070 <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	220d      	movs	r2, #13
 8005fca:	701a      	strb	r2, [r3, #0]
      break;
 8005fcc:	e050      	b.n	8006070 <USBH_Process+0x3b0>
        phost->gState = HOST_ABORT_STATE;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	220d      	movs	r2, #13
 8005fd2:	701a      	strb	r2, [r3, #0]
      break;
 8005fd4:	e04c      	b.n	8006070 <USBH_Process+0x3b0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d049      	beq.n	8006074 <USBH_Process+0x3b4>
      {
        phost->pActiveClass->BgndProcess(phost);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005fe6:	695b      	ldr	r3, [r3, #20]
 8005fe8:	6878      	ldr	r0, [r7, #4]
 8005fea:	4798      	blx	r3
      }
      break;
 8005fec:	e042      	b.n	8006074 <USBH_Process+0x3b4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 8005ff6:	6878      	ldr	r0, [r7, #4]
 8005ff8:	f7ff fd72 	bl	8005ae0 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006002:	2b00      	cmp	r3, #0
 8006004:	d009      	beq.n	800601a <USBH_Process+0x35a>
      {
        phost->pActiveClass->DeInit(phost);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800600c:	68db      	ldr	r3, [r3, #12]
 800600e:	6878      	ldr	r0, [r7, #4]
 8006010:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2200      	movs	r2, #0
 8006016:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006020:	2b00      	cmp	r3, #0
 8006022:	d005      	beq.n	8006030 <USBH_Process+0x370>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800602a:	2105      	movs	r1, #5
 800602c:	6878      	ldr	r0, [r7, #4]
 800602e:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8006036:	b2db      	uxtb	r3, r3
 8006038:	2b01      	cmp	r3, #1
 800603a:	d107      	bne.n	800604c <USBH_Process+0x38c>
      {
        phost->device.is_ReEnumerated = 0U;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2200      	movs	r2, #0
 8006040:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 8006044:	6878      	ldr	r0, [r7, #4]
 8006046:	f7ff fe2b 	bl	8005ca0 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800604a:	e014      	b.n	8006076 <USBH_Process+0x3b6>
        USBH_LL_Start(phost);
 800604c:	6878      	ldr	r0, [r7, #4]
 800604e:	f001 fa11 	bl	8007474 <USBH_LL_Start>
      break;
 8006052:	e010      	b.n	8006076 <USBH_Process+0x3b6>

    case HOST_ABORT_STATE:
    default :
      break;
 8006054:	bf00      	nop
 8006056:	e00e      	b.n	8006076 <USBH_Process+0x3b6>
      break;
 8006058:	bf00      	nop
 800605a:	e00c      	b.n	8006076 <USBH_Process+0x3b6>
      break;
 800605c:	bf00      	nop
 800605e:	e00a      	b.n	8006076 <USBH_Process+0x3b6>
    break;
 8006060:	bf00      	nop
 8006062:	e008      	b.n	8006076 <USBH_Process+0x3b6>
      break;
 8006064:	bf00      	nop
 8006066:	e006      	b.n	8006076 <USBH_Process+0x3b6>
      break;
 8006068:	bf00      	nop
 800606a:	e004      	b.n	8006076 <USBH_Process+0x3b6>
      break;
 800606c:	bf00      	nop
 800606e:	e002      	b.n	8006076 <USBH_Process+0x3b6>
      break;
 8006070:	bf00      	nop
 8006072:	e000      	b.n	8006076 <USBH_Process+0x3b6>
      break;
 8006074:	bf00      	nop
  }
  return USBH_OK;
 8006076:	2300      	movs	r3, #0
}
 8006078:	4618      	mov	r0, r3
 800607a:	3710      	adds	r7, #16
 800607c:	46bd      	mov	sp, r7
 800607e:	bd80      	pop	{r7, pc}

08006080 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8006080:	b580      	push	{r7, lr}
 8006082:	b088      	sub	sp, #32
 8006084:	af04      	add	r7, sp, #16
 8006086:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8006088:	2301      	movs	r3, #1
 800608a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800608c:	2301      	movs	r3, #1
 800608e:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	785b      	ldrb	r3, [r3, #1]
 8006094:	2b07      	cmp	r3, #7
 8006096:	f200 81c1 	bhi.w	800641c <USBH_HandleEnum+0x39c>
 800609a:	a201      	add	r2, pc, #4	; (adr r2, 80060a0 <USBH_HandleEnum+0x20>)
 800609c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060a0:	080060c1 	.word	0x080060c1
 80060a4:	0800617f 	.word	0x0800617f
 80060a8:	080061e9 	.word	0x080061e9
 80060ac:	08006277 	.word	0x08006277
 80060b0:	080062e1 	.word	0x080062e1
 80060b4:	08006351 	.word	0x08006351
 80060b8:	08006397 	.word	0x08006397
 80060bc:	080063dd 	.word	0x080063dd
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80060c0:	2108      	movs	r1, #8
 80060c2:	6878      	ldr	r0, [r7, #4]
 80060c4:	f000 fa50 	bl	8006568 <USBH_Get_DevDesc>
 80060c8:	4603      	mov	r3, r0
 80060ca:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80060cc:	7bbb      	ldrb	r3, [r7, #14]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d130      	bne.n	8006134 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2201      	movs	r2, #1
 80060e0:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	7919      	ldrb	r1, [r3, #4]
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 80060f2:	687a      	ldr	r2, [r7, #4]
 80060f4:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80060f6:	b292      	uxth	r2, r2
 80060f8:	9202      	str	r2, [sp, #8]
 80060fa:	2200      	movs	r2, #0
 80060fc:	9201      	str	r2, [sp, #4]
 80060fe:	9300      	str	r3, [sp, #0]
 8006100:	4603      	mov	r3, r0
 8006102:	2280      	movs	r2, #128	; 0x80
 8006104:	6878      	ldr	r0, [r7, #4]
 8006106:	f000 ff77 	bl	8006ff8 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	7959      	ldrb	r1, [r3, #5]
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800611a:	687a      	ldr	r2, [r7, #4]
 800611c:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800611e:	b292      	uxth	r2, r2
 8006120:	9202      	str	r2, [sp, #8]
 8006122:	2200      	movs	r2, #0
 8006124:	9201      	str	r2, [sp, #4]
 8006126:	9300      	str	r3, [sp, #0]
 8006128:	4603      	mov	r3, r0
 800612a:	2200      	movs	r2, #0
 800612c:	6878      	ldr	r0, [r7, #4]
 800612e:	f000 ff63 	bl	8006ff8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8006132:	e175      	b.n	8006420 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006134:	7bbb      	ldrb	r3, [r7, #14]
 8006136:	2b03      	cmp	r3, #3
 8006138:	f040 8172 	bne.w	8006420 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006142:	3301      	adds	r3, #1
 8006144:	b2da      	uxtb	r2, r3
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006152:	2b03      	cmp	r3, #3
 8006154:	d903      	bls.n	800615e <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	220d      	movs	r2, #13
 800615a:	701a      	strb	r2, [r3, #0]
      break;
 800615c:	e160      	b.n	8006420 <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	795b      	ldrb	r3, [r3, #5]
 8006162:	4619      	mov	r1, r3
 8006164:	6878      	ldr	r0, [r7, #4]
 8006166:	f000 ff97 	bl	8007098 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	791b      	ldrb	r3, [r3, #4]
 800616e:	4619      	mov	r1, r3
 8006170:	6878      	ldr	r0, [r7, #4]
 8006172:	f000 ff91 	bl	8007098 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2200      	movs	r2, #0
 800617a:	701a      	strb	r2, [r3, #0]
      break;
 800617c:	e150      	b.n	8006420 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800617e:	2112      	movs	r1, #18
 8006180:	6878      	ldr	r0, [r7, #4]
 8006182:	f000 f9f1 	bl	8006568 <USBH_Get_DevDesc>
 8006186:	4603      	mov	r3, r0
 8006188:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800618a:	7bbb      	ldrb	r3, [r7, #14]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d103      	bne.n	8006198 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2202      	movs	r2, #2
 8006194:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006196:	e145      	b.n	8006424 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006198:	7bbb      	ldrb	r3, [r7, #14]
 800619a:	2b03      	cmp	r3, #3
 800619c:	f040 8142 	bne.w	8006424 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80061a6:	3301      	adds	r3, #1
 80061a8:	b2da      	uxtb	r2, r3
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80061b6:	2b03      	cmp	r3, #3
 80061b8:	d903      	bls.n	80061c2 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	220d      	movs	r2, #13
 80061be:	701a      	strb	r2, [r3, #0]
      break;
 80061c0:	e130      	b.n	8006424 <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	795b      	ldrb	r3, [r3, #5]
 80061c6:	4619      	mov	r1, r3
 80061c8:	6878      	ldr	r0, [r7, #4]
 80061ca:	f000 ff65 	bl	8007098 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	791b      	ldrb	r3, [r3, #4]
 80061d2:	4619      	mov	r1, r3
 80061d4:	6878      	ldr	r0, [r7, #4]
 80061d6:	f000 ff5f 	bl	8007098 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2200      	movs	r2, #0
 80061de:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2200      	movs	r2, #0
 80061e4:	701a      	strb	r2, [r3, #0]
      break;
 80061e6:	e11d      	b.n	8006424 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80061e8:	2101      	movs	r1, #1
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	f000 fa68 	bl	80066c0 <USBH_SetAddress>
 80061f0:	4603      	mov	r3, r0
 80061f2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80061f4:	7bbb      	ldrb	r3, [r7, #14]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d132      	bne.n	8006260 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 80061fa:	2002      	movs	r0, #2
 80061fc:	f001 fa9e 	bl	800773c <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2201      	movs	r2, #1
 8006204:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2203      	movs	r2, #3
 800620c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	7919      	ldrb	r1, [r3, #4]
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800621e:	687a      	ldr	r2, [r7, #4]
 8006220:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8006222:	b292      	uxth	r2, r2
 8006224:	9202      	str	r2, [sp, #8]
 8006226:	2200      	movs	r2, #0
 8006228:	9201      	str	r2, [sp, #4]
 800622a:	9300      	str	r3, [sp, #0]
 800622c:	4603      	mov	r3, r0
 800622e:	2280      	movs	r2, #128	; 0x80
 8006230:	6878      	ldr	r0, [r7, #4]
 8006232:	f000 fee1 	bl	8006ff8 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	7959      	ldrb	r1, [r3, #5]
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8006246:	687a      	ldr	r2, [r7, #4]
 8006248:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800624a:	b292      	uxth	r2, r2
 800624c:	9202      	str	r2, [sp, #8]
 800624e:	2200      	movs	r2, #0
 8006250:	9201      	str	r2, [sp, #4]
 8006252:	9300      	str	r3, [sp, #0]
 8006254:	4603      	mov	r3, r0
 8006256:	2200      	movs	r2, #0
 8006258:	6878      	ldr	r0, [r7, #4]
 800625a:	f000 fecd 	bl	8006ff8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800625e:	e0e3      	b.n	8006428 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006260:	7bbb      	ldrb	r3, [r7, #14]
 8006262:	2b03      	cmp	r3, #3
 8006264:	f040 80e0 	bne.w	8006428 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	220d      	movs	r2, #13
 800626c:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2200      	movs	r2, #0
 8006272:	705a      	strb	r2, [r3, #1]
      break;
 8006274:	e0d8      	b.n	8006428 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8006276:	2109      	movs	r1, #9
 8006278:	6878      	ldr	r0, [r7, #4]
 800627a:	f000 f99d 	bl	80065b8 <USBH_Get_CfgDesc>
 800627e:	4603      	mov	r3, r0
 8006280:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006282:	7bbb      	ldrb	r3, [r7, #14]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d103      	bne.n	8006290 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2204      	movs	r2, #4
 800628c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800628e:	e0cd      	b.n	800642c <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006290:	7bbb      	ldrb	r3, [r7, #14]
 8006292:	2b03      	cmp	r3, #3
 8006294:	f040 80ca 	bne.w	800642c <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800629e:	3301      	adds	r3, #1
 80062a0:	b2da      	uxtb	r2, r3
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80062ae:	2b03      	cmp	r3, #3
 80062b0:	d903      	bls.n	80062ba <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	220d      	movs	r2, #13
 80062b6:	701a      	strb	r2, [r3, #0]
      break;
 80062b8:	e0b8      	b.n	800642c <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	795b      	ldrb	r3, [r3, #5]
 80062be:	4619      	mov	r1, r3
 80062c0:	6878      	ldr	r0, [r7, #4]
 80062c2:	f000 fee9 	bl	8007098 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	791b      	ldrb	r3, [r3, #4]
 80062ca:	4619      	mov	r1, r3
 80062cc:	6878      	ldr	r0, [r7, #4]
 80062ce:	f000 fee3 	bl	8007098 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2200      	movs	r2, #0
 80062d6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2200      	movs	r2, #0
 80062dc:	701a      	strb	r2, [r3, #0]
      break;
 80062de:	e0a5      	b.n	800642c <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 80062e6:	4619      	mov	r1, r3
 80062e8:	6878      	ldr	r0, [r7, #4]
 80062ea:	f000 f965 	bl	80065b8 <USBH_Get_CfgDesc>
 80062ee:	4603      	mov	r3, r0
 80062f0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80062f2:	7bbb      	ldrb	r3, [r7, #14]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d103      	bne.n	8006300 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2205      	movs	r2, #5
 80062fc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80062fe:	e097      	b.n	8006430 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006300:	7bbb      	ldrb	r3, [r7, #14]
 8006302:	2b03      	cmp	r3, #3
 8006304:	f040 8094 	bne.w	8006430 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800630e:	3301      	adds	r3, #1
 8006310:	b2da      	uxtb	r2, r3
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800631e:	2b03      	cmp	r3, #3
 8006320:	d903      	bls.n	800632a <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	220d      	movs	r2, #13
 8006326:	701a      	strb	r2, [r3, #0]
      break;
 8006328:	e082      	b.n	8006430 <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	795b      	ldrb	r3, [r3, #5]
 800632e:	4619      	mov	r1, r3
 8006330:	6878      	ldr	r0, [r7, #4]
 8006332:	f000 feb1 	bl	8007098 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	791b      	ldrb	r3, [r3, #4]
 800633a:	4619      	mov	r1, r3
 800633c:	6878      	ldr	r0, [r7, #4]
 800633e:	f000 feab 	bl	8007098 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2200      	movs	r2, #0
 8006346:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2200      	movs	r2, #0
 800634c:	701a      	strb	r2, [r3, #0]
      break;
 800634e:	e06f      	b.n	8006430 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8006356:	2b00      	cmp	r3, #0
 8006358:	d019      	beq.n	800638e <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8006366:	23ff      	movs	r3, #255	; 0xff
 8006368:	6878      	ldr	r0, [r7, #4]
 800636a:	f000 f949 	bl	8006600 <USBH_Get_StringDesc>
 800636e:	4603      	mov	r3, r0
 8006370:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8006372:	7bbb      	ldrb	r3, [r7, #14]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d103      	bne.n	8006380 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2206      	movs	r2, #6
 800637c:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800637e:	e059      	b.n	8006434 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006380:	7bbb      	ldrb	r3, [r7, #14]
 8006382:	2b03      	cmp	r3, #3
 8006384:	d156      	bne.n	8006434 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2206      	movs	r2, #6
 800638a:	705a      	strb	r2, [r3, #1]
      break;
 800638c:	e052      	b.n	8006434 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2206      	movs	r2, #6
 8006392:	705a      	strb	r2, [r3, #1]
      break;
 8006394:	e04e      	b.n	8006434 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800639c:	2b00      	cmp	r3, #0
 800639e:	d019      	beq.n	80063d4 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80063ac:	23ff      	movs	r3, #255	; 0xff
 80063ae:	6878      	ldr	r0, [r7, #4]
 80063b0:	f000 f926 	bl	8006600 <USBH_Get_StringDesc>
 80063b4:	4603      	mov	r3, r0
 80063b6:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80063b8:	7bbb      	ldrb	r3, [r7, #14]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d103      	bne.n	80063c6 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2207      	movs	r2, #7
 80063c2:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 80063c4:	e038      	b.n	8006438 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80063c6:	7bbb      	ldrb	r3, [r7, #14]
 80063c8:	2b03      	cmp	r3, #3
 80063ca:	d135      	bne.n	8006438 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2207      	movs	r2, #7
 80063d0:	705a      	strb	r2, [r3, #1]
      break;
 80063d2:	e031      	b.n	8006438 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2207      	movs	r2, #7
 80063d8:	705a      	strb	r2, [r3, #1]
      break;
 80063da:	e02d      	b.n	8006438 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d017      	beq.n	8006416 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80063f2:	23ff      	movs	r3, #255	; 0xff
 80063f4:	6878      	ldr	r0, [r7, #4]
 80063f6:	f000 f903 	bl	8006600 <USBH_Get_StringDesc>
 80063fa:	4603      	mov	r3, r0
 80063fc:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80063fe:	7bbb      	ldrb	r3, [r7, #14]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d102      	bne.n	800640a <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8006404:	2300      	movs	r3, #0
 8006406:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8006408:	e018      	b.n	800643c <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800640a:	7bbb      	ldrb	r3, [r7, #14]
 800640c:	2b03      	cmp	r3, #3
 800640e:	d115      	bne.n	800643c <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 8006410:	2300      	movs	r3, #0
 8006412:	73fb      	strb	r3, [r7, #15]
      break;
 8006414:	e012      	b.n	800643c <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 8006416:	2300      	movs	r3, #0
 8006418:	73fb      	strb	r3, [r7, #15]
      break;
 800641a:	e00f      	b.n	800643c <USBH_HandleEnum+0x3bc>

    default:
      break;
 800641c:	bf00      	nop
 800641e:	e00e      	b.n	800643e <USBH_HandleEnum+0x3be>
      break;
 8006420:	bf00      	nop
 8006422:	e00c      	b.n	800643e <USBH_HandleEnum+0x3be>
      break;
 8006424:	bf00      	nop
 8006426:	e00a      	b.n	800643e <USBH_HandleEnum+0x3be>
      break;
 8006428:	bf00      	nop
 800642a:	e008      	b.n	800643e <USBH_HandleEnum+0x3be>
      break;
 800642c:	bf00      	nop
 800642e:	e006      	b.n	800643e <USBH_HandleEnum+0x3be>
      break;
 8006430:	bf00      	nop
 8006432:	e004      	b.n	800643e <USBH_HandleEnum+0x3be>
      break;
 8006434:	bf00      	nop
 8006436:	e002      	b.n	800643e <USBH_HandleEnum+0x3be>
      break;
 8006438:	bf00      	nop
 800643a:	e000      	b.n	800643e <USBH_HandleEnum+0x3be>
      break;
 800643c:	bf00      	nop
  }
  return Status;
 800643e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006440:	4618      	mov	r0, r3
 8006442:	3710      	adds	r7, #16
 8006444:	46bd      	mov	sp, r7
 8006446:	bd80      	pop	{r7, pc}

08006448 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8006448:	b480      	push	{r7}
 800644a:	b083      	sub	sp, #12
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
 8006450:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	683a      	ldr	r2, [r7, #0]
 8006456:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800645a:	bf00      	nop
 800645c:	370c      	adds	r7, #12
 800645e:	46bd      	mov	sp, r7
 8006460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006464:	4770      	bx	lr

08006466 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8006466:	b580      	push	{r7, lr}
 8006468:	b082      	sub	sp, #8
 800646a:	af00      	add	r7, sp, #0
 800646c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006474:	1c5a      	adds	r2, r3, #1
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800647c:	6878      	ldr	r0, [r7, #4]
 800647e:	f000 f804 	bl	800648a <USBH_HandleSof>
}
 8006482:	bf00      	nop
 8006484:	3708      	adds	r7, #8
 8006486:	46bd      	mov	sp, r7
 8006488:	bd80      	pop	{r7, pc}

0800648a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800648a:	b580      	push	{r7, lr}
 800648c:	b082      	sub	sp, #8
 800648e:	af00      	add	r7, sp, #0
 8006490:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	781b      	ldrb	r3, [r3, #0]
 8006496:	b2db      	uxtb	r3, r3
 8006498:	2b0b      	cmp	r3, #11
 800649a:	d10a      	bne.n	80064b2 <USBH_HandleSof+0x28>
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d005      	beq.n	80064b2 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80064ac:	699b      	ldr	r3, [r3, #24]
 80064ae:	6878      	ldr	r0, [r7, #4]
 80064b0:	4798      	blx	r3
  }
}
 80064b2:	bf00      	nop
 80064b4:	3708      	adds	r7, #8
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bd80      	pop	{r7, pc}

080064ba <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80064ba:	b480      	push	{r7}
 80064bc:	b083      	sub	sp, #12
 80064be:	af00      	add	r7, sp, #0
 80064c0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2201      	movs	r2, #1
 80064c6:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 80064ca:	bf00      	nop
}
 80064cc:	370c      	adds	r7, #12
 80064ce:	46bd      	mov	sp, r7
 80064d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d4:	4770      	bx	lr

080064d6 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80064d6:	b480      	push	{r7}
 80064d8:	b083      	sub	sp, #12
 80064da:	af00      	add	r7, sp, #0
 80064dc:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2200      	movs	r2, #0
 80064e2:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 80064e6:	bf00      	nop
}
 80064e8:	370c      	adds	r7, #12
 80064ea:	46bd      	mov	sp, r7
 80064ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f0:	4770      	bx	lr

080064f2 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80064f2:	b480      	push	{r7}
 80064f4:	b083      	sub	sp, #12
 80064f6:	af00      	add	r7, sp, #0
 80064f8:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2201      	movs	r2, #1
 80064fe:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2200      	movs	r2, #0
 8006506:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2200      	movs	r2, #0
 800650e:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8006512:	2300      	movs	r3, #0
}
 8006514:	4618      	mov	r0, r3
 8006516:	370c      	adds	r7, #12
 8006518:	46bd      	mov	sp, r7
 800651a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651e:	4770      	bx	lr

08006520 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b082      	sub	sp, #8
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2201      	movs	r2, #1
 800652c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2200      	movs	r2, #0
 8006534:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2200      	movs	r2, #0
 800653c:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 8006540:	6878      	ldr	r0, [r7, #4]
 8006542:	f000 ffb2 	bl	80074aa <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	791b      	ldrb	r3, [r3, #4]
 800654a:	4619      	mov	r1, r3
 800654c:	6878      	ldr	r0, [r7, #4]
 800654e:	f000 fda3 	bl	8007098 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	795b      	ldrb	r3, [r3, #5]
 8006556:	4619      	mov	r1, r3
 8006558:	6878      	ldr	r0, [r7, #4]
 800655a:	f000 fd9d 	bl	8007098 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800655e:	2300      	movs	r3, #0
}
 8006560:	4618      	mov	r0, r3
 8006562:	3708      	adds	r7, #8
 8006564:	46bd      	mov	sp, r7
 8006566:	bd80      	pop	{r7, pc}

08006568 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b086      	sub	sp, #24
 800656c:	af02      	add	r7, sp, #8
 800656e:	6078      	str	r0, [r7, #4]
 8006570:	460b      	mov	r3, r1
 8006572:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800657a:	78fb      	ldrb	r3, [r7, #3]
 800657c:	b29b      	uxth	r3, r3
 800657e:	9300      	str	r3, [sp, #0]
 8006580:	4613      	mov	r3, r2
 8006582:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006586:	2100      	movs	r1, #0
 8006588:	6878      	ldr	r0, [r7, #4]
 800658a:	f000 f864 	bl	8006656 <USBH_GetDescriptor>
 800658e:	4603      	mov	r3, r0
 8006590:	73fb      	strb	r3, [r7, #15]
 8006592:	7bfb      	ldrb	r3, [r7, #15]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d10a      	bne.n	80065ae <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	f203 3026 	addw	r0, r3, #806	; 0x326
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80065a4:	78fa      	ldrb	r2, [r7, #3]
 80065a6:	b292      	uxth	r2, r2
 80065a8:	4619      	mov	r1, r3
 80065aa:	f000 f918 	bl	80067de <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 80065ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80065b0:	4618      	mov	r0, r3
 80065b2:	3710      	adds	r7, #16
 80065b4:	46bd      	mov	sp, r7
 80065b6:	bd80      	pop	{r7, pc}

080065b8 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b086      	sub	sp, #24
 80065bc:	af02      	add	r7, sp, #8
 80065be:	6078      	str	r0, [r7, #4]
 80065c0:	460b      	mov	r3, r1
 80065c2:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	331c      	adds	r3, #28
 80065c8:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80065ca:	887b      	ldrh	r3, [r7, #2]
 80065cc:	9300      	str	r3, [sp, #0]
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80065d4:	2100      	movs	r1, #0
 80065d6:	6878      	ldr	r0, [r7, #4]
 80065d8:	f000 f83d 	bl	8006656 <USBH_GetDescriptor>
 80065dc:	4603      	mov	r3, r0
 80065de:	72fb      	strb	r3, [r7, #11]
 80065e0:	7afb      	ldrb	r3, [r7, #11]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d107      	bne.n	80065f6 <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	f503 734e 	add.w	r3, r3, #824	; 0x338
 80065ec:	887a      	ldrh	r2, [r7, #2]
 80065ee:	68f9      	ldr	r1, [r7, #12]
 80065f0:	4618      	mov	r0, r3
 80065f2:	f000 f964 	bl	80068be <USBH_ParseCfgDesc>
  }

  return status;
 80065f6:	7afb      	ldrb	r3, [r7, #11]
}
 80065f8:	4618      	mov	r0, r3
 80065fa:	3710      	adds	r7, #16
 80065fc:	46bd      	mov	sp, r7
 80065fe:	bd80      	pop	{r7, pc}

08006600 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8006600:	b580      	push	{r7, lr}
 8006602:	b088      	sub	sp, #32
 8006604:	af02      	add	r7, sp, #8
 8006606:	60f8      	str	r0, [r7, #12]
 8006608:	607a      	str	r2, [r7, #4]
 800660a:	461a      	mov	r2, r3
 800660c:	460b      	mov	r3, r1
 800660e:	72fb      	strb	r3, [r7, #11]
 8006610:	4613      	mov	r3, r2
 8006612:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 8006614:	7afb      	ldrb	r3, [r7, #11]
 8006616:	b29b      	uxth	r3, r3
 8006618:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800661c:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8006624:	893b      	ldrh	r3, [r7, #8]
 8006626:	9300      	str	r3, [sp, #0]
 8006628:	460b      	mov	r3, r1
 800662a:	2100      	movs	r1, #0
 800662c:	68f8      	ldr	r0, [r7, #12]
 800662e:	f000 f812 	bl	8006656 <USBH_GetDescriptor>
 8006632:	4603      	mov	r3, r0
 8006634:	75fb      	strb	r3, [r7, #23]
 8006636:	7dfb      	ldrb	r3, [r7, #23]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d107      	bne.n	800664c <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006642:	893a      	ldrh	r2, [r7, #8]
 8006644:	6879      	ldr	r1, [r7, #4]
 8006646:	4618      	mov	r0, r3
 8006648:	f000 fa37 	bl	8006aba <USBH_ParseStringDesc>
  }

  return status;
 800664c:	7dfb      	ldrb	r3, [r7, #23]
}
 800664e:	4618      	mov	r0, r3
 8006650:	3718      	adds	r7, #24
 8006652:	46bd      	mov	sp, r7
 8006654:	bd80      	pop	{r7, pc}

08006656 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8006656:	b580      	push	{r7, lr}
 8006658:	b084      	sub	sp, #16
 800665a:	af00      	add	r7, sp, #0
 800665c:	60f8      	str	r0, [r7, #12]
 800665e:	607b      	str	r3, [r7, #4]
 8006660:	460b      	mov	r3, r1
 8006662:	72fb      	strb	r3, [r7, #11]
 8006664:	4613      	mov	r3, r2
 8006666:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	789b      	ldrb	r3, [r3, #2]
 800666c:	2b01      	cmp	r3, #1
 800666e:	d11c      	bne.n	80066aa <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8006670:	7afb      	ldrb	r3, [r7, #11]
 8006672:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006676:	b2da      	uxtb	r2, r3
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	2206      	movs	r2, #6
 8006680:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	893a      	ldrh	r2, [r7, #8]
 8006686:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8006688:	893b      	ldrh	r3, [r7, #8]
 800668a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800668e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006692:	d104      	bne.n	800669e <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	f240 4209 	movw	r2, #1033	; 0x409
 800669a:	829a      	strh	r2, [r3, #20]
 800669c:	e002      	b.n	80066a4 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	2200      	movs	r2, #0
 80066a2:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	8b3a      	ldrh	r2, [r7, #24]
 80066a8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80066aa:	8b3b      	ldrh	r3, [r7, #24]
 80066ac:	461a      	mov	r2, r3
 80066ae:	6879      	ldr	r1, [r7, #4]
 80066b0:	68f8      	ldr	r0, [r7, #12]
 80066b2:	f000 fa50 	bl	8006b56 <USBH_CtlReq>
 80066b6:	4603      	mov	r3, r0
}
 80066b8:	4618      	mov	r0, r3
 80066ba:	3710      	adds	r7, #16
 80066bc:	46bd      	mov	sp, r7
 80066be:	bd80      	pop	{r7, pc}

080066c0 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b082      	sub	sp, #8
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
 80066c8:	460b      	mov	r3, r1
 80066ca:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	789b      	ldrb	r3, [r3, #2]
 80066d0:	2b01      	cmp	r3, #1
 80066d2:	d10f      	bne.n	80066f4 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2200      	movs	r2, #0
 80066d8:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2205      	movs	r2, #5
 80066de:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80066e0:	78fb      	ldrb	r3, [r7, #3]
 80066e2:	b29a      	uxth	r2, r3
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2200      	movs	r2, #0
 80066ec:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2200      	movs	r2, #0
 80066f2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 80066f4:	2200      	movs	r2, #0
 80066f6:	2100      	movs	r1, #0
 80066f8:	6878      	ldr	r0, [r7, #4]
 80066fa:	f000 fa2c 	bl	8006b56 <USBH_CtlReq>
 80066fe:	4603      	mov	r3, r0
}
 8006700:	4618      	mov	r0, r3
 8006702:	3708      	adds	r7, #8
 8006704:	46bd      	mov	sp, r7
 8006706:	bd80      	pop	{r7, pc}

08006708 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8006708:	b580      	push	{r7, lr}
 800670a:	b082      	sub	sp, #8
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
 8006710:	460b      	mov	r3, r1
 8006712:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	789b      	ldrb	r3, [r3, #2]
 8006718:	2b01      	cmp	r3, #1
 800671a:	d10e      	bne.n	800673a <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2200      	movs	r2, #0
 8006720:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2209      	movs	r2, #9
 8006726:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	887a      	ldrh	r2, [r7, #2]
 800672c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2200      	movs	r2, #0
 8006732:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2200      	movs	r2, #0
 8006738:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800673a:	2200      	movs	r2, #0
 800673c:	2100      	movs	r1, #0
 800673e:	6878      	ldr	r0, [r7, #4]
 8006740:	f000 fa09 	bl	8006b56 <USBH_CtlReq>
 8006744:	4603      	mov	r3, r0
}
 8006746:	4618      	mov	r0, r3
 8006748:	3708      	adds	r7, #8
 800674a:	46bd      	mov	sp, r7
 800674c:	bd80      	pop	{r7, pc}

0800674e <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800674e:	b580      	push	{r7, lr}
 8006750:	b082      	sub	sp, #8
 8006752:	af00      	add	r7, sp, #0
 8006754:	6078      	str	r0, [r7, #4]
 8006756:	460b      	mov	r3, r1
 8006758:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	789b      	ldrb	r3, [r3, #2]
 800675e:	2b01      	cmp	r3, #1
 8006760:	d10f      	bne.n	8006782 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2200      	movs	r2, #0
 8006766:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2203      	movs	r2, #3
 800676c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800676e:	78fb      	ldrb	r3, [r7, #3]
 8006770:	b29a      	uxth	r2, r3
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2200      	movs	r2, #0
 800677a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2200      	movs	r2, #0
 8006780:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8006782:	2200      	movs	r2, #0
 8006784:	2100      	movs	r1, #0
 8006786:	6878      	ldr	r0, [r7, #4]
 8006788:	f000 f9e5 	bl	8006b56 <USBH_CtlReq>
 800678c:	4603      	mov	r3, r0
}
 800678e:	4618      	mov	r0, r3
 8006790:	3708      	adds	r7, #8
 8006792:	46bd      	mov	sp, r7
 8006794:	bd80      	pop	{r7, pc}

08006796 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8006796:	b580      	push	{r7, lr}
 8006798:	b082      	sub	sp, #8
 800679a:	af00      	add	r7, sp, #0
 800679c:	6078      	str	r0, [r7, #4]
 800679e:	460b      	mov	r3, r1
 80067a0:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	789b      	ldrb	r3, [r3, #2]
 80067a6:	2b01      	cmp	r3, #1
 80067a8:	d10f      	bne.n	80067ca <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	2202      	movs	r2, #2
 80067ae:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2201      	movs	r2, #1
 80067b4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	2200      	movs	r2, #0
 80067ba:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80067bc:	78fb      	ldrb	r3, [r7, #3]
 80067be:	b29a      	uxth	r2, r3
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2200      	movs	r2, #0
 80067c8:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 80067ca:	2200      	movs	r2, #0
 80067cc:	2100      	movs	r1, #0
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f000 f9c1 	bl	8006b56 <USBH_CtlReq>
 80067d4:	4603      	mov	r3, r0
}
 80067d6:	4618      	mov	r0, r3
 80067d8:	3708      	adds	r7, #8
 80067da:	46bd      	mov	sp, r7
 80067dc:	bd80      	pop	{r7, pc}

080067de <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 80067de:	b480      	push	{r7}
 80067e0:	b085      	sub	sp, #20
 80067e2:	af00      	add	r7, sp, #0
 80067e4:	60f8      	str	r0, [r7, #12]
 80067e6:	60b9      	str	r1, [r7, #8]
 80067e8:	4613      	mov	r3, r2
 80067ea:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 80067ec:	68bb      	ldr	r3, [r7, #8]
 80067ee:	781a      	ldrb	r2, [r3, #0]
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 80067f4:	68bb      	ldr	r3, [r7, #8]
 80067f6:	785a      	ldrb	r2, [r3, #1]
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 80067fc:	68bb      	ldr	r3, [r7, #8]
 80067fe:	3302      	adds	r3, #2
 8006800:	781b      	ldrb	r3, [r3, #0]
 8006802:	b29a      	uxth	r2, r3
 8006804:	68bb      	ldr	r3, [r7, #8]
 8006806:	3303      	adds	r3, #3
 8006808:	781b      	ldrb	r3, [r3, #0]
 800680a:	b29b      	uxth	r3, r3
 800680c:	021b      	lsls	r3, r3, #8
 800680e:	b29b      	uxth	r3, r3
 8006810:	4313      	orrs	r3, r2
 8006812:	b29a      	uxth	r2, r3
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8006818:	68bb      	ldr	r3, [r7, #8]
 800681a:	791a      	ldrb	r2, [r3, #4]
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8006820:	68bb      	ldr	r3, [r7, #8]
 8006822:	795a      	ldrb	r2, [r3, #5]
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	799a      	ldrb	r2, [r3, #6]
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8006830:	68bb      	ldr	r3, [r7, #8]
 8006832:	79da      	ldrb	r2, [r3, #7]
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 8006838:	88fb      	ldrh	r3, [r7, #6]
 800683a:	2b08      	cmp	r3, #8
 800683c:	d939      	bls.n	80068b2 <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800683e:	68bb      	ldr	r3, [r7, #8]
 8006840:	3308      	adds	r3, #8
 8006842:	781b      	ldrb	r3, [r3, #0]
 8006844:	b29a      	uxth	r2, r3
 8006846:	68bb      	ldr	r3, [r7, #8]
 8006848:	3309      	adds	r3, #9
 800684a:	781b      	ldrb	r3, [r3, #0]
 800684c:	b29b      	uxth	r3, r3
 800684e:	021b      	lsls	r3, r3, #8
 8006850:	b29b      	uxth	r3, r3
 8006852:	4313      	orrs	r3, r2
 8006854:	b29a      	uxth	r2, r3
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800685a:	68bb      	ldr	r3, [r7, #8]
 800685c:	330a      	adds	r3, #10
 800685e:	781b      	ldrb	r3, [r3, #0]
 8006860:	b29a      	uxth	r2, r3
 8006862:	68bb      	ldr	r3, [r7, #8]
 8006864:	330b      	adds	r3, #11
 8006866:	781b      	ldrb	r3, [r3, #0]
 8006868:	b29b      	uxth	r3, r3
 800686a:	021b      	lsls	r3, r3, #8
 800686c:	b29b      	uxth	r3, r3
 800686e:	4313      	orrs	r3, r2
 8006870:	b29a      	uxth	r2, r3
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8006876:	68bb      	ldr	r3, [r7, #8]
 8006878:	330c      	adds	r3, #12
 800687a:	781b      	ldrb	r3, [r3, #0]
 800687c:	b29a      	uxth	r2, r3
 800687e:	68bb      	ldr	r3, [r7, #8]
 8006880:	330d      	adds	r3, #13
 8006882:	781b      	ldrb	r3, [r3, #0]
 8006884:	b29b      	uxth	r3, r3
 8006886:	021b      	lsls	r3, r3, #8
 8006888:	b29b      	uxth	r3, r3
 800688a:	4313      	orrs	r3, r2
 800688c:	b29a      	uxth	r2, r3
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 8006892:	68bb      	ldr	r3, [r7, #8]
 8006894:	7b9a      	ldrb	r2, [r3, #14]
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	7bda      	ldrb	r2, [r3, #15]
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 80068a2:	68bb      	ldr	r3, [r7, #8]
 80068a4:	7c1a      	ldrb	r2, [r3, #16]
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 80068aa:	68bb      	ldr	r3, [r7, #8]
 80068ac:	7c5a      	ldrb	r2, [r3, #17]
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	745a      	strb	r2, [r3, #17]
  }
}
 80068b2:	bf00      	nop
 80068b4:	3714      	adds	r7, #20
 80068b6:	46bd      	mov	sp, r7
 80068b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068bc:	4770      	bx	lr

080068be <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 80068be:	b580      	push	{r7, lr}
 80068c0:	b08a      	sub	sp, #40	; 0x28
 80068c2:	af00      	add	r7, sp, #0
 80068c4:	60f8      	str	r0, [r7, #12]
 80068c6:	60b9      	str	r1, [r7, #8]
 80068c8:	4613      	mov	r3, r2
 80068ca:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 80068d0:	2300      	movs	r3, #0
 80068d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 80068d6:	2300      	movs	r3, #0
 80068d8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 80068dc:	68bb      	ldr	r3, [r7, #8]
 80068de:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 80068e0:	68bb      	ldr	r3, [r7, #8]
 80068e2:	781a      	ldrb	r2, [r3, #0]
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 80068e8:	68bb      	ldr	r3, [r7, #8]
 80068ea:	785a      	ldrb	r2, [r3, #1]
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	3302      	adds	r3, #2
 80068f4:	781b      	ldrb	r3, [r3, #0]
 80068f6:	b29a      	uxth	r2, r3
 80068f8:	68bb      	ldr	r3, [r7, #8]
 80068fa:	3303      	adds	r3, #3
 80068fc:	781b      	ldrb	r3, [r3, #0]
 80068fe:	b29b      	uxth	r3, r3
 8006900:	021b      	lsls	r3, r3, #8
 8006902:	b29b      	uxth	r3, r3
 8006904:	4313      	orrs	r3, r2
 8006906:	b29a      	uxth	r2, r3
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800690c:	68bb      	ldr	r3, [r7, #8]
 800690e:	791a      	ldrb	r2, [r3, #4]
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8006914:	68bb      	ldr	r3, [r7, #8]
 8006916:	795a      	ldrb	r2, [r3, #5]
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800691c:	68bb      	ldr	r3, [r7, #8]
 800691e:	799a      	ldrb	r2, [r3, #6]
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8006924:	68bb      	ldr	r3, [r7, #8]
 8006926:	79da      	ldrb	r2, [r3, #7]
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800692c:	68bb      	ldr	r3, [r7, #8]
 800692e:	7a1a      	ldrb	r2, [r3, #8]
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8006934:	88fb      	ldrh	r3, [r7, #6]
 8006936:	2b09      	cmp	r3, #9
 8006938:	d95f      	bls.n	80069fa <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800693a:	2309      	movs	r3, #9
 800693c:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800693e:	2300      	movs	r3, #0
 8006940:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8006942:	e051      	b.n	80069e8 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8006944:	f107 0316 	add.w	r3, r7, #22
 8006948:	4619      	mov	r1, r3
 800694a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800694c:	f000 f8e8 	bl	8006b20 <USBH_GetNextDesc>
 8006950:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 8006952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006954:	785b      	ldrb	r3, [r3, #1]
 8006956:	2b04      	cmp	r3, #4
 8006958:	d146      	bne.n	80069e8 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800695a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800695e:	221a      	movs	r2, #26
 8006960:	fb02 f303 	mul.w	r3, r2, r3
 8006964:	3308      	adds	r3, #8
 8006966:	68fa      	ldr	r2, [r7, #12]
 8006968:	4413      	add	r3, r2
 800696a:	3302      	adds	r3, #2
 800696c:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800696e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006970:	69f8      	ldr	r0, [r7, #28]
 8006972:	f000 f846 	bl	8006a02 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8006976:	2300      	movs	r3, #0
 8006978:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 800697c:	2300      	movs	r3, #0
 800697e:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8006980:	e022      	b.n	80069c8 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8006982:	f107 0316 	add.w	r3, r7, #22
 8006986:	4619      	mov	r1, r3
 8006988:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800698a:	f000 f8c9 	bl	8006b20 <USBH_GetNextDesc>
 800698e:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 8006990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006992:	785b      	ldrb	r3, [r3, #1]
 8006994:	2b05      	cmp	r3, #5
 8006996:	d117      	bne.n	80069c8 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8006998:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800699c:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80069a0:	3201      	adds	r2, #1
 80069a2:	00d2      	lsls	r2, r2, #3
 80069a4:	211a      	movs	r1, #26
 80069a6:	fb01 f303 	mul.w	r3, r1, r3
 80069aa:	4413      	add	r3, r2
 80069ac:	3308      	adds	r3, #8
 80069ae:	68fa      	ldr	r2, [r7, #12]
 80069b0:	4413      	add	r3, r2
 80069b2:	3304      	adds	r3, #4
 80069b4:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 80069b6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80069b8:	69b8      	ldr	r0, [r7, #24]
 80069ba:	f000 f851 	bl	8006a60 <USBH_ParseEPDesc>
            ep_ix++;
 80069be:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80069c2:	3301      	adds	r3, #1
 80069c4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80069c8:	69fb      	ldr	r3, [r7, #28]
 80069ca:	791b      	ldrb	r3, [r3, #4]
 80069cc:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80069d0:	429a      	cmp	r2, r3
 80069d2:	d204      	bcs.n	80069de <USBH_ParseCfgDesc+0x120>
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	885a      	ldrh	r2, [r3, #2]
 80069d8:	8afb      	ldrh	r3, [r7, #22]
 80069da:	429a      	cmp	r2, r3
 80069dc:	d8d1      	bhi.n	8006982 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 80069de:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80069e2:	3301      	adds	r3, #1
 80069e4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80069e8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80069ec:	2b01      	cmp	r3, #1
 80069ee:	d804      	bhi.n	80069fa <USBH_ParseCfgDesc+0x13c>
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	885a      	ldrh	r2, [r3, #2]
 80069f4:	8afb      	ldrh	r3, [r7, #22]
 80069f6:	429a      	cmp	r2, r3
 80069f8:	d8a4      	bhi.n	8006944 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 80069fa:	bf00      	nop
 80069fc:	3728      	adds	r7, #40	; 0x28
 80069fe:	46bd      	mov	sp, r7
 8006a00:	bd80      	pop	{r7, pc}

08006a02 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8006a02:	b480      	push	{r7}
 8006a04:	b083      	sub	sp, #12
 8006a06:	af00      	add	r7, sp, #0
 8006a08:	6078      	str	r0, [r7, #4]
 8006a0a:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	781a      	ldrb	r2, [r3, #0]
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	785a      	ldrb	r2, [r3, #1]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	789a      	ldrb	r2, [r3, #2]
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	78da      	ldrb	r2, [r3, #3]
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	791a      	ldrb	r2, [r3, #4]
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	795a      	ldrb	r2, [r3, #5]
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	799a      	ldrb	r2, [r3, #6]
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	79da      	ldrb	r2, [r3, #7]
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	7a1a      	ldrb	r2, [r3, #8]
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	721a      	strb	r2, [r3, #8]
}
 8006a54:	bf00      	nop
 8006a56:	370c      	adds	r7, #12
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5e:	4770      	bx	lr

08006a60 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 8006a60:	b480      	push	{r7}
 8006a62:	b083      	sub	sp, #12
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
 8006a68:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	781a      	ldrb	r2, [r3, #0]
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	785a      	ldrb	r2, [r3, #1]
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	789a      	ldrb	r2, [r3, #2]
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	78da      	ldrb	r2, [r3, #3]
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	3304      	adds	r3, #4
 8006a8e:	781b      	ldrb	r3, [r3, #0]
 8006a90:	b29a      	uxth	r2, r3
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	3305      	adds	r3, #5
 8006a96:	781b      	ldrb	r3, [r3, #0]
 8006a98:	b29b      	uxth	r3, r3
 8006a9a:	021b      	lsls	r3, r3, #8
 8006a9c:	b29b      	uxth	r3, r3
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	b29a      	uxth	r2, r3
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	799a      	ldrb	r2, [r3, #6]
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	719a      	strb	r2, [r3, #6]
}
 8006aae:	bf00      	nop
 8006ab0:	370c      	adds	r7, #12
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab8:	4770      	bx	lr

08006aba <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8006aba:	b480      	push	{r7}
 8006abc:	b087      	sub	sp, #28
 8006abe:	af00      	add	r7, sp, #0
 8006ac0:	60f8      	str	r0, [r7, #12]
 8006ac2:	60b9      	str	r1, [r7, #8]
 8006ac4:	4613      	mov	r3, r2
 8006ac6:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	3301      	adds	r3, #1
 8006acc:	781b      	ldrb	r3, [r3, #0]
 8006ace:	2b03      	cmp	r3, #3
 8006ad0:	d120      	bne.n	8006b14 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	781b      	ldrb	r3, [r3, #0]
 8006ad6:	1e9a      	subs	r2, r3, #2
 8006ad8:	88fb      	ldrh	r3, [r7, #6]
 8006ada:	4293      	cmp	r3, r2
 8006adc:	bf28      	it	cs
 8006ade:	4613      	movcs	r3, r2
 8006ae0:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	3302      	adds	r3, #2
 8006ae6:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8006ae8:	2300      	movs	r3, #0
 8006aea:	82fb      	strh	r3, [r7, #22]
 8006aec:	e00b      	b.n	8006b06 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8006aee:	8afb      	ldrh	r3, [r7, #22]
 8006af0:	68fa      	ldr	r2, [r7, #12]
 8006af2:	4413      	add	r3, r2
 8006af4:	781a      	ldrb	r2, [r3, #0]
 8006af6:	68bb      	ldr	r3, [r7, #8]
 8006af8:	701a      	strb	r2, [r3, #0]
      pdest++;
 8006afa:	68bb      	ldr	r3, [r7, #8]
 8006afc:	3301      	adds	r3, #1
 8006afe:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8006b00:	8afb      	ldrh	r3, [r7, #22]
 8006b02:	3302      	adds	r3, #2
 8006b04:	82fb      	strh	r3, [r7, #22]
 8006b06:	8afa      	ldrh	r2, [r7, #22]
 8006b08:	8abb      	ldrh	r3, [r7, #20]
 8006b0a:	429a      	cmp	r2, r3
 8006b0c:	d3ef      	bcc.n	8006aee <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8006b0e:	68bb      	ldr	r3, [r7, #8]
 8006b10:	2200      	movs	r2, #0
 8006b12:	701a      	strb	r2, [r3, #0]
  }
}
 8006b14:	bf00      	nop
 8006b16:	371c      	adds	r7, #28
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1e:	4770      	bx	lr

08006b20 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 8006b20:	b480      	push	{r7}
 8006b22:	b085      	sub	sp, #20
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
 8006b28:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	881a      	ldrh	r2, [r3, #0]
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	781b      	ldrb	r3, [r3, #0]
 8006b32:	b29b      	uxth	r3, r3
 8006b34:	4413      	add	r3, r2
 8006b36:	b29a      	uxth	r2, r3
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	781b      	ldrb	r3, [r3, #0]
 8006b40:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	4413      	add	r3, r2
 8006b46:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8006b48:	68fb      	ldr	r3, [r7, #12]
}
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	3714      	adds	r7, #20
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b54:	4770      	bx	lr

08006b56 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8006b56:	b580      	push	{r7, lr}
 8006b58:	b086      	sub	sp, #24
 8006b5a:	af00      	add	r7, sp, #0
 8006b5c:	60f8      	str	r0, [r7, #12]
 8006b5e:	60b9      	str	r1, [r7, #8]
 8006b60:	4613      	mov	r3, r2
 8006b62:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8006b64:	2301      	movs	r3, #1
 8006b66:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	789b      	ldrb	r3, [r3, #2]
 8006b6c:	2b01      	cmp	r3, #1
 8006b6e:	d002      	beq.n	8006b76 <USBH_CtlReq+0x20>
 8006b70:	2b02      	cmp	r3, #2
 8006b72:	d00f      	beq.n	8006b94 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8006b74:	e027      	b.n	8006bc6 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	68ba      	ldr	r2, [r7, #8]
 8006b7a:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	88fa      	ldrh	r2, [r7, #6]
 8006b80:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	2201      	movs	r2, #1
 8006b86:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	2202      	movs	r2, #2
 8006b8c:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8006b8e:	2301      	movs	r3, #1
 8006b90:	75fb      	strb	r3, [r7, #23]
      break;
 8006b92:	e018      	b.n	8006bc6 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8006b94:	68f8      	ldr	r0, [r7, #12]
 8006b96:	f000 f81b 	bl	8006bd0 <USBH_HandleControl>
 8006b9a:	4603      	mov	r3, r0
 8006b9c:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8006b9e:	7dfb      	ldrb	r3, [r7, #23]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d002      	beq.n	8006baa <USBH_CtlReq+0x54>
 8006ba4:	7dfb      	ldrb	r3, [r7, #23]
 8006ba6:	2b03      	cmp	r3, #3
 8006ba8:	d106      	bne.n	8006bb8 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	2201      	movs	r2, #1
 8006bae:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	761a      	strb	r2, [r3, #24]
      break;
 8006bb6:	e005      	b.n	8006bc4 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8006bb8:	7dfb      	ldrb	r3, [r7, #23]
 8006bba:	2b02      	cmp	r3, #2
 8006bbc:	d102      	bne.n	8006bc4 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	2201      	movs	r2, #1
 8006bc2:	709a      	strb	r2, [r3, #2]
      break;
 8006bc4:	bf00      	nop
  }
  return status;
 8006bc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006bc8:	4618      	mov	r0, r3
 8006bca:	3718      	adds	r7, #24
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	bd80      	pop	{r7, pc}

08006bd0 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b086      	sub	sp, #24
 8006bd4:	af02      	add	r7, sp, #8
 8006bd6:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8006bd8:	2301      	movs	r3, #1
 8006bda:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006bdc:	2300      	movs	r3, #0
 8006bde:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	7e1b      	ldrb	r3, [r3, #24]
 8006be4:	3b01      	subs	r3, #1
 8006be6:	2b0a      	cmp	r3, #10
 8006be8:	f200 8156 	bhi.w	8006e98 <USBH_HandleControl+0x2c8>
 8006bec:	a201      	add	r2, pc, #4	; (adr r2, 8006bf4 <USBH_HandleControl+0x24>)
 8006bee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bf2:	bf00      	nop
 8006bf4:	08006c21 	.word	0x08006c21
 8006bf8:	08006c3b 	.word	0x08006c3b
 8006bfc:	08006ca5 	.word	0x08006ca5
 8006c00:	08006ccb 	.word	0x08006ccb
 8006c04:	08006d03 	.word	0x08006d03
 8006c08:	08006d2d 	.word	0x08006d2d
 8006c0c:	08006d7f 	.word	0x08006d7f
 8006c10:	08006da1 	.word	0x08006da1
 8006c14:	08006ddd 	.word	0x08006ddd
 8006c18:	08006e03 	.word	0x08006e03
 8006c1c:	08006e41 	.word	0x08006e41
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	f103 0110 	add.w	r1, r3, #16
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	795b      	ldrb	r3, [r3, #5]
 8006c2a:	461a      	mov	r2, r3
 8006c2c:	6878      	ldr	r0, [r7, #4]
 8006c2e:	f000 f943 	bl	8006eb8 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2202      	movs	r2, #2
 8006c36:	761a      	strb	r2, [r3, #24]
      break;
 8006c38:	e139      	b.n	8006eae <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	795b      	ldrb	r3, [r3, #5]
 8006c3e:	4619      	mov	r1, r3
 8006c40:	6878      	ldr	r0, [r7, #4]
 8006c42:	f000 fd21 	bl	8007688 <USBH_LL_GetURBState>
 8006c46:	4603      	mov	r3, r0
 8006c48:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8006c4a:	7bbb      	ldrb	r3, [r7, #14]
 8006c4c:	2b01      	cmp	r3, #1
 8006c4e:	d11e      	bne.n	8006c8e <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	7c1b      	ldrb	r3, [r3, #16]
 8006c54:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006c58:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	8adb      	ldrh	r3, [r3, #22]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d00a      	beq.n	8006c78 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8006c62:	7b7b      	ldrb	r3, [r7, #13]
 8006c64:	2b80      	cmp	r3, #128	; 0x80
 8006c66:	d103      	bne.n	8006c70 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2203      	movs	r2, #3
 8006c6c:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8006c6e:	e115      	b.n	8006e9c <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2205      	movs	r2, #5
 8006c74:	761a      	strb	r2, [r3, #24]
      break;
 8006c76:	e111      	b.n	8006e9c <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8006c78:	7b7b      	ldrb	r3, [r7, #13]
 8006c7a:	2b80      	cmp	r3, #128	; 0x80
 8006c7c:	d103      	bne.n	8006c86 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2209      	movs	r2, #9
 8006c82:	761a      	strb	r2, [r3, #24]
      break;
 8006c84:	e10a      	b.n	8006e9c <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	2207      	movs	r2, #7
 8006c8a:	761a      	strb	r2, [r3, #24]
      break;
 8006c8c:	e106      	b.n	8006e9c <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8006c8e:	7bbb      	ldrb	r3, [r7, #14]
 8006c90:	2b04      	cmp	r3, #4
 8006c92:	d003      	beq.n	8006c9c <USBH_HandleControl+0xcc>
 8006c94:	7bbb      	ldrb	r3, [r7, #14]
 8006c96:	2b02      	cmp	r3, #2
 8006c98:	f040 8100 	bne.w	8006e9c <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	220b      	movs	r2, #11
 8006ca0:	761a      	strb	r2, [r3, #24]
      break;
 8006ca2:	e0fb      	b.n	8006e9c <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006caa:	b29a      	uxth	r2, r3
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	6899      	ldr	r1, [r3, #8]
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	899a      	ldrh	r2, [r3, #12]
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	791b      	ldrb	r3, [r3, #4]
 8006cbc:	6878      	ldr	r0, [r7, #4]
 8006cbe:	f000 f93a 	bl	8006f36 <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	2204      	movs	r2, #4
 8006cc6:	761a      	strb	r2, [r3, #24]
      break;
 8006cc8:	e0f1      	b.n	8006eae <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	791b      	ldrb	r3, [r3, #4]
 8006cce:	4619      	mov	r1, r3
 8006cd0:	6878      	ldr	r0, [r7, #4]
 8006cd2:	f000 fcd9 	bl	8007688 <USBH_LL_GetURBState>
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8006cda:	7bbb      	ldrb	r3, [r7, #14]
 8006cdc:	2b01      	cmp	r3, #1
 8006cde:	d102      	bne.n	8006ce6 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2209      	movs	r2, #9
 8006ce4:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8006ce6:	7bbb      	ldrb	r3, [r7, #14]
 8006ce8:	2b05      	cmp	r3, #5
 8006cea:	d102      	bne.n	8006cf2 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8006cec:	2303      	movs	r3, #3
 8006cee:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8006cf0:	e0d6      	b.n	8006ea0 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8006cf2:	7bbb      	ldrb	r3, [r7, #14]
 8006cf4:	2b04      	cmp	r3, #4
 8006cf6:	f040 80d3 	bne.w	8006ea0 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	220b      	movs	r2, #11
 8006cfe:	761a      	strb	r2, [r3, #24]
      break;
 8006d00:	e0ce      	b.n	8006ea0 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6899      	ldr	r1, [r3, #8]
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	899a      	ldrh	r2, [r3, #12]
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	795b      	ldrb	r3, [r3, #5]
 8006d0e:	2001      	movs	r0, #1
 8006d10:	9000      	str	r0, [sp, #0]
 8006d12:	6878      	ldr	r0, [r7, #4]
 8006d14:	f000 f8ea 	bl	8006eec <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006d1e:	b29a      	uxth	r2, r3
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2206      	movs	r2, #6
 8006d28:	761a      	strb	r2, [r3, #24]
      break;
 8006d2a:	e0c0      	b.n	8006eae <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	795b      	ldrb	r3, [r3, #5]
 8006d30:	4619      	mov	r1, r3
 8006d32:	6878      	ldr	r0, [r7, #4]
 8006d34:	f000 fca8 	bl	8007688 <USBH_LL_GetURBState>
 8006d38:	4603      	mov	r3, r0
 8006d3a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8006d3c:	7bbb      	ldrb	r3, [r7, #14]
 8006d3e:	2b01      	cmp	r3, #1
 8006d40:	d103      	bne.n	8006d4a <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	2207      	movs	r2, #7
 8006d46:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8006d48:	e0ac      	b.n	8006ea4 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 8006d4a:	7bbb      	ldrb	r3, [r7, #14]
 8006d4c:	2b05      	cmp	r3, #5
 8006d4e:	d105      	bne.n	8006d5c <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	220c      	movs	r2, #12
 8006d54:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8006d56:	2303      	movs	r3, #3
 8006d58:	73fb      	strb	r3, [r7, #15]
      break;
 8006d5a:	e0a3      	b.n	8006ea4 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8006d5c:	7bbb      	ldrb	r3, [r7, #14]
 8006d5e:	2b02      	cmp	r3, #2
 8006d60:	d103      	bne.n	8006d6a <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2205      	movs	r2, #5
 8006d66:	761a      	strb	r2, [r3, #24]
      break;
 8006d68:	e09c      	b.n	8006ea4 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8006d6a:	7bbb      	ldrb	r3, [r7, #14]
 8006d6c:	2b04      	cmp	r3, #4
 8006d6e:	f040 8099 	bne.w	8006ea4 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	220b      	movs	r2, #11
 8006d76:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8006d78:	2302      	movs	r3, #2
 8006d7a:	73fb      	strb	r3, [r7, #15]
      break;
 8006d7c:	e092      	b.n	8006ea4 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	791b      	ldrb	r3, [r3, #4]
 8006d82:	2200      	movs	r2, #0
 8006d84:	2100      	movs	r1, #0
 8006d86:	6878      	ldr	r0, [r7, #4]
 8006d88:	f000 f8d5 	bl	8006f36 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006d92:	b29a      	uxth	r2, r3
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2208      	movs	r2, #8
 8006d9c:	761a      	strb	r2, [r3, #24]

      break;
 8006d9e:	e086      	b.n	8006eae <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	791b      	ldrb	r3, [r3, #4]
 8006da4:	4619      	mov	r1, r3
 8006da6:	6878      	ldr	r0, [r7, #4]
 8006da8:	f000 fc6e 	bl	8007688 <USBH_LL_GetURBState>
 8006dac:	4603      	mov	r3, r0
 8006dae:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8006db0:	7bbb      	ldrb	r3, [r7, #14]
 8006db2:	2b01      	cmp	r3, #1
 8006db4:	d105      	bne.n	8006dc2 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	220d      	movs	r2, #13
 8006dba:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8006dc0:	e072      	b.n	8006ea8 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 8006dc2:	7bbb      	ldrb	r3, [r7, #14]
 8006dc4:	2b04      	cmp	r3, #4
 8006dc6:	d103      	bne.n	8006dd0 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	220b      	movs	r2, #11
 8006dcc:	761a      	strb	r2, [r3, #24]
      break;
 8006dce:	e06b      	b.n	8006ea8 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8006dd0:	7bbb      	ldrb	r3, [r7, #14]
 8006dd2:	2b05      	cmp	r3, #5
 8006dd4:	d168      	bne.n	8006ea8 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8006dd6:	2303      	movs	r3, #3
 8006dd8:	73fb      	strb	r3, [r7, #15]
      break;
 8006dda:	e065      	b.n	8006ea8 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	795b      	ldrb	r3, [r3, #5]
 8006de0:	2201      	movs	r2, #1
 8006de2:	9200      	str	r2, [sp, #0]
 8006de4:	2200      	movs	r2, #0
 8006de6:	2100      	movs	r1, #0
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	f000 f87f 	bl	8006eec <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006df4:	b29a      	uxth	r2, r3
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	220a      	movs	r2, #10
 8006dfe:	761a      	strb	r2, [r3, #24]
      break;
 8006e00:	e055      	b.n	8006eae <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	795b      	ldrb	r3, [r3, #5]
 8006e06:	4619      	mov	r1, r3
 8006e08:	6878      	ldr	r0, [r7, #4]
 8006e0a:	f000 fc3d 	bl	8007688 <USBH_LL_GetURBState>
 8006e0e:	4603      	mov	r3, r0
 8006e10:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8006e12:	7bbb      	ldrb	r3, [r7, #14]
 8006e14:	2b01      	cmp	r3, #1
 8006e16:	d105      	bne.n	8006e24 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8006e18:	2300      	movs	r3, #0
 8006e1a:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	220d      	movs	r2, #13
 8006e20:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8006e22:	e043      	b.n	8006eac <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8006e24:	7bbb      	ldrb	r3, [r7, #14]
 8006e26:	2b02      	cmp	r3, #2
 8006e28:	d103      	bne.n	8006e32 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2209      	movs	r2, #9
 8006e2e:	761a      	strb	r2, [r3, #24]
      break;
 8006e30:	e03c      	b.n	8006eac <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8006e32:	7bbb      	ldrb	r3, [r7, #14]
 8006e34:	2b04      	cmp	r3, #4
 8006e36:	d139      	bne.n	8006eac <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	220b      	movs	r2, #11
 8006e3c:	761a      	strb	r2, [r3, #24]
      break;
 8006e3e:	e035      	b.n	8006eac <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	7e5b      	ldrb	r3, [r3, #25]
 8006e44:	3301      	adds	r3, #1
 8006e46:	b2da      	uxtb	r2, r3
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	765a      	strb	r2, [r3, #25]
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	7e5b      	ldrb	r3, [r3, #25]
 8006e50:	2b02      	cmp	r3, #2
 8006e52:	d806      	bhi.n	8006e62 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2201      	movs	r2, #1
 8006e58:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2201      	movs	r2, #1
 8006e5e:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8006e60:	e025      	b.n	8006eae <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006e68:	2106      	movs	r1, #6
 8006e6a:	6878      	ldr	r0, [r7, #4]
 8006e6c:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2200      	movs	r2, #0
 8006e72:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	795b      	ldrb	r3, [r3, #5]
 8006e78:	4619      	mov	r1, r3
 8006e7a:	6878      	ldr	r0, [r7, #4]
 8006e7c:	f000 f90c 	bl	8007098 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	791b      	ldrb	r3, [r3, #4]
 8006e84:	4619      	mov	r1, r3
 8006e86:	6878      	ldr	r0, [r7, #4]
 8006e88:	f000 f906 	bl	8007098 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2200      	movs	r2, #0
 8006e90:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8006e92:	2302      	movs	r3, #2
 8006e94:	73fb      	strb	r3, [r7, #15]
      break;
 8006e96:	e00a      	b.n	8006eae <USBH_HandleControl+0x2de>

    default:
      break;
 8006e98:	bf00      	nop
 8006e9a:	e008      	b.n	8006eae <USBH_HandleControl+0x2de>
      break;
 8006e9c:	bf00      	nop
 8006e9e:	e006      	b.n	8006eae <USBH_HandleControl+0x2de>
      break;
 8006ea0:	bf00      	nop
 8006ea2:	e004      	b.n	8006eae <USBH_HandleControl+0x2de>
      break;
 8006ea4:	bf00      	nop
 8006ea6:	e002      	b.n	8006eae <USBH_HandleControl+0x2de>
      break;
 8006ea8:	bf00      	nop
 8006eaa:	e000      	b.n	8006eae <USBH_HandleControl+0x2de>
      break;
 8006eac:	bf00      	nop
  }

  return status;
 8006eae:	7bfb      	ldrb	r3, [r7, #15]
}
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	3710      	adds	r7, #16
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	bd80      	pop	{r7, pc}

08006eb8 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8006eb8:	b580      	push	{r7, lr}
 8006eba:	b088      	sub	sp, #32
 8006ebc:	af04      	add	r7, sp, #16
 8006ebe:	60f8      	str	r0, [r7, #12]
 8006ec0:	60b9      	str	r1, [r7, #8]
 8006ec2:	4613      	mov	r3, r2
 8006ec4:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8006ec6:	79f9      	ldrb	r1, [r7, #7]
 8006ec8:	2300      	movs	r3, #0
 8006eca:	9303      	str	r3, [sp, #12]
 8006ecc:	2308      	movs	r3, #8
 8006ece:	9302      	str	r3, [sp, #8]
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	9301      	str	r3, [sp, #4]
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	9300      	str	r3, [sp, #0]
 8006ed8:	2300      	movs	r3, #0
 8006eda:	2200      	movs	r2, #0
 8006edc:	68f8      	ldr	r0, [r7, #12]
 8006ede:	f000 fba2 	bl	8007626 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 8006ee2:	2300      	movs	r3, #0
}
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	3710      	adds	r7, #16
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	bd80      	pop	{r7, pc}

08006eec <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b088      	sub	sp, #32
 8006ef0:	af04      	add	r7, sp, #16
 8006ef2:	60f8      	str	r0, [r7, #12]
 8006ef4:	60b9      	str	r1, [r7, #8]
 8006ef6:	4611      	mov	r1, r2
 8006ef8:	461a      	mov	r2, r3
 8006efa:	460b      	mov	r3, r1
 8006efc:	80fb      	strh	r3, [r7, #6]
 8006efe:	4613      	mov	r3, r2
 8006f00:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d001      	beq.n	8006f10 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8006f0c:	2300      	movs	r3, #0
 8006f0e:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8006f10:	7979      	ldrb	r1, [r7, #5]
 8006f12:	7e3b      	ldrb	r3, [r7, #24]
 8006f14:	9303      	str	r3, [sp, #12]
 8006f16:	88fb      	ldrh	r3, [r7, #6]
 8006f18:	9302      	str	r3, [sp, #8]
 8006f1a:	68bb      	ldr	r3, [r7, #8]
 8006f1c:	9301      	str	r3, [sp, #4]
 8006f1e:	2301      	movs	r3, #1
 8006f20:	9300      	str	r3, [sp, #0]
 8006f22:	2300      	movs	r3, #0
 8006f24:	2200      	movs	r2, #0
 8006f26:	68f8      	ldr	r0, [r7, #12]
 8006f28:	f000 fb7d 	bl	8007626 <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8006f2c:	2300      	movs	r3, #0
}
 8006f2e:	4618      	mov	r0, r3
 8006f30:	3710      	adds	r7, #16
 8006f32:	46bd      	mov	sp, r7
 8006f34:	bd80      	pop	{r7, pc}

08006f36 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8006f36:	b580      	push	{r7, lr}
 8006f38:	b088      	sub	sp, #32
 8006f3a:	af04      	add	r7, sp, #16
 8006f3c:	60f8      	str	r0, [r7, #12]
 8006f3e:	60b9      	str	r1, [r7, #8]
 8006f40:	4611      	mov	r1, r2
 8006f42:	461a      	mov	r2, r3
 8006f44:	460b      	mov	r3, r1
 8006f46:	80fb      	strh	r3, [r7, #6]
 8006f48:	4613      	mov	r3, r2
 8006f4a:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8006f4c:	7979      	ldrb	r1, [r7, #5]
 8006f4e:	2300      	movs	r3, #0
 8006f50:	9303      	str	r3, [sp, #12]
 8006f52:	88fb      	ldrh	r3, [r7, #6]
 8006f54:	9302      	str	r3, [sp, #8]
 8006f56:	68bb      	ldr	r3, [r7, #8]
 8006f58:	9301      	str	r3, [sp, #4]
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	9300      	str	r3, [sp, #0]
 8006f5e:	2300      	movs	r3, #0
 8006f60:	2201      	movs	r2, #1
 8006f62:	68f8      	ldr	r0, [r7, #12]
 8006f64:	f000 fb5f 	bl	8007626 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 8006f68:	2300      	movs	r3, #0

}
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	3710      	adds	r7, #16
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	bd80      	pop	{r7, pc}

08006f72 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8006f72:	b580      	push	{r7, lr}
 8006f74:	b088      	sub	sp, #32
 8006f76:	af04      	add	r7, sp, #16
 8006f78:	60f8      	str	r0, [r7, #12]
 8006f7a:	60b9      	str	r1, [r7, #8]
 8006f7c:	4611      	mov	r1, r2
 8006f7e:	461a      	mov	r2, r3
 8006f80:	460b      	mov	r3, r1
 8006f82:	80fb      	strh	r3, [r7, #6]
 8006f84:	4613      	mov	r3, r2
 8006f86:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d001      	beq.n	8006f96 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8006f92:	2300      	movs	r3, #0
 8006f94:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8006f96:	7979      	ldrb	r1, [r7, #5]
 8006f98:	7e3b      	ldrb	r3, [r7, #24]
 8006f9a:	9303      	str	r3, [sp, #12]
 8006f9c:	88fb      	ldrh	r3, [r7, #6]
 8006f9e:	9302      	str	r3, [sp, #8]
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	9301      	str	r3, [sp, #4]
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	9300      	str	r3, [sp, #0]
 8006fa8:	2302      	movs	r3, #2
 8006faa:	2200      	movs	r2, #0
 8006fac:	68f8      	ldr	r0, [r7, #12]
 8006fae:	f000 fb3a 	bl	8007626 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8006fb2:	2300      	movs	r3, #0
}
 8006fb4:	4618      	mov	r0, r3
 8006fb6:	3710      	adds	r7, #16
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	bd80      	pop	{r7, pc}

08006fbc <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b088      	sub	sp, #32
 8006fc0:	af04      	add	r7, sp, #16
 8006fc2:	60f8      	str	r0, [r7, #12]
 8006fc4:	60b9      	str	r1, [r7, #8]
 8006fc6:	4611      	mov	r1, r2
 8006fc8:	461a      	mov	r2, r3
 8006fca:	460b      	mov	r3, r1
 8006fcc:	80fb      	strh	r3, [r7, #6]
 8006fce:	4613      	mov	r3, r2
 8006fd0:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8006fd2:	7979      	ldrb	r1, [r7, #5]
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	9303      	str	r3, [sp, #12]
 8006fd8:	88fb      	ldrh	r3, [r7, #6]
 8006fda:	9302      	str	r3, [sp, #8]
 8006fdc:	68bb      	ldr	r3, [r7, #8]
 8006fde:	9301      	str	r3, [sp, #4]
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	9300      	str	r3, [sp, #0]
 8006fe4:	2302      	movs	r3, #2
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	68f8      	ldr	r0, [r7, #12]
 8006fea:	f000 fb1c 	bl	8007626 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 8006fee:	2300      	movs	r3, #0
}
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	3710      	adds	r7, #16
 8006ff4:	46bd      	mov	sp, r7
 8006ff6:	bd80      	pop	{r7, pc}

08006ff8 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b086      	sub	sp, #24
 8006ffc:	af04      	add	r7, sp, #16
 8006ffe:	6078      	str	r0, [r7, #4]
 8007000:	4608      	mov	r0, r1
 8007002:	4611      	mov	r1, r2
 8007004:	461a      	mov	r2, r3
 8007006:	4603      	mov	r3, r0
 8007008:	70fb      	strb	r3, [r7, #3]
 800700a:	460b      	mov	r3, r1
 800700c:	70bb      	strb	r3, [r7, #2]
 800700e:	4613      	mov	r3, r2
 8007010:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8007012:	7878      	ldrb	r0, [r7, #1]
 8007014:	78ba      	ldrb	r2, [r7, #2]
 8007016:	78f9      	ldrb	r1, [r7, #3]
 8007018:	8b3b      	ldrh	r3, [r7, #24]
 800701a:	9302      	str	r3, [sp, #8]
 800701c:	7d3b      	ldrb	r3, [r7, #20]
 800701e:	9301      	str	r3, [sp, #4]
 8007020:	7c3b      	ldrb	r3, [r7, #16]
 8007022:	9300      	str	r3, [sp, #0]
 8007024:	4603      	mov	r3, r0
 8007026:	6878      	ldr	r0, [r7, #4]
 8007028:	f000 faaf 	bl	800758a <USBH_LL_OpenPipe>

  return USBH_OK;
 800702c:	2300      	movs	r3, #0
}
 800702e:	4618      	mov	r0, r3
 8007030:	3708      	adds	r7, #8
 8007032:	46bd      	mov	sp, r7
 8007034:	bd80      	pop	{r7, pc}

08007036 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8007036:	b580      	push	{r7, lr}
 8007038:	b082      	sub	sp, #8
 800703a:	af00      	add	r7, sp, #0
 800703c:	6078      	str	r0, [r7, #4]
 800703e:	460b      	mov	r3, r1
 8007040:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 8007042:	78fb      	ldrb	r3, [r7, #3]
 8007044:	4619      	mov	r1, r3
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	f000 face 	bl	80075e8 <USBH_LL_ClosePipe>

  return USBH_OK;
 800704c:	2300      	movs	r3, #0
}
 800704e:	4618      	mov	r0, r3
 8007050:	3708      	adds	r7, #8
 8007052:	46bd      	mov	sp, r7
 8007054:	bd80      	pop	{r7, pc}

08007056 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8007056:	b580      	push	{r7, lr}
 8007058:	b084      	sub	sp, #16
 800705a:	af00      	add	r7, sp, #0
 800705c:	6078      	str	r0, [r7, #4]
 800705e:	460b      	mov	r3, r1
 8007060:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8007062:	6878      	ldr	r0, [r7, #4]
 8007064:	f000 f836 	bl	80070d4 <USBH_GetFreePipe>
 8007068:	4603      	mov	r3, r0
 800706a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800706c:	89fb      	ldrh	r3, [r7, #14]
 800706e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007072:	4293      	cmp	r3, r2
 8007074:	d00a      	beq.n	800708c <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 8007076:	78fa      	ldrb	r2, [r7, #3]
 8007078:	89fb      	ldrh	r3, [r7, #14]
 800707a:	f003 030f 	and.w	r3, r3, #15
 800707e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007082:	6879      	ldr	r1, [r7, #4]
 8007084:	33e0      	adds	r3, #224	; 0xe0
 8007086:	009b      	lsls	r3, r3, #2
 8007088:	440b      	add	r3, r1
 800708a:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800708c:	89fb      	ldrh	r3, [r7, #14]
 800708e:	b2db      	uxtb	r3, r3
}
 8007090:	4618      	mov	r0, r3
 8007092:	3710      	adds	r7, #16
 8007094:	46bd      	mov	sp, r7
 8007096:	bd80      	pop	{r7, pc}

08007098 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8007098:	b480      	push	{r7}
 800709a:	b083      	sub	sp, #12
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
 80070a0:	460b      	mov	r3, r1
 80070a2:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 80070a4:	78fb      	ldrb	r3, [r7, #3]
 80070a6:	2b0a      	cmp	r3, #10
 80070a8:	d80d      	bhi.n	80070c6 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80070aa:	78fb      	ldrb	r3, [r7, #3]
 80070ac:	687a      	ldr	r2, [r7, #4]
 80070ae:	33e0      	adds	r3, #224	; 0xe0
 80070b0:	009b      	lsls	r3, r3, #2
 80070b2:	4413      	add	r3, r2
 80070b4:	685a      	ldr	r2, [r3, #4]
 80070b6:	78fb      	ldrb	r3, [r7, #3]
 80070b8:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80070bc:	6879      	ldr	r1, [r7, #4]
 80070be:	33e0      	adds	r3, #224	; 0xe0
 80070c0:	009b      	lsls	r3, r3, #2
 80070c2:	440b      	add	r3, r1
 80070c4:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80070c6:	2300      	movs	r3, #0
}
 80070c8:	4618      	mov	r0, r3
 80070ca:	370c      	adds	r7, #12
 80070cc:	46bd      	mov	sp, r7
 80070ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d2:	4770      	bx	lr

080070d4 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 80070d4:	b480      	push	{r7}
 80070d6:	b085      	sub	sp, #20
 80070d8:	af00      	add	r7, sp, #0
 80070da:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80070dc:	2300      	movs	r3, #0
 80070de:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 80070e0:	2300      	movs	r3, #0
 80070e2:	73fb      	strb	r3, [r7, #15]
 80070e4:	e00f      	b.n	8007106 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80070e6:	7bfb      	ldrb	r3, [r7, #15]
 80070e8:	687a      	ldr	r2, [r7, #4]
 80070ea:	33e0      	adds	r3, #224	; 0xe0
 80070ec:	009b      	lsls	r3, r3, #2
 80070ee:	4413      	add	r3, r2
 80070f0:	685b      	ldr	r3, [r3, #4]
 80070f2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d102      	bne.n	8007100 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 80070fa:	7bfb      	ldrb	r3, [r7, #15]
 80070fc:	b29b      	uxth	r3, r3
 80070fe:	e007      	b.n	8007110 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 8007100:	7bfb      	ldrb	r3, [r7, #15]
 8007102:	3301      	adds	r3, #1
 8007104:	73fb      	strb	r3, [r7, #15]
 8007106:	7bfb      	ldrb	r3, [r7, #15]
 8007108:	2b0a      	cmp	r3, #10
 800710a:	d9ec      	bls.n	80070e6 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800710c:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8007110:	4618      	mov	r0, r3
 8007112:	3714      	adds	r7, #20
 8007114:	46bd      	mov	sp, r7
 8007116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711a:	4770      	bx	lr

0800711c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800711c:	b480      	push	{r7}
 800711e:	b087      	sub	sp, #28
 8007120:	af00      	add	r7, sp, #0
 8007122:	60f8      	str	r0, [r7, #12]
 8007124:	60b9      	str	r1, [r7, #8]
 8007126:	4613      	mov	r3, r2
 8007128:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800712a:	2301      	movs	r3, #1
 800712c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800712e:	2300      	movs	r3, #0
 8007130:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8007132:	4b1f      	ldr	r3, [pc, #124]	; (80071b0 <FATFS_LinkDriverEx+0x94>)
 8007134:	7a5b      	ldrb	r3, [r3, #9]
 8007136:	b2db      	uxtb	r3, r3
 8007138:	2b00      	cmp	r3, #0
 800713a:	d131      	bne.n	80071a0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800713c:	4b1c      	ldr	r3, [pc, #112]	; (80071b0 <FATFS_LinkDriverEx+0x94>)
 800713e:	7a5b      	ldrb	r3, [r3, #9]
 8007140:	b2db      	uxtb	r3, r3
 8007142:	461a      	mov	r2, r3
 8007144:	4b1a      	ldr	r3, [pc, #104]	; (80071b0 <FATFS_LinkDriverEx+0x94>)
 8007146:	2100      	movs	r1, #0
 8007148:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800714a:	4b19      	ldr	r3, [pc, #100]	; (80071b0 <FATFS_LinkDriverEx+0x94>)
 800714c:	7a5b      	ldrb	r3, [r3, #9]
 800714e:	b2db      	uxtb	r3, r3
 8007150:	4a17      	ldr	r2, [pc, #92]	; (80071b0 <FATFS_LinkDriverEx+0x94>)
 8007152:	009b      	lsls	r3, r3, #2
 8007154:	4413      	add	r3, r2
 8007156:	68fa      	ldr	r2, [r7, #12]
 8007158:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800715a:	4b15      	ldr	r3, [pc, #84]	; (80071b0 <FATFS_LinkDriverEx+0x94>)
 800715c:	7a5b      	ldrb	r3, [r3, #9]
 800715e:	b2db      	uxtb	r3, r3
 8007160:	461a      	mov	r2, r3
 8007162:	4b13      	ldr	r3, [pc, #76]	; (80071b0 <FATFS_LinkDriverEx+0x94>)
 8007164:	4413      	add	r3, r2
 8007166:	79fa      	ldrb	r2, [r7, #7]
 8007168:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800716a:	4b11      	ldr	r3, [pc, #68]	; (80071b0 <FATFS_LinkDriverEx+0x94>)
 800716c:	7a5b      	ldrb	r3, [r3, #9]
 800716e:	b2db      	uxtb	r3, r3
 8007170:	1c5a      	adds	r2, r3, #1
 8007172:	b2d1      	uxtb	r1, r2
 8007174:	4a0e      	ldr	r2, [pc, #56]	; (80071b0 <FATFS_LinkDriverEx+0x94>)
 8007176:	7251      	strb	r1, [r2, #9]
 8007178:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800717a:	7dbb      	ldrb	r3, [r7, #22]
 800717c:	3330      	adds	r3, #48	; 0x30
 800717e:	b2da      	uxtb	r2, r3
 8007180:	68bb      	ldr	r3, [r7, #8]
 8007182:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8007184:	68bb      	ldr	r3, [r7, #8]
 8007186:	3301      	adds	r3, #1
 8007188:	223a      	movs	r2, #58	; 0x3a
 800718a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800718c:	68bb      	ldr	r3, [r7, #8]
 800718e:	3302      	adds	r3, #2
 8007190:	222f      	movs	r2, #47	; 0x2f
 8007192:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8007194:	68bb      	ldr	r3, [r7, #8]
 8007196:	3303      	adds	r3, #3
 8007198:	2200      	movs	r2, #0
 800719a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800719c:	2300      	movs	r3, #0
 800719e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80071a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80071a2:	4618      	mov	r0, r3
 80071a4:	371c      	adds	r7, #28
 80071a6:	46bd      	mov	sp, r7
 80071a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ac:	4770      	bx	lr
 80071ae:	bf00      	nop
 80071b0:	200000c4 	.word	0x200000c4

080071b4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b082      	sub	sp, #8
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
 80071bc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80071be:	2200      	movs	r2, #0
 80071c0:	6839      	ldr	r1, [r7, #0]
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	f7ff ffaa 	bl	800711c <FATFS_LinkDriverEx>
 80071c8:	4603      	mov	r3, r0
}
 80071ca:	4618      	mov	r0, r3
 80071cc:	3708      	adds	r7, #8
 80071ce:	46bd      	mov	sp, r7
 80071d0:	bd80      	pop	{r7, pc}
	...

080071d4 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 80071d8:	2201      	movs	r2, #1
 80071da:	490e      	ldr	r1, [pc, #56]	; (8007214 <MX_USB_HOST_Init+0x40>)
 80071dc:	480e      	ldr	r0, [pc, #56]	; (8007218 <MX_USB_HOST_Init+0x44>)
 80071de:	f7fe fc45 	bl	8005a6c <USBH_Init>
 80071e2:	4603      	mov	r3, r0
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d001      	beq.n	80071ec <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 80071e8:	f7f9 fbd8 	bl	800099c <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 80071ec:	490b      	ldr	r1, [pc, #44]	; (800721c <MX_USB_HOST_Init+0x48>)
 80071ee:	480a      	ldr	r0, [pc, #40]	; (8007218 <MX_USB_HOST_Init+0x44>)
 80071f0:	f7fe fcca 	bl	8005b88 <USBH_RegisterClass>
 80071f4:	4603      	mov	r3, r0
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d001      	beq.n	80071fe <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 80071fa:	f7f9 fbcf 	bl	800099c <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 80071fe:	4806      	ldr	r0, [pc, #24]	; (8007218 <MX_USB_HOST_Init+0x44>)
 8007200:	f7fe fd4e 	bl	8005ca0 <USBH_Start>
 8007204:	4603      	mov	r3, r0
 8007206:	2b00      	cmp	r3, #0
 8007208:	d001      	beq.n	800720e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800720a:	f7f9 fbc7 	bl	800099c <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800720e:	bf00      	nop
 8007210:	bd80      	pop	{r7, pc}
 8007212:	bf00      	nop
 8007214:	08007235 	.word	0x08007235
 8007218:	20002244 	.word	0x20002244
 800721c:	20000020 	.word	0x20000020

08007220 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8007220:	b580      	push	{r7, lr}
 8007222:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8007224:	4802      	ldr	r0, [pc, #8]	; (8007230 <MX_USB_HOST_Process+0x10>)
 8007226:	f7fe fd4b 	bl	8005cc0 <USBH_Process>
}
 800722a:	bf00      	nop
 800722c:	bd80      	pop	{r7, pc}
 800722e:	bf00      	nop
 8007230:	20002244 	.word	0x20002244

08007234 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8007234:	b480      	push	{r7}
 8007236:	b083      	sub	sp, #12
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
 800723c:	460b      	mov	r3, r1
 800723e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8007240:	78fb      	ldrb	r3, [r7, #3]
 8007242:	3b01      	subs	r3, #1
 8007244:	2b04      	cmp	r3, #4
 8007246:	d819      	bhi.n	800727c <USBH_UserProcess+0x48>
 8007248:	a201      	add	r2, pc, #4	; (adr r2, 8007250 <USBH_UserProcess+0x1c>)
 800724a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800724e:	bf00      	nop
 8007250:	0800727d 	.word	0x0800727d
 8007254:	0800726d 	.word	0x0800726d
 8007258:	0800727d 	.word	0x0800727d
 800725c:	08007275 	.word	0x08007275
 8007260:	08007265 	.word	0x08007265
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8007264:	4b09      	ldr	r3, [pc, #36]	; (800728c <USBH_UserProcess+0x58>)
 8007266:	2203      	movs	r2, #3
 8007268:	701a      	strb	r2, [r3, #0]
  break;
 800726a:	e008      	b.n	800727e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800726c:	4b07      	ldr	r3, [pc, #28]	; (800728c <USBH_UserProcess+0x58>)
 800726e:	2202      	movs	r2, #2
 8007270:	701a      	strb	r2, [r3, #0]
  break;
 8007272:	e004      	b.n	800727e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8007274:	4b05      	ldr	r3, [pc, #20]	; (800728c <USBH_UserProcess+0x58>)
 8007276:	2201      	movs	r2, #1
 8007278:	701a      	strb	r2, [r3, #0]
  break;
 800727a:	e000      	b.n	800727e <USBH_UserProcess+0x4a>

  default:
  break;
 800727c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800727e:	bf00      	nop
 8007280:	370c      	adds	r7, #12
 8007282:	46bd      	mov	sp, r7
 8007284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007288:	4770      	bx	lr
 800728a:	bf00      	nop
 800728c:	200000d0 	.word	0x200000d0

08007290 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8007290:	b580      	push	{r7, lr}
 8007292:	b08a      	sub	sp, #40	; 0x28
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007298:	f107 0314 	add.w	r3, r7, #20
 800729c:	2200      	movs	r2, #0
 800729e:	601a      	str	r2, [r3, #0]
 80072a0:	605a      	str	r2, [r3, #4]
 80072a2:	609a      	str	r2, [r3, #8]
 80072a4:	60da      	str	r2, [r3, #12]
 80072a6:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80072b0:	d147      	bne.n	8007342 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80072b2:	2300      	movs	r3, #0
 80072b4:	613b      	str	r3, [r7, #16]
 80072b6:	4b25      	ldr	r3, [pc, #148]	; (800734c <HAL_HCD_MspInit+0xbc>)
 80072b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072ba:	4a24      	ldr	r2, [pc, #144]	; (800734c <HAL_HCD_MspInit+0xbc>)
 80072bc:	f043 0301 	orr.w	r3, r3, #1
 80072c0:	6313      	str	r3, [r2, #48]	; 0x30
 80072c2:	4b22      	ldr	r3, [pc, #136]	; (800734c <HAL_HCD_MspInit+0xbc>)
 80072c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072c6:	f003 0301 	and.w	r3, r3, #1
 80072ca:	613b      	str	r3, [r7, #16]
 80072cc:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80072ce:	f44f 7300 	mov.w	r3, #512	; 0x200
 80072d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80072d4:	2300      	movs	r3, #0
 80072d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072d8:	2300      	movs	r3, #0
 80072da:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80072dc:	f107 0314 	add.w	r3, r7, #20
 80072e0:	4619      	mov	r1, r3
 80072e2:	481b      	ldr	r0, [pc, #108]	; (8007350 <HAL_HCD_MspInit+0xc0>)
 80072e4:	f7f9 fe96 	bl	8001014 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80072e8:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80072ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80072ee:	2302      	movs	r3, #2
 80072f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072f2:	2300      	movs	r3, #0
 80072f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80072f6:	2300      	movs	r3, #0
 80072f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80072fa:	230a      	movs	r3, #10
 80072fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80072fe:	f107 0314 	add.w	r3, r7, #20
 8007302:	4619      	mov	r1, r3
 8007304:	4812      	ldr	r0, [pc, #72]	; (8007350 <HAL_HCD_MspInit+0xc0>)
 8007306:	f7f9 fe85 	bl	8001014 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800730a:	4b10      	ldr	r3, [pc, #64]	; (800734c <HAL_HCD_MspInit+0xbc>)
 800730c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800730e:	4a0f      	ldr	r2, [pc, #60]	; (800734c <HAL_HCD_MspInit+0xbc>)
 8007310:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007314:	6353      	str	r3, [r2, #52]	; 0x34
 8007316:	2300      	movs	r3, #0
 8007318:	60fb      	str	r3, [r7, #12]
 800731a:	4b0c      	ldr	r3, [pc, #48]	; (800734c <HAL_HCD_MspInit+0xbc>)
 800731c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800731e:	4a0b      	ldr	r2, [pc, #44]	; (800734c <HAL_HCD_MspInit+0xbc>)
 8007320:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007324:	6453      	str	r3, [r2, #68]	; 0x44
 8007326:	4b09      	ldr	r3, [pc, #36]	; (800734c <HAL_HCD_MspInit+0xbc>)
 8007328:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800732a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800732e:	60fb      	str	r3, [r7, #12]
 8007330:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007332:	2200      	movs	r2, #0
 8007334:	2100      	movs	r1, #0
 8007336:	2043      	movs	r0, #67	; 0x43
 8007338:	f7f9 fe35 	bl	8000fa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800733c:	2043      	movs	r0, #67	; 0x43
 800733e:	f7f9 fe4e 	bl	8000fde <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007342:	bf00      	nop
 8007344:	3728      	adds	r7, #40	; 0x28
 8007346:	46bd      	mov	sp, r7
 8007348:	bd80      	pop	{r7, pc}
 800734a:	bf00      	nop
 800734c:	40023800 	.word	0x40023800
 8007350:	40020000 	.word	0x40020000

08007354 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b082      	sub	sp, #8
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8007362:	4618      	mov	r0, r3
 8007364:	f7ff f87f 	bl	8006466 <USBH_LL_IncTimer>
}
 8007368:	bf00      	nop
 800736a:	3708      	adds	r7, #8
 800736c:	46bd      	mov	sp, r7
 800736e:	bd80      	pop	{r7, pc}

08007370 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8007370:	b580      	push	{r7, lr}
 8007372:	b082      	sub	sp, #8
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800737e:	4618      	mov	r0, r3
 8007380:	f7ff f8b7 	bl	80064f2 <USBH_LL_Connect>
}
 8007384:	bf00      	nop
 8007386:	3708      	adds	r7, #8
 8007388:	46bd      	mov	sp, r7
 800738a:	bd80      	pop	{r7, pc}

0800738c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800738c:	b580      	push	{r7, lr}
 800738e:	b082      	sub	sp, #8
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800739a:	4618      	mov	r0, r3
 800739c:	f7ff f8c0 	bl	8006520 <USBH_LL_Disconnect>
}
 80073a0:	bf00      	nop
 80073a2:	3708      	adds	r7, #8
 80073a4:	46bd      	mov	sp, r7
 80073a6:	bd80      	pop	{r7, pc}

080073a8 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80073a8:	b480      	push	{r7}
 80073aa:	b083      	sub	sp, #12
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
 80073b0:	460b      	mov	r3, r1
 80073b2:	70fb      	strb	r3, [r7, #3]
 80073b4:	4613      	mov	r3, r2
 80073b6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 80073b8:	bf00      	nop
 80073ba:	370c      	adds	r7, #12
 80073bc:	46bd      	mov	sp, r7
 80073be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c2:	4770      	bx	lr

080073c4 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b082      	sub	sp, #8
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80073d2:	4618      	mov	r0, r3
 80073d4:	f7ff f871 	bl	80064ba <USBH_LL_PortEnabled>
}
 80073d8:	bf00      	nop
 80073da:	3708      	adds	r7, #8
 80073dc:	46bd      	mov	sp, r7
 80073de:	bd80      	pop	{r7, pc}

080073e0 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b082      	sub	sp, #8
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80073ee:	4618      	mov	r0, r3
 80073f0:	f7ff f871 	bl	80064d6 <USBH_LL_PortDisabled>
}
 80073f4:	bf00      	nop
 80073f6:	3708      	adds	r7, #8
 80073f8:	46bd      	mov	sp, r7
 80073fa:	bd80      	pop	{r7, pc}

080073fc <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 80073fc:	b580      	push	{r7, lr}
 80073fe:	b082      	sub	sp, #8
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800740a:	2b01      	cmp	r3, #1
 800740c:	d12a      	bne.n	8007464 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800740e:	4a18      	ldr	r2, [pc, #96]	; (8007470 <USBH_LL_Init+0x74>)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	4a15      	ldr	r2, [pc, #84]	; (8007470 <USBH_LL_Init+0x74>)
 800741a:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800741e:	4b14      	ldr	r3, [pc, #80]	; (8007470 <USBH_LL_Init+0x74>)
 8007420:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8007424:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8007426:	4b12      	ldr	r3, [pc, #72]	; (8007470 <USBH_LL_Init+0x74>)
 8007428:	2208      	movs	r2, #8
 800742a:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800742c:	4b10      	ldr	r3, [pc, #64]	; (8007470 <USBH_LL_Init+0x74>)
 800742e:	2201      	movs	r2, #1
 8007430:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007432:	4b0f      	ldr	r3, [pc, #60]	; (8007470 <USBH_LL_Init+0x74>)
 8007434:	2200      	movs	r2, #0
 8007436:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8007438:	4b0d      	ldr	r3, [pc, #52]	; (8007470 <USBH_LL_Init+0x74>)
 800743a:	2202      	movs	r2, #2
 800743c:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800743e:	4b0c      	ldr	r3, [pc, #48]	; (8007470 <USBH_LL_Init+0x74>)
 8007440:	2200      	movs	r2, #0
 8007442:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8007444:	480a      	ldr	r0, [pc, #40]	; (8007470 <USBH_LL_Init+0x74>)
 8007446:	f7f9 ff9a 	bl	800137e <HAL_HCD_Init>
 800744a:	4603      	mov	r3, r0
 800744c:	2b00      	cmp	r3, #0
 800744e:	d001      	beq.n	8007454 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8007450:	f7f9 faa4 	bl	800099c <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8007454:	4806      	ldr	r0, [pc, #24]	; (8007470 <USBH_LL_Init+0x74>)
 8007456:	f7fa fb7e 	bl	8001b56 <HAL_HCD_GetCurrentFrame>
 800745a:	4603      	mov	r3, r0
 800745c:	4619      	mov	r1, r3
 800745e:	6878      	ldr	r0, [r7, #4]
 8007460:	f7fe fff2 	bl	8006448 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8007464:	2300      	movs	r3, #0
}
 8007466:	4618      	mov	r0, r3
 8007468:	3708      	adds	r7, #8
 800746a:	46bd      	mov	sp, r7
 800746c:	bd80      	pop	{r7, pc}
 800746e:	bf00      	nop
 8007470:	2000261c 	.word	0x2000261c

08007474 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8007474:	b580      	push	{r7, lr}
 8007476:	b084      	sub	sp, #16
 8007478:	af00      	add	r7, sp, #0
 800747a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800747c:	2300      	movs	r3, #0
 800747e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007480:	2300      	movs	r3, #0
 8007482:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800748a:	4618      	mov	r0, r3
 800748c:	f7fa faed 	bl	8001a6a <HAL_HCD_Start>
 8007490:	4603      	mov	r3, r0
 8007492:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007494:	7bfb      	ldrb	r3, [r7, #15]
 8007496:	4618      	mov	r0, r3
 8007498:	f000 f95c 	bl	8007754 <USBH_Get_USB_Status>
 800749c:	4603      	mov	r3, r0
 800749e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80074a0:	7bbb      	ldrb	r3, [r7, #14]
}
 80074a2:	4618      	mov	r0, r3
 80074a4:	3710      	adds	r7, #16
 80074a6:	46bd      	mov	sp, r7
 80074a8:	bd80      	pop	{r7, pc}

080074aa <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 80074aa:	b580      	push	{r7, lr}
 80074ac:	b084      	sub	sp, #16
 80074ae:	af00      	add	r7, sp, #0
 80074b0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80074b2:	2300      	movs	r3, #0
 80074b4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80074b6:	2300      	movs	r3, #0
 80074b8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80074c0:	4618      	mov	r0, r3
 80074c2:	f7fa faf5 	bl	8001ab0 <HAL_HCD_Stop>
 80074c6:	4603      	mov	r3, r0
 80074c8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80074ca:	7bfb      	ldrb	r3, [r7, #15]
 80074cc:	4618      	mov	r0, r3
 80074ce:	f000 f941 	bl	8007754 <USBH_Get_USB_Status>
 80074d2:	4603      	mov	r3, r0
 80074d4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80074d6:	7bbb      	ldrb	r3, [r7, #14]
}
 80074d8:	4618      	mov	r0, r3
 80074da:	3710      	adds	r7, #16
 80074dc:	46bd      	mov	sp, r7
 80074de:	bd80      	pop	{r7, pc}

080074e0 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 80074e0:	b580      	push	{r7, lr}
 80074e2:	b084      	sub	sp, #16
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 80074e8:	2301      	movs	r3, #1
 80074ea:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80074f2:	4618      	mov	r0, r3
 80074f4:	f7fa fb3d 	bl	8001b72 <HAL_HCD_GetCurrentSpeed>
 80074f8:	4603      	mov	r3, r0
 80074fa:	2b02      	cmp	r3, #2
 80074fc:	d00c      	beq.n	8007518 <USBH_LL_GetSpeed+0x38>
 80074fe:	2b02      	cmp	r3, #2
 8007500:	d80d      	bhi.n	800751e <USBH_LL_GetSpeed+0x3e>
 8007502:	2b00      	cmp	r3, #0
 8007504:	d002      	beq.n	800750c <USBH_LL_GetSpeed+0x2c>
 8007506:	2b01      	cmp	r3, #1
 8007508:	d003      	beq.n	8007512 <USBH_LL_GetSpeed+0x32>
 800750a:	e008      	b.n	800751e <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800750c:	2300      	movs	r3, #0
 800750e:	73fb      	strb	r3, [r7, #15]
    break;
 8007510:	e008      	b.n	8007524 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8007512:	2301      	movs	r3, #1
 8007514:	73fb      	strb	r3, [r7, #15]
    break;
 8007516:	e005      	b.n	8007524 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8007518:	2302      	movs	r3, #2
 800751a:	73fb      	strb	r3, [r7, #15]
    break;
 800751c:	e002      	b.n	8007524 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800751e:	2301      	movs	r3, #1
 8007520:	73fb      	strb	r3, [r7, #15]
    break;
 8007522:	bf00      	nop
  }
  return  speed;
 8007524:	7bfb      	ldrb	r3, [r7, #15]
}
 8007526:	4618      	mov	r0, r3
 8007528:	3710      	adds	r7, #16
 800752a:	46bd      	mov	sp, r7
 800752c:	bd80      	pop	{r7, pc}

0800752e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800752e:	b580      	push	{r7, lr}
 8007530:	b084      	sub	sp, #16
 8007532:	af00      	add	r7, sp, #0
 8007534:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007536:	2300      	movs	r3, #0
 8007538:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800753a:	2300      	movs	r3, #0
 800753c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007544:	4618      	mov	r0, r3
 8007546:	f7fa fad0 	bl	8001aea <HAL_HCD_ResetPort>
 800754a:	4603      	mov	r3, r0
 800754c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800754e:	7bfb      	ldrb	r3, [r7, #15]
 8007550:	4618      	mov	r0, r3
 8007552:	f000 f8ff 	bl	8007754 <USBH_Get_USB_Status>
 8007556:	4603      	mov	r3, r0
 8007558:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800755a:	7bbb      	ldrb	r3, [r7, #14]
}
 800755c:	4618      	mov	r0, r3
 800755e:	3710      	adds	r7, #16
 8007560:	46bd      	mov	sp, r7
 8007562:	bd80      	pop	{r7, pc}

08007564 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b082      	sub	sp, #8
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
 800756c:	460b      	mov	r3, r1
 800756e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007576:	78fa      	ldrb	r2, [r7, #3]
 8007578:	4611      	mov	r1, r2
 800757a:	4618      	mov	r0, r3
 800757c:	f7fa fad7 	bl	8001b2e <HAL_HCD_HC_GetXferCount>
 8007580:	4603      	mov	r3, r0
}
 8007582:	4618      	mov	r0, r3
 8007584:	3708      	adds	r7, #8
 8007586:	46bd      	mov	sp, r7
 8007588:	bd80      	pop	{r7, pc}

0800758a <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800758a:	b590      	push	{r4, r7, lr}
 800758c:	b089      	sub	sp, #36	; 0x24
 800758e:	af04      	add	r7, sp, #16
 8007590:	6078      	str	r0, [r7, #4]
 8007592:	4608      	mov	r0, r1
 8007594:	4611      	mov	r1, r2
 8007596:	461a      	mov	r2, r3
 8007598:	4603      	mov	r3, r0
 800759a:	70fb      	strb	r3, [r7, #3]
 800759c:	460b      	mov	r3, r1
 800759e:	70bb      	strb	r3, [r7, #2]
 80075a0:	4613      	mov	r3, r2
 80075a2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80075a4:	2300      	movs	r3, #0
 80075a6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80075a8:	2300      	movs	r3, #0
 80075aa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 80075b2:	787c      	ldrb	r4, [r7, #1]
 80075b4:	78ba      	ldrb	r2, [r7, #2]
 80075b6:	78f9      	ldrb	r1, [r7, #3]
 80075b8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80075ba:	9302      	str	r3, [sp, #8]
 80075bc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80075c0:	9301      	str	r3, [sp, #4]
 80075c2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80075c6:	9300      	str	r3, [sp, #0]
 80075c8:	4623      	mov	r3, r4
 80075ca:	f7f9 ff3a 	bl	8001442 <HAL_HCD_HC_Init>
 80075ce:	4603      	mov	r3, r0
 80075d0:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 80075d2:	7bfb      	ldrb	r3, [r7, #15]
 80075d4:	4618      	mov	r0, r3
 80075d6:	f000 f8bd 	bl	8007754 <USBH_Get_USB_Status>
 80075da:	4603      	mov	r3, r0
 80075dc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80075de:	7bbb      	ldrb	r3, [r7, #14]
}
 80075e0:	4618      	mov	r0, r3
 80075e2:	3714      	adds	r7, #20
 80075e4:	46bd      	mov	sp, r7
 80075e6:	bd90      	pop	{r4, r7, pc}

080075e8 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80075e8:	b580      	push	{r7, lr}
 80075ea:	b084      	sub	sp, #16
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	6078      	str	r0, [r7, #4]
 80075f0:	460b      	mov	r3, r1
 80075f2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80075f4:	2300      	movs	r3, #0
 80075f6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80075f8:	2300      	movs	r3, #0
 80075fa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007602:	78fa      	ldrb	r2, [r7, #3]
 8007604:	4611      	mov	r1, r2
 8007606:	4618      	mov	r0, r3
 8007608:	f7f9 ffaa 	bl	8001560 <HAL_HCD_HC_Halt>
 800760c:	4603      	mov	r3, r0
 800760e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007610:	7bfb      	ldrb	r3, [r7, #15]
 8007612:	4618      	mov	r0, r3
 8007614:	f000 f89e 	bl	8007754 <USBH_Get_USB_Status>
 8007618:	4603      	mov	r3, r0
 800761a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800761c:	7bbb      	ldrb	r3, [r7, #14]
}
 800761e:	4618      	mov	r0, r3
 8007620:	3710      	adds	r7, #16
 8007622:	46bd      	mov	sp, r7
 8007624:	bd80      	pop	{r7, pc}

08007626 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8007626:	b590      	push	{r4, r7, lr}
 8007628:	b089      	sub	sp, #36	; 0x24
 800762a:	af04      	add	r7, sp, #16
 800762c:	6078      	str	r0, [r7, #4]
 800762e:	4608      	mov	r0, r1
 8007630:	4611      	mov	r1, r2
 8007632:	461a      	mov	r2, r3
 8007634:	4603      	mov	r3, r0
 8007636:	70fb      	strb	r3, [r7, #3]
 8007638:	460b      	mov	r3, r1
 800763a:	70bb      	strb	r3, [r7, #2]
 800763c:	4613      	mov	r3, r2
 800763e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007640:	2300      	movs	r3, #0
 8007642:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007644:	2300      	movs	r3, #0
 8007646:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800764e:	787c      	ldrb	r4, [r7, #1]
 8007650:	78ba      	ldrb	r2, [r7, #2]
 8007652:	78f9      	ldrb	r1, [r7, #3]
 8007654:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007658:	9303      	str	r3, [sp, #12]
 800765a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800765c:	9302      	str	r3, [sp, #8]
 800765e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007660:	9301      	str	r3, [sp, #4]
 8007662:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007666:	9300      	str	r3, [sp, #0]
 8007668:	4623      	mov	r3, r4
 800766a:	f7f9 ff9d 	bl	80015a8 <HAL_HCD_HC_SubmitRequest>
 800766e:	4603      	mov	r3, r0
 8007670:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8007672:	7bfb      	ldrb	r3, [r7, #15]
 8007674:	4618      	mov	r0, r3
 8007676:	f000 f86d 	bl	8007754 <USBH_Get_USB_Status>
 800767a:	4603      	mov	r3, r0
 800767c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800767e:	7bbb      	ldrb	r3, [r7, #14]
}
 8007680:	4618      	mov	r0, r3
 8007682:	3714      	adds	r7, #20
 8007684:	46bd      	mov	sp, r7
 8007686:	bd90      	pop	{r4, r7, pc}

08007688 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b082      	sub	sp, #8
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
 8007690:	460b      	mov	r3, r1
 8007692:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800769a:	78fa      	ldrb	r2, [r7, #3]
 800769c:	4611      	mov	r1, r2
 800769e:	4618      	mov	r0, r3
 80076a0:	f7fa fa31 	bl	8001b06 <HAL_HCD_HC_GetURBState>
 80076a4:	4603      	mov	r3, r0
}
 80076a6:	4618      	mov	r0, r3
 80076a8:	3708      	adds	r7, #8
 80076aa:	46bd      	mov	sp, r7
 80076ac:	bd80      	pop	{r7, pc}

080076ae <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 80076ae:	b580      	push	{r7, lr}
 80076b0:	b082      	sub	sp, #8
 80076b2:	af00      	add	r7, sp, #0
 80076b4:	6078      	str	r0, [r7, #4]
 80076b6:	460b      	mov	r3, r1
 80076b8:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 80076c0:	2b01      	cmp	r3, #1
 80076c2:	d103      	bne.n	80076cc <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 80076c4:	78fb      	ldrb	r3, [r7, #3]
 80076c6:	4618      	mov	r0, r3
 80076c8:	f000 f870 	bl	80077ac <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 80076cc:	20c8      	movs	r0, #200	; 0xc8
 80076ce:	f7f9 fb6b 	bl	8000da8 <HAL_Delay>
  return USBH_OK;
 80076d2:	2300      	movs	r3, #0
}
 80076d4:	4618      	mov	r0, r3
 80076d6:	3708      	adds	r7, #8
 80076d8:	46bd      	mov	sp, r7
 80076da:	bd80      	pop	{r7, pc}

080076dc <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 80076dc:	b480      	push	{r7}
 80076de:	b085      	sub	sp, #20
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
 80076e4:	460b      	mov	r3, r1
 80076e6:	70fb      	strb	r3, [r7, #3]
 80076e8:	4613      	mov	r3, r2
 80076ea:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80076f2:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 80076f4:	78fb      	ldrb	r3, [r7, #3]
 80076f6:	68fa      	ldr	r2, [r7, #12]
 80076f8:	212c      	movs	r1, #44	; 0x2c
 80076fa:	fb01 f303 	mul.w	r3, r1, r3
 80076fe:	4413      	add	r3, r2
 8007700:	333b      	adds	r3, #59	; 0x3b
 8007702:	781b      	ldrb	r3, [r3, #0]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d009      	beq.n	800771c <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8007708:	78fb      	ldrb	r3, [r7, #3]
 800770a:	68fa      	ldr	r2, [r7, #12]
 800770c:	212c      	movs	r1, #44	; 0x2c
 800770e:	fb01 f303 	mul.w	r3, r1, r3
 8007712:	4413      	add	r3, r2
 8007714:	3354      	adds	r3, #84	; 0x54
 8007716:	78ba      	ldrb	r2, [r7, #2]
 8007718:	701a      	strb	r2, [r3, #0]
 800771a:	e008      	b.n	800772e <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800771c:	78fb      	ldrb	r3, [r7, #3]
 800771e:	68fa      	ldr	r2, [r7, #12]
 8007720:	212c      	movs	r1, #44	; 0x2c
 8007722:	fb01 f303 	mul.w	r3, r1, r3
 8007726:	4413      	add	r3, r2
 8007728:	3355      	adds	r3, #85	; 0x55
 800772a:	78ba      	ldrb	r2, [r7, #2]
 800772c:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800772e:	2300      	movs	r3, #0
}
 8007730:	4618      	mov	r0, r3
 8007732:	3714      	adds	r7, #20
 8007734:	46bd      	mov	sp, r7
 8007736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800773a:	4770      	bx	lr

0800773c <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b082      	sub	sp, #8
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8007744:	6878      	ldr	r0, [r7, #4]
 8007746:	f7f9 fb2f 	bl	8000da8 <HAL_Delay>
}
 800774a:	bf00      	nop
 800774c:	3708      	adds	r7, #8
 800774e:	46bd      	mov	sp, r7
 8007750:	bd80      	pop	{r7, pc}
	...

08007754 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007754:	b480      	push	{r7}
 8007756:	b085      	sub	sp, #20
 8007758:	af00      	add	r7, sp, #0
 800775a:	4603      	mov	r3, r0
 800775c:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800775e:	2300      	movs	r3, #0
 8007760:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007762:	79fb      	ldrb	r3, [r7, #7]
 8007764:	2b03      	cmp	r3, #3
 8007766:	d817      	bhi.n	8007798 <USBH_Get_USB_Status+0x44>
 8007768:	a201      	add	r2, pc, #4	; (adr r2, 8007770 <USBH_Get_USB_Status+0x1c>)
 800776a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800776e:	bf00      	nop
 8007770:	08007781 	.word	0x08007781
 8007774:	08007787 	.word	0x08007787
 8007778:	0800778d 	.word	0x0800778d
 800777c:	08007793 	.word	0x08007793
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8007780:	2300      	movs	r3, #0
 8007782:	73fb      	strb	r3, [r7, #15]
    break;
 8007784:	e00b      	b.n	800779e <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8007786:	2302      	movs	r3, #2
 8007788:	73fb      	strb	r3, [r7, #15]
    break;
 800778a:	e008      	b.n	800779e <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800778c:	2301      	movs	r3, #1
 800778e:	73fb      	strb	r3, [r7, #15]
    break;
 8007790:	e005      	b.n	800779e <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8007792:	2302      	movs	r3, #2
 8007794:	73fb      	strb	r3, [r7, #15]
    break;
 8007796:	e002      	b.n	800779e <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8007798:	2302      	movs	r3, #2
 800779a:	73fb      	strb	r3, [r7, #15]
    break;
 800779c:	bf00      	nop
  }
  return usb_status;
 800779e:	7bfb      	ldrb	r3, [r7, #15]
}
 80077a0:	4618      	mov	r0, r3
 80077a2:	3714      	adds	r7, #20
 80077a4:	46bd      	mov	sp, r7
 80077a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077aa:	4770      	bx	lr

080077ac <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b084      	sub	sp, #16
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	4603      	mov	r3, r0
 80077b4:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 80077b6:	79fb      	ldrb	r3, [r7, #7]
 80077b8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 80077ba:	79fb      	ldrb	r3, [r7, #7]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d102      	bne.n	80077c6 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 80077c0:	2301      	movs	r3, #1
 80077c2:	73fb      	strb	r3, [r7, #15]
 80077c4:	e001      	b.n	80077ca <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 80077c6:	2300      	movs	r3, #0
 80077c8:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 80077ca:	7bfb      	ldrb	r3, [r7, #15]
 80077cc:	461a      	mov	r2, r3
 80077ce:	2101      	movs	r1, #1
 80077d0:	4803      	ldr	r0, [pc, #12]	; (80077e0 <MX_DriverVbusFS+0x34>)
 80077d2:	f7f9 fdbb 	bl	800134c <HAL_GPIO_WritePin>
}
 80077d6:	bf00      	nop
 80077d8:	3710      	adds	r7, #16
 80077da:	46bd      	mov	sp, r7
 80077dc:	bd80      	pop	{r7, pc}
 80077de:	bf00      	nop
 80077e0:	40020800 	.word	0x40020800

080077e4 <__errno>:
 80077e4:	4b01      	ldr	r3, [pc, #4]	; (80077ec <__errno+0x8>)
 80077e6:	6818      	ldr	r0, [r3, #0]
 80077e8:	4770      	bx	lr
 80077ea:	bf00      	nop
 80077ec:	20000040 	.word	0x20000040

080077f0 <__libc_init_array>:
 80077f0:	b570      	push	{r4, r5, r6, lr}
 80077f2:	4d0d      	ldr	r5, [pc, #52]	; (8007828 <__libc_init_array+0x38>)
 80077f4:	4c0d      	ldr	r4, [pc, #52]	; (800782c <__libc_init_array+0x3c>)
 80077f6:	1b64      	subs	r4, r4, r5
 80077f8:	10a4      	asrs	r4, r4, #2
 80077fa:	2600      	movs	r6, #0
 80077fc:	42a6      	cmp	r6, r4
 80077fe:	d109      	bne.n	8007814 <__libc_init_array+0x24>
 8007800:	4d0b      	ldr	r5, [pc, #44]	; (8007830 <__libc_init_array+0x40>)
 8007802:	4c0c      	ldr	r4, [pc, #48]	; (8007834 <__libc_init_array+0x44>)
 8007804:	f000 f8f8 	bl	80079f8 <_init>
 8007808:	1b64      	subs	r4, r4, r5
 800780a:	10a4      	asrs	r4, r4, #2
 800780c:	2600      	movs	r6, #0
 800780e:	42a6      	cmp	r6, r4
 8007810:	d105      	bne.n	800781e <__libc_init_array+0x2e>
 8007812:	bd70      	pop	{r4, r5, r6, pc}
 8007814:	f855 3b04 	ldr.w	r3, [r5], #4
 8007818:	4798      	blx	r3
 800781a:	3601      	adds	r6, #1
 800781c:	e7ee      	b.n	80077fc <__libc_init_array+0xc>
 800781e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007822:	4798      	blx	r3
 8007824:	3601      	adds	r6, #1
 8007826:	e7f2      	b.n	800780e <__libc_init_array+0x1e>
 8007828:	08007a34 	.word	0x08007a34
 800782c:	08007a34 	.word	0x08007a34
 8007830:	08007a34 	.word	0x08007a34
 8007834:	08007a38 	.word	0x08007a38

08007838 <malloc>:
 8007838:	4b02      	ldr	r3, [pc, #8]	; (8007844 <malloc+0xc>)
 800783a:	4601      	mov	r1, r0
 800783c:	6818      	ldr	r0, [r3, #0]
 800783e:	f000 b863 	b.w	8007908 <_malloc_r>
 8007842:	bf00      	nop
 8007844:	20000040 	.word	0x20000040

08007848 <free>:
 8007848:	4b02      	ldr	r3, [pc, #8]	; (8007854 <free+0xc>)
 800784a:	4601      	mov	r1, r0
 800784c:	6818      	ldr	r0, [r3, #0]
 800784e:	f000 b80b 	b.w	8007868 <_free_r>
 8007852:	bf00      	nop
 8007854:	20000040 	.word	0x20000040

08007858 <memset>:
 8007858:	4402      	add	r2, r0
 800785a:	4603      	mov	r3, r0
 800785c:	4293      	cmp	r3, r2
 800785e:	d100      	bne.n	8007862 <memset+0xa>
 8007860:	4770      	bx	lr
 8007862:	f803 1b01 	strb.w	r1, [r3], #1
 8007866:	e7f9      	b.n	800785c <memset+0x4>

08007868 <_free_r>:
 8007868:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800786a:	2900      	cmp	r1, #0
 800786c:	d048      	beq.n	8007900 <_free_r+0x98>
 800786e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007872:	9001      	str	r0, [sp, #4]
 8007874:	2b00      	cmp	r3, #0
 8007876:	f1a1 0404 	sub.w	r4, r1, #4
 800787a:	bfb8      	it	lt
 800787c:	18e4      	addlt	r4, r4, r3
 800787e:	f000 f8ad 	bl	80079dc <__malloc_lock>
 8007882:	4a20      	ldr	r2, [pc, #128]	; (8007904 <_free_r+0x9c>)
 8007884:	9801      	ldr	r0, [sp, #4]
 8007886:	6813      	ldr	r3, [r2, #0]
 8007888:	4615      	mov	r5, r2
 800788a:	b933      	cbnz	r3, 800789a <_free_r+0x32>
 800788c:	6063      	str	r3, [r4, #4]
 800788e:	6014      	str	r4, [r2, #0]
 8007890:	b003      	add	sp, #12
 8007892:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007896:	f000 b8a7 	b.w	80079e8 <__malloc_unlock>
 800789a:	42a3      	cmp	r3, r4
 800789c:	d90b      	bls.n	80078b6 <_free_r+0x4e>
 800789e:	6821      	ldr	r1, [r4, #0]
 80078a0:	1862      	adds	r2, r4, r1
 80078a2:	4293      	cmp	r3, r2
 80078a4:	bf04      	itt	eq
 80078a6:	681a      	ldreq	r2, [r3, #0]
 80078a8:	685b      	ldreq	r3, [r3, #4]
 80078aa:	6063      	str	r3, [r4, #4]
 80078ac:	bf04      	itt	eq
 80078ae:	1852      	addeq	r2, r2, r1
 80078b0:	6022      	streq	r2, [r4, #0]
 80078b2:	602c      	str	r4, [r5, #0]
 80078b4:	e7ec      	b.n	8007890 <_free_r+0x28>
 80078b6:	461a      	mov	r2, r3
 80078b8:	685b      	ldr	r3, [r3, #4]
 80078ba:	b10b      	cbz	r3, 80078c0 <_free_r+0x58>
 80078bc:	42a3      	cmp	r3, r4
 80078be:	d9fa      	bls.n	80078b6 <_free_r+0x4e>
 80078c0:	6811      	ldr	r1, [r2, #0]
 80078c2:	1855      	adds	r5, r2, r1
 80078c4:	42a5      	cmp	r5, r4
 80078c6:	d10b      	bne.n	80078e0 <_free_r+0x78>
 80078c8:	6824      	ldr	r4, [r4, #0]
 80078ca:	4421      	add	r1, r4
 80078cc:	1854      	adds	r4, r2, r1
 80078ce:	42a3      	cmp	r3, r4
 80078d0:	6011      	str	r1, [r2, #0]
 80078d2:	d1dd      	bne.n	8007890 <_free_r+0x28>
 80078d4:	681c      	ldr	r4, [r3, #0]
 80078d6:	685b      	ldr	r3, [r3, #4]
 80078d8:	6053      	str	r3, [r2, #4]
 80078da:	4421      	add	r1, r4
 80078dc:	6011      	str	r1, [r2, #0]
 80078de:	e7d7      	b.n	8007890 <_free_r+0x28>
 80078e0:	d902      	bls.n	80078e8 <_free_r+0x80>
 80078e2:	230c      	movs	r3, #12
 80078e4:	6003      	str	r3, [r0, #0]
 80078e6:	e7d3      	b.n	8007890 <_free_r+0x28>
 80078e8:	6825      	ldr	r5, [r4, #0]
 80078ea:	1961      	adds	r1, r4, r5
 80078ec:	428b      	cmp	r3, r1
 80078ee:	bf04      	itt	eq
 80078f0:	6819      	ldreq	r1, [r3, #0]
 80078f2:	685b      	ldreq	r3, [r3, #4]
 80078f4:	6063      	str	r3, [r4, #4]
 80078f6:	bf04      	itt	eq
 80078f8:	1949      	addeq	r1, r1, r5
 80078fa:	6021      	streq	r1, [r4, #0]
 80078fc:	6054      	str	r4, [r2, #4]
 80078fe:	e7c7      	b.n	8007890 <_free_r+0x28>
 8007900:	b003      	add	sp, #12
 8007902:	bd30      	pop	{r4, r5, pc}
 8007904:	200000d4 	.word	0x200000d4

08007908 <_malloc_r>:
 8007908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800790a:	1ccd      	adds	r5, r1, #3
 800790c:	f025 0503 	bic.w	r5, r5, #3
 8007910:	3508      	adds	r5, #8
 8007912:	2d0c      	cmp	r5, #12
 8007914:	bf38      	it	cc
 8007916:	250c      	movcc	r5, #12
 8007918:	2d00      	cmp	r5, #0
 800791a:	4606      	mov	r6, r0
 800791c:	db01      	blt.n	8007922 <_malloc_r+0x1a>
 800791e:	42a9      	cmp	r1, r5
 8007920:	d903      	bls.n	800792a <_malloc_r+0x22>
 8007922:	230c      	movs	r3, #12
 8007924:	6033      	str	r3, [r6, #0]
 8007926:	2000      	movs	r0, #0
 8007928:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800792a:	f000 f857 	bl	80079dc <__malloc_lock>
 800792e:	4921      	ldr	r1, [pc, #132]	; (80079b4 <_malloc_r+0xac>)
 8007930:	680a      	ldr	r2, [r1, #0]
 8007932:	4614      	mov	r4, r2
 8007934:	b99c      	cbnz	r4, 800795e <_malloc_r+0x56>
 8007936:	4f20      	ldr	r7, [pc, #128]	; (80079b8 <_malloc_r+0xb0>)
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	b923      	cbnz	r3, 8007946 <_malloc_r+0x3e>
 800793c:	4621      	mov	r1, r4
 800793e:	4630      	mov	r0, r6
 8007940:	f000 f83c 	bl	80079bc <_sbrk_r>
 8007944:	6038      	str	r0, [r7, #0]
 8007946:	4629      	mov	r1, r5
 8007948:	4630      	mov	r0, r6
 800794a:	f000 f837 	bl	80079bc <_sbrk_r>
 800794e:	1c43      	adds	r3, r0, #1
 8007950:	d123      	bne.n	800799a <_malloc_r+0x92>
 8007952:	230c      	movs	r3, #12
 8007954:	6033      	str	r3, [r6, #0]
 8007956:	4630      	mov	r0, r6
 8007958:	f000 f846 	bl	80079e8 <__malloc_unlock>
 800795c:	e7e3      	b.n	8007926 <_malloc_r+0x1e>
 800795e:	6823      	ldr	r3, [r4, #0]
 8007960:	1b5b      	subs	r3, r3, r5
 8007962:	d417      	bmi.n	8007994 <_malloc_r+0x8c>
 8007964:	2b0b      	cmp	r3, #11
 8007966:	d903      	bls.n	8007970 <_malloc_r+0x68>
 8007968:	6023      	str	r3, [r4, #0]
 800796a:	441c      	add	r4, r3
 800796c:	6025      	str	r5, [r4, #0]
 800796e:	e004      	b.n	800797a <_malloc_r+0x72>
 8007970:	6863      	ldr	r3, [r4, #4]
 8007972:	42a2      	cmp	r2, r4
 8007974:	bf0c      	ite	eq
 8007976:	600b      	streq	r3, [r1, #0]
 8007978:	6053      	strne	r3, [r2, #4]
 800797a:	4630      	mov	r0, r6
 800797c:	f000 f834 	bl	80079e8 <__malloc_unlock>
 8007980:	f104 000b 	add.w	r0, r4, #11
 8007984:	1d23      	adds	r3, r4, #4
 8007986:	f020 0007 	bic.w	r0, r0, #7
 800798a:	1ac2      	subs	r2, r0, r3
 800798c:	d0cc      	beq.n	8007928 <_malloc_r+0x20>
 800798e:	1a1b      	subs	r3, r3, r0
 8007990:	50a3      	str	r3, [r4, r2]
 8007992:	e7c9      	b.n	8007928 <_malloc_r+0x20>
 8007994:	4622      	mov	r2, r4
 8007996:	6864      	ldr	r4, [r4, #4]
 8007998:	e7cc      	b.n	8007934 <_malloc_r+0x2c>
 800799a:	1cc4      	adds	r4, r0, #3
 800799c:	f024 0403 	bic.w	r4, r4, #3
 80079a0:	42a0      	cmp	r0, r4
 80079a2:	d0e3      	beq.n	800796c <_malloc_r+0x64>
 80079a4:	1a21      	subs	r1, r4, r0
 80079a6:	4630      	mov	r0, r6
 80079a8:	f000 f808 	bl	80079bc <_sbrk_r>
 80079ac:	3001      	adds	r0, #1
 80079ae:	d1dd      	bne.n	800796c <_malloc_r+0x64>
 80079b0:	e7cf      	b.n	8007952 <_malloc_r+0x4a>
 80079b2:	bf00      	nop
 80079b4:	200000d4 	.word	0x200000d4
 80079b8:	200000d8 	.word	0x200000d8

080079bc <_sbrk_r>:
 80079bc:	b538      	push	{r3, r4, r5, lr}
 80079be:	4d06      	ldr	r5, [pc, #24]	; (80079d8 <_sbrk_r+0x1c>)
 80079c0:	2300      	movs	r3, #0
 80079c2:	4604      	mov	r4, r0
 80079c4:	4608      	mov	r0, r1
 80079c6:	602b      	str	r3, [r5, #0]
 80079c8:	f7f9 f90a 	bl	8000be0 <_sbrk>
 80079cc:	1c43      	adds	r3, r0, #1
 80079ce:	d102      	bne.n	80079d6 <_sbrk_r+0x1a>
 80079d0:	682b      	ldr	r3, [r5, #0]
 80079d2:	b103      	cbz	r3, 80079d6 <_sbrk_r+0x1a>
 80079d4:	6023      	str	r3, [r4, #0]
 80079d6:	bd38      	pop	{r3, r4, r5, pc}
 80079d8:	20002920 	.word	0x20002920

080079dc <__malloc_lock>:
 80079dc:	4801      	ldr	r0, [pc, #4]	; (80079e4 <__malloc_lock+0x8>)
 80079de:	f000 b809 	b.w	80079f4 <__retarget_lock_acquire_recursive>
 80079e2:	bf00      	nop
 80079e4:	20002928 	.word	0x20002928

080079e8 <__malloc_unlock>:
 80079e8:	4801      	ldr	r0, [pc, #4]	; (80079f0 <__malloc_unlock+0x8>)
 80079ea:	f000 b804 	b.w	80079f6 <__retarget_lock_release_recursive>
 80079ee:	bf00      	nop
 80079f0:	20002928 	.word	0x20002928

080079f4 <__retarget_lock_acquire_recursive>:
 80079f4:	4770      	bx	lr

080079f6 <__retarget_lock_release_recursive>:
 80079f6:	4770      	bx	lr

080079f8 <_init>:
 80079f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079fa:	bf00      	nop
 80079fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079fe:	bc08      	pop	{r3}
 8007a00:	469e      	mov	lr, r3
 8007a02:	4770      	bx	lr

08007a04 <_fini>:
 8007a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a06:	bf00      	nop
 8007a08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a0a:	bc08      	pop	{r3}
 8007a0c:	469e      	mov	lr, r3
 8007a0e:	4770      	bx	lr
