
main/out/main.elf:     file format elf32-littlearm
main/out/main.elf
architecture: armv7e-m, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a001b55

Program Header:
0x70000001 off    0x000121ec vaddr 0x1a0021ec paddr 0x1a0021ec align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x10000000 paddr 0x10000000 align 2**16
         filesz 0x000000b4 memsz 0x00000108 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x000021f4 memsz 0x000021f4 flags r-x
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a0021f4 align 2**16
         filesz 0x000000cc memsz 0x000000cc flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000021ec  1a000000  1a000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000cc  10000000  1a0021f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  000200cc  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  000200cc  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  000200cc  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  000200cc  2**2
                  CONTENTS
  6 .bss          00000038  100000d0  100000d0  000000d0  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  000200cc  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  000200cc  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  000200cc  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  000200cc  2**2
                  CONTENTS
 11 .ARM.exidx    00000008  1a0021ec  1a0021ec  000121ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 12 .uninit_RESERVED 00000000  10000000  10000000  000200cc  2**2
                  CONTENTS
 13 .noinit_RAM2  00000000  10080000  10080000  000200cc  2**2
                  CONTENTS
 14 .noinit_RAM3  00000000  20000000  20000000  000200cc  2**2
                  CONTENTS
 15 .noinit_RAM4  00000000  20008000  20008000  000200cc  2**2
                  CONTENTS
 16 .noinit_RAM5  00000000  2000c000  2000c000  000200cc  2**2
                  CONTENTS
 17 .noinit       00000000  10000108  10000108  000200cc  2**2
                  CONTENTS
 18 .debug_info   00028cd2  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_abbrev 0000564b  00000000  00000000  00048d9e  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_loc    00007857  00000000  00000000  0004e3e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_aranges 00000a28  00000000  00000000  00055c40  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_ranges 00000a10  00000000  00000000  00056668  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_macro  0000deb5  00000000  00000000  00057078  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_line   00014bbd  00000000  00000000  00064f2d  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_str    00024f53  00000000  00000000  00079aea  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .comment      00000068  00000000  00000000  0009ea3d  2**0
                  CONTENTS, READONLY
 27 .ARM.attributes 00000032  00000000  00000000  0009eaa5  2**0
                  CONTENTS, READONLY
 28 .debug_frame  00001850  00000000  00000000  0009ead8  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
100000d0 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a0021ec l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10000108 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 cr_startup_lpc43xx.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 luces.c
00000000 l    df *ABS*	00000000 puertos.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 lux.c
00000000 l    df *ABS*	00000000 pir.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
10000004 l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a000568 l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_adc.c
00000000 l    df *ABS*	00000000 sapi_timer.c
1a0008c0 l     F .text	00000002 errorOcurred
1a0008c2 l     F .text	00000002 doNothing
1000000c l     O .data	00000040 timer_dd
00000000 l    df *ABS*	00000000 sapi_tick.c
100000d8 l     O .bss	00000004 callBackFuncParams
100000e0 l     O .bss	00000008 tickCounter
100000e8 l     O .bss	00000004 tickHookFunction
00000000 l    df *ABS*	00000000 sapi_dac.c
00000000 l    df *ABS*	00000000 sapi_usb_device.c
100000ec l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_delay.c
00000000 l    df *ABS*	00000000 sapi_ultrasonic_hcsr04.c
1a000c34 l     F .text	00000010 clearInterrupt
1a000c44 l     F .text	0000005c serveInterrupt
1000004c l     O .data	00000048 ultrasonicSensors
1a002070 l     O .text	00000003 ultrasonicSensorsIrqMap
00000000 l    df *ABS*	00000000 board_sysinit.c
1a002074 l     O .text	00000004 InitClkStates
1a002078 l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 board.c
1a000d8c l     F .text	00000044 Board_LED_Init
1a000dd0 l     F .text	00000040 Board_TEC_Init
1a000e10 l     F .text	00000040 Board_GPIO_Init
1a000e50 l     F .text	00000038 Board_SPI_Init
1a000e88 l     F .text	00000024 Board_I2C_Init
1a000eac l     F .text	00000030 Board_ADC_Init
1a0020f0 l     O .text	00000008 GpioButtons
1a0020f8 l     O .text	0000000c GpioLeds
1a002104 l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a000f2c l     F .text	00000014 Chip_SSP_GetClockIndex
1a000f40 l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000094 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 fpu_init.c
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a0010b4 l     F .text	00000014 Chip_ADC_GetClockIndex
1a0010c8 l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a00211c l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a0013ec l     F .text	000000a0 pll_calc_divs
1a00148c l     F .text	0000010c pll_get_frac
1a001598 l     F .text	0000004c Chip_Clock_FindBaseClock
1a00180c l     F .text	00000022 Chip_Clock_GetDivRate
100000f0 l     O .bss	00000008 audio_usb_pll_freq
1a002170 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a0019ac l     F .text	0000002c Chip_UART_GetIndex
1a0021dc l     O .text	00000008 UART_BClock
1a0021e4 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 dac_18xx_43xx.c
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 
1a0021ec l       .bss_RAM5	00000000 __init_array_end
1a0021ec l       .bss_RAM5	00000000 __preinit_array_end
1a0021ec l       .bss_RAM5	00000000 __init_array_start
1a0021ec l       .bss_RAM5	00000000 __preinit_array_start
1a001630 g     F .text	0000001c Chip_Clock_GetDividerSource
1a000944 g     F .text	00000044 TIMER2_IRQHandler
1a000184  w    F .text	00000002 DebugMon_Handler
1a00018a  w    F .text	00000002 RIT_IRQHandler
1a001160 g     F .text	00000016 Chip_ADC_DeInit
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a00018a  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a00018a  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a00018a  w    F .text	00000002 I2C0_IRQHandler
1a00017a  w    F .text	00000002 HardFault_Handler
1a0004d4 g     F .text	00000014 pir_off
1a000000 g       *ABS*	00000000 __vectors_start__
1a001228 g     F .text	0000000c Chip_ADC_SetResolution
1a000a6c g     F .text	0000002c SysTick_Handler
1a00018a  w    F .text	00000002 SDIO_IRQHandler
1a00018a  w    F .text	00000002 ATIMER_IRQHandler
1a000186  w    F .text	00000002 PendSV_Handler
1a000178  w    F .text	00000002 NMI_Handler
1a0021f4 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a000518 g     F .text	0000000c pir_enabled
1a00018a  w    F .text	00000002 I2C1_IRQHandler
1a00018a  w    F .text	00000002 UART1_IRQHandler
1a00018a  w    F .text	00000002 GPIO5_IRQHandler
1a00018a  w    F .text	00000002 CAN1_IRQHandler
53ff5d3a g       *ABS*	00000000 __valid_user_code_checksum
1a000320 g     F .text	00000020 relay_on
1a0021f4 g       .ARM.exidx	00000000 _etext
1a00018a  w    F .text	00000002 USB1_IRQHandler
1a00018a  w    F .text	00000002 I2S0_IRQHandler
1a000988 g     F .text	00000044 TIMER3_IRQHandler
1a0018ae g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a00018a  w    F .text	00000002 UART0_IRQHandler
1a0001aa g     F .text	00000012 bss_init
10000000 g     O .data	00000004 relay_status
1a00018a  w    F .text	00000002 SGPIO_IRQHandler
1a001bdc g     F .text	00000000 .hidden __aeabi_uldivmod
10000108 g       .noinit	00000000 _noinit
10000104 g     O .bss	00000004 SystemCoreClock
1a0019d8 g     F .text	00000054 Chip_UART_Init
1a001b12 g     F .text	00000010 Chip_DAC_UpdateValue
1a00018a  w    F .text	00000002 ADC0_IRQHandler
1a001108 g     F .text	00000018 readAdcVal
1a000180  w    F .text	00000002 UsageFault_Handler
1a001960 g     F .text	0000004c Chip_Clock_GetRate
1a00018a  w    F .text	00000002 GPIO6_IRQHandler
1a000cf8 g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a000524 g     F .text	00000028 pir_read
1a001c0c g     F .text	000002d0 .hidden __udivmoddi4
1a0020ec g     O .text	00000004 ExtRateIn
1a00018a  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a000384 g     F .text	0000000c led_bright
1a000caa g     F .text	0000000a GPIO1_IRQHandler
1a00018a  w    F .text	00000002 SSP0_IRQHandler
1a0021ec g       .ARM.exidx	00000000 __exidx_start
1a0002fc g     O .text	00000004 CRP_WORD
1a0010fa g     F .text	0000000e setStartMode
1a001ee0 g     F .text	00000048 __libc_init_array
1a000340 g     F .text	00000028 relay_toggle
1a0007dc g     F .text	0000008c adcInit
1a00018a  w    F .text	00000002 ADC1_IRQHandler
1a000f00 g     F .text	0000002c Board_Init
1a001bd8 g     F .text	00000002 _init
1a000114 g       .text	00000000 __data_section_table
1a00018a  w    F .text	00000002 RTC_IRQHandler
10000108 g       .bss	00000000 _ebss
1a001234 g     F .text	0000002a Chip_ADC_EnableChannel
1a0008c4 g     F .text	00000040 TIMER0_IRQHandler
1a0009f0 g     F .text	0000007c tickInit
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a00018a  w    F .text	00000002 SPI_IRQHandler
1a001024 g     F .text	00000038 Chip_I2C_SetClockRate
1a00018a  w    F .text	00000002 LCD_IRQHandler
1a0015e4 g     F .text	0000004c Chip_Clock_EnableCrystal
1a001176 g     F .text	00000008 Chip_ADC_ReadValue
10008000 g       *ABS*	00000000 __top_RamLoc32
1a000478 g     F .text	0000000c lux_on
1a00018c g     F .text	0000001e data_init
1a0011d6 g     F .text	00000020 Chip_ADC_SetStartMode
1a000904 g     F .text	00000040 TIMER1_IRQHandler
1a001000 g     F .text	00000024 Chip_I2C_Init
1a0004e8 g     F .text	00000014 pir_on
1a00018a  w    F .text	00000002 UART2_IRQHandler
1a0017a0 g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a001f38 g     O .text	00000136 gpioPinsInit
1a000f58 g     F .text	00000012 Chip_SSP_SetClockRate
1a000cb4 g     F .text	0000000a GPIO2_IRQHandler
1a000868 g     F .text	00000058 adcRead
1a001888 g     F .text	00000026 Chip_Clock_GetBaseClock
100000d0 g       .bss	00000000 _bss
1a00117e g     F .text	00000036 Chip_ADC_ReadStatus
1a001b3a g     F .text	0000001a Chip_DAC_Init
1a0011f6 g     F .text	00000032 Chip_ADC_SetSampleRate
100000d0 g     O .bss	00000004 lux_status
1a00018a  w    F .text	00000002 I2S1_IRQHandler
1a000f6a g     F .text	0000003e Chip_SSP_SetBitRate
1a00105c g     F .text	00000002 Chip_GPIO_Init
1a002118 g     O .text	00000004 OscRateIn
10000108 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a00018a  w    F .text	00000002 SSP1_IRQHandler
1a000178 g       .text	00000000 __bss_section_table_end
1a00059c g     F .text	00000194 gpioInit
1a00039a g     F .text	00000044 puertos_init
1a001edc  w    F .text	00000002 .hidden __aeabi_ldiv0
1a000aec g     F .text	0000001c USB0_IRQHandler
1a00192c g     F .text	00000034 Chip_Clock_Disable
1a00018a  w    F .text	00000002 GPIO3_IRQHandler
1a00018a  w    F .text	00000002 SCT_IRQHandler
1a00164c g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a001f28 g     F .text	00000010 memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a0003de g     F .text	00000098 main
1a00018a  w    F .text	00000002 WDT_IRQHandler
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a000182  w    F .text	00000002 SVC_Handler
10000008 g     O .data	00000004 DWT_CTRL
1a00018a  w    F .text	00000002 GPIO7_IRQHandler
1a0018bc g     F .text	0000003c Chip_Clock_EnableOpts
1a001b08 g     F .text	0000000a Chip_DAC_DeInit
1a001668 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a001060 g     F .text	00000054 fpuInit
1a001720 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a000490 g     F .text	0000001c lux_toggle
1a000d70 g     F .text	0000001c SystemInit
1a00018a  w    F .text	00000002 SPIFI_IRQHandler
100000d4 g     O .bss	00000004 pir_status
1a000bfc g     F .text	00000038 delay
1a00018a  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a000730 g     F .text	00000056 gpioWrite
1a001120 g     F .text	00000040 Chip_ADC_Init
10000100 g     O .bss	00000004 g_pUsbApi
1a000cc0 g     F .text	00000038 Board_SetupMuxing
1a000300 g     F .text	00000020 relay_off
1a001a2c g     F .text	000000dc Chip_UART_SetBaudFDR
1a0009cc g     F .text	0000000c tickRead
1a000484 g     F .text	0000000c lux_off
100000f8 g     O .bss	00000008 tickRateMS
1a00125e g     F .text	00000022 Chip_ADC_SetBurstCmd
1a0004b8 g     F .text	0000001c lux_read
1a00018a  w    F .text	00000002 ETH_IRQHandler
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a000a98 g     F .text	00000034 dacInit
1a00018a  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
10000108 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a000368 g     F .text	0000001c toggle_read
1a000fa8 g     F .text	00000038 Chip_SSP_Init
1a00018a  w    F .text	00000002 GINT0_IRQHandler
1a0004ac g     F .text	0000000c lux_enabled
1a001b22 g     F .text	00000018 Chip_DAC_SetBias
1a00018a  w    F .text	00000002 DAC_IRQHandler
1a000edc g     F .text	00000024 Board_Debug_Init
1a0011b4 g     F .text	00000022 Chip_ADC_Int_SetChannelCmd
100000cc g       .data	00000000 _edata
1a000acc g     F .text	00000020 dacWrite
1a000fe0 g     F .text	00000020 Chip_I2C_EventHandler
1a00018a  w    F .text	00000002 M0SUB_IRQHandler
1a001280 g     F .text	00000158 Chip_SetupCoreClock
1a000ca0 g     F .text	0000000a GPIO0_IRQHandler
1a000000 g     O .text	00000114 g_pfnVectors
1a001b54 g     F .text	00000084 ResetISR
1a0013d8 g     F .text	00000014 SystemCoreClockUpdate
1a00018a  w    F .text	00000002 DMA_IRQHandler
1a00018a  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a001edc  w    F .text	00000002 .hidden __aeabi_idiv0
1a00017e  w    F .text	00000002 BusFault_Handler
1a0018f8 g     F .text	00000034 Chip_Clock_Enable
1a00018a  w    F .text	00000002 UART3_IRQHandler
1a00018a  w    F .text	00000002 MCPWM_IRQHandler
1a00018a  w    F .text	00000002 M0APP_IRQHandler
1a000786 g     F .text	00000054 gpioRead
1a000b08 g     F .text	000000f4 boardInit
1a00018a  w    F .text	00000002 GINT1_IRQHandler
1a0009d8 g     F .text	00000018 tickPowerSet
1a000390 g     F .text	0000000a pot_read
1a001830 g     F .text	00000058 Chip_Clock_SetBaseClock
1a00054c g     F .text	0000001c cyclesCounterInit
1a00018a  w    F .text	00000002 GPIO4_IRQHandler
1a0004fc g     F .text	0000001c pir_toggle
1a000d64 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 55 1b 00 1a 79 01 00 1a 7b 01 00 1a     ....U...y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a 3a 5d ff 53     }...........:].S
	...
1a00002c:	83 01 00 1a 85 01 00 1a 00 00 00 00 87 01 00 1a     ................
1a00003c:	6d 0a 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     m...............
1a00004c:	00 00 00 00 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a00005c:	8b 01 00 1a ed 0a 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a00006c:	8b 01 00 1a c5 08 00 1a 05 09 00 1a 45 09 00 1a     ............E...
1a00007c:	89 09 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a00008c:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a00009c:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a0000ac:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a0000bc:	8b 01 00 1a a1 0c 00 1a ab 0c 00 1a b5 0c 00 1a     ................
1a0000cc:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a0000dc:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a0000ec:	8b 01 00 1a 00 00 00 00 8b 01 00 1a 8b 01 00 1a     ................
1a0000fc:	8b 01 00 1a 00 00 00 00 8b 01 00 1a 8b 01 00 1a     ................
1a00010c:	8b 01 00 1a 8b 01 00 1a                             ........

1a000114 <__data_section_table>:
1a000114:	1a0021f4 	.word	0x1a0021f4
1a000118:	10000000 	.word	0x10000000
1a00011c:	000000cc 	.word	0x000000cc
1a000120:	1a0021f4 	.word	0x1a0021f4
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a0021f4 	.word	0x1a0021f4
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a0021f4 	.word	0x1a0021f4
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a0021f4 	.word	0x1a0021f4
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	100000d0 	.word	0x100000d0
1a000154:	00000038 	.word	0x00000038
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>

1a000182 <SVC_Handler>:
1a000182:	e7fe      	b.n	1a000182 <SVC_Handler>

1a000184 <DebugMon_Handler>:
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>

1a000186 <PendSV_Handler>:
1a000186:	e7fe      	b.n	1a000186 <PendSV_Handler>
1a000188:	e7fe      	b.n	1a000188 <PendSV_Handler+0x2>

1a00018a <ADC0_IRQHandler>:
1a00018a:	e7fe      	b.n	1a00018a <ADC0_IRQHandler>

1a00018c <data_init>:
1a00018c:	2300      	movs	r3, #0
1a00018e:	4293      	cmp	r3, r2
1a000190:	d20a      	bcs.n	1a0001a8 <data_init+0x1c>
1a000192:	b410      	push	{r4}
1a000194:	f850 4b04 	ldr.w	r4, [r0], #4
1a000198:	f841 4b04 	str.w	r4, [r1], #4
1a00019c:	3304      	adds	r3, #4
1a00019e:	4293      	cmp	r3, r2
1a0001a0:	d3f8      	bcc.n	1a000194 <data_init+0x8>
1a0001a2:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a6:	4770      	bx	lr
1a0001a8:	4770      	bx	lr

1a0001aa <bss_init>:
1a0001aa:	2300      	movs	r3, #0
1a0001ac:	428b      	cmp	r3, r1
1a0001ae:	d204      	bcs.n	1a0001ba <bss_init+0x10>
1a0001b0:	2200      	movs	r2, #0
1a0001b2:	f840 2b04 	str.w	r2, [r0], #4
1a0001b6:	3304      	adds	r3, #4
1a0001b8:	e7f8      	b.n	1a0001ac <bss_init+0x2>
1a0001ba:	4770      	bx	lr
1a0001bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <relay_off>:
#include "puertos.h"
#include "sapi.h"

int relay_status = ON;

void relay_off() {
1a000300:	b508      	push	{r3, lr}
   relay_status = ON;
1a000302:	2101      	movs	r1, #1
1a000304:	4b05      	ldr	r3, [pc, #20]	; (1a00031c <relay_off+0x1c>)
1a000306:	6019      	str	r1, [r3, #0]
   gpioWrite(RELAY_OUT,ON);               // apaga relay
1a000308:	2020      	movs	r0, #32
1a00030a:	f000 fa11 	bl	1a000730 <gpioWrite>
   delay(450);                            // con delay
1a00030e:	f44f 70e1 	mov.w	r0, #450	; 0x1c2
1a000312:	2100      	movs	r1, #0
1a000314:	f000 fc72 	bl	1a000bfc <delay>
}
1a000318:	bd08      	pop	{r3, pc}
1a00031a:	bf00      	nop
1a00031c:	10000000 	.word	0x10000000

1a000320 <relay_on>:

void relay_on() {
1a000320:	b508      	push	{r3, lr}
   relay_status = OFF;
1a000322:	2100      	movs	r1, #0
1a000324:	4b05      	ldr	r3, [pc, #20]	; (1a00033c <relay_on+0x1c>)
1a000326:	6019      	str	r1, [r3, #0]
   gpioWrite(RELAY_OUT,OFF);              // enciende relay
1a000328:	2020      	movs	r0, #32
1a00032a:	f000 fa01 	bl	1a000730 <gpioWrite>
   delay(450);                            // con delay
1a00032e:	f44f 70e1 	mov.w	r0, #450	; 0x1c2
1a000332:	2100      	movs	r1, #0
1a000334:	f000 fc62 	bl	1a000bfc <delay>
}
1a000338:	bd08      	pop	{r3, pc}
1a00033a:	bf00      	nop
1a00033c:	10000000 	.word	0x10000000

1a000340 <relay_toggle>:

void relay_toggle() {
1a000340:	b508      	push	{r3, lr}
   relay_status=!relay_status;
1a000342:	4b08      	ldr	r3, [pc, #32]	; (1a000364 <relay_toggle+0x24>)
1a000344:	6819      	ldr	r1, [r3, #0]
1a000346:	fab1 f181 	clz	r1, r1
1a00034a:	0949      	lsrs	r1, r1, #5
1a00034c:	6019      	str	r1, [r3, #0]
   gpioWrite(RELAY_OUT,!relay_status);    // conmutar relay
1a00034e:	f081 0101 	eor.w	r1, r1, #1
1a000352:	2020      	movs	r0, #32
1a000354:	f000 f9ec 	bl	1a000730 <gpioWrite>
   delay(450);                            // con delay
1a000358:	f44f 70e1 	mov.w	r0, #450	; 0x1c2
1a00035c:	2100      	movs	r1, #0
1a00035e:	f000 fc4d 	bl	1a000bfc <delay>
}
1a000362:	bd08      	pop	{r3, pc}
1a000364:	10000000 	.word	0x10000000

1a000368 <toggle_read>:

int toggle_read() {
1a000368:	b508      	push	{r3, lr}
   int toggle_status = gpioRead(TOGGLE_IN);
1a00036a:	201f      	movs	r0, #31
1a00036c:	f000 fa0b 	bl	1a000786 <gpioRead>
   if (!toggle_status) {                        // ver si se presionó la entrada de control
1a000370:	b100      	cbz	r0, 1a000374 <toggle_read+0xc>
         delay(50);
         toggle_status = gpioRead(TOGGLE_IN);
         return toggle_status;                  // y devolver el resultado
   }
}
1a000372:	bd08      	pop	{r3, pc}
         delay(50);
1a000374:	2032      	movs	r0, #50	; 0x32
1a000376:	2100      	movs	r1, #0
1a000378:	f000 fc40 	bl	1a000bfc <delay>
         toggle_status = gpioRead(TOGGLE_IN);
1a00037c:	201f      	movs	r0, #31
1a00037e:	f000 fa02 	bl	1a000786 <gpioRead>
         return toggle_status;                  // y devolver el resultado
1a000382:	e7f6      	b.n	1a000372 <toggle_read+0xa>

1a000384 <led_bright>:

void led_bright(int b) {      // dar brillo al LED
1a000384:	b508      	push	{r3, lr}
   dacWrite(LED_OUT, b);
1a000386:	b281      	uxth	r1, r0
1a000388:	2042      	movs	r0, #66	; 0x42
1a00038a:	f000 fb9f 	bl	1a000acc <dacWrite>
}
1a00038e:	bd08      	pop	{r3, pc}

1a000390 <pot_read>:

int pot_read() {              // leer potenciometro y devolver el valor
1a000390:	b508      	push	{r3, lr}
   return adcRead(POT_IN);
1a000392:	2040      	movs	r0, #64	; 0x40
1a000394:	f000 fa68 	bl	1a000868 <adcRead>
1a000398:	bd08      	pop	{r3, pc}

1a00039a <puertos_init>:
      RETORNA: NADA
      
      INICIALIZA LOS PUERTOS DE LA EDU-CIAA
*/

void puertos_init() {
1a00039a:	b508      	push	{r3, lr}
   /*
      INICIALIZAR LOS PUERTOS DIGITALES A UTILIZAR
   */
   gpioInit(RELAY_OUT,  GPIO_OUTPUT);     // salida RELAY
1a00039c:	2101      	movs	r1, #1
1a00039e:	2020      	movs	r0, #32
1a0003a0:	f000 f8fc 	bl	1a00059c <gpioInit>
   gpioInit(TOGGLE_IN,  GPIO_INPUT);      // entrada toggle  RELAY
1a0003a4:	2100      	movs	r1, #0
1a0003a6:	201f      	movs	r0, #31
1a0003a8:	f000 f8f8 	bl	1a00059c <gpioInit>
   gpioInit(PIR_IN,     GPIO_INPUT);      // entrada sensor  PIR
1a0003ac:	2100      	movs	r1, #0
1a0003ae:	201e      	movs	r0, #30
1a0003b0:	f000 f8f4 	bl	1a00059c <gpioInit>
   gpioInit(LED_TOGGLE, GPIO_INPUT);      // entrada toggle  LED
1a0003b4:	2100      	movs	r1, #0
1a0003b6:	201d      	movs	r0, #29
1a0003b8:	f000 f8f0 	bl	1a00059c <gpioInit>
   gpioInit(PIR_ENABLE, GPIO_INPUT);      // entrada control PIR
1a0003bc:	2100      	movs	r1, #0
1a0003be:	200f      	movs	r0, #15
1a0003c0:	f000 f8ec 	bl	1a00059c <gpioInit>
   gpioInit(PIR_ST_OUT, GPIO_OUTPUT);     // salida  estado  PIR
1a0003c4:	2101      	movs	r1, #1
1a0003c6:	200e      	movs	r0, #14
1a0003c8:	f000 f8e8 	bl	1a00059c <gpioInit>
   gpioInit(LUX_ST_OUT, GPIO_OUTPUT);     // salida  estado  LUX
1a0003cc:	2101      	movs	r1, #1
1a0003ce:	200d      	movs	r0, #13
1a0003d0:	f000 f8e4 	bl	1a00059c <gpioInit>
   gpioInit(LUX_ENABLE, GPIO_INPUT);      // entrada control LUX
1a0003d4:	2100      	movs	r1, #0
1a0003d6:	200c      	movs	r0, #12
1a0003d8:	f000 f8e0 	bl	1a00059c <gpioInit>
1a0003dc:	bd08      	pop	{r3, pc}

1a0003de <main>:
#include "puertos.h"       // definiciones e inicialización de puertos GPIO
#include "sapi.h"          // librería sAPI

/* * * *   DEFINICIONES DE PUERTOS DE ADC/DAC   * * * */

int main(void){
1a0003de:	b508      	push	{r3, lr}

   /* ------------- INICIALIZACIONES ------------- */

   /* Inicializar la placa */
   boardConfig();
1a0003e0:	f000 fb92 	bl	1a000b08 <boardInit>

   puertos_init();         // inicializa puertos de la EDU-CIAA
1a0003e4:	f7ff ffd9 	bl	1a00039a <puertos_init>
   
   relay_off();            // apaga la luz
1a0003e8:	f7ff ff8a 	bl	1a000300 <relay_off>
   led_bright(0);          // apaga la luz LED (intensidad en 0%)
1a0003ec:	2000      	movs	r0, #0
1a0003ee:	f7ff ffc9 	bl	1a000384 <led_bright>
   
   adcConfig(ADC_ENABLE);  // habilitar ADC
1a0003f2:	2000      	movs	r0, #0
1a0003f4:	f000 f9f2 	bl	1a0007dc <adcInit>
   dacConfig(DAC_ENABLE);  // habilitar DAC
1a0003f8:	2000      	movs	r0, #0
1a0003fa:	f000 fb4d 	bl	1a000a98 <dacInit>
   
   pir_off();              // deshabilita PIR
1a0003fe:	f000 f869 	bl	1a0004d4 <pir_off>
   lux_off();              // deshabilita LUX
1a000402:	f000 f83f 	bl	1a000484 <lux_off>
1a000406:	e00e      	b.n	1a000426 <main+0x48>
            B. Se recibe un '1' del sensor PIR
            C. Se recibe un valor < 200 del sensor LDR
      */
      
      if (toggle_read()) {    // si se pulsó la tecla, conmutar estado
         relay_toggle();
1a000408:	f7ff ff9a 	bl	1a000340 <relay_toggle>
1a00040c:	e00f      	b.n	1a00042e <main+0x50>
      }
      
      if ((pir_read()) || (lux_read()<200)) {  // si se recibe algo de los sensores, prender si o si
         relay_on();
1a00040e:	f7ff ff87 	bl	1a000320 <relay_on>
      }
      
      /*
         Leer potenciómetro y ajustar el brillo del LED
      */
      led_bright(pot_read());
1a000412:	f7ff ffbd 	bl	1a000390 <pot_read>
1a000416:	f7ff ffb5 	bl	1a000384 <led_bright>
      
      /*
         Comprobar entradas de control de los sensores, para ver si debo activar o desactivar alguno
      */
      if (pir_toggle()) {                                // comprobación entrada PIR_ENABLE
1a00041a:	f000 f86f 	bl	1a0004fc <pir_toggle>
1a00041e:	b9c0      	cbnz	r0, 1a000452 <main+0x74>
         if (pir_enabled()) pir_off(); else pir_on();
      }
      
      if (lux_toggle()) {                                // comprobación entrada LUX_ENABLE
1a000420:	f000 f836 	bl	1a000490 <lux_toggle>
1a000424:	b9f0      	cbnz	r0, 1a000464 <main+0x86>
      if (toggle_read()) {    // si se pulsó la tecla, conmutar estado
1a000426:	f7ff ff9f 	bl	1a000368 <toggle_read>
1a00042a:	2800      	cmp	r0, #0
1a00042c:	d1ec      	bne.n	1a000408 <main+0x2a>
      if ((pir_read()) || (lux_read()<200)) {  // si se recibe algo de los sensores, prender si o si
1a00042e:	f000 f879 	bl	1a000524 <pir_read>
1a000432:	2800      	cmp	r0, #0
1a000434:	d1eb      	bne.n	1a00040e <main+0x30>
1a000436:	f000 f83f 	bl	1a0004b8 <lux_read>
1a00043a:	28c7      	cmp	r0, #199	; 0xc7
1a00043c:	dde7      	ble.n	1a00040e <main+0x30>
         if ((pir_enabled()) || (lux_enabled()))
1a00043e:	f000 f86b 	bl	1a000518 <pir_enabled>
1a000442:	b918      	cbnz	r0, 1a00044c <main+0x6e>
1a000444:	f000 f832 	bl	1a0004ac <lux_enabled>
1a000448:	2800      	cmp	r0, #0
1a00044a:	d0e2      	beq.n	1a000412 <main+0x34>
            relay_off();
1a00044c:	f7ff ff58 	bl	1a000300 <relay_off>
1a000450:	e7df      	b.n	1a000412 <main+0x34>
         if (pir_enabled()) pir_off(); else pir_on();
1a000452:	f000 f861 	bl	1a000518 <pir_enabled>
1a000456:	b110      	cbz	r0, 1a00045e <main+0x80>
1a000458:	f000 f83c 	bl	1a0004d4 <pir_off>
1a00045c:	e7e0      	b.n	1a000420 <main+0x42>
1a00045e:	f000 f843 	bl	1a0004e8 <pir_on>
1a000462:	e7dd      	b.n	1a000420 <main+0x42>
         if (lux_enabled()) lux_off(); else lux_on();
1a000464:	f000 f822 	bl	1a0004ac <lux_enabled>
1a000468:	b110      	cbz	r0, 1a000470 <main+0x92>
1a00046a:	f000 f80b 	bl	1a000484 <lux_off>
1a00046e:	e7da      	b.n	1a000426 <main+0x48>
1a000470:	f000 f802 	bl	1a000478 <lux_on>
1a000474:	e7d7      	b.n	1a000426 <main+0x48>
1a000476:	Address 0x1a000476 is out of bounds.


1a000478 <lux_on>:
#include "sapi.h"

int lux_status=OFF;

void lux_on(){
   lux_status=ON;    // habilitar LDR
1a000478:	4b01      	ldr	r3, [pc, #4]	; (1a000480 <lux_on+0x8>)
1a00047a:	2201      	movs	r2, #1
1a00047c:	601a      	str	r2, [r3, #0]
}
1a00047e:	4770      	bx	lr
1a000480:	100000d0 	.word	0x100000d0

1a000484 <lux_off>:

void lux_off() {
   lux_status=OFF;   // deshabilitar LDR
1a000484:	4b01      	ldr	r3, [pc, #4]	; (1a00048c <lux_off+0x8>)
1a000486:	2200      	movs	r2, #0
1a000488:	601a      	str	r2, [r3, #0]
}
1a00048a:	4770      	bx	lr
1a00048c:	100000d0 	.word	0x100000d0

1a000490 <lux_toggle>:

int lux_toggle() {
1a000490:	b508      	push	{r3, lr}
   if (!gpioRead(LUX_ENABLE)) {        // ver si se presionó la entrada de control
1a000492:	200c      	movs	r0, #12
1a000494:	f000 f977 	bl	1a000786 <gpioRead>
1a000498:	b100      	cbz	r0, 1a00049c <lux_toggle+0xc>
         delay(50);
         return gpioRead(LUX_ENABLE);
   }
}
1a00049a:	bd08      	pop	{r3, pc}
         delay(50);
1a00049c:	2032      	movs	r0, #50	; 0x32
1a00049e:	2100      	movs	r1, #0
1a0004a0:	f000 fbac 	bl	1a000bfc <delay>
         return gpioRead(LUX_ENABLE);
1a0004a4:	200c      	movs	r0, #12
1a0004a6:	f000 f96e 	bl	1a000786 <gpioRead>
1a0004aa:	e7f6      	b.n	1a00049a <lux_toggle+0xa>

1a0004ac <lux_enabled>:

int lux_enabled() {
   return lux_status;
}
1a0004ac:	4b01      	ldr	r3, [pc, #4]	; (1a0004b4 <lux_enabled+0x8>)
1a0004ae:	6818      	ldr	r0, [r3, #0]
1a0004b0:	4770      	bx	lr
1a0004b2:	bf00      	nop
1a0004b4:	100000d0 	.word	0x100000d0

1a0004b8 <lux_read>:

int lux_read() {
1a0004b8:	b508      	push	{r3, lr}
   if (lux_status) {
1a0004ba:	4b05      	ldr	r3, [pc, #20]	; (1a0004d0 <lux_read+0x18>)
1a0004bc:	681b      	ldr	r3, [r3, #0]
1a0004be:	b913      	cbnz	r3, 1a0004c6 <lux_read+0xe>
      return adcRead(LUX_IN);
   } else return 5000;           // si el sensor está desactivado, devolver "5000" (dato inválido)
1a0004c0:	f241 3088 	movw	r0, #5000	; 0x1388
1a0004c4:	bd08      	pop	{r3, pc}
      return adcRead(LUX_IN);
1a0004c6:	2041      	movs	r0, #65	; 0x41
1a0004c8:	f000 f9ce 	bl	1a000868 <adcRead>
1a0004cc:	e7fa      	b.n	1a0004c4 <lux_read+0xc>
1a0004ce:	bf00      	nop
1a0004d0:	100000d0 	.word	0x100000d0

1a0004d4 <pir_off>:
            gpioWrite(PIR_ST_OUT, pir_status);    // y actualizar el LED de estado
         }
   }
}*/

void pir_off() {
1a0004d4:	b508      	push	{r3, lr}
   pir_status=OFF;                     // apagar PIR
1a0004d6:	2100      	movs	r1, #0
1a0004d8:	4b02      	ldr	r3, [pc, #8]	; (1a0004e4 <pir_off+0x10>)
1a0004da:	6019      	str	r1, [r3, #0]
   gpioWrite(PIR_ST_OUT, OFF);         // y actualizar el LED de estado
1a0004dc:	200e      	movs	r0, #14
1a0004de:	f000 f927 	bl	1a000730 <gpioWrite>
}
1a0004e2:	bd08      	pop	{r3, pc}
1a0004e4:	100000d4 	.word	0x100000d4

1a0004e8 <pir_on>:

void pir_on() {
1a0004e8:	b508      	push	{r3, lr}
   pir_status=ON;                      // encender PIR
1a0004ea:	2101      	movs	r1, #1
1a0004ec:	4b02      	ldr	r3, [pc, #8]	; (1a0004f8 <pir_on+0x10>)
1a0004ee:	6019      	str	r1, [r3, #0]
   gpioWrite(PIR_ST_OUT, ON);          // y actualizar el LED de estado
1a0004f0:	200e      	movs	r0, #14
1a0004f2:	f000 f91d 	bl	1a000730 <gpioWrite>
}
1a0004f6:	bd08      	pop	{r3, pc}
1a0004f8:	100000d4 	.word	0x100000d4

1a0004fc <pir_toggle>:

int pir_toggle() {
1a0004fc:	b508      	push	{r3, lr}
   if (!gpioRead(PIR_ENABLE)) {        // ver si se presionó la entrada de control
1a0004fe:	200f      	movs	r0, #15
1a000500:	f000 f941 	bl	1a000786 <gpioRead>
1a000504:	b100      	cbz	r0, 1a000508 <pir_toggle+0xc>
         delay(50);
         return gpioRead(PIR_ENABLE);
   }
}
1a000506:	bd08      	pop	{r3, pc}
         delay(50);
1a000508:	2032      	movs	r0, #50	; 0x32
1a00050a:	2100      	movs	r1, #0
1a00050c:	f000 fb76 	bl	1a000bfc <delay>
         return gpioRead(PIR_ENABLE);
1a000510:	200f      	movs	r0, #15
1a000512:	f000 f938 	bl	1a000786 <gpioRead>
1a000516:	e7f6      	b.n	1a000506 <pir_toggle+0xa>

1a000518 <pir_enabled>:
   }
}*/

int pir_enabled() {
   return pir_status;
}
1a000518:	4b01      	ldr	r3, [pc, #4]	; (1a000520 <pir_enabled+0x8>)
1a00051a:	6818      	ldr	r0, [r3, #0]
1a00051c:	4770      	bx	lr
1a00051e:	bf00      	nop
1a000520:	100000d4 	.word	0x100000d4

1a000524 <pir_read>:
      RETORNA  0: NO HAY MOVIMIENTO, 1: HAY MOVIMIENTO

   Lee el puerto del sensor PIR y devuelve si hay o no movimiento siempre y cuando esté habilitado el sensor.
*/

int pir_read() {
1a000524:	b508      	push	{r3, lr}
      if (!gpioRead(PIR_IN)) {
         gpioWrite(RELAY_OUT,ON);   // si no hubo movimiento, apago luz
         delay(450);
      }
   }*/
   int estado=!gpioRead(PIR_IN);
1a000526:	201e      	movs	r0, #30
1a000528:	f000 f92d 	bl	1a000786 <gpioRead>
   delay(50);
1a00052c:	2032      	movs	r0, #50	; 0x32
1a00052e:	2100      	movs	r1, #0
1a000530:	f000 fb64 	bl	1a000bfc <delay>
   estado=gpioRead(PIR_IN);
1a000534:	201e      	movs	r0, #30
1a000536:	f000 f926 	bl	1a000786 <gpioRead>
   if (pir_status) return estado; else return 0;
1a00053a:	4b03      	ldr	r3, [pc, #12]	; (1a000548 <pir_read+0x24>)
1a00053c:	681b      	ldr	r3, [r3, #0]
1a00053e:	b103      	cbz	r3, 1a000542 <pir_read+0x1e>
1a000540:	4603      	mov	r3, r0
1a000542:	4618      	mov	r0, r3
1a000544:	bd08      	pop	{r3, pc}
1a000546:	bf00      	nop
1a000548:	100000d4 	.word	0x100000d4

1a00054c <cyclesCounterInit>:
1a00054c:	4b04      	ldr	r3, [pc, #16]	; (1a000560 <cyclesCounterInit+0x14>)
1a00054e:	6018      	str	r0, [r3, #0]
1a000550:	4b04      	ldr	r3, [pc, #16]	; (1a000564 <cyclesCounterInit+0x18>)
1a000552:	681a      	ldr	r2, [r3, #0]
1a000554:	6813      	ldr	r3, [r2, #0]
1a000556:	f043 0301 	orr.w	r3, r3, #1
1a00055a:	6013      	str	r3, [r2, #0]
1a00055c:	2001      	movs	r0, #1
1a00055e:	4770      	bx	lr
1a000560:	10000004 	.word	0x10000004
1a000564:	10000008 	.word	0x10000008

1a000568 <gpioObtainPinInit>:
1a000568:	b430      	push	{r4, r5}
1a00056a:	4d0b      	ldr	r5, [pc, #44]	; (1a000598 <gpioObtainPinInit+0x30>)
1a00056c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a000570:	182c      	adds	r4, r5, r0
1a000572:	5628      	ldrsb	r0, [r5, r0]
1a000574:	7008      	strb	r0, [r1, #0]
1a000576:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a00057a:	7011      	strb	r1, [r2, #0]
1a00057c:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a000580:	701a      	strb	r2, [r3, #0]
1a000582:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a000586:	9b02      	ldr	r3, [sp, #8]
1a000588:	701a      	strb	r2, [r3, #0]
1a00058a:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a00058e:	9b03      	ldr	r3, [sp, #12]
1a000590:	701a      	strb	r2, [r3, #0]
1a000592:	bc30      	pop	{r4, r5}
1a000594:	4770      	bx	lr
1a000596:	bf00      	nop
1a000598:	1a001f38 	.word	0x1a001f38

1a00059c <gpioInit>:
1a00059c:	b570      	push	{r4, r5, r6, lr}
1a00059e:	b084      	sub	sp, #16
1a0005a0:	460c      	mov	r4, r1
1a0005a2:	2300      	movs	r3, #0
1a0005a4:	f88d 300f 	strb.w	r3, [sp, #15]
1a0005a8:	f88d 300e 	strb.w	r3, [sp, #14]
1a0005ac:	f88d 300d 	strb.w	r3, [sp, #13]
1a0005b0:	f88d 300c 	strb.w	r3, [sp, #12]
1a0005b4:	f88d 300b 	strb.w	r3, [sp, #11]
1a0005b8:	f10d 030b 	add.w	r3, sp, #11
1a0005bc:	9301      	str	r3, [sp, #4]
1a0005be:	ab03      	add	r3, sp, #12
1a0005c0:	9300      	str	r3, [sp, #0]
1a0005c2:	f10d 030d 	add.w	r3, sp, #13
1a0005c6:	f10d 020e 	add.w	r2, sp, #14
1a0005ca:	f10d 010f 	add.w	r1, sp, #15
1a0005ce:	f7ff ffcb 	bl	1a000568 <gpioObtainPinInit>
1a0005d2:	2c05      	cmp	r4, #5
1a0005d4:	f200 80a5 	bhi.w	1a000722 <gpioInit+0x186>
1a0005d8:	e8df f004 	tbb	[pc, r4]
1a0005dc:	45278109 	.word	0x45278109
1a0005e0:	0363      	.short	0x0363
1a0005e2:	4851      	ldr	r0, [pc, #324]	; (1a000728 <gpioInit+0x18c>)
1a0005e4:	f000 fd3a 	bl	1a00105c <Chip_GPIO_Init>
1a0005e8:	2001      	movs	r0, #1
1a0005ea:	b004      	add	sp, #16
1a0005ec:	bd70      	pop	{r4, r5, r6, pc}
1a0005ee:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0005f2:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0005f6:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0005fa:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0005fe:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a000602:	494a      	ldr	r1, [pc, #296]	; (1a00072c <gpioInit+0x190>)
1a000604:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a000608:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a00060c:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000610:	2001      	movs	r0, #1
1a000612:	fa00 f102 	lsl.w	r1, r0, r2
1a000616:	4c44      	ldr	r4, [pc, #272]	; (1a000728 <gpioInit+0x18c>)
1a000618:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a00061c:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a000620:	ea22 0201 	bic.w	r2, r2, r1
1a000624:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a000628:	e7df      	b.n	1a0005ea <gpioInit+0x4e>
1a00062a:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00062e:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a000632:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a000636:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a00063a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00063e:	493b      	ldr	r1, [pc, #236]	; (1a00072c <gpioInit+0x190>)
1a000640:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a000644:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a000648:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a00064c:	2001      	movs	r0, #1
1a00064e:	fa00 f102 	lsl.w	r1, r0, r2
1a000652:	4c35      	ldr	r4, [pc, #212]	; (1a000728 <gpioInit+0x18c>)
1a000654:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a000658:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a00065c:	ea22 0201 	bic.w	r2, r2, r1
1a000660:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a000664:	e7c1      	b.n	1a0005ea <gpioInit+0x4e>
1a000666:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00066a:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00066e:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a000672:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a000676:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00067a:	492c      	ldr	r1, [pc, #176]	; (1a00072c <gpioInit+0x190>)
1a00067c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a000680:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a000684:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000688:	2001      	movs	r0, #1
1a00068a:	fa00 f102 	lsl.w	r1, r0, r2
1a00068e:	4c26      	ldr	r4, [pc, #152]	; (1a000728 <gpioInit+0x18c>)
1a000690:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a000694:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a000698:	ea22 0201 	bic.w	r2, r2, r1
1a00069c:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0006a0:	e7a3      	b.n	1a0005ea <gpioInit+0x4e>
1a0006a2:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0006a6:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0006aa:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0006ae:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a0006b2:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0006b6:	491d      	ldr	r1, [pc, #116]	; (1a00072c <gpioInit+0x190>)
1a0006b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a0006bc:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0006c0:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0006c4:	2001      	movs	r0, #1
1a0006c6:	fa00 f102 	lsl.w	r1, r0, r2
1a0006ca:	4c17      	ldr	r4, [pc, #92]	; (1a000728 <gpioInit+0x18c>)
1a0006cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0006d0:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0006d4:	ea22 0201 	bic.w	r2, r2, r1
1a0006d8:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0006dc:	e785      	b.n	1a0005ea <gpioInit+0x4e>
1a0006de:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0006e2:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0006e6:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0006ea:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0006ee:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0006f2:	490e      	ldr	r1, [pc, #56]	; (1a00072c <gpioInit+0x190>)
1a0006f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a0006f8:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a0006fc:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000700:	2001      	movs	r0, #1
1a000702:	fa00 f102 	lsl.w	r1, r0, r2
1a000706:	4b08      	ldr	r3, [pc, #32]	; (1a000728 <gpioInit+0x18c>)
1a000708:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a00070c:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a000710:	4331      	orrs	r1, r6
1a000712:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
1a000716:	b2d2      	uxtb	r2, r2
1a000718:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a00071c:	2100      	movs	r1, #0
1a00071e:	5499      	strb	r1, [r3, r2]
1a000720:	e763      	b.n	1a0005ea <gpioInit+0x4e>
1a000722:	2000      	movs	r0, #0
1a000724:	e761      	b.n	1a0005ea <gpioInit+0x4e>
1a000726:	bf00      	nop
1a000728:	400f4000 	.word	0x400f4000
1a00072c:	40086000 	.word	0x40086000

1a000730 <gpioWrite>:
1a000730:	b510      	push	{r4, lr}
1a000732:	b084      	sub	sp, #16
1a000734:	460c      	mov	r4, r1
1a000736:	2300      	movs	r3, #0
1a000738:	f88d 300f 	strb.w	r3, [sp, #15]
1a00073c:	f88d 300e 	strb.w	r3, [sp, #14]
1a000740:	f88d 300d 	strb.w	r3, [sp, #13]
1a000744:	f88d 300c 	strb.w	r3, [sp, #12]
1a000748:	f88d 300b 	strb.w	r3, [sp, #11]
1a00074c:	f10d 030b 	add.w	r3, sp, #11
1a000750:	9301      	str	r3, [sp, #4]
1a000752:	ab03      	add	r3, sp, #12
1a000754:	9300      	str	r3, [sp, #0]
1a000756:	f10d 030d 	add.w	r3, sp, #13
1a00075a:	f10d 020e 	add.w	r2, sp, #14
1a00075e:	f10d 010f 	add.w	r1, sp, #15
1a000762:	f7ff ff01 	bl	1a000568 <gpioObtainPinInit>
1a000766:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a00076a:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a00076e:	3400      	adds	r4, #0
1a000770:	bf18      	it	ne
1a000772:	2401      	movne	r4, #1
1a000774:	015b      	lsls	r3, r3, #5
1a000776:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a00077a:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a00077e:	549c      	strb	r4, [r3, r2]
1a000780:	2001      	movs	r0, #1
1a000782:	b004      	add	sp, #16
1a000784:	bd10      	pop	{r4, pc}

1a000786 <gpioRead>:
1a000786:	b500      	push	{lr}
1a000788:	b085      	sub	sp, #20
1a00078a:	2300      	movs	r3, #0
1a00078c:	f88d 300f 	strb.w	r3, [sp, #15]
1a000790:	f88d 300e 	strb.w	r3, [sp, #14]
1a000794:	f88d 300d 	strb.w	r3, [sp, #13]
1a000798:	f88d 300c 	strb.w	r3, [sp, #12]
1a00079c:	f88d 300b 	strb.w	r3, [sp, #11]
1a0007a0:	f10d 030b 	add.w	r3, sp, #11
1a0007a4:	9301      	str	r3, [sp, #4]
1a0007a6:	ab03      	add	r3, sp, #12
1a0007a8:	9300      	str	r3, [sp, #0]
1a0007aa:	f10d 030d 	add.w	r3, sp, #13
1a0007ae:	f10d 020e 	add.w	r2, sp, #14
1a0007b2:	f10d 010f 	add.w	r1, sp, #15
1a0007b6:	f7ff fed7 	bl	1a000568 <gpioObtainPinInit>
1a0007ba:	f99d 300c 	ldrsb.w	r3, [sp, #12]
1a0007be:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a0007c2:	015b      	lsls	r3, r3, #5
1a0007c4:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a0007c8:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a0007cc:	5c98      	ldrb	r0, [r3, r2]
1a0007ce:	3000      	adds	r0, #0
1a0007d0:	bf18      	it	ne
1a0007d2:	2001      	movne	r0, #1
1a0007d4:	b005      	add	sp, #20
1a0007d6:	f85d fb04 	ldr.w	pc, [sp], #4
1a0007da:	Address 0x1a0007da is out of bounds.


1a0007dc <adcInit>:
1a0007dc:	b510      	push	{r4, lr}
1a0007de:	b082      	sub	sp, #8
1a0007e0:	b118      	cbz	r0, 1a0007ea <adcInit+0xe>
1a0007e2:	2801      	cmp	r0, #1
1a0007e4:	d038      	beq.n	1a000858 <adcInit+0x7c>
1a0007e6:	b002      	add	sp, #8
1a0007e8:	bd10      	pop	{r4, pc}
1a0007ea:	4c1d      	ldr	r4, [pc, #116]	; (1a000860 <adcInit+0x84>)
1a0007ec:	4669      	mov	r1, sp
1a0007ee:	4620      	mov	r0, r4
1a0007f0:	f000 fc96 	bl	1a001120 <Chip_ADC_Init>
1a0007f4:	2100      	movs	r1, #0
1a0007f6:	4620      	mov	r0, r4
1a0007f8:	f000 fd31 	bl	1a00125e <Chip_ADC_SetBurstCmd>
1a0007fc:	4a19      	ldr	r2, [pc, #100]	; (1a000864 <adcInit+0x88>)
1a0007fe:	4669      	mov	r1, sp
1a000800:	4620      	mov	r0, r4
1a000802:	f000 fcf8 	bl	1a0011f6 <Chip_ADC_SetSampleRate>
1a000806:	2200      	movs	r2, #0
1a000808:	2101      	movs	r1, #1
1a00080a:	4620      	mov	r0, r4
1a00080c:	f000 fd12 	bl	1a001234 <Chip_ADC_EnableChannel>
1a000810:	2200      	movs	r2, #0
1a000812:	2101      	movs	r1, #1
1a000814:	4620      	mov	r0, r4
1a000816:	f000 fccd 	bl	1a0011b4 <Chip_ADC_Int_SetChannelCmd>
1a00081a:	2200      	movs	r2, #0
1a00081c:	2102      	movs	r1, #2
1a00081e:	4620      	mov	r0, r4
1a000820:	f000 fd08 	bl	1a001234 <Chip_ADC_EnableChannel>
1a000824:	2200      	movs	r2, #0
1a000826:	2102      	movs	r1, #2
1a000828:	4620      	mov	r0, r4
1a00082a:	f000 fcc3 	bl	1a0011b4 <Chip_ADC_Int_SetChannelCmd>
1a00082e:	2200      	movs	r2, #0
1a000830:	2103      	movs	r1, #3
1a000832:	4620      	mov	r0, r4
1a000834:	f000 fcfe 	bl	1a001234 <Chip_ADC_EnableChannel>
1a000838:	2200      	movs	r2, #0
1a00083a:	2103      	movs	r1, #3
1a00083c:	4620      	mov	r0, r4
1a00083e:	f000 fcb9 	bl	1a0011b4 <Chip_ADC_Int_SetChannelCmd>
1a000842:	2200      	movs	r2, #0
1a000844:	2104      	movs	r1, #4
1a000846:	4620      	mov	r0, r4
1a000848:	f000 fcf4 	bl	1a001234 <Chip_ADC_EnableChannel>
1a00084c:	2200      	movs	r2, #0
1a00084e:	2104      	movs	r1, #4
1a000850:	4620      	mov	r0, r4
1a000852:	f000 fcaf 	bl	1a0011b4 <Chip_ADC_Int_SetChannelCmd>
1a000856:	e7c6      	b.n	1a0007e6 <adcInit+0xa>
1a000858:	4801      	ldr	r0, [pc, #4]	; (1a000860 <adcInit+0x84>)
1a00085a:	f000 fc81 	bl	1a001160 <Chip_ADC_DeInit>
1a00085e:	e7c2      	b.n	1a0007e6 <adcInit+0xa>
1a000860:	400e3000 	.word	0x400e3000
1a000864:	00030d40 	.word	0x00030d40

1a000868 <adcRead>:
1a000868:	b570      	push	{r4, r5, r6, lr}
1a00086a:	b082      	sub	sp, #8
1a00086c:	f1c0 0042 	rsb	r0, r0, #66	; 0x42
1a000870:	b2c4      	uxtb	r4, r0
1a000872:	2600      	movs	r6, #0
1a000874:	f8ad 6006 	strh.w	r6, [sp, #6]
1a000878:	4d10      	ldr	r5, [pc, #64]	; (1a0008bc <adcRead+0x54>)
1a00087a:	2201      	movs	r2, #1
1a00087c:	4621      	mov	r1, r4
1a00087e:	4628      	mov	r0, r5
1a000880:	f000 fcd8 	bl	1a001234 <Chip_ADC_EnableChannel>
1a000884:	4632      	mov	r2, r6
1a000886:	2101      	movs	r1, #1
1a000888:	4628      	mov	r0, r5
1a00088a:	f000 fca4 	bl	1a0011d6 <Chip_ADC_SetStartMode>
1a00088e:	2200      	movs	r2, #0
1a000890:	4621      	mov	r1, r4
1a000892:	480a      	ldr	r0, [pc, #40]	; (1a0008bc <adcRead+0x54>)
1a000894:	f000 fc73 	bl	1a00117e <Chip_ADC_ReadStatus>
1a000898:	2801      	cmp	r0, #1
1a00089a:	d1f8      	bne.n	1a00088e <adcRead+0x26>
1a00089c:	4d07      	ldr	r5, [pc, #28]	; (1a0008bc <adcRead+0x54>)
1a00089e:	f10d 0206 	add.w	r2, sp, #6
1a0008a2:	4621      	mov	r1, r4
1a0008a4:	4628      	mov	r0, r5
1a0008a6:	f000 fc66 	bl	1a001176 <Chip_ADC_ReadValue>
1a0008aa:	2200      	movs	r2, #0
1a0008ac:	4621      	mov	r1, r4
1a0008ae:	4628      	mov	r0, r5
1a0008b0:	f000 fcc0 	bl	1a001234 <Chip_ADC_EnableChannel>
1a0008b4:	f8bd 0006 	ldrh.w	r0, [sp, #6]
1a0008b8:	b002      	add	sp, #8
1a0008ba:	bd70      	pop	{r4, r5, r6, pc}
1a0008bc:	400e3000 	.word	0x400e3000

1a0008c0 <errorOcurred>:
1a0008c0:	e7fe      	b.n	1a0008c0 <errorOcurred>

1a0008c2 <doNothing>:
1a0008c2:	4770      	bx	lr

1a0008c4 <TIMER0_IRQHandler>:
1a0008c4:	b538      	push	{r3, r4, r5, lr}
1a0008c6:	2400      	movs	r4, #0
1a0008c8:	e001      	b.n	1a0008ce <TIMER0_IRQHandler+0xa>
1a0008ca:	3401      	adds	r4, #1
1a0008cc:	b2e4      	uxtb	r4, r4
1a0008ce:	2c03      	cmp	r4, #3
1a0008d0:	d812      	bhi.n	1a0008f8 <TIMER0_IRQHandler+0x34>
1a0008d2:	b265      	sxtb	r5, r4
1a0008d4:	4b09      	ldr	r3, [pc, #36]	; (1a0008fc <TIMER0_IRQHandler+0x38>)
1a0008d6:	681a      	ldr	r2, [r3, #0]
1a0008d8:	f004 010f 	and.w	r1, r4, #15
1a0008dc:	2301      	movs	r3, #1
1a0008de:	408b      	lsls	r3, r1
1a0008e0:	421a      	tst	r2, r3
1a0008e2:	d0f2      	beq.n	1a0008ca <TIMER0_IRQHandler+0x6>
1a0008e4:	4b06      	ldr	r3, [pc, #24]	; (1a000900 <TIMER0_IRQHandler+0x3c>)
1a0008e6:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
1a0008ea:	2000      	movs	r0, #0
1a0008ec:	4798      	blx	r3
1a0008ee:	2301      	movs	r3, #1
1a0008f0:	40ab      	lsls	r3, r5
1a0008f2:	4a02      	ldr	r2, [pc, #8]	; (1a0008fc <TIMER0_IRQHandler+0x38>)
1a0008f4:	6013      	str	r3, [r2, #0]
1a0008f6:	e7e8      	b.n	1a0008ca <TIMER0_IRQHandler+0x6>
1a0008f8:	bd38      	pop	{r3, r4, r5, pc}
1a0008fa:	bf00      	nop
1a0008fc:	40084000 	.word	0x40084000
1a000900:	1000000c 	.word	0x1000000c

1a000904 <TIMER1_IRQHandler>:
1a000904:	b538      	push	{r3, r4, r5, lr}
1a000906:	2400      	movs	r4, #0
1a000908:	e001      	b.n	1a00090e <TIMER1_IRQHandler+0xa>
1a00090a:	3401      	adds	r4, #1
1a00090c:	b2e4      	uxtb	r4, r4
1a00090e:	2c03      	cmp	r4, #3
1a000910:	d813      	bhi.n	1a00093a <TIMER1_IRQHandler+0x36>
1a000912:	b265      	sxtb	r5, r4
1a000914:	4b09      	ldr	r3, [pc, #36]	; (1a00093c <TIMER1_IRQHandler+0x38>)
1a000916:	681a      	ldr	r2, [r3, #0]
1a000918:	f004 010f 	and.w	r1, r4, #15
1a00091c:	2301      	movs	r3, #1
1a00091e:	408b      	lsls	r3, r1
1a000920:	421a      	tst	r2, r3
1a000922:	d0f2      	beq.n	1a00090a <TIMER1_IRQHandler+0x6>
1a000924:	1d23      	adds	r3, r4, #4
1a000926:	4a06      	ldr	r2, [pc, #24]	; (1a000940 <TIMER1_IRQHandler+0x3c>)
1a000928:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a00092c:	2000      	movs	r0, #0
1a00092e:	4798      	blx	r3
1a000930:	2301      	movs	r3, #1
1a000932:	40ab      	lsls	r3, r5
1a000934:	4a01      	ldr	r2, [pc, #4]	; (1a00093c <TIMER1_IRQHandler+0x38>)
1a000936:	6013      	str	r3, [r2, #0]
1a000938:	e7e7      	b.n	1a00090a <TIMER1_IRQHandler+0x6>
1a00093a:	bd38      	pop	{r3, r4, r5, pc}
1a00093c:	40085000 	.word	0x40085000
1a000940:	1000000c 	.word	0x1000000c

1a000944 <TIMER2_IRQHandler>:
1a000944:	b538      	push	{r3, r4, r5, lr}
1a000946:	2400      	movs	r4, #0
1a000948:	e001      	b.n	1a00094e <TIMER2_IRQHandler+0xa>
1a00094a:	3401      	adds	r4, #1
1a00094c:	b2e4      	uxtb	r4, r4
1a00094e:	2c03      	cmp	r4, #3
1a000950:	d814      	bhi.n	1a00097c <TIMER2_IRQHandler+0x38>
1a000952:	b265      	sxtb	r5, r4
1a000954:	4b0a      	ldr	r3, [pc, #40]	; (1a000980 <TIMER2_IRQHandler+0x3c>)
1a000956:	681a      	ldr	r2, [r3, #0]
1a000958:	f004 010f 	and.w	r1, r4, #15
1a00095c:	2301      	movs	r3, #1
1a00095e:	408b      	lsls	r3, r1
1a000960:	421a      	tst	r2, r3
1a000962:	d0f2      	beq.n	1a00094a <TIMER2_IRQHandler+0x6>
1a000964:	f104 0308 	add.w	r3, r4, #8
1a000968:	4a06      	ldr	r2, [pc, #24]	; (1a000984 <TIMER2_IRQHandler+0x40>)
1a00096a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a00096e:	2000      	movs	r0, #0
1a000970:	4798      	blx	r3
1a000972:	2301      	movs	r3, #1
1a000974:	40ab      	lsls	r3, r5
1a000976:	4a02      	ldr	r2, [pc, #8]	; (1a000980 <TIMER2_IRQHandler+0x3c>)
1a000978:	6013      	str	r3, [r2, #0]
1a00097a:	e7e6      	b.n	1a00094a <TIMER2_IRQHandler+0x6>
1a00097c:	bd38      	pop	{r3, r4, r5, pc}
1a00097e:	bf00      	nop
1a000980:	400c3000 	.word	0x400c3000
1a000984:	1000000c 	.word	0x1000000c

1a000988 <TIMER3_IRQHandler>:
1a000988:	b538      	push	{r3, r4, r5, lr}
1a00098a:	2400      	movs	r4, #0
1a00098c:	e001      	b.n	1a000992 <TIMER3_IRQHandler+0xa>
1a00098e:	3401      	adds	r4, #1
1a000990:	b2e4      	uxtb	r4, r4
1a000992:	2c03      	cmp	r4, #3
1a000994:	d814      	bhi.n	1a0009c0 <TIMER3_IRQHandler+0x38>
1a000996:	b265      	sxtb	r5, r4
1a000998:	4b0a      	ldr	r3, [pc, #40]	; (1a0009c4 <TIMER3_IRQHandler+0x3c>)
1a00099a:	681a      	ldr	r2, [r3, #0]
1a00099c:	f004 010f 	and.w	r1, r4, #15
1a0009a0:	2301      	movs	r3, #1
1a0009a2:	408b      	lsls	r3, r1
1a0009a4:	421a      	tst	r2, r3
1a0009a6:	d0f2      	beq.n	1a00098e <TIMER3_IRQHandler+0x6>
1a0009a8:	f104 030c 	add.w	r3, r4, #12
1a0009ac:	4a06      	ldr	r2, [pc, #24]	; (1a0009c8 <TIMER3_IRQHandler+0x40>)
1a0009ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a0009b2:	2000      	movs	r0, #0
1a0009b4:	4798      	blx	r3
1a0009b6:	2301      	movs	r3, #1
1a0009b8:	40ab      	lsls	r3, r5
1a0009ba:	4a02      	ldr	r2, [pc, #8]	; (1a0009c4 <TIMER3_IRQHandler+0x3c>)
1a0009bc:	6013      	str	r3, [r2, #0]
1a0009be:	e7e6      	b.n	1a00098e <TIMER3_IRQHandler+0x6>
1a0009c0:	bd38      	pop	{r3, r4, r5, pc}
1a0009c2:	bf00      	nop
1a0009c4:	400c4000 	.word	0x400c4000
1a0009c8:	1000000c 	.word	0x1000000c

1a0009cc <tickRead>:
1a0009cc:	4b01      	ldr	r3, [pc, #4]	; (1a0009d4 <tickRead+0x8>)
1a0009ce:	e9d3 0100 	ldrd	r0, r1, [r3]
1a0009d2:	4770      	bx	lr
1a0009d4:	100000e0 	.word	0x100000e0

1a0009d8 <tickPowerSet>:
1a0009d8:	b118      	cbz	r0, 1a0009e2 <tickPowerSet+0xa>
1a0009da:	4b04      	ldr	r3, [pc, #16]	; (1a0009ec <tickPowerSet+0x14>)
1a0009dc:	2207      	movs	r2, #7
1a0009de:	601a      	str	r2, [r3, #0]
1a0009e0:	4770      	bx	lr
1a0009e2:	4b02      	ldr	r3, [pc, #8]	; (1a0009ec <tickPowerSet+0x14>)
1a0009e4:	2200      	movs	r2, #0
1a0009e6:	601a      	str	r2, [r3, #0]
1a0009e8:	4770      	bx	lr
1a0009ea:	bf00      	nop
1a0009ec:	e000e010 	.word	0xe000e010

1a0009f0 <tickInit>:
1a0009f0:	b538      	push	{r3, r4, r5, lr}
1a0009f2:	ea50 0401 	orrs.w	r4, r0, r1
1a0009f6:	d02a      	beq.n	1a000a4e <tickInit+0x5e>
1a0009f8:	f110 32ff 	adds.w	r2, r0, #4294967295
1a0009fc:	f141 33ff 	adc.w	r3, r1, #4294967295
1a000a00:	2b00      	cmp	r3, #0
1a000a02:	bf08      	it	eq
1a000a04:	2a32      	cmpeq	r2, #50	; 0x32
1a000a06:	d227      	bcs.n	1a000a58 <tickInit+0x68>
1a000a08:	4b14      	ldr	r3, [pc, #80]	; (1a000a5c <tickInit+0x6c>)
1a000a0a:	e9c3 0100 	strd	r0, r1, [r3]
1a000a0e:	4b14      	ldr	r3, [pc, #80]	; (1a000a60 <tickInit+0x70>)
1a000a10:	681b      	ldr	r3, [r3, #0]
1a000a12:	fba3 4500 	umull	r4, r5, r3, r0
1a000a16:	fb03 5501 	mla	r5, r3, r1, r5
1a000a1a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a000a1e:	2300      	movs	r3, #0
1a000a20:	4620      	mov	r0, r4
1a000a22:	4629      	mov	r1, r5
1a000a24:	f001 f8da 	bl	1a001bdc <__aeabi_uldivmod>
1a000a28:	3801      	subs	r0, #1
1a000a2a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
1a000a2e:	d209      	bcs.n	1a000a44 <tickInit+0x54>
1a000a30:	4b0c      	ldr	r3, [pc, #48]	; (1a000a64 <tickInit+0x74>)
1a000a32:	6058      	str	r0, [r3, #4]
1a000a34:	4a0c      	ldr	r2, [pc, #48]	; (1a000a68 <tickInit+0x78>)
1a000a36:	21e0      	movs	r1, #224	; 0xe0
1a000a38:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
1a000a3c:	2200      	movs	r2, #0
1a000a3e:	609a      	str	r2, [r3, #8]
1a000a40:	2207      	movs	r2, #7
1a000a42:	601a      	str	r2, [r3, #0]
1a000a44:	2001      	movs	r0, #1
1a000a46:	f7ff ffc7 	bl	1a0009d8 <tickPowerSet>
1a000a4a:	2001      	movs	r0, #1
1a000a4c:	bd38      	pop	{r3, r4, r5, pc}
1a000a4e:	2000      	movs	r0, #0
1a000a50:	f7ff ffc2 	bl	1a0009d8 <tickPowerSet>
1a000a54:	2000      	movs	r0, #0
1a000a56:	e7f9      	b.n	1a000a4c <tickInit+0x5c>
1a000a58:	2000      	movs	r0, #0
1a000a5a:	e7f7      	b.n	1a000a4c <tickInit+0x5c>
1a000a5c:	100000f8 	.word	0x100000f8
1a000a60:	10000104 	.word	0x10000104
1a000a64:	e000e010 	.word	0xe000e010
1a000a68:	e000ed00 	.word	0xe000ed00

1a000a6c <SysTick_Handler>:
1a000a6c:	b508      	push	{r3, lr}
1a000a6e:	4a07      	ldr	r2, [pc, #28]	; (1a000a8c <SysTick_Handler+0x20>)
1a000a70:	6813      	ldr	r3, [r2, #0]
1a000a72:	6851      	ldr	r1, [r2, #4]
1a000a74:	3301      	adds	r3, #1
1a000a76:	f141 0100 	adc.w	r1, r1, #0
1a000a7a:	6013      	str	r3, [r2, #0]
1a000a7c:	6051      	str	r1, [r2, #4]
1a000a7e:	4b04      	ldr	r3, [pc, #16]	; (1a000a90 <SysTick_Handler+0x24>)
1a000a80:	681b      	ldr	r3, [r3, #0]
1a000a82:	b113      	cbz	r3, 1a000a8a <SysTick_Handler+0x1e>
1a000a84:	4a03      	ldr	r2, [pc, #12]	; (1a000a94 <SysTick_Handler+0x28>)
1a000a86:	6810      	ldr	r0, [r2, #0]
1a000a88:	4798      	blx	r3
1a000a8a:	bd08      	pop	{r3, pc}
1a000a8c:	100000e0 	.word	0x100000e0
1a000a90:	100000e8 	.word	0x100000e8
1a000a94:	100000d8 	.word	0x100000d8

1a000a98 <dacInit>:
1a000a98:	b510      	push	{r4, lr}
1a000a9a:	b110      	cbz	r0, 1a000aa2 <dacInit+0xa>
1a000a9c:	2801      	cmp	r0, #1
1a000a9e:	d00f      	beq.n	1a000ac0 <dacInit+0x28>
1a000aa0:	bd10      	pop	{r4, pc}
1a000aa2:	4c09      	ldr	r4, [pc, #36]	; (1a000ac8 <dacInit+0x30>)
1a000aa4:	4620      	mov	r0, r4
1a000aa6:	f001 f848 	bl	1a001b3a <Chip_DAC_Init>
1a000aaa:	6863      	ldr	r3, [r4, #4]
1a000aac:	f023 030f 	bic.w	r3, r3, #15
1a000ab0:	f043 0308 	orr.w	r3, r3, #8
1a000ab4:	6063      	str	r3, [r4, #4]
1a000ab6:	2100      	movs	r1, #0
1a000ab8:	4620      	mov	r0, r4
1a000aba:	f001 f82a 	bl	1a001b12 <Chip_DAC_UpdateValue>
1a000abe:	e7ef      	b.n	1a000aa0 <dacInit+0x8>
1a000ac0:	4801      	ldr	r0, [pc, #4]	; (1a000ac8 <dacInit+0x30>)
1a000ac2:	f001 f821 	bl	1a001b08 <Chip_DAC_DeInit>
1a000ac6:	e7eb      	b.n	1a000aa0 <dacInit+0x8>
1a000ac8:	400e1000 	.word	0x400e1000

1a000acc <dacWrite>:
1a000acc:	2842      	cmp	r0, #66	; 0x42
1a000ace:	d000      	beq.n	1a000ad2 <dacWrite+0x6>
1a000ad0:	4770      	bx	lr
1a000ad2:	b508      	push	{r3, lr}
1a000ad4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
1a000ad8:	d301      	bcc.n	1a000ade <dacWrite+0x12>
1a000ada:	f240 31ff 	movw	r1, #1023	; 0x3ff
1a000ade:	4802      	ldr	r0, [pc, #8]	; (1a000ae8 <dacWrite+0x1c>)
1a000ae0:	f001 f817 	bl	1a001b12 <Chip_DAC_UpdateValue>
1a000ae4:	bd08      	pop	{r3, pc}
1a000ae6:	bf00      	nop
1a000ae8:	400e1000 	.word	0x400e1000

1a000aec <USB0_IRQHandler>:
1a000aec:	b508      	push	{r3, lr}
1a000aee:	4b04      	ldr	r3, [pc, #16]	; (1a000b00 <USB0_IRQHandler+0x14>)
1a000af0:	681b      	ldr	r3, [r3, #0]
1a000af2:	681b      	ldr	r3, [r3, #0]
1a000af4:	68db      	ldr	r3, [r3, #12]
1a000af6:	4a03      	ldr	r2, [pc, #12]	; (1a000b04 <USB0_IRQHandler+0x18>)
1a000af8:	6810      	ldr	r0, [r2, #0]
1a000afa:	4798      	blx	r3
1a000afc:	bd08      	pop	{r3, pc}
1a000afe:	bf00      	nop
1a000b00:	10000100 	.word	0x10000100
1a000b04:	100000ec 	.word	0x100000ec

1a000b08 <boardInit>:
1a000b08:	b508      	push	{r3, lr}
1a000b0a:	f000 fc65 	bl	1a0013d8 <SystemCoreClockUpdate>
1a000b0e:	4b3a      	ldr	r3, [pc, #232]	; (1a000bf8 <boardInit+0xf0>)
1a000b10:	6818      	ldr	r0, [r3, #0]
1a000b12:	f7ff fd1b 	bl	1a00054c <cyclesCounterInit>
1a000b16:	2001      	movs	r0, #1
1a000b18:	2100      	movs	r1, #0
1a000b1a:	f7ff ff69 	bl	1a0009f0 <tickInit>
1a000b1e:	2105      	movs	r1, #5
1a000b20:	2000      	movs	r0, #0
1a000b22:	f7ff fd3b 	bl	1a00059c <gpioInit>
1a000b26:	2100      	movs	r1, #0
1a000b28:	2024      	movs	r0, #36	; 0x24
1a000b2a:	f7ff fd37 	bl	1a00059c <gpioInit>
1a000b2e:	2100      	movs	r1, #0
1a000b30:	2025      	movs	r0, #37	; 0x25
1a000b32:	f7ff fd33 	bl	1a00059c <gpioInit>
1a000b36:	2100      	movs	r1, #0
1a000b38:	2026      	movs	r0, #38	; 0x26
1a000b3a:	f7ff fd2f 	bl	1a00059c <gpioInit>
1a000b3e:	2100      	movs	r1, #0
1a000b40:	2027      	movs	r0, #39	; 0x27
1a000b42:	f7ff fd2b 	bl	1a00059c <gpioInit>
1a000b46:	2101      	movs	r1, #1
1a000b48:	2028      	movs	r0, #40	; 0x28
1a000b4a:	f7ff fd27 	bl	1a00059c <gpioInit>
1a000b4e:	2101      	movs	r1, #1
1a000b50:	2029      	movs	r0, #41	; 0x29
1a000b52:	f7ff fd23 	bl	1a00059c <gpioInit>
1a000b56:	2101      	movs	r1, #1
1a000b58:	202a      	movs	r0, #42	; 0x2a
1a000b5a:	f7ff fd1f 	bl	1a00059c <gpioInit>
1a000b5e:	2101      	movs	r1, #1
1a000b60:	202b      	movs	r0, #43	; 0x2b
1a000b62:	f7ff fd1b 	bl	1a00059c <gpioInit>
1a000b66:	2101      	movs	r1, #1
1a000b68:	202c      	movs	r0, #44	; 0x2c
1a000b6a:	f7ff fd17 	bl	1a00059c <gpioInit>
1a000b6e:	2101      	movs	r1, #1
1a000b70:	202d      	movs	r0, #45	; 0x2d
1a000b72:	f7ff fd13 	bl	1a00059c <gpioInit>
1a000b76:	2100      	movs	r1, #0
1a000b78:	202e      	movs	r0, #46	; 0x2e
1a000b7a:	f7ff fd0f 	bl	1a00059c <gpioInit>
1a000b7e:	2100      	movs	r1, #0
1a000b80:	202f      	movs	r0, #47	; 0x2f
1a000b82:	f7ff fd0b 	bl	1a00059c <gpioInit>
1a000b86:	2100      	movs	r1, #0
1a000b88:	2030      	movs	r0, #48	; 0x30
1a000b8a:	f7ff fd07 	bl	1a00059c <gpioInit>
1a000b8e:	2100      	movs	r1, #0
1a000b90:	2031      	movs	r0, #49	; 0x31
1a000b92:	f7ff fd03 	bl	1a00059c <gpioInit>
1a000b96:	2100      	movs	r1, #0
1a000b98:	2032      	movs	r0, #50	; 0x32
1a000b9a:	f7ff fcff 	bl	1a00059c <gpioInit>
1a000b9e:	2100      	movs	r1, #0
1a000ba0:	2033      	movs	r0, #51	; 0x33
1a000ba2:	f7ff fcfb 	bl	1a00059c <gpioInit>
1a000ba6:	2100      	movs	r1, #0
1a000ba8:	2034      	movs	r0, #52	; 0x34
1a000baa:	f7ff fcf7 	bl	1a00059c <gpioInit>
1a000bae:	2100      	movs	r1, #0
1a000bb0:	2035      	movs	r0, #53	; 0x35
1a000bb2:	f7ff fcf3 	bl	1a00059c <gpioInit>
1a000bb6:	2101      	movs	r1, #1
1a000bb8:	2036      	movs	r0, #54	; 0x36
1a000bba:	f7ff fcef 	bl	1a00059c <gpioInit>
1a000bbe:	2101      	movs	r1, #1
1a000bc0:	2037      	movs	r0, #55	; 0x37
1a000bc2:	f7ff fceb 	bl	1a00059c <gpioInit>
1a000bc6:	2101      	movs	r1, #1
1a000bc8:	2038      	movs	r0, #56	; 0x38
1a000bca:	f7ff fce7 	bl	1a00059c <gpioInit>
1a000bce:	2101      	movs	r1, #1
1a000bd0:	2039      	movs	r0, #57	; 0x39
1a000bd2:	f7ff fce3 	bl	1a00059c <gpioInit>
1a000bd6:	2101      	movs	r1, #1
1a000bd8:	203a      	movs	r0, #58	; 0x3a
1a000bda:	f7ff fcdf 	bl	1a00059c <gpioInit>
1a000bde:	2101      	movs	r1, #1
1a000be0:	203b      	movs	r0, #59	; 0x3b
1a000be2:	f7ff fcdb 	bl	1a00059c <gpioInit>
1a000be6:	2101      	movs	r1, #1
1a000be8:	203c      	movs	r0, #60	; 0x3c
1a000bea:	f7ff fcd7 	bl	1a00059c <gpioInit>
1a000bee:	2101      	movs	r1, #1
1a000bf0:	203d      	movs	r0, #61	; 0x3d
1a000bf2:	f7ff fcd3 	bl	1a00059c <gpioInit>
1a000bf6:	bd08      	pop	{r3, pc}
1a000bf8:	10000104 	.word	0x10000104

1a000bfc <delay>:
1a000bfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a000c00:	4680      	mov	r8, r0
1a000c02:	4689      	mov	r9, r1
1a000c04:	f7ff fee2 	bl	1a0009cc <tickRead>
1a000c08:	4606      	mov	r6, r0
1a000c0a:	460f      	mov	r7, r1
1a000c0c:	f7ff fede 	bl	1a0009cc <tickRead>
1a000c10:	1b84      	subs	r4, r0, r6
1a000c12:	eb61 0507 	sbc.w	r5, r1, r7
1a000c16:	4b06      	ldr	r3, [pc, #24]	; (1a000c30 <delay+0x34>)
1a000c18:	e9d3 2300 	ldrd	r2, r3, [r3]
1a000c1c:	4640      	mov	r0, r8
1a000c1e:	4649      	mov	r1, r9
1a000c20:	f000 ffdc 	bl	1a001bdc <__aeabi_uldivmod>
1a000c24:	428d      	cmp	r5, r1
1a000c26:	bf08      	it	eq
1a000c28:	4284      	cmpeq	r4, r0
1a000c2a:	d3ef      	bcc.n	1a000c0c <delay+0x10>
1a000c2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a000c30:	100000f8 	.word	0x100000f8

1a000c34 <clearInterrupt>:
1a000c34:	2301      	movs	r3, #1
1a000c36:	fa03 f000 	lsl.w	r0, r3, r0
1a000c3a:	4b01      	ldr	r3, [pc, #4]	; (1a000c40 <clearInterrupt+0xc>)
1a000c3c:	6258      	str	r0, [r3, #36]	; 0x24
1a000c3e:	4770      	bx	lr
1a000c40:	40087000 	.word	0x40087000

1a000c44 <serveInterrupt>:
1a000c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a000c46:	4b12      	ldr	r3, [pc, #72]	; (1a000c90 <serveInterrupt+0x4c>)
1a000c48:	5c1a      	ldrb	r2, [r3, r0]
1a000c4a:	4b12      	ldr	r3, [pc, #72]	; (1a000c94 <serveInterrupt+0x50>)
1a000c4c:	69d9      	ldr	r1, [r3, #28]
1a000c4e:	2301      	movs	r3, #1
1a000c50:	4083      	lsls	r3, r0
1a000c52:	420b      	tst	r3, r1
1a000c54:	d00c      	beq.n	1a000c70 <serveInterrupt+0x2c>
1a000c56:	4910      	ldr	r1, [pc, #64]	; (1a000c98 <serveInterrupt+0x54>)
1a000c58:	688c      	ldr	r4, [r1, #8]
1a000c5a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
1a000c5e:	00d1      	lsls	r1, r2, #3
1a000c60:	4a0e      	ldr	r2, [pc, #56]	; (1a000c9c <serveInterrupt+0x58>)
1a000c62:	440a      	add	r2, r1
1a000c64:	6054      	str	r4, [r2, #4]
1a000c66:	4a0b      	ldr	r2, [pc, #44]	; (1a000c94 <serveInterrupt+0x50>)
1a000c68:	61d3      	str	r3, [r2, #28]
1a000c6a:	f7ff ffe3 	bl	1a000c34 <clearInterrupt>
1a000c6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a000c70:	4909      	ldr	r1, [pc, #36]	; (1a000c98 <serveInterrupt+0x54>)
1a000c72:	688e      	ldr	r6, [r1, #8]
1a000c74:	4d09      	ldr	r5, [pc, #36]	; (1a000c9c <serveInterrupt+0x58>)
1a000c76:	0051      	lsls	r1, r2, #1
1a000c78:	188f      	adds	r7, r1, r2
1a000c7a:	00fc      	lsls	r4, r7, #3
1a000c7c:	4627      	mov	r7, r4
1a000c7e:	442c      	add	r4, r5
1a000c80:	60a6      	str	r6, [r4, #8]
1a000c82:	6864      	ldr	r4, [r4, #4]
1a000c84:	1b36      	subs	r6, r6, r4
1a000c86:	443d      	add	r5, r7
1a000c88:	60ee      	str	r6, [r5, #12]
1a000c8a:	4a02      	ldr	r2, [pc, #8]	; (1a000c94 <serveInterrupt+0x50>)
1a000c8c:	6213      	str	r3, [r2, #32]
1a000c8e:	e7ec      	b.n	1a000c6a <serveInterrupt+0x26>
1a000c90:	1a002070 	.word	0x1a002070
1a000c94:	40087000 	.word	0x40087000
1a000c98:	40084000 	.word	0x40084000
1a000c9c:	1000004c 	.word	0x1000004c

1a000ca0 <GPIO0_IRQHandler>:
1a000ca0:	b508      	push	{r3, lr}
1a000ca2:	2000      	movs	r0, #0
1a000ca4:	f7ff ffce 	bl	1a000c44 <serveInterrupt>
1a000ca8:	bd08      	pop	{r3, pc}

1a000caa <GPIO1_IRQHandler>:
1a000caa:	b508      	push	{r3, lr}
1a000cac:	2001      	movs	r0, #1
1a000cae:	f7ff ffc9 	bl	1a000c44 <serveInterrupt>
1a000cb2:	bd08      	pop	{r3, pc}

1a000cb4 <GPIO2_IRQHandler>:
1a000cb4:	b508      	push	{r3, lr}
1a000cb6:	2002      	movs	r0, #2
1a000cb8:	f7ff ffc4 	bl	1a000c44 <serveInterrupt>
1a000cbc:	bd08      	pop	{r3, pc}
1a000cbe:	Address 0x1a000cbe is out of bounds.


1a000cc0 <Board_SetupMuxing>:
1a000cc0:	2300      	movs	r3, #0
1a000cc2:	2b1c      	cmp	r3, #28
1a000cc4:	d812      	bhi.n	1a000cec <Board_SetupMuxing+0x2c>
1a000cc6:	b410      	push	{r4}
1a000cc8:	4a09      	ldr	r2, [pc, #36]	; (1a000cf0 <Board_SetupMuxing+0x30>)
1a000cca:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a000cce:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a000cd2:	784a      	ldrb	r2, [r1, #1]
1a000cd4:	8848      	ldrh	r0, [r1, #2]
1a000cd6:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a000cda:	4906      	ldr	r1, [pc, #24]	; (1a000cf4 <Board_SetupMuxing+0x34>)
1a000cdc:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
1a000ce0:	3301      	adds	r3, #1
1a000ce2:	2b1c      	cmp	r3, #28
1a000ce4:	d9f0      	bls.n	1a000cc8 <Board_SetupMuxing+0x8>
1a000ce6:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000cea:	4770      	bx	lr
1a000cec:	4770      	bx	lr
1a000cee:	bf00      	nop
1a000cf0:	1a002078 	.word	0x1a002078
1a000cf4:	40086000 	.word	0x40086000

1a000cf8 <Board_SetupClocking>:
1a000cf8:	b510      	push	{r4, lr}
1a000cfa:	4a17      	ldr	r2, [pc, #92]	; (1a000d58 <Board_SetupClocking+0x60>)
1a000cfc:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a000d00:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a000d04:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000d08:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
1a000d0c:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a000d10:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a000d14:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000d18:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
1a000d1c:	2201      	movs	r2, #1
1a000d1e:	490f      	ldr	r1, [pc, #60]	; (1a000d5c <Board_SetupClocking+0x64>)
1a000d20:	2006      	movs	r0, #6
1a000d22:	f000 faad 	bl	1a001280 <Chip_SetupCoreClock>
1a000d26:	2400      	movs	r4, #0
1a000d28:	b14c      	cbz	r4, 1a000d3e <Board_SetupClocking+0x46>
1a000d2a:	4b0b      	ldr	r3, [pc, #44]	; (1a000d58 <Board_SetupClocking+0x60>)
1a000d2c:	685a      	ldr	r2, [r3, #4]
1a000d2e:	f022 020c 	bic.w	r2, r2, #12
1a000d32:	605a      	str	r2, [r3, #4]
1a000d34:	685a      	ldr	r2, [r3, #4]
1a000d36:	f042 0203 	orr.w	r2, r2, #3
1a000d3a:	605a      	str	r2, [r3, #4]
1a000d3c:	bd10      	pop	{r4, pc}
1a000d3e:	4808      	ldr	r0, [pc, #32]	; (1a000d60 <Board_SetupClocking+0x68>)
1a000d40:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a000d44:	2301      	movs	r3, #1
1a000d46:	788a      	ldrb	r2, [r1, #2]
1a000d48:	7849      	ldrb	r1, [r1, #1]
1a000d4a:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a000d4e:	f000 fd6f 	bl	1a001830 <Chip_Clock_SetBaseClock>
1a000d52:	3401      	adds	r4, #1
1a000d54:	e7e8      	b.n	1a000d28 <Board_SetupClocking+0x30>
1a000d56:	bf00      	nop
1a000d58:	40043000 	.word	0x40043000
1a000d5c:	0c28cb00 	.word	0x0c28cb00
1a000d60:	1a002074 	.word	0x1a002074

1a000d64 <Board_SystemInit>:
1a000d64:	b508      	push	{r3, lr}
1a000d66:	f7ff ffab 	bl	1a000cc0 <Board_SetupMuxing>
1a000d6a:	f7ff ffc5 	bl	1a000cf8 <Board_SetupClocking>
1a000d6e:	bd08      	pop	{r3, pc}

1a000d70 <SystemInit>:
1a000d70:	b508      	push	{r3, lr}
1a000d72:	4a04      	ldr	r2, [pc, #16]	; (1a000d84 <SystemInit+0x14>)
1a000d74:	4b04      	ldr	r3, [pc, #16]	; (1a000d88 <SystemInit+0x18>)
1a000d76:	601a      	str	r2, [r3, #0]
1a000d78:	f000 f972 	bl	1a001060 <fpuInit>
1a000d7c:	f7ff fff2 	bl	1a000d64 <Board_SystemInit>
1a000d80:	bd08      	pop	{r3, pc}
1a000d82:	bf00      	nop
1a000d84:	1a000000 	.word	0x1a000000
1a000d88:	e000ed08 	.word	0xe000ed08

1a000d8c <Board_LED_Init>:
1a000d8c:	2200      	movs	r2, #0
1a000d8e:	2a05      	cmp	r2, #5
1a000d90:	d819      	bhi.n	1a000dc6 <Board_LED_Init+0x3a>
1a000d92:	b470      	push	{r4, r5, r6}
1a000d94:	490c      	ldr	r1, [pc, #48]	; (1a000dc8 <Board_LED_Init+0x3c>)
1a000d96:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a000d9a:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a000d9e:	784c      	ldrb	r4, [r1, #1]
1a000da0:	4b0a      	ldr	r3, [pc, #40]	; (1a000dcc <Board_LED_Init+0x40>)
1a000da2:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a000da6:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a000daa:	2001      	movs	r0, #1
1a000dac:	40a0      	lsls	r0, r4
1a000dae:	4301      	orrs	r1, r0
1a000db0:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
1a000db4:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a000db8:	2100      	movs	r1, #0
1a000dba:	5519      	strb	r1, [r3, r4]
1a000dbc:	3201      	adds	r2, #1
1a000dbe:	2a05      	cmp	r2, #5
1a000dc0:	d9e8      	bls.n	1a000d94 <Board_LED_Init+0x8>
1a000dc2:	bc70      	pop	{r4, r5, r6}
1a000dc4:	4770      	bx	lr
1a000dc6:	4770      	bx	lr
1a000dc8:	1a0020f8 	.word	0x1a0020f8
1a000dcc:	400f4000 	.word	0x400f4000

1a000dd0 <Board_TEC_Init>:
1a000dd0:	2300      	movs	r3, #0
1a000dd2:	2b03      	cmp	r3, #3
1a000dd4:	d816      	bhi.n	1a000e04 <Board_TEC_Init+0x34>
1a000dd6:	b430      	push	{r4, r5}
1a000dd8:	490b      	ldr	r1, [pc, #44]	; (1a000e08 <Board_TEC_Init+0x38>)
1a000dda:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a000dde:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a000de2:	784d      	ldrb	r5, [r1, #1]
1a000de4:	4c09      	ldr	r4, [pc, #36]	; (1a000e0c <Board_TEC_Init+0x3c>)
1a000de6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a000dea:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a000dee:	2001      	movs	r0, #1
1a000df0:	40a8      	lsls	r0, r5
1a000df2:	ea21 0100 	bic.w	r1, r1, r0
1a000df6:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
1a000dfa:	3301      	adds	r3, #1
1a000dfc:	2b03      	cmp	r3, #3
1a000dfe:	d9eb      	bls.n	1a000dd8 <Board_TEC_Init+0x8>
1a000e00:	bc30      	pop	{r4, r5}
1a000e02:	4770      	bx	lr
1a000e04:	4770      	bx	lr
1a000e06:	bf00      	nop
1a000e08:	1a0020f0 	.word	0x1a0020f0
1a000e0c:	400f4000 	.word	0x400f4000

1a000e10 <Board_GPIO_Init>:
1a000e10:	2300      	movs	r3, #0
1a000e12:	2b08      	cmp	r3, #8
1a000e14:	d816      	bhi.n	1a000e44 <Board_GPIO_Init+0x34>
1a000e16:	b430      	push	{r4, r5}
1a000e18:	490b      	ldr	r1, [pc, #44]	; (1a000e48 <Board_GPIO_Init+0x38>)
1a000e1a:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a000e1e:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a000e22:	784d      	ldrb	r5, [r1, #1]
1a000e24:	4c09      	ldr	r4, [pc, #36]	; (1a000e4c <Board_GPIO_Init+0x3c>)
1a000e26:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a000e2a:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a000e2e:	2001      	movs	r0, #1
1a000e30:	40a8      	lsls	r0, r5
1a000e32:	ea21 0100 	bic.w	r1, r1, r0
1a000e36:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
1a000e3a:	3301      	adds	r3, #1
1a000e3c:	2b08      	cmp	r3, #8
1a000e3e:	d9eb      	bls.n	1a000e18 <Board_GPIO_Init+0x8>
1a000e40:	bc30      	pop	{r4, r5}
1a000e42:	4770      	bx	lr
1a000e44:	4770      	bx	lr
1a000e46:	bf00      	nop
1a000e48:	1a002104 	.word	0x1a002104
1a000e4c:	400f4000 	.word	0x400f4000

1a000e50 <Board_SPI_Init>:
1a000e50:	b510      	push	{r4, lr}
1a000e52:	4c0b      	ldr	r4, [pc, #44]	; (1a000e80 <Board_SPI_Init+0x30>)
1a000e54:	4620      	mov	r0, r4
1a000e56:	f000 f8a7 	bl	1a000fa8 <Chip_SSP_Init>
1a000e5a:	6863      	ldr	r3, [r4, #4]
1a000e5c:	f023 0304 	bic.w	r3, r3, #4
1a000e60:	6063      	str	r3, [r4, #4]
1a000e62:	6823      	ldr	r3, [r4, #0]
1a000e64:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a000e68:	f043 0307 	orr.w	r3, r3, #7
1a000e6c:	6023      	str	r3, [r4, #0]
1a000e6e:	4905      	ldr	r1, [pc, #20]	; (1a000e84 <Board_SPI_Init+0x34>)
1a000e70:	4620      	mov	r0, r4
1a000e72:	f000 f87a 	bl	1a000f6a <Chip_SSP_SetBitRate>
1a000e76:	6863      	ldr	r3, [r4, #4]
1a000e78:	f043 0302 	orr.w	r3, r3, #2
1a000e7c:	6063      	str	r3, [r4, #4]
1a000e7e:	bd10      	pop	{r4, pc}
1a000e80:	400c5000 	.word	0x400c5000
1a000e84:	000186a0 	.word	0x000186a0

1a000e88 <Board_I2C_Init>:
1a000e88:	b508      	push	{r3, lr}
1a000e8a:	2000      	movs	r0, #0
1a000e8c:	f000 f8b8 	bl	1a001000 <Chip_I2C_Init>
1a000e90:	4b04      	ldr	r3, [pc, #16]	; (1a000ea4 <Board_I2C_Init+0x1c>)
1a000e92:	f640 0208 	movw	r2, #2056	; 0x808
1a000e96:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
1a000e9a:	4903      	ldr	r1, [pc, #12]	; (1a000ea8 <Board_I2C_Init+0x20>)
1a000e9c:	2000      	movs	r0, #0
1a000e9e:	f000 f8c1 	bl	1a001024 <Chip_I2C_SetClockRate>
1a000ea2:	bd08      	pop	{r3, pc}
1a000ea4:	40086000 	.word	0x40086000
1a000ea8:	000f4240 	.word	0x000f4240

1a000eac <Board_ADC_Init>:
1a000eac:	b510      	push	{r4, lr}
1a000eae:	b082      	sub	sp, #8
1a000eb0:	4c08      	ldr	r4, [pc, #32]	; (1a000ed4 <Board_ADC_Init+0x28>)
1a000eb2:	4669      	mov	r1, sp
1a000eb4:	4620      	mov	r0, r4
1a000eb6:	f000 f933 	bl	1a001120 <Chip_ADC_Init>
1a000eba:	4a07      	ldr	r2, [pc, #28]	; (1a000ed8 <Board_ADC_Init+0x2c>)
1a000ebc:	4669      	mov	r1, sp
1a000ebe:	4620      	mov	r0, r4
1a000ec0:	f000 f999 	bl	1a0011f6 <Chip_ADC_SetSampleRate>
1a000ec4:	2200      	movs	r2, #0
1a000ec6:	4669      	mov	r1, sp
1a000ec8:	4620      	mov	r0, r4
1a000eca:	f000 f9ad 	bl	1a001228 <Chip_ADC_SetResolution>
1a000ece:	b002      	add	sp, #8
1a000ed0:	bd10      	pop	{r4, pc}
1a000ed2:	bf00      	nop
1a000ed4:	400e3000 	.word	0x400e3000
1a000ed8:	00061a80 	.word	0x00061a80

1a000edc <Board_Debug_Init>:
1a000edc:	b510      	push	{r4, lr}
1a000ede:	4c07      	ldr	r4, [pc, #28]	; (1a000efc <Board_Debug_Init+0x20>)
1a000ee0:	4620      	mov	r0, r4
1a000ee2:	f000 fd79 	bl	1a0019d8 <Chip_UART_Init>
1a000ee6:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a000eea:	4620      	mov	r0, r4
1a000eec:	f000 fd9e 	bl	1a001a2c <Chip_UART_SetBaudFDR>
1a000ef0:	2303      	movs	r3, #3
1a000ef2:	60e3      	str	r3, [r4, #12]
1a000ef4:	2301      	movs	r3, #1
1a000ef6:	65e3      	str	r3, [r4, #92]	; 0x5c
1a000ef8:	bd10      	pop	{r4, pc}
1a000efa:	bf00      	nop
1a000efc:	400c1000 	.word	0x400c1000

1a000f00 <Board_Init>:
1a000f00:	b508      	push	{r3, lr}
1a000f02:	f7ff ffeb 	bl	1a000edc <Board_Debug_Init>
1a000f06:	4808      	ldr	r0, [pc, #32]	; (1a000f28 <Board_Init+0x28>)
1a000f08:	f000 f8a8 	bl	1a00105c <Chip_GPIO_Init>
1a000f0c:	f7ff ff3e 	bl	1a000d8c <Board_LED_Init>
1a000f10:	f7ff ff5e 	bl	1a000dd0 <Board_TEC_Init>
1a000f14:	f7ff ff9c 	bl	1a000e50 <Board_SPI_Init>
1a000f18:	f7ff ff7a 	bl	1a000e10 <Board_GPIO_Init>
1a000f1c:	f7ff ffb4 	bl	1a000e88 <Board_I2C_Init>
1a000f20:	f7ff ffc4 	bl	1a000eac <Board_ADC_Init>
1a000f24:	bd08      	pop	{r3, pc}
1a000f26:	bf00      	nop
1a000f28:	400f4000 	.word	0x400f4000

1a000f2c <Chip_SSP_GetClockIndex>:
1a000f2c:	4b03      	ldr	r3, [pc, #12]	; (1a000f3c <Chip_SSP_GetClockIndex+0x10>)
1a000f2e:	4298      	cmp	r0, r3
1a000f30:	d001      	beq.n	1a000f36 <Chip_SSP_GetClockIndex+0xa>
1a000f32:	2083      	movs	r0, #131	; 0x83
1a000f34:	4770      	bx	lr
1a000f36:	20a5      	movs	r0, #165	; 0xa5
1a000f38:	4770      	bx	lr
1a000f3a:	bf00      	nop
1a000f3c:	400c5000 	.word	0x400c5000

1a000f40 <Chip_SSP_GetPeriphClockIndex>:
1a000f40:	4b04      	ldr	r3, [pc, #16]	; (1a000f54 <Chip_SSP_GetPeriphClockIndex+0x14>)
1a000f42:	4298      	cmp	r0, r3
1a000f44:	d002      	beq.n	1a000f4c <Chip_SSP_GetPeriphClockIndex+0xc>
1a000f46:	f240 2002 	movw	r0, #514	; 0x202
1a000f4a:	4770      	bx	lr
1a000f4c:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a000f50:	4770      	bx	lr
1a000f52:	bf00      	nop
1a000f54:	400c5000 	.word	0x400c5000

1a000f58 <Chip_SSP_SetClockRate>:
1a000f58:	6803      	ldr	r3, [r0, #0]
1a000f5a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
1a000f5e:	0209      	lsls	r1, r1, #8
1a000f60:	b289      	uxth	r1, r1
1a000f62:	4319      	orrs	r1, r3
1a000f64:	6001      	str	r1, [r0, #0]
1a000f66:	6102      	str	r2, [r0, #16]
1a000f68:	4770      	bx	lr

1a000f6a <Chip_SSP_SetBitRate>:
1a000f6a:	b570      	push	{r4, r5, r6, lr}
1a000f6c:	4606      	mov	r6, r0
1a000f6e:	460d      	mov	r5, r1
1a000f70:	f7ff ffe6 	bl	1a000f40 <Chip_SSP_GetPeriphClockIndex>
1a000f74:	f000 fcf4 	bl	1a001960 <Chip_Clock_GetRate>
1a000f78:	2202      	movs	r2, #2
1a000f7a:	f04f 33ff 	mov.w	r3, #4294967295
1a000f7e:	2100      	movs	r1, #0
1a000f80:	e000      	b.n	1a000f84 <Chip_SSP_SetBitRate+0x1a>
1a000f82:	4621      	mov	r1, r4
1a000f84:	42ab      	cmp	r3, r5
1a000f86:	d90b      	bls.n	1a000fa0 <Chip_SSP_SetBitRate+0x36>
1a000f88:	1c4c      	adds	r4, r1, #1
1a000f8a:	fb02 f304 	mul.w	r3, r2, r4
1a000f8e:	fbb0 f3f3 	udiv	r3, r0, r3
1a000f92:	429d      	cmp	r5, r3
1a000f94:	d2f6      	bcs.n	1a000f84 <Chip_SSP_SetBitRate+0x1a>
1a000f96:	2cff      	cmp	r4, #255	; 0xff
1a000f98:	d9f3      	bls.n	1a000f82 <Chip_SSP_SetBitRate+0x18>
1a000f9a:	3202      	adds	r2, #2
1a000f9c:	2100      	movs	r1, #0
1a000f9e:	e7f1      	b.n	1a000f84 <Chip_SSP_SetBitRate+0x1a>
1a000fa0:	4630      	mov	r0, r6
1a000fa2:	f7ff ffd9 	bl	1a000f58 <Chip_SSP_SetClockRate>
1a000fa6:	bd70      	pop	{r4, r5, r6, pc}

1a000fa8 <Chip_SSP_Init>:
1a000fa8:	b510      	push	{r4, lr}
1a000faa:	4604      	mov	r4, r0
1a000fac:	f7ff ffbe 	bl	1a000f2c <Chip_SSP_GetClockIndex>
1a000fb0:	f000 fca2 	bl	1a0018f8 <Chip_Clock_Enable>
1a000fb4:	4620      	mov	r0, r4
1a000fb6:	f7ff ffc3 	bl	1a000f40 <Chip_SSP_GetPeriphClockIndex>
1a000fba:	f000 fc9d 	bl	1a0018f8 <Chip_Clock_Enable>
1a000fbe:	6863      	ldr	r3, [r4, #4]
1a000fc0:	f023 0304 	bic.w	r3, r3, #4
1a000fc4:	6063      	str	r3, [r4, #4]
1a000fc6:	6823      	ldr	r3, [r4, #0]
1a000fc8:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a000fcc:	f043 0307 	orr.w	r3, r3, #7
1a000fd0:	6023      	str	r3, [r4, #0]
1a000fd2:	4902      	ldr	r1, [pc, #8]	; (1a000fdc <Chip_SSP_Init+0x34>)
1a000fd4:	4620      	mov	r0, r4
1a000fd6:	f7ff ffc8 	bl	1a000f6a <Chip_SSP_SetBitRate>
1a000fda:	bd10      	pop	{r4, pc}
1a000fdc:	000186a0 	.word	0x000186a0

1a000fe0 <Chip_I2C_EventHandler>:
1a000fe0:	2901      	cmp	r1, #1
1a000fe2:	d109      	bne.n	1a000ff8 <Chip_I2C_EventHandler+0x18>
1a000fe4:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a000fe8:	0082      	lsls	r2, r0, #2
1a000fea:	4b04      	ldr	r3, [pc, #16]	; (1a000ffc <Chip_I2C_EventHandler+0x1c>)
1a000fec:	4413      	add	r3, r2
1a000fee:	691a      	ldr	r2, [r3, #16]
1a000ff0:	7d13      	ldrb	r3, [r2, #20]
1a000ff2:	b2db      	uxtb	r3, r3
1a000ff4:	2b04      	cmp	r3, #4
1a000ff6:	d0fb      	beq.n	1a000ff0 <Chip_I2C_EventHandler+0x10>
1a000ff8:	4770      	bx	lr
1a000ffa:	bf00      	nop
1a000ffc:	10000094 	.word	0x10000094

1a001000 <Chip_I2C_Init>:
1a001000:	b570      	push	{r4, r5, r6, lr}
1a001002:	4605      	mov	r5, r0
1a001004:	4e06      	ldr	r6, [pc, #24]	; (1a001020 <Chip_I2C_Init+0x20>)
1a001006:	00c4      	lsls	r4, r0, #3
1a001008:	1a22      	subs	r2, r4, r0
1a00100a:	0093      	lsls	r3, r2, #2
1a00100c:	4433      	add	r3, r6
1a00100e:	8898      	ldrh	r0, [r3, #4]
1a001010:	f000 fc72 	bl	1a0018f8 <Chip_Clock_Enable>
1a001014:	1b64      	subs	r4, r4, r5
1a001016:	00a3      	lsls	r3, r4, #2
1a001018:	58f3      	ldr	r3, [r6, r3]
1a00101a:	226c      	movs	r2, #108	; 0x6c
1a00101c:	619a      	str	r2, [r3, #24]
1a00101e:	bd70      	pop	{r4, r5, r6, pc}
1a001020:	10000094 	.word	0x10000094

1a001024 <Chip_I2C_SetClockRate>:
1a001024:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a001028:	460c      	mov	r4, r1
1a00102a:	4e0b      	ldr	r6, [pc, #44]	; (1a001058 <Chip_I2C_SetClockRate+0x34>)
1a00102c:	00c5      	lsls	r5, r0, #3
1a00102e:	1a2b      	subs	r3, r5, r0
1a001030:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a001034:	eb06 0308 	add.w	r3, r6, r8
1a001038:	8898      	ldrh	r0, [r3, #4]
1a00103a:	f000 fc91 	bl	1a001960 <Chip_Clock_GetRate>
1a00103e:	fbb0 f0f4 	udiv	r0, r0, r4
1a001042:	f856 3008 	ldr.w	r3, [r6, r8]
1a001046:	0842      	lsrs	r2, r0, #1
1a001048:	611a      	str	r2, [r3, #16]
1a00104a:	f856 3008 	ldr.w	r3, [r6, r8]
1a00104e:	691a      	ldr	r2, [r3, #16]
1a001050:	1a80      	subs	r0, r0, r2
1a001052:	6158      	str	r0, [r3, #20]
1a001054:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a001058:	10000094 	.word	0x10000094

1a00105c <Chip_GPIO_Init>:
1a00105c:	4770      	bx	lr
1a00105e:	Address 0x1a00105e is out of bounds.


1a001060 <fpuInit>:
1a001060:	b084      	sub	sp, #16
1a001062:	4b0f      	ldr	r3, [pc, #60]	; (1a0010a0 <fpuInit+0x40>)
1a001064:	681b      	ldr	r3, [r3, #0]
1a001066:	9302      	str	r3, [sp, #8]
1a001068:	4b0e      	ldr	r3, [pc, #56]	; (1a0010a4 <fpuInit+0x44>)
1a00106a:	681b      	ldr	r3, [r3, #0]
1a00106c:	9301      	str	r3, [sp, #4]
1a00106e:	9a02      	ldr	r2, [sp, #8]
1a001070:	4b0d      	ldr	r3, [pc, #52]	; (1a0010a8 <fpuInit+0x48>)
1a001072:	429a      	cmp	r2, r3
1a001074:	d00c      	beq.n	1a001090 <fpuInit+0x30>
1a001076:	2300      	movs	r3, #0
1a001078:	b143      	cbz	r3, 1a00108c <fpuInit+0x2c>
1a00107a:	4a0c      	ldr	r2, [pc, #48]	; (1a0010ac <fpuInit+0x4c>)
1a00107c:	6813      	ldr	r3, [r2, #0]
1a00107e:	9303      	str	r3, [sp, #12]
1a001080:	9b03      	ldr	r3, [sp, #12]
1a001082:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a001086:	9303      	str	r3, [sp, #12]
1a001088:	9b03      	ldr	r3, [sp, #12]
1a00108a:	6013      	str	r3, [r2, #0]
1a00108c:	b004      	add	sp, #16
1a00108e:	4770      	bx	lr
1a001090:	9a01      	ldr	r2, [sp, #4]
1a001092:	4b07      	ldr	r3, [pc, #28]	; (1a0010b0 <fpuInit+0x50>)
1a001094:	429a      	cmp	r2, r3
1a001096:	d001      	beq.n	1a00109c <fpuInit+0x3c>
1a001098:	2300      	movs	r3, #0
1a00109a:	e7ed      	b.n	1a001078 <fpuInit+0x18>
1a00109c:	2301      	movs	r3, #1
1a00109e:	e7eb      	b.n	1a001078 <fpuInit+0x18>
1a0010a0:	e000ef40 	.word	0xe000ef40
1a0010a4:	e000ef44 	.word	0xe000ef44
1a0010a8:	10110021 	.word	0x10110021
1a0010ac:	e000ed88 	.word	0xe000ed88
1a0010b0:	11000011 	.word	0x11000011

1a0010b4 <Chip_ADC_GetClockIndex>:
1a0010b4:	4b03      	ldr	r3, [pc, #12]	; (1a0010c4 <Chip_ADC_GetClockIndex+0x10>)
1a0010b6:	4298      	cmp	r0, r3
1a0010b8:	d001      	beq.n	1a0010be <Chip_ADC_GetClockIndex+0xa>
1a0010ba:	2003      	movs	r0, #3
1a0010bc:	4770      	bx	lr
1a0010be:	2004      	movs	r0, #4
1a0010c0:	4770      	bx	lr
1a0010c2:	bf00      	nop
1a0010c4:	400e4000 	.word	0x400e4000

1a0010c8 <getClkDiv>:
1a0010c8:	b570      	push	{r4, r5, r6, lr}
1a0010ca:	460d      	mov	r5, r1
1a0010cc:	4614      	mov	r4, r2
1a0010ce:	461e      	mov	r6, r3
1a0010d0:	f7ff fff0 	bl	1a0010b4 <Chip_ADC_GetClockIndex>
1a0010d4:	f000 fc44 	bl	1a001960 <Chip_Clock_GetRate>
1a0010d8:	b155      	cbz	r5, 1a0010f0 <getClkDiv+0x28>
1a0010da:	fb04 f406 	mul.w	r4, r4, r6
1a0010de:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a0010e2:	0064      	lsls	r4, r4, #1
1a0010e4:	fbb0 f0f4 	udiv	r0, r0, r4
1a0010e8:	b2c0      	uxtb	r0, r0
1a0010ea:	3801      	subs	r0, #1
1a0010ec:	b2c0      	uxtb	r0, r0
1a0010ee:	bd70      	pop	{r4, r5, r6, pc}
1a0010f0:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a0010f4:	eb04 0443 	add.w	r4, r4, r3, lsl #1
1a0010f8:	e7f1      	b.n	1a0010de <getClkDiv+0x16>

1a0010fa <setStartMode>:
1a0010fa:	6803      	ldr	r3, [r0, #0]
1a0010fc:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
1a001100:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
1a001104:	6001      	str	r1, [r0, #0]
1a001106:	4770      	bx	lr

1a001108 <readAdcVal>:
1a001108:	3104      	adds	r1, #4
1a00110a:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
1a00110e:	2b00      	cmp	r3, #0
1a001110:	da04      	bge.n	1a00111c <readAdcVal+0x14>
1a001112:	f3c3 1389 	ubfx	r3, r3, #6, #10
1a001116:	8013      	strh	r3, [r2, #0]
1a001118:	2001      	movs	r0, #1
1a00111a:	4770      	bx	lr
1a00111c:	2000      	movs	r0, #0
1a00111e:	4770      	bx	lr

1a001120 <Chip_ADC_Init>:
1a001120:	b538      	push	{r3, r4, r5, lr}
1a001122:	4605      	mov	r5, r0
1a001124:	460c      	mov	r4, r1
1a001126:	f7ff ffc5 	bl	1a0010b4 <Chip_ADC_GetClockIndex>
1a00112a:	2301      	movs	r3, #1
1a00112c:	461a      	mov	r2, r3
1a00112e:	4619      	mov	r1, r3
1a001130:	f000 fbc4 	bl	1a0018bc <Chip_Clock_EnableOpts>
1a001134:	2100      	movs	r1, #0
1a001136:	60e9      	str	r1, [r5, #12]
1a001138:	4a08      	ldr	r2, [pc, #32]	; (1a00115c <Chip_ADC_Init+0x3c>)
1a00113a:	6022      	str	r2, [r4, #0]
1a00113c:	7121      	strb	r1, [r4, #4]
1a00113e:	7161      	strb	r1, [r4, #5]
1a001140:	230b      	movs	r3, #11
1a001142:	4628      	mov	r0, r5
1a001144:	f7ff ffc0 	bl	1a0010c8 <getClkDiv>
1a001148:	0200      	lsls	r0, r0, #8
1a00114a:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
1a00114e:	7920      	ldrb	r0, [r4, #4]
1a001150:	0440      	lsls	r0, r0, #17
1a001152:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a001156:	4318      	orrs	r0, r3
1a001158:	6028      	str	r0, [r5, #0]
1a00115a:	bd38      	pop	{r3, r4, r5, pc}
1a00115c:	00061a80 	.word	0x00061a80

1a001160 <Chip_ADC_DeInit>:
1a001160:	b508      	push	{r3, lr}
1a001162:	f44f 7280 	mov.w	r2, #256	; 0x100
1a001166:	60c2      	str	r2, [r0, #12]
1a001168:	2200      	movs	r2, #0
1a00116a:	6002      	str	r2, [r0, #0]
1a00116c:	f7ff ffa2 	bl	1a0010b4 <Chip_ADC_GetClockIndex>
1a001170:	f000 fbdc 	bl	1a00192c <Chip_Clock_Disable>
1a001174:	bd08      	pop	{r3, pc}

1a001176 <Chip_ADC_ReadValue>:
1a001176:	b508      	push	{r3, lr}
1a001178:	f7ff ffc6 	bl	1a001108 <readAdcVal>
1a00117c:	bd08      	pop	{r3, pc}

1a00117e <Chip_ADC_ReadStatus>:
1a00117e:	2a01      	cmp	r2, #1
1a001180:	d00a      	beq.n	1a001198 <Chip_ADC_ReadStatus+0x1a>
1a001182:	b11a      	cbz	r2, 1a00118c <Chip_ADC_ReadStatus+0xe>
1a001184:	2a02      	cmp	r2, #2
1a001186:	d00f      	beq.n	1a0011a8 <Chip_ADC_ReadStatus+0x2a>
1a001188:	2000      	movs	r0, #0
1a00118a:	4770      	bx	lr
1a00118c:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a00118e:	40c8      	lsrs	r0, r1
1a001190:	f000 0001 	and.w	r0, r0, #1
1a001194:	b2c0      	uxtb	r0, r0
1a001196:	4770      	bx	lr
1a001198:	3108      	adds	r1, #8
1a00119a:	b2c9      	uxtb	r1, r1
1a00119c:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a00119e:	40c8      	lsrs	r0, r1
1a0011a0:	f000 0001 	and.w	r0, r0, #1
1a0011a4:	b2c0      	uxtb	r0, r0
1a0011a6:	4770      	bx	lr
1a0011a8:	6b03      	ldr	r3, [r0, #48]	; 0x30
1a0011aa:	0c1b      	lsrs	r3, r3, #16
1a0011ac:	bf14      	ite	ne
1a0011ae:	2001      	movne	r0, #1
1a0011b0:	2000      	moveq	r0, #0
1a0011b2:	4770      	bx	lr

1a0011b4 <Chip_ADC_Int_SetChannelCmd>:
1a0011b4:	2a01      	cmp	r2, #1
1a0011b6:	d006      	beq.n	1a0011c6 <Chip_ADC_Int_SetChannelCmd+0x12>
1a0011b8:	68c3      	ldr	r3, [r0, #12]
1a0011ba:	2201      	movs	r2, #1
1a0011bc:	408a      	lsls	r2, r1
1a0011be:	ea23 0302 	bic.w	r3, r3, r2
1a0011c2:	60c3      	str	r3, [r0, #12]
1a0011c4:	4770      	bx	lr
1a0011c6:	b410      	push	{r4}
1a0011c8:	68c4      	ldr	r4, [r0, #12]
1a0011ca:	408a      	lsls	r2, r1
1a0011cc:	4314      	orrs	r4, r2
1a0011ce:	60c4      	str	r4, [r0, #12]
1a0011d0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0011d4:	4770      	bx	lr

1a0011d6 <Chip_ADC_SetStartMode>:
1a0011d6:	b508      	push	{r3, lr}
1a0011d8:	2901      	cmp	r1, #1
1a0011da:	d904      	bls.n	1a0011e6 <Chip_ADC_SetStartMode+0x10>
1a0011dc:	b132      	cbz	r2, 1a0011ec <Chip_ADC_SetStartMode+0x16>
1a0011de:	6803      	ldr	r3, [r0, #0]
1a0011e0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
1a0011e4:	6003      	str	r3, [r0, #0]
1a0011e6:	f7ff ff88 	bl	1a0010fa <setStartMode>
1a0011ea:	bd08      	pop	{r3, pc}
1a0011ec:	6803      	ldr	r3, [r0, #0]
1a0011ee:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
1a0011f2:	6003      	str	r3, [r0, #0]
1a0011f4:	e7f7      	b.n	1a0011e6 <Chip_ADC_SetStartMode+0x10>

1a0011f6 <Chip_ADC_SetSampleRate>:
1a0011f6:	b570      	push	{r4, r5, r6, lr}
1a0011f8:	4605      	mov	r5, r0
1a0011fa:	460e      	mov	r6, r1
1a0011fc:	6804      	ldr	r4, [r0, #0]
1a0011fe:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a001202:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
1a001206:	600a      	str	r2, [r1, #0]
1a001208:	790b      	ldrb	r3, [r1, #4]
1a00120a:	f1c3 030b 	rsb	r3, r3, #11
1a00120e:	b2db      	uxtb	r3, r3
1a001210:	7949      	ldrb	r1, [r1, #5]
1a001212:	f7ff ff59 	bl	1a0010c8 <getClkDiv>
1a001216:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
1a00121a:	7933      	ldrb	r3, [r6, #4]
1a00121c:	045b      	lsls	r3, r3, #17
1a00121e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
1a001222:	4303      	orrs	r3, r0
1a001224:	602b      	str	r3, [r5, #0]
1a001226:	bd70      	pop	{r4, r5, r6, pc}

1a001228 <Chip_ADC_SetResolution>:
1a001228:	b508      	push	{r3, lr}
1a00122a:	710a      	strb	r2, [r1, #4]
1a00122c:	680a      	ldr	r2, [r1, #0]
1a00122e:	f7ff ffe2 	bl	1a0011f6 <Chip_ADC_SetSampleRate>
1a001232:	bd08      	pop	{r3, pc}

1a001234 <Chip_ADC_EnableChannel>:
1a001234:	2a01      	cmp	r2, #1
1a001236:	d00a      	beq.n	1a00124e <Chip_ADC_EnableChannel+0x1a>
1a001238:	6802      	ldr	r2, [r0, #0]
1a00123a:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
1a00123e:	6002      	str	r2, [r0, #0]
1a001240:	6803      	ldr	r3, [r0, #0]
1a001242:	2201      	movs	r2, #1
1a001244:	408a      	lsls	r2, r1
1a001246:	ea23 0302 	bic.w	r3, r3, r2
1a00124a:	6003      	str	r3, [r0, #0]
1a00124c:	4770      	bx	lr
1a00124e:	b410      	push	{r4}
1a001250:	6804      	ldr	r4, [r0, #0]
1a001252:	408a      	lsls	r2, r1
1a001254:	4314      	orrs	r4, r2
1a001256:	6004      	str	r4, [r0, #0]
1a001258:	f85d 4b04 	ldr.w	r4, [sp], #4
1a00125c:	4770      	bx	lr

1a00125e <Chip_ADC_SetBurstCmd>:
1a00125e:	b538      	push	{r3, r4, r5, lr}
1a001260:	4604      	mov	r4, r0
1a001262:	460d      	mov	r5, r1
1a001264:	2100      	movs	r1, #0
1a001266:	f7ff ff48 	bl	1a0010fa <setStartMode>
1a00126a:	b925      	cbnz	r5, 1a001276 <Chip_ADC_SetBurstCmd+0x18>
1a00126c:	6823      	ldr	r3, [r4, #0]
1a00126e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
1a001272:	6023      	str	r3, [r4, #0]
1a001274:	bd38      	pop	{r3, r4, r5, pc}
1a001276:	6823      	ldr	r3, [r4, #0]
1a001278:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
1a00127c:	6023      	str	r3, [r4, #0]
1a00127e:	e7f9      	b.n	1a001274 <Chip_ADC_SetBurstCmd+0x16>

1a001280 <Chip_SetupCoreClock>:
1a001280:	b570      	push	{r4, r5, r6, lr}
1a001282:	b08a      	sub	sp, #40	; 0x28
1a001284:	4605      	mov	r5, r0
1a001286:	460e      	mov	r6, r1
1a001288:	4614      	mov	r4, r2
1a00128a:	f242 7310 	movw	r3, #10000	; 0x2710
1a00128e:	9309      	str	r3, [sp, #36]	; 0x24
1a001290:	2806      	cmp	r0, #6
1a001292:	d018      	beq.n	1a0012c6 <Chip_SetupCoreClock+0x46>
1a001294:	2300      	movs	r3, #0
1a001296:	2201      	movs	r2, #1
1a001298:	4629      	mov	r1, r5
1a00129a:	2004      	movs	r0, #4
1a00129c:	f000 fac8 	bl	1a001830 <Chip_Clock_SetBaseClock>
1a0012a0:	4a4a      	ldr	r2, [pc, #296]	; (1a0013cc <Chip_SetupCoreClock+0x14c>)
1a0012a2:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a0012a4:	f043 0301 	orr.w	r3, r3, #1
1a0012a8:	6453      	str	r3, [r2, #68]	; 0x44
1a0012aa:	f88d 5008 	strb.w	r5, [sp, #8]
1a0012ae:	a901      	add	r1, sp, #4
1a0012b0:	4630      	mov	r0, r6
1a0012b2:	f000 fa35 	bl	1a001720 <Chip_Clock_CalcMainPLLValue>
1a0012b6:	4b46      	ldr	r3, [pc, #280]	; (1a0013d0 <Chip_SetupCoreClock+0x150>)
1a0012b8:	429e      	cmp	r6, r3
1a0012ba:	d916      	bls.n	1a0012ea <Chip_SetupCoreClock+0x6a>
1a0012bc:	9b01      	ldr	r3, [sp, #4]
1a0012be:	f013 0f40 	tst.w	r3, #64	; 0x40
1a0012c2:	d003      	beq.n	1a0012cc <Chip_SetupCoreClock+0x4c>
1a0012c4:	e7fe      	b.n	1a0012c4 <Chip_SetupCoreClock+0x44>
1a0012c6:	f000 f98d 	bl	1a0015e4 <Chip_Clock_EnableCrystal>
1a0012ca:	e7e3      	b.n	1a001294 <Chip_SetupCoreClock+0x14>
1a0012cc:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0012d0:	d005      	beq.n	1a0012de <Chip_SetupCoreClock+0x5e>
1a0012d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a0012d6:	9301      	str	r3, [sp, #4]
1a0012d8:	2500      	movs	r5, #0
1a0012da:	2601      	movs	r6, #1
1a0012dc:	e007      	b.n	1a0012ee <Chip_SetupCoreClock+0x6e>
1a0012de:	9b04      	ldr	r3, [sp, #16]
1a0012e0:	3301      	adds	r3, #1
1a0012e2:	9304      	str	r3, [sp, #16]
1a0012e4:	2501      	movs	r5, #1
1a0012e6:	2600      	movs	r6, #0
1a0012e8:	e001      	b.n	1a0012ee <Chip_SetupCoreClock+0x6e>
1a0012ea:	2500      	movs	r5, #0
1a0012ec:	462e      	mov	r6, r5
1a0012ee:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a0012f2:	9b01      	ldr	r3, [sp, #4]
1a0012f4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a0012f8:	9a05      	ldr	r2, [sp, #20]
1a0012fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a0012fe:	9a03      	ldr	r2, [sp, #12]
1a001300:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a001304:	9a04      	ldr	r2, [sp, #16]
1a001306:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a00130a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a00130e:	4a2f      	ldr	r2, [pc, #188]	; (1a0013cc <Chip_SetupCoreClock+0x14c>)
1a001310:	6453      	str	r3, [r2, #68]	; 0x44
1a001312:	4b2e      	ldr	r3, [pc, #184]	; (1a0013cc <Chip_SetupCoreClock+0x14c>)
1a001314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
1a001316:	f013 0f01 	tst.w	r3, #1
1a00131a:	d0fa      	beq.n	1a001312 <Chip_SetupCoreClock+0x92>
1a00131c:	2300      	movs	r3, #0
1a00131e:	2201      	movs	r2, #1
1a001320:	2109      	movs	r1, #9
1a001322:	2004      	movs	r0, #4
1a001324:	f000 fa84 	bl	1a001830 <Chip_Clock_SetBaseClock>
1a001328:	b306      	cbz	r6, 1a00136c <Chip_SetupCoreClock+0xec>
1a00132a:	f242 7310 	movw	r3, #10000	; 0x2710
1a00132e:	9309      	str	r3, [sp, #36]	; 0x24
1a001330:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a001332:	1e5a      	subs	r2, r3, #1
1a001334:	9209      	str	r2, [sp, #36]	; 0x24
1a001336:	2b00      	cmp	r3, #0
1a001338:	d1fa      	bne.n	1a001330 <Chip_SetupCoreClock+0xb0>
1a00133a:	9b01      	ldr	r3, [sp, #4]
1a00133c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a001340:	9301      	str	r3, [sp, #4]
1a001342:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a001346:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a00134a:	9a05      	ldr	r2, [sp, #20]
1a00134c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a001350:	9a03      	ldr	r2, [sp, #12]
1a001352:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a001356:	9a04      	ldr	r2, [sp, #16]
1a001358:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a00135c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a001360:	4a1a      	ldr	r2, [pc, #104]	; (1a0013cc <Chip_SetupCoreClock+0x14c>)
1a001362:	6453      	str	r3, [r2, #68]	; 0x44
1a001364:	2c00      	cmp	r4, #0
1a001366:	d12e      	bne.n	1a0013c6 <Chip_SetupCoreClock+0x146>
1a001368:	b00a      	add	sp, #40	; 0x28
1a00136a:	bd70      	pop	{r4, r5, r6, pc}
1a00136c:	2d00      	cmp	r5, #0
1a00136e:	d0f9      	beq.n	1a001364 <Chip_SetupCoreClock+0xe4>
1a001370:	f242 7310 	movw	r3, #10000	; 0x2710
1a001374:	9309      	str	r3, [sp, #36]	; 0x24
1a001376:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a001378:	1e5a      	subs	r2, r3, #1
1a00137a:	9209      	str	r2, [sp, #36]	; 0x24
1a00137c:	2b00      	cmp	r3, #0
1a00137e:	d1fa      	bne.n	1a001376 <Chip_SetupCoreClock+0xf6>
1a001380:	9b04      	ldr	r3, [sp, #16]
1a001382:	1e5a      	subs	r2, r3, #1
1a001384:	9204      	str	r2, [sp, #16]
1a001386:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a00138a:	9b01      	ldr	r3, [sp, #4]
1a00138c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a001390:	9905      	ldr	r1, [sp, #20]
1a001392:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a001396:	9903      	ldr	r1, [sp, #12]
1a001398:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a00139c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a0013a0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a0013a4:	4a09      	ldr	r2, [pc, #36]	; (1a0013cc <Chip_SetupCoreClock+0x14c>)
1a0013a6:	6453      	str	r3, [r2, #68]	; 0x44
1a0013a8:	e7dc      	b.n	1a001364 <Chip_SetupCoreClock+0xe4>
1a0013aa:	480a      	ldr	r0, [pc, #40]	; (1a0013d4 <Chip_SetupCoreClock+0x154>)
1a0013ac:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a0013b0:	78cb      	ldrb	r3, [r1, #3]
1a0013b2:	788a      	ldrb	r2, [r1, #2]
1a0013b4:	7849      	ldrb	r1, [r1, #1]
1a0013b6:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a0013ba:	f000 fa39 	bl	1a001830 <Chip_Clock_SetBaseClock>
1a0013be:	3401      	adds	r4, #1
1a0013c0:	2c11      	cmp	r4, #17
1a0013c2:	d9f2      	bls.n	1a0013aa <Chip_SetupCoreClock+0x12a>
1a0013c4:	e7d0      	b.n	1a001368 <Chip_SetupCoreClock+0xe8>
1a0013c6:	2400      	movs	r4, #0
1a0013c8:	e7fa      	b.n	1a0013c0 <Chip_SetupCoreClock+0x140>
1a0013ca:	bf00      	nop
1a0013cc:	40050000 	.word	0x40050000
1a0013d0:	068e7780 	.word	0x068e7780
1a0013d4:	1a00211c 	.word	0x1a00211c

1a0013d8 <SystemCoreClockUpdate>:
1a0013d8:	b508      	push	{r3, lr}
1a0013da:	2069      	movs	r0, #105	; 0x69
1a0013dc:	f000 fac0 	bl	1a001960 <Chip_Clock_GetRate>
1a0013e0:	4b01      	ldr	r3, [pc, #4]	; (1a0013e8 <SystemCoreClockUpdate+0x10>)
1a0013e2:	6018      	str	r0, [r3, #0]
1a0013e4:	bd08      	pop	{r3, pc}
1a0013e6:	bf00      	nop
1a0013e8:	10000104 	.word	0x10000104

1a0013ec <pll_calc_divs>:
1a0013ec:	b4f0      	push	{r4, r5, r6, r7}
1a0013ee:	680b      	ldr	r3, [r1, #0]
1a0013f0:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0013f4:	d002      	beq.n	1a0013fc <pll_calc_divs+0x10>
1a0013f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a0013fa:	600b      	str	r3, [r1, #0]
1a0013fc:	4607      	mov	r7, r0
1a0013fe:	2501      	movs	r5, #1
1a001400:	e03a      	b.n	1a001478 <pll_calc_divs+0x8c>
1a001402:	694b      	ldr	r3, [r1, #20]
1a001404:	fb03 f302 	mul.w	r3, r3, r2
1a001408:	fbb3 f3f5 	udiv	r3, r3, r5
1a00140c:	e01c      	b.n	1a001448 <pll_calc_divs+0x5c>
1a00140e:	461c      	mov	r4, r3
1a001410:	ebb0 0c04 	subs.w	ip, r0, r4
1a001414:	d427      	bmi.n	1a001466 <pll_calc_divs+0x7a>
1a001416:	4567      	cmp	r7, ip
1a001418:	d906      	bls.n	1a001428 <pll_calc_divs+0x3c>
1a00141a:	608d      	str	r5, [r1, #8]
1a00141c:	1c77      	adds	r7, r6, #1
1a00141e:	60cf      	str	r7, [r1, #12]
1a001420:	610a      	str	r2, [r1, #16]
1a001422:	618c      	str	r4, [r1, #24]
1a001424:	61cb      	str	r3, [r1, #28]
1a001426:	4667      	mov	r7, ip
1a001428:	3201      	adds	r2, #1
1a00142a:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a00142e:	dc1d      	bgt.n	1a00146c <pll_calc_divs+0x80>
1a001430:	680c      	ldr	r4, [r1, #0]
1a001432:	f014 0f40 	tst.w	r4, #64	; 0x40
1a001436:	d0e4      	beq.n	1a001402 <pll_calc_divs+0x16>
1a001438:	1c73      	adds	r3, r6, #1
1a00143a:	fa02 fc03 	lsl.w	ip, r2, r3
1a00143e:	694b      	ldr	r3, [r1, #20]
1a001440:	fb03 f30c 	mul.w	r3, r3, ip
1a001444:	fbb3 f3f5 	udiv	r3, r3, r5
1a001448:	f8df c038 	ldr.w	ip, [pc, #56]	; 1a001484 <pll_calc_divs+0x98>
1a00144c:	4563      	cmp	r3, ip
1a00144e:	d9eb      	bls.n	1a001428 <pll_calc_divs+0x3c>
1a001450:	f8df c034 	ldr.w	ip, [pc, #52]	; 1a001488 <pll_calc_divs+0x9c>
1a001454:	4563      	cmp	r3, ip
1a001456:	d809      	bhi.n	1a00146c <pll_calc_divs+0x80>
1a001458:	f014 0f80 	tst.w	r4, #128	; 0x80
1a00145c:	d1d7      	bne.n	1a00140e <pll_calc_divs+0x22>
1a00145e:	1c74      	adds	r4, r6, #1
1a001460:	fa23 f404 	lsr.w	r4, r3, r4
1a001464:	e7d4      	b.n	1a001410 <pll_calc_divs+0x24>
1a001466:	f1cc 0c00 	rsb	ip, ip, #0
1a00146a:	e7d4      	b.n	1a001416 <pll_calc_divs+0x2a>
1a00146c:	3601      	adds	r6, #1
1a00146e:	2e03      	cmp	r6, #3
1a001470:	dc01      	bgt.n	1a001476 <pll_calc_divs+0x8a>
1a001472:	2201      	movs	r2, #1
1a001474:	e7d9      	b.n	1a00142a <pll_calc_divs+0x3e>
1a001476:	3501      	adds	r5, #1
1a001478:	2d04      	cmp	r5, #4
1a00147a:	dc01      	bgt.n	1a001480 <pll_calc_divs+0x94>
1a00147c:	2600      	movs	r6, #0
1a00147e:	e7f6      	b.n	1a00146e <pll_calc_divs+0x82>
1a001480:	bcf0      	pop	{r4, r5, r6, r7}
1a001482:	4770      	bx	lr
1a001484:	094c5eff 	.word	0x094c5eff
1a001488:	1312d000 	.word	0x1312d000

1a00148c <pll_get_frac>:
1a00148c:	b5f0      	push	{r4, r5, r6, r7, lr}
1a00148e:	b099      	sub	sp, #100	; 0x64
1a001490:	4605      	mov	r5, r0
1a001492:	460c      	mov	r4, r1
1a001494:	225c      	movs	r2, #92	; 0x5c
1a001496:	2100      	movs	r1, #0
1a001498:	a801      	add	r0, sp, #4
1a00149a:	f000 fd45 	bl	1a001f28 <memset>
1a00149e:	2380      	movs	r3, #128	; 0x80
1a0014a0:	9300      	str	r3, [sp, #0]
1a0014a2:	6963      	ldr	r3, [r4, #20]
1a0014a4:	9305      	str	r3, [sp, #20]
1a0014a6:	7923      	ldrb	r3, [r4, #4]
1a0014a8:	f88d 3004 	strb.w	r3, [sp, #4]
1a0014ac:	4669      	mov	r1, sp
1a0014ae:	4628      	mov	r0, r5
1a0014b0:	f7ff ff9c 	bl	1a0013ec <pll_calc_divs>
1a0014b4:	9b06      	ldr	r3, [sp, #24]
1a0014b6:	42ab      	cmp	r3, r5
1a0014b8:	d027      	beq.n	1a00150a <pll_get_frac+0x7e>
1a0014ba:	1aeb      	subs	r3, r5, r3
1a0014bc:	d42e      	bmi.n	1a00151c <pll_get_frac+0x90>
1a0014be:	461e      	mov	r6, r3
1a0014c0:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a0014c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a0014c6:	9310      	str	r3, [sp, #64]	; 0x40
1a0014c8:	6963      	ldr	r3, [r4, #20]
1a0014ca:	9315      	str	r3, [sp, #84]	; 0x54
1a0014cc:	7923      	ldrb	r3, [r4, #4]
1a0014ce:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
1a0014d2:	a910      	add	r1, sp, #64	; 0x40
1a0014d4:	4628      	mov	r0, r5
1a0014d6:	f7ff ff89 	bl	1a0013ec <pll_calc_divs>
1a0014da:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a0014dc:	42ab      	cmp	r3, r5
1a0014de:	d01f      	beq.n	1a001520 <pll_get_frac+0x94>
1a0014e0:	1aeb      	subs	r3, r5, r3
1a0014e2:	d425      	bmi.n	1a001530 <pll_get_frac+0xa4>
1a0014e4:	461f      	mov	r7, r3
1a0014e6:	4b2b      	ldr	r3, [pc, #172]	; (1a001594 <pll_get_frac+0x108>)
1a0014e8:	429d      	cmp	r5, r3
1a0014ea:	d923      	bls.n	1a001534 <pll_get_frac+0xa8>
1a0014ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a0014ee:	1aed      	subs	r5, r5, r3
1a0014f0:	d433      	bmi.n	1a00155a <pll_get_frac+0xce>
1a0014f2:	42ae      	cmp	r6, r5
1a0014f4:	dc3b      	bgt.n	1a00156e <pll_get_frac+0xe2>
1a0014f6:	42be      	cmp	r6, r7
1a0014f8:	dc31      	bgt.n	1a00155e <pll_get_frac+0xd2>
1a0014fa:	466d      	mov	r5, sp
1a0014fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0014fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001500:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001504:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a001508:	e006      	b.n	1a001518 <pll_get_frac+0x8c>
1a00150a:	466d      	mov	r5, sp
1a00150c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00150e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001510:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001514:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a001518:	b019      	add	sp, #100	; 0x64
1a00151a:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a00151c:	425b      	negs	r3, r3
1a00151e:	e7ce      	b.n	1a0014be <pll_get_frac+0x32>
1a001520:	ad10      	add	r5, sp, #64	; 0x40
1a001522:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001524:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001526:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00152a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a00152e:	e7f3      	b.n	1a001518 <pll_get_frac+0x8c>
1a001530:	425b      	negs	r3, r3
1a001532:	e7d7      	b.n	1a0014e4 <pll_get_frac+0x58>
1a001534:	2340      	movs	r3, #64	; 0x40
1a001536:	9308      	str	r3, [sp, #32]
1a001538:	6963      	ldr	r3, [r4, #20]
1a00153a:	930d      	str	r3, [sp, #52]	; 0x34
1a00153c:	a908      	add	r1, sp, #32
1a00153e:	4628      	mov	r0, r5
1a001540:	f7ff ff54 	bl	1a0013ec <pll_calc_divs>
1a001544:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a001546:	42ab      	cmp	r3, r5
1a001548:	d1d0      	bne.n	1a0014ec <pll_get_frac+0x60>
1a00154a:	ad08      	add	r5, sp, #32
1a00154c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00154e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001550:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001554:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a001558:	e7de      	b.n	1a001518 <pll_get_frac+0x8c>
1a00155a:	426d      	negs	r5, r5
1a00155c:	e7c9      	b.n	1a0014f2 <pll_get_frac+0x66>
1a00155e:	ad10      	add	r5, sp, #64	; 0x40
1a001560:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001562:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001564:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001568:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a00156c:	e7d4      	b.n	1a001518 <pll_get_frac+0x8c>
1a00156e:	42af      	cmp	r7, r5
1a001570:	db07      	blt.n	1a001582 <pll_get_frac+0xf6>
1a001572:	ad08      	add	r5, sp, #32
1a001574:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001576:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001578:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00157c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a001580:	e7ca      	b.n	1a001518 <pll_get_frac+0x8c>
1a001582:	ad10      	add	r5, sp, #64	; 0x40
1a001584:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001586:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001588:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00158c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a001590:	e7c2      	b.n	1a001518 <pll_get_frac+0x8c>
1a001592:	bf00      	nop
1a001594:	068e7780 	.word	0x068e7780

1a001598 <Chip_Clock_FindBaseClock>:
1a001598:	b430      	push	{r4, r5}
1a00159a:	4605      	mov	r5, r0
1a00159c:	2300      	movs	r3, #0
1a00159e:	201c      	movs	r0, #28
1a0015a0:	e000      	b.n	1a0015a4 <Chip_Clock_FindBaseClock+0xc>
1a0015a2:	3301      	adds	r3, #1
1a0015a4:	281c      	cmp	r0, #28
1a0015a6:	d118      	bne.n	1a0015da <Chip_Clock_FindBaseClock+0x42>
1a0015a8:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a0015ac:	0051      	lsls	r1, r2, #1
1a0015ae:	4a0c      	ldr	r2, [pc, #48]	; (1a0015e0 <Chip_Clock_FindBaseClock+0x48>)
1a0015b0:	440a      	add	r2, r1
1a0015b2:	7914      	ldrb	r4, [r2, #4]
1a0015b4:	4284      	cmp	r4, r0
1a0015b6:	d010      	beq.n	1a0015da <Chip_Clock_FindBaseClock+0x42>
1a0015b8:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a0015bc:	004a      	lsls	r2, r1, #1
1a0015be:	4908      	ldr	r1, [pc, #32]	; (1a0015e0 <Chip_Clock_FindBaseClock+0x48>)
1a0015c0:	5a8a      	ldrh	r2, [r1, r2]
1a0015c2:	42aa      	cmp	r2, r5
1a0015c4:	d8ed      	bhi.n	1a0015a2 <Chip_Clock_FindBaseClock+0xa>
1a0015c6:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a0015ca:	0051      	lsls	r1, r2, #1
1a0015cc:	4a04      	ldr	r2, [pc, #16]	; (1a0015e0 <Chip_Clock_FindBaseClock+0x48>)
1a0015ce:	440a      	add	r2, r1
1a0015d0:	8852      	ldrh	r2, [r2, #2]
1a0015d2:	42aa      	cmp	r2, r5
1a0015d4:	d3e5      	bcc.n	1a0015a2 <Chip_Clock_FindBaseClock+0xa>
1a0015d6:	4620      	mov	r0, r4
1a0015d8:	e7e4      	b.n	1a0015a4 <Chip_Clock_FindBaseClock+0xc>
1a0015da:	bc30      	pop	{r4, r5}
1a0015dc:	4770      	bx	lr
1a0015de:	bf00      	nop
1a0015e0:	1a002170 	.word	0x1a002170

1a0015e4 <Chip_Clock_EnableCrystal>:
1a0015e4:	b082      	sub	sp, #8
1a0015e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a0015ea:	9301      	str	r3, [sp, #4]
1a0015ec:	4a0d      	ldr	r2, [pc, #52]	; (1a001624 <Chip_Clock_EnableCrystal+0x40>)
1a0015ee:	6993      	ldr	r3, [r2, #24]
1a0015f0:	f023 0102 	bic.w	r1, r3, #2
1a0015f4:	6992      	ldr	r2, [r2, #24]
1a0015f6:	428a      	cmp	r2, r1
1a0015f8:	d001      	beq.n	1a0015fe <Chip_Clock_EnableCrystal+0x1a>
1a0015fa:	4a0a      	ldr	r2, [pc, #40]	; (1a001624 <Chip_Clock_EnableCrystal+0x40>)
1a0015fc:	6191      	str	r1, [r2, #24]
1a0015fe:	f023 0303 	bic.w	r3, r3, #3
1a001602:	4a09      	ldr	r2, [pc, #36]	; (1a001628 <Chip_Clock_EnableCrystal+0x44>)
1a001604:	6811      	ldr	r1, [r2, #0]
1a001606:	4a09      	ldr	r2, [pc, #36]	; (1a00162c <Chip_Clock_EnableCrystal+0x48>)
1a001608:	4291      	cmp	r1, r2
1a00160a:	d901      	bls.n	1a001610 <Chip_Clock_EnableCrystal+0x2c>
1a00160c:	f043 0304 	orr.w	r3, r3, #4
1a001610:	4a04      	ldr	r2, [pc, #16]	; (1a001624 <Chip_Clock_EnableCrystal+0x40>)
1a001612:	6193      	str	r3, [r2, #24]
1a001614:	9b01      	ldr	r3, [sp, #4]
1a001616:	1e5a      	subs	r2, r3, #1
1a001618:	9201      	str	r2, [sp, #4]
1a00161a:	2b00      	cmp	r3, #0
1a00161c:	d1fa      	bne.n	1a001614 <Chip_Clock_EnableCrystal+0x30>
1a00161e:	b002      	add	sp, #8
1a001620:	4770      	bx	lr
1a001622:	bf00      	nop
1a001624:	40050000 	.word	0x40050000
1a001628:	1a002118 	.word	0x1a002118
1a00162c:	01312cff 	.word	0x01312cff

1a001630 <Chip_Clock_GetDividerSource>:
1a001630:	3012      	adds	r0, #18
1a001632:	4b05      	ldr	r3, [pc, #20]	; (1a001648 <Chip_Clock_GetDividerSource+0x18>)
1a001634:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
1a001638:	f010 0f01 	tst.w	r0, #1
1a00163c:	d102      	bne.n	1a001644 <Chip_Clock_GetDividerSource+0x14>
1a00163e:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a001642:	4770      	bx	lr
1a001644:	2011      	movs	r0, #17
1a001646:	4770      	bx	lr
1a001648:	40050000 	.word	0x40050000

1a00164c <Chip_Clock_GetDividerDivisor>:
1a00164c:	f100 0212 	add.w	r2, r0, #18
1a001650:	4b03      	ldr	r3, [pc, #12]	; (1a001660 <Chip_Clock_GetDividerDivisor+0x14>)
1a001652:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a001656:	4b03      	ldr	r3, [pc, #12]	; (1a001664 <Chip_Clock_GetDividerDivisor+0x18>)
1a001658:	5c18      	ldrb	r0, [r3, r0]
1a00165a:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a00165e:	4770      	bx	lr
1a001660:	40050000 	.word	0x40050000
1a001664:	1a002168 	.word	0x1a002168

1a001668 <Chip_Clock_GetClockInputHz>:
1a001668:	b508      	push	{r3, lr}
1a00166a:	2810      	cmp	r0, #16
1a00166c:	d80a      	bhi.n	1a001684 <Chip_Clock_GetClockInputHz+0x1c>
1a00166e:	e8df f000 	tbb	[pc, r0]
1a001672:	0b44      	.short	0x0b44
1a001674:	0921180d 	.word	0x0921180d
1a001678:	2d2a2724 	.word	0x2d2a2724
1a00167c:	34300909 	.word	0x34300909
1a001680:	3c38      	.short	0x3c38
1a001682:	40          	.byte	0x40
1a001683:	00          	.byte	0x00
1a001684:	2000      	movs	r0, #0
1a001686:	e03a      	b.n	1a0016fe <Chip_Clock_GetClockInputHz+0x96>
1a001688:	481e      	ldr	r0, [pc, #120]	; (1a001704 <Chip_Clock_GetClockInputHz+0x9c>)
1a00168a:	e038      	b.n	1a0016fe <Chip_Clock_GetClockInputHz+0x96>
1a00168c:	4b1e      	ldr	r3, [pc, #120]	; (1a001708 <Chip_Clock_GetClockInputHz+0xa0>)
1a00168e:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a001692:	f003 0307 	and.w	r3, r3, #7
1a001696:	2b04      	cmp	r3, #4
1a001698:	d001      	beq.n	1a00169e <Chip_Clock_GetClockInputHz+0x36>
1a00169a:	481c      	ldr	r0, [pc, #112]	; (1a00170c <Chip_Clock_GetClockInputHz+0xa4>)
1a00169c:	e02f      	b.n	1a0016fe <Chip_Clock_GetClockInputHz+0x96>
1a00169e:	2000      	movs	r0, #0
1a0016a0:	e02d      	b.n	1a0016fe <Chip_Clock_GetClockInputHz+0x96>
1a0016a2:	4b19      	ldr	r3, [pc, #100]	; (1a001708 <Chip_Clock_GetClockInputHz+0xa0>)
1a0016a4:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a0016a8:	f003 0307 	and.w	r3, r3, #7
1a0016ac:	2b04      	cmp	r3, #4
1a0016ae:	d027      	beq.n	1a001700 <Chip_Clock_GetClockInputHz+0x98>
1a0016b0:	4816      	ldr	r0, [pc, #88]	; (1a00170c <Chip_Clock_GetClockInputHz+0xa4>)
1a0016b2:	e024      	b.n	1a0016fe <Chip_Clock_GetClockInputHz+0x96>
1a0016b4:	4b16      	ldr	r3, [pc, #88]	; (1a001710 <Chip_Clock_GetClockInputHz+0xa8>)
1a0016b6:	6818      	ldr	r0, [r3, #0]
1a0016b8:	e021      	b.n	1a0016fe <Chip_Clock_GetClockInputHz+0x96>
1a0016ba:	4b16      	ldr	r3, [pc, #88]	; (1a001714 <Chip_Clock_GetClockInputHz+0xac>)
1a0016bc:	6818      	ldr	r0, [r3, #0]
1a0016be:	e01e      	b.n	1a0016fe <Chip_Clock_GetClockInputHz+0x96>
1a0016c0:	4b15      	ldr	r3, [pc, #84]	; (1a001718 <Chip_Clock_GetClockInputHz+0xb0>)
1a0016c2:	6818      	ldr	r0, [r3, #0]
1a0016c4:	e01b      	b.n	1a0016fe <Chip_Clock_GetClockInputHz+0x96>
1a0016c6:	4b14      	ldr	r3, [pc, #80]	; (1a001718 <Chip_Clock_GetClockInputHz+0xb0>)
1a0016c8:	6858      	ldr	r0, [r3, #4]
1a0016ca:	e018      	b.n	1a0016fe <Chip_Clock_GetClockInputHz+0x96>
1a0016cc:	f000 f868 	bl	1a0017a0 <Chip_Clock_GetMainPLLHz>
1a0016d0:	e015      	b.n	1a0016fe <Chip_Clock_GetClockInputHz+0x96>
1a0016d2:	2100      	movs	r1, #0
1a0016d4:	f000 f89a 	bl	1a00180c <Chip_Clock_GetDivRate>
1a0016d8:	e011      	b.n	1a0016fe <Chip_Clock_GetClockInputHz+0x96>
1a0016da:	2101      	movs	r1, #1
1a0016dc:	f000 f896 	bl	1a00180c <Chip_Clock_GetDivRate>
1a0016e0:	e00d      	b.n	1a0016fe <Chip_Clock_GetClockInputHz+0x96>
1a0016e2:	2102      	movs	r1, #2
1a0016e4:	f000 f892 	bl	1a00180c <Chip_Clock_GetDivRate>
1a0016e8:	e009      	b.n	1a0016fe <Chip_Clock_GetClockInputHz+0x96>
1a0016ea:	2103      	movs	r1, #3
1a0016ec:	f000 f88e 	bl	1a00180c <Chip_Clock_GetDivRate>
1a0016f0:	e005      	b.n	1a0016fe <Chip_Clock_GetClockInputHz+0x96>
1a0016f2:	2104      	movs	r1, #4
1a0016f4:	f000 f88a 	bl	1a00180c <Chip_Clock_GetDivRate>
1a0016f8:	e001      	b.n	1a0016fe <Chip_Clock_GetClockInputHz+0x96>
1a0016fa:	f44f 4000 	mov.w	r0, #32768	; 0x8000
1a0016fe:	bd08      	pop	{r3, pc}
1a001700:	4806      	ldr	r0, [pc, #24]	; (1a00171c <Chip_Clock_GetClockInputHz+0xb4>)
1a001702:	e7fc      	b.n	1a0016fe <Chip_Clock_GetClockInputHz+0x96>
1a001704:	00b71b00 	.word	0x00b71b00
1a001708:	40043000 	.word	0x40043000
1a00170c:	017d7840 	.word	0x017d7840
1a001710:	1a0020ec 	.word	0x1a0020ec
1a001714:	1a002118 	.word	0x1a002118
1a001718:	100000f0 	.word	0x100000f0
1a00171c:	02faf080 	.word	0x02faf080

1a001720 <Chip_Clock_CalcMainPLLValue>:
1a001720:	b538      	push	{r3, r4, r5, lr}
1a001722:	4605      	mov	r5, r0
1a001724:	460c      	mov	r4, r1
1a001726:	7908      	ldrb	r0, [r1, #4]
1a001728:	f7ff ff9e 	bl	1a001668 <Chip_Clock_GetClockInputHz>
1a00172c:	6160      	str	r0, [r4, #20]
1a00172e:	4b19      	ldr	r3, [pc, #100]	; (1a001794 <Chip_Clock_CalcMainPLLValue+0x74>)
1a001730:	442b      	add	r3, r5
1a001732:	4a19      	ldr	r2, [pc, #100]	; (1a001798 <Chip_Clock_CalcMainPLLValue+0x78>)
1a001734:	4293      	cmp	r3, r2
1a001736:	d821      	bhi.n	1a00177c <Chip_Clock_CalcMainPLLValue+0x5c>
1a001738:	b318      	cbz	r0, 1a001782 <Chip_Clock_CalcMainPLLValue+0x62>
1a00173a:	2380      	movs	r3, #128	; 0x80
1a00173c:	6023      	str	r3, [r4, #0]
1a00173e:	2300      	movs	r3, #0
1a001740:	60a3      	str	r3, [r4, #8]
1a001742:	60e3      	str	r3, [r4, #12]
1a001744:	fbb5 f3f0 	udiv	r3, r5, r0
1a001748:	6123      	str	r3, [r4, #16]
1a00174a:	4a14      	ldr	r2, [pc, #80]	; (1a00179c <Chip_Clock_CalcMainPLLValue+0x7c>)
1a00174c:	4295      	cmp	r5, r2
1a00174e:	d903      	bls.n	1a001758 <Chip_Clock_CalcMainPLLValue+0x38>
1a001750:	fb03 f000 	mul.w	r0, r3, r0
1a001754:	42a8      	cmp	r0, r5
1a001756:	d007      	beq.n	1a001768 <Chip_Clock_CalcMainPLLValue+0x48>
1a001758:	4621      	mov	r1, r4
1a00175a:	4628      	mov	r0, r5
1a00175c:	f7ff fe96 	bl	1a00148c <pll_get_frac>
1a001760:	68a3      	ldr	r3, [r4, #8]
1a001762:	b18b      	cbz	r3, 1a001788 <Chip_Clock_CalcMainPLLValue+0x68>
1a001764:	3b01      	subs	r3, #1
1a001766:	60a3      	str	r3, [r4, #8]
1a001768:	6923      	ldr	r3, [r4, #16]
1a00176a:	b183      	cbz	r3, 1a00178e <Chip_Clock_CalcMainPLLValue+0x6e>
1a00176c:	68e2      	ldr	r2, [r4, #12]
1a00176e:	b10a      	cbz	r2, 1a001774 <Chip_Clock_CalcMainPLLValue+0x54>
1a001770:	3a01      	subs	r2, #1
1a001772:	60e2      	str	r2, [r4, #12]
1a001774:	3b01      	subs	r3, #1
1a001776:	6123      	str	r3, [r4, #16]
1a001778:	2000      	movs	r0, #0
1a00177a:	bd38      	pop	{r3, r4, r5, pc}
1a00177c:	f04f 30ff 	mov.w	r0, #4294967295
1a001780:	e7fb      	b.n	1a00177a <Chip_Clock_CalcMainPLLValue+0x5a>
1a001782:	f04f 30ff 	mov.w	r0, #4294967295
1a001786:	e7f8      	b.n	1a00177a <Chip_Clock_CalcMainPLLValue+0x5a>
1a001788:	f04f 30ff 	mov.w	r0, #4294967295
1a00178c:	e7f5      	b.n	1a00177a <Chip_Clock_CalcMainPLLValue+0x5a>
1a00178e:	f04f 30ff 	mov.w	r0, #4294967295
1a001792:	e7f2      	b.n	1a00177a <Chip_Clock_CalcMainPLLValue+0x5a>
1a001794:	ff6b3a10 	.word	0xff6b3a10
1a001798:	0b940510 	.word	0x0b940510
1a00179c:	094c5eff 	.word	0x094c5eff

1a0017a0 <Chip_Clock_GetMainPLLHz>:
1a0017a0:	b530      	push	{r4, r5, lr}
1a0017a2:	b083      	sub	sp, #12
1a0017a4:	4d17      	ldr	r5, [pc, #92]	; (1a001804 <Chip_Clock_GetMainPLLHz+0x64>)
1a0017a6:	6c6c      	ldr	r4, [r5, #68]	; 0x44
1a0017a8:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a0017ac:	f7ff ff5c 	bl	1a001668 <Chip_Clock_GetClockInputHz>
1a0017b0:	4b15      	ldr	r3, [pc, #84]	; (1a001808 <Chip_Clock_GetMainPLLHz+0x68>)
1a0017b2:	681b      	ldr	r3, [r3, #0]
1a0017b4:	9301      	str	r3, [sp, #4]
1a0017b6:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a0017b8:	f013 0f01 	tst.w	r3, #1
1a0017bc:	d020      	beq.n	1a001800 <Chip_Clock_GetMainPLLHz+0x60>
1a0017be:	f3c4 4307 	ubfx	r3, r4, #16, #8
1a0017c2:	f3c4 3201 	ubfx	r2, r4, #12, #2
1a0017c6:	f3c4 2101 	ubfx	r1, r4, #8, #2
1a0017ca:	f3c4 1580 	ubfx	r5, r4, #6, #1
1a0017ce:	3301      	adds	r3, #1
1a0017d0:	3201      	adds	r2, #1
1a0017d2:	f10d 0c08 	add.w	ip, sp, #8
1a0017d6:	4461      	add	r1, ip
1a0017d8:	f811 1c04 	ldrb.w	r1, [r1, #-4]
1a0017dc:	f014 0f80 	tst.w	r4, #128	; 0x80
1a0017e0:	d108      	bne.n	1a0017f4 <Chip_Clock_GetMainPLLHz+0x54>
1a0017e2:	b93d      	cbnz	r5, 1a0017f4 <Chip_Clock_GetMainPLLHz+0x54>
1a0017e4:	0049      	lsls	r1, r1, #1
1a0017e6:	fbb3 f3f1 	udiv	r3, r3, r1
1a0017ea:	fbb0 f0f2 	udiv	r0, r0, r2
1a0017ee:	fb00 f003 	mul.w	r0, r0, r3
1a0017f2:	e003      	b.n	1a0017fc <Chip_Clock_GetMainPLLHz+0x5c>
1a0017f4:	fbb0 f0f2 	udiv	r0, r0, r2
1a0017f8:	fb03 f000 	mul.w	r0, r3, r0
1a0017fc:	b003      	add	sp, #12
1a0017fe:	bd30      	pop	{r4, r5, pc}
1a001800:	2000      	movs	r0, #0
1a001802:	e7fb      	b.n	1a0017fc <Chip_Clock_GetMainPLLHz+0x5c>
1a001804:	40050000 	.word	0x40050000
1a001808:	1a002164 	.word	0x1a002164

1a00180c <Chip_Clock_GetDivRate>:
1a00180c:	b538      	push	{r3, r4, r5, lr}
1a00180e:	460c      	mov	r4, r1
1a001810:	4608      	mov	r0, r1
1a001812:	f7ff ff0d 	bl	1a001630 <Chip_Clock_GetDividerSource>
1a001816:	4605      	mov	r5, r0
1a001818:	4620      	mov	r0, r4
1a00181a:	f7ff ff17 	bl	1a00164c <Chip_Clock_GetDividerDivisor>
1a00181e:	4604      	mov	r4, r0
1a001820:	4628      	mov	r0, r5
1a001822:	f7ff ff21 	bl	1a001668 <Chip_Clock_GetClockInputHz>
1a001826:	3401      	adds	r4, #1
1a001828:	fbb0 f0f4 	udiv	r0, r0, r4
1a00182c:	bd38      	pop	{r3, r4, r5, pc}
1a00182e:	Address 0x1a00182e is out of bounds.


1a001830 <Chip_Clock_SetBaseClock>:
1a001830:	b430      	push	{r4, r5}
1a001832:	f100 0416 	add.w	r4, r0, #22
1a001836:	00a4      	lsls	r4, r4, #2
1a001838:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a00183c:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a001840:	6864      	ldr	r4, [r4, #4]
1a001842:	281b      	cmp	r0, #27
1a001844:	d813      	bhi.n	1a00186e <Chip_Clock_SetBaseClock+0x3e>
1a001846:	2911      	cmp	r1, #17
1a001848:	d01a      	beq.n	1a001880 <Chip_Clock_SetBaseClock+0x50>
1a00184a:	4d0e      	ldr	r5, [pc, #56]	; (1a001884 <Chip_Clock_SetBaseClock+0x54>)
1a00184c:	4025      	ands	r5, r4
1a00184e:	b10a      	cbz	r2, 1a001854 <Chip_Clock_SetBaseClock+0x24>
1a001850:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
1a001854:	b10b      	cbz	r3, 1a00185a <Chip_Clock_SetBaseClock+0x2a>
1a001856:	f045 0501 	orr.w	r5, r5, #1
1a00185a:	ea45 6501 	orr.w	r5, r5, r1, lsl #24
1a00185e:	3016      	adds	r0, #22
1a001860:	0080      	lsls	r0, r0, #2
1a001862:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a001866:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a00186a:	6045      	str	r5, [r0, #4]
1a00186c:	e008      	b.n	1a001880 <Chip_Clock_SetBaseClock+0x50>
1a00186e:	f044 0401 	orr.w	r4, r4, #1
1a001872:	3016      	adds	r0, #22
1a001874:	0080      	lsls	r0, r0, #2
1a001876:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a00187a:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a00187e:	6044      	str	r4, [r0, #4]
1a001880:	bc30      	pop	{r4, r5}
1a001882:	4770      	bx	lr
1a001884:	e0fff7fe 	.word	0xe0fff7fe

1a001888 <Chip_Clock_GetBaseClock>:
1a001888:	281b      	cmp	r0, #27
1a00188a:	d80c      	bhi.n	1a0018a6 <Chip_Clock_GetBaseClock+0x1e>
1a00188c:	3016      	adds	r0, #22
1a00188e:	0080      	lsls	r0, r0, #2
1a001890:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a001894:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a001898:	6840      	ldr	r0, [r0, #4]
1a00189a:	f010 0f01 	tst.w	r0, #1
1a00189e:	d104      	bne.n	1a0018aa <Chip_Clock_GetBaseClock+0x22>
1a0018a0:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a0018a4:	4770      	bx	lr
1a0018a6:	2011      	movs	r0, #17
1a0018a8:	4770      	bx	lr
1a0018aa:	2011      	movs	r0, #17
1a0018ac:	4770      	bx	lr

1a0018ae <Chip_Clock_GetBaseClocktHz>:
1a0018ae:	b508      	push	{r3, lr}
1a0018b0:	f7ff ffea 	bl	1a001888 <Chip_Clock_GetBaseClock>
1a0018b4:	f7ff fed8 	bl	1a001668 <Chip_Clock_GetClockInputHz>
1a0018b8:	bd08      	pop	{r3, pc}
1a0018ba:	Address 0x1a0018ba is out of bounds.


1a0018bc <Chip_Clock_EnableOpts>:
1a0018bc:	b971      	cbnz	r1, 1a0018dc <Chip_Clock_EnableOpts+0x20>
1a0018be:	2101      	movs	r1, #1
1a0018c0:	b10a      	cbz	r2, 1a0018c6 <Chip_Clock_EnableOpts+0xa>
1a0018c2:	f041 0104 	orr.w	r1, r1, #4
1a0018c6:	2b02      	cmp	r3, #2
1a0018c8:	d00a      	beq.n	1a0018e0 <Chip_Clock_EnableOpts+0x24>
1a0018ca:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a0018ce:	d30a      	bcc.n	1a0018e6 <Chip_Clock_EnableOpts+0x2a>
1a0018d0:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a0018d4:	4b06      	ldr	r3, [pc, #24]	; (1a0018f0 <Chip_Clock_EnableOpts+0x34>)
1a0018d6:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a0018da:	4770      	bx	lr
1a0018dc:	2103      	movs	r1, #3
1a0018de:	e7ef      	b.n	1a0018c0 <Chip_Clock_EnableOpts+0x4>
1a0018e0:	f041 0120 	orr.w	r1, r1, #32
1a0018e4:	e7f1      	b.n	1a0018ca <Chip_Clock_EnableOpts+0xe>
1a0018e6:	3020      	adds	r0, #32
1a0018e8:	4b02      	ldr	r3, [pc, #8]	; (1a0018f4 <Chip_Clock_EnableOpts+0x38>)
1a0018ea:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a0018ee:	4770      	bx	lr
1a0018f0:	40052000 	.word	0x40052000
1a0018f4:	40051000 	.word	0x40051000

1a0018f8 <Chip_Clock_Enable>:
1a0018f8:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a0018fc:	d309      	bcc.n	1a001912 <Chip_Clock_Enable+0x1a>
1a0018fe:	4a09      	ldr	r2, [pc, #36]	; (1a001924 <Chip_Clock_Enable+0x2c>)
1a001900:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a001904:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a001908:	f043 0301 	orr.w	r3, r3, #1
1a00190c:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a001910:	4770      	bx	lr
1a001912:	4a05      	ldr	r2, [pc, #20]	; (1a001928 <Chip_Clock_Enable+0x30>)
1a001914:	3020      	adds	r0, #32
1a001916:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a00191a:	f043 0301 	orr.w	r3, r3, #1
1a00191e:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a001922:	4770      	bx	lr
1a001924:	40052000 	.word	0x40052000
1a001928:	40051000 	.word	0x40051000

1a00192c <Chip_Clock_Disable>:
1a00192c:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a001930:	d309      	bcc.n	1a001946 <Chip_Clock_Disable+0x1a>
1a001932:	4a09      	ldr	r2, [pc, #36]	; (1a001958 <Chip_Clock_Disable+0x2c>)
1a001934:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a001938:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a00193c:	f023 0301 	bic.w	r3, r3, #1
1a001940:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a001944:	4770      	bx	lr
1a001946:	4a05      	ldr	r2, [pc, #20]	; (1a00195c <Chip_Clock_Disable+0x30>)
1a001948:	3020      	adds	r0, #32
1a00194a:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a00194e:	f023 0301 	bic.w	r3, r3, #1
1a001952:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a001956:	4770      	bx	lr
1a001958:	40052000 	.word	0x40052000
1a00195c:	40051000 	.word	0x40051000

1a001960 <Chip_Clock_GetRate>:
1a001960:	b510      	push	{r4, lr}
1a001962:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a001966:	d309      	bcc.n	1a00197c <Chip_Clock_GetRate+0x1c>
1a001968:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a00196c:	4a0d      	ldr	r2, [pc, #52]	; (1a0019a4 <Chip_Clock_GetRate+0x44>)
1a00196e:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a001972:	f014 0f01 	tst.w	r4, #1
1a001976:	d107      	bne.n	1a001988 <Chip_Clock_GetRate+0x28>
1a001978:	2000      	movs	r0, #0
1a00197a:	bd10      	pop	{r4, pc}
1a00197c:	f100 0320 	add.w	r3, r0, #32
1a001980:	4a09      	ldr	r2, [pc, #36]	; (1a0019a8 <Chip_Clock_GetRate+0x48>)
1a001982:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a001986:	e7f4      	b.n	1a001972 <Chip_Clock_GetRate+0x12>
1a001988:	f7ff fe06 	bl	1a001598 <Chip_Clock_FindBaseClock>
1a00198c:	f7ff ff8f 	bl	1a0018ae <Chip_Clock_GetBaseClocktHz>
1a001990:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a001994:	d103      	bne.n	1a00199e <Chip_Clock_GetRate+0x3e>
1a001996:	2301      	movs	r3, #1
1a001998:	fbb0 f0f3 	udiv	r0, r0, r3
1a00199c:	e7ed      	b.n	1a00197a <Chip_Clock_GetRate+0x1a>
1a00199e:	2302      	movs	r3, #2
1a0019a0:	e7fa      	b.n	1a001998 <Chip_Clock_GetRate+0x38>
1a0019a2:	bf00      	nop
1a0019a4:	40052000 	.word	0x40052000
1a0019a8:	40051000 	.word	0x40051000

1a0019ac <Chip_UART_GetIndex>:
1a0019ac:	4b09      	ldr	r3, [pc, #36]	; (1a0019d4 <Chip_UART_GetIndex+0x28>)
1a0019ae:	4298      	cmp	r0, r3
1a0019b0:	d009      	beq.n	1a0019c6 <Chip_UART_GetIndex+0x1a>
1a0019b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a0019b6:	4298      	cmp	r0, r3
1a0019b8:	d007      	beq.n	1a0019ca <Chip_UART_GetIndex+0x1e>
1a0019ba:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a0019be:	4298      	cmp	r0, r3
1a0019c0:	d005      	beq.n	1a0019ce <Chip_UART_GetIndex+0x22>
1a0019c2:	2000      	movs	r0, #0
1a0019c4:	4770      	bx	lr
1a0019c6:	2002      	movs	r0, #2
1a0019c8:	4770      	bx	lr
1a0019ca:	2003      	movs	r0, #3
1a0019cc:	4770      	bx	lr
1a0019ce:	2001      	movs	r0, #1
1a0019d0:	4770      	bx	lr
1a0019d2:	bf00      	nop
1a0019d4:	400c1000 	.word	0x400c1000

1a0019d8 <Chip_UART_Init>:
1a0019d8:	b530      	push	{r4, r5, lr}
1a0019da:	b083      	sub	sp, #12
1a0019dc:	4604      	mov	r4, r0
1a0019de:	f7ff ffe5 	bl	1a0019ac <Chip_UART_GetIndex>
1a0019e2:	2301      	movs	r3, #1
1a0019e4:	461a      	mov	r2, r3
1a0019e6:	4619      	mov	r1, r3
1a0019e8:	4d0e      	ldr	r5, [pc, #56]	; (1a001a24 <Chip_UART_Init+0x4c>)
1a0019ea:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a0019ee:	f7ff ff65 	bl	1a0018bc <Chip_Clock_EnableOpts>
1a0019f2:	2307      	movs	r3, #7
1a0019f4:	60a3      	str	r3, [r4, #8]
1a0019f6:	2300      	movs	r3, #0
1a0019f8:	65e3      	str	r3, [r4, #92]	; 0x5c
1a0019fa:	6063      	str	r3, [r4, #4]
1a0019fc:	60e3      	str	r3, [r4, #12]
1a0019fe:	6223      	str	r3, [r4, #32]
1a001a00:	64e3      	str	r3, [r4, #76]	; 0x4c
1a001a02:	6563      	str	r3, [r4, #84]	; 0x54
1a001a04:	6523      	str	r3, [r4, #80]	; 0x50
1a001a06:	4b08      	ldr	r3, [pc, #32]	; (1a001a28 <Chip_UART_Init+0x50>)
1a001a08:	429c      	cmp	r4, r3
1a001a0a:	d006      	beq.n	1a001a1a <Chip_UART_Init+0x42>
1a001a0c:	2303      	movs	r3, #3
1a001a0e:	60e3      	str	r3, [r4, #12]
1a001a10:	2310      	movs	r3, #16
1a001a12:	62a3      	str	r3, [r4, #40]	; 0x28
1a001a14:	9b01      	ldr	r3, [sp, #4]
1a001a16:	b003      	add	sp, #12
1a001a18:	bd30      	pop	{r4, r5, pc}
1a001a1a:	2300      	movs	r3, #0
1a001a1c:	6123      	str	r3, [r4, #16]
1a001a1e:	69a3      	ldr	r3, [r4, #24]
1a001a20:	9301      	str	r3, [sp, #4]
1a001a22:	e7f3      	b.n	1a001a0c <Chip_UART_Init+0x34>
1a001a24:	1a0021e4 	.word	0x1a0021e4
1a001a28:	40082000 	.word	0x40082000

1a001a2c <Chip_UART_SetBaudFDR>:
1a001a2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a001a30:	b083      	sub	sp, #12
1a001a32:	9001      	str	r0, [sp, #4]
1a001a34:	4688      	mov	r8, r1
1a001a36:	f7ff ffb9 	bl	1a0019ac <Chip_UART_GetIndex>
1a001a3a:	4b32      	ldr	r3, [pc, #200]	; (1a001b04 <Chip_UART_SetBaudFDR+0xd8>)
1a001a3c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a001a40:	f7ff ff8e 	bl	1a001960 <Chip_Clock_GetRate>
1a001a44:	4606      	mov	r6, r0
1a001a46:	f04f 37ff 	mov.w	r7, #4294967295
1a001a4a:	2401      	movs	r4, #1
1a001a4c:	f04f 0b00 	mov.w	fp, #0
1a001a50:	46a2      	mov	sl, r4
1a001a52:	46d9      	mov	r9, fp
1a001a54:	e02a      	b.n	1a001aac <Chip_UART_SetBaudFDR+0x80>
1a001a56:	4242      	negs	r2, r0
1a001a58:	1c4b      	adds	r3, r1, #1
1a001a5a:	e017      	b.n	1a001a8c <Chip_UART_SetBaudFDR+0x60>
1a001a5c:	b30a      	cbz	r2, 1a001aa2 <Chip_UART_SetBaudFDR+0x76>
1a001a5e:	4617      	mov	r7, r2
1a001a60:	46ab      	mov	fp, r5
1a001a62:	46a2      	mov	sl, r4
1a001a64:	4699      	mov	r9, r3
1a001a66:	3501      	adds	r5, #1
1a001a68:	42ac      	cmp	r4, r5
1a001a6a:	d91e      	bls.n	1a001aaa <Chip_UART_SetBaudFDR+0x7e>
1a001a6c:	0933      	lsrs	r3, r6, #4
1a001a6e:	0730      	lsls	r0, r6, #28
1a001a70:	fba4 0100 	umull	r0, r1, r4, r0
1a001a74:	fb04 1103 	mla	r1, r4, r3, r1
1a001a78:	1962      	adds	r2, r4, r5
1a001a7a:	fb08 f202 	mul.w	r2, r8, r2
1a001a7e:	2300      	movs	r3, #0
1a001a80:	f000 f8ac 	bl	1a001bdc <__aeabi_uldivmod>
1a001a84:	4602      	mov	r2, r0
1a001a86:	460b      	mov	r3, r1
1a001a88:	2800      	cmp	r0, #0
1a001a8a:	dbe4      	blt.n	1a001a56 <Chip_UART_SetBaudFDR+0x2a>
1a001a8c:	4297      	cmp	r7, r2
1a001a8e:	d3ea      	bcc.n	1a001a66 <Chip_UART_SetBaudFDR+0x3a>
1a001a90:	2b00      	cmp	r3, #0
1a001a92:	d0e8      	beq.n	1a001a66 <Chip_UART_SetBaudFDR+0x3a>
1a001a94:	0c19      	lsrs	r1, r3, #16
1a001a96:	d1e6      	bne.n	1a001a66 <Chip_UART_SetBaudFDR+0x3a>
1a001a98:	2b02      	cmp	r3, #2
1a001a9a:	d8df      	bhi.n	1a001a5c <Chip_UART_SetBaudFDR+0x30>
1a001a9c:	2d00      	cmp	r5, #0
1a001a9e:	d0dd      	beq.n	1a001a5c <Chip_UART_SetBaudFDR+0x30>
1a001aa0:	e7e1      	b.n	1a001a66 <Chip_UART_SetBaudFDR+0x3a>
1a001aa2:	4617      	mov	r7, r2
1a001aa4:	46ab      	mov	fp, r5
1a001aa6:	46a2      	mov	sl, r4
1a001aa8:	4699      	mov	r9, r3
1a001aaa:	3401      	adds	r4, #1
1a001aac:	b11f      	cbz	r7, 1a001ab6 <Chip_UART_SetBaudFDR+0x8a>
1a001aae:	2c0f      	cmp	r4, #15
1a001ab0:	d801      	bhi.n	1a001ab6 <Chip_UART_SetBaudFDR+0x8a>
1a001ab2:	2500      	movs	r5, #0
1a001ab4:	e7d8      	b.n	1a001a68 <Chip_UART_SetBaudFDR+0x3c>
1a001ab6:	f1b9 0f00 	cmp.w	r9, #0
1a001aba:	d01e      	beq.n	1a001afa <Chip_UART_SetBaudFDR+0xce>
1a001abc:	9a01      	ldr	r2, [sp, #4]
1a001abe:	4611      	mov	r1, r2
1a001ac0:	68d3      	ldr	r3, [r2, #12]
1a001ac2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a001ac6:	60d3      	str	r3, [r2, #12]
1a001ac8:	fa5f f389 	uxtb.w	r3, r9
1a001acc:	6013      	str	r3, [r2, #0]
1a001ace:	f3c9 2307 	ubfx	r3, r9, #8, #8
1a001ad2:	6053      	str	r3, [r2, #4]
1a001ad4:	68d3      	ldr	r3, [r2, #12]
1a001ad6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a001ada:	60d3      	str	r3, [r2, #12]
1a001adc:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a001ae0:	b2db      	uxtb	r3, r3
1a001ae2:	f00b 020f 	and.w	r2, fp, #15
1a001ae6:	4313      	orrs	r3, r2
1a001ae8:	628b      	str	r3, [r1, #40]	; 0x28
1a001aea:	0933      	lsrs	r3, r6, #4
1a001aec:	fb0a f303 	mul.w	r3, sl, r3
1a001af0:	44da      	add	sl, fp
1a001af2:	fb09 f90a 	mul.w	r9, r9, sl
1a001af6:	fbb3 f9f9 	udiv	r9, r3, r9
1a001afa:	4648      	mov	r0, r9
1a001afc:	b003      	add	sp, #12
1a001afe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a001b02:	bf00      	nop
1a001b04:	1a0021dc 	.word	0x1a0021dc

1a001b08 <Chip_DAC_DeInit>:
1a001b08:	b508      	push	{r3, lr}
1a001b0a:	2002      	movs	r0, #2
1a001b0c:	f7ff ff0e 	bl	1a00192c <Chip_Clock_Disable>
1a001b10:	bd08      	pop	{r3, pc}

1a001b12 <Chip_DAC_UpdateValue>:
1a001b12:	6803      	ldr	r3, [r0, #0]
1a001b14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
1a001b18:	0189      	lsls	r1, r1, #6
1a001b1a:	b289      	uxth	r1, r1
1a001b1c:	4319      	orrs	r1, r3
1a001b1e:	6001      	str	r1, [r0, #0]
1a001b20:	4770      	bx	lr

1a001b22 <Chip_DAC_SetBias>:
1a001b22:	6803      	ldr	r3, [r0, #0]
1a001b24:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
1a001b28:	6003      	str	r3, [r0, #0]
1a001b2a:	2901      	cmp	r1, #1
1a001b2c:	d000      	beq.n	1a001b30 <Chip_DAC_SetBias+0xe>
1a001b2e:	4770      	bx	lr
1a001b30:	6803      	ldr	r3, [r0, #0]
1a001b32:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
1a001b36:	6003      	str	r3, [r0, #0]
1a001b38:	e7f9      	b.n	1a001b2e <Chip_DAC_SetBias+0xc>

1a001b3a <Chip_DAC_Init>:
1a001b3a:	b510      	push	{r4, lr}
1a001b3c:	4604      	mov	r4, r0
1a001b3e:	2301      	movs	r3, #1
1a001b40:	461a      	mov	r2, r3
1a001b42:	4619      	mov	r1, r3
1a001b44:	2002      	movs	r0, #2
1a001b46:	f7ff feb9 	bl	1a0018bc <Chip_Clock_EnableOpts>
1a001b4a:	2100      	movs	r1, #0
1a001b4c:	4620      	mov	r0, r4
1a001b4e:	f7ff ffe8 	bl	1a001b22 <Chip_DAC_SetBias>
1a001b52:	bd10      	pop	{r4, pc}

1a001b54 <ResetISR>:
1a001b54:	b510      	push	{r4, lr}
1a001b56:	b672      	cpsid	i
1a001b58:	4b18      	ldr	r3, [pc, #96]	; (1a001bbc <ResetISR+0x68>)
1a001b5a:	4a19      	ldr	r2, [pc, #100]	; (1a001bc0 <ResetISR+0x6c>)
1a001b5c:	601a      	str	r2, [r3, #0]
1a001b5e:	3304      	adds	r3, #4
1a001b60:	4a18      	ldr	r2, [pc, #96]	; (1a001bc4 <ResetISR+0x70>)
1a001b62:	601a      	str	r2, [r3, #0]
1a001b64:	2300      	movs	r3, #0
1a001b66:	e005      	b.n	1a001b74 <ResetISR+0x20>
1a001b68:	4a17      	ldr	r2, [pc, #92]	; (1a001bc8 <ResetISR+0x74>)
1a001b6a:	f04f 31ff 	mov.w	r1, #4294967295
1a001b6e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
1a001b72:	3301      	adds	r3, #1
1a001b74:	2b07      	cmp	r3, #7
1a001b76:	d9f7      	bls.n	1a001b68 <ResetISR+0x14>
1a001b78:	b662      	cpsie	i
1a001b7a:	f7ff f8f9 	bl	1a000d70 <SystemInit>
1a001b7e:	4b13      	ldr	r3, [pc, #76]	; (1a001bcc <ResetISR+0x78>)
1a001b80:	e007      	b.n	1a001b92 <ResetISR+0x3e>
1a001b82:	f103 040c 	add.w	r4, r3, #12
1a001b86:	689a      	ldr	r2, [r3, #8]
1a001b88:	6859      	ldr	r1, [r3, #4]
1a001b8a:	6818      	ldr	r0, [r3, #0]
1a001b8c:	f7fe fafe 	bl	1a00018c <data_init>
1a001b90:	4623      	mov	r3, r4
1a001b92:	4a0f      	ldr	r2, [pc, #60]	; (1a001bd0 <ResetISR+0x7c>)
1a001b94:	4293      	cmp	r3, r2
1a001b96:	d3f4      	bcc.n	1a001b82 <ResetISR+0x2e>
1a001b98:	e006      	b.n	1a001ba8 <ResetISR+0x54>
1a001b9a:	461c      	mov	r4, r3
1a001b9c:	6859      	ldr	r1, [r3, #4]
1a001b9e:	f854 0b08 	ldr.w	r0, [r4], #8
1a001ba2:	f7fe fb02 	bl	1a0001aa <bss_init>
1a001ba6:	4623      	mov	r3, r4
1a001ba8:	4a0a      	ldr	r2, [pc, #40]	; (1a001bd4 <ResetISR+0x80>)
1a001baa:	4293      	cmp	r3, r2
1a001bac:	d3f5      	bcc.n	1a001b9a <ResetISR+0x46>
1a001bae:	f000 f997 	bl	1a001ee0 <__libc_init_array>
1a001bb2:	f7ff f9a5 	bl	1a000f00 <Board_Init>
1a001bb6:	f7fe fc12 	bl	1a0003de <main>
1a001bba:	e7fe      	b.n	1a001bba <ResetISR+0x66>
1a001bbc:	40053100 	.word	0x40053100
1a001bc0:	10df1000 	.word	0x10df1000
1a001bc4:	01dff7ff 	.word	0x01dff7ff
1a001bc8:	e000e280 	.word	0xe000e280
1a001bcc:	1a000114 	.word	0x1a000114
1a001bd0:	1a000150 	.word	0x1a000150
1a001bd4:	1a000178 	.word	0x1a000178

1a001bd8 <_init>:
1a001bd8:	4770      	bx	lr
1a001bda:	Address 0x1a001bda is out of bounds.


1a001bdc <__aeabi_uldivmod>:
1a001bdc:	b953      	cbnz	r3, 1a001bf4 <__aeabi_uldivmod+0x18>
1a001bde:	b94a      	cbnz	r2, 1a001bf4 <__aeabi_uldivmod+0x18>
1a001be0:	2900      	cmp	r1, #0
1a001be2:	bf08      	it	eq
1a001be4:	2800      	cmpeq	r0, #0
1a001be6:	bf1c      	itt	ne
1a001be8:	f04f 31ff 	movne.w	r1, #4294967295
1a001bec:	f04f 30ff 	movne.w	r0, #4294967295
1a001bf0:	f000 b974 	b.w	1a001edc <__aeabi_idiv0>
1a001bf4:	f1ad 0c08 	sub.w	ip, sp, #8
1a001bf8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a001bfc:	f000 f806 	bl	1a001c0c <__udivmoddi4>
1a001c00:	f8dd e004 	ldr.w	lr, [sp, #4]
1a001c04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a001c08:	b004      	add	sp, #16
1a001c0a:	4770      	bx	lr

1a001c0c <__udivmoddi4>:
1a001c0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a001c10:	9e08      	ldr	r6, [sp, #32]
1a001c12:	4604      	mov	r4, r0
1a001c14:	4688      	mov	r8, r1
1a001c16:	2b00      	cmp	r3, #0
1a001c18:	f040 8085 	bne.w	1a001d26 <__udivmoddi4+0x11a>
1a001c1c:	428a      	cmp	r2, r1
1a001c1e:	4615      	mov	r5, r2
1a001c20:	d948      	bls.n	1a001cb4 <__udivmoddi4+0xa8>
1a001c22:	fab2 f282 	clz	r2, r2
1a001c26:	b14a      	cbz	r2, 1a001c3c <__udivmoddi4+0x30>
1a001c28:	f1c2 0720 	rsb	r7, r2, #32
1a001c2c:	fa01 f302 	lsl.w	r3, r1, r2
1a001c30:	fa20 f707 	lsr.w	r7, r0, r7
1a001c34:	4095      	lsls	r5, r2
1a001c36:	ea47 0803 	orr.w	r8, r7, r3
1a001c3a:	4094      	lsls	r4, r2
1a001c3c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001c40:	0c23      	lsrs	r3, r4, #16
1a001c42:	fbb8 f7fe 	udiv	r7, r8, lr
1a001c46:	fa1f fc85 	uxth.w	ip, r5
1a001c4a:	fb0e 8817 	mls	r8, lr, r7, r8
1a001c4e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a001c52:	fb07 f10c 	mul.w	r1, r7, ip
1a001c56:	4299      	cmp	r1, r3
1a001c58:	d909      	bls.n	1a001c6e <__udivmoddi4+0x62>
1a001c5a:	18eb      	adds	r3, r5, r3
1a001c5c:	f107 30ff 	add.w	r0, r7, #4294967295
1a001c60:	f080 80e3 	bcs.w	1a001e2a <__udivmoddi4+0x21e>
1a001c64:	4299      	cmp	r1, r3
1a001c66:	f240 80e0 	bls.w	1a001e2a <__udivmoddi4+0x21e>
1a001c6a:	3f02      	subs	r7, #2
1a001c6c:	442b      	add	r3, r5
1a001c6e:	1a5b      	subs	r3, r3, r1
1a001c70:	b2a4      	uxth	r4, r4
1a001c72:	fbb3 f0fe 	udiv	r0, r3, lr
1a001c76:	fb0e 3310 	mls	r3, lr, r0, r3
1a001c7a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a001c7e:	fb00 fc0c 	mul.w	ip, r0, ip
1a001c82:	45a4      	cmp	ip, r4
1a001c84:	d909      	bls.n	1a001c9a <__udivmoddi4+0x8e>
1a001c86:	192c      	adds	r4, r5, r4
1a001c88:	f100 33ff 	add.w	r3, r0, #4294967295
1a001c8c:	f080 80cb 	bcs.w	1a001e26 <__udivmoddi4+0x21a>
1a001c90:	45a4      	cmp	ip, r4
1a001c92:	f240 80c8 	bls.w	1a001e26 <__udivmoddi4+0x21a>
1a001c96:	3802      	subs	r0, #2
1a001c98:	442c      	add	r4, r5
1a001c9a:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a001c9e:	eba4 040c 	sub.w	r4, r4, ip
1a001ca2:	2700      	movs	r7, #0
1a001ca4:	b11e      	cbz	r6, 1a001cae <__udivmoddi4+0xa2>
1a001ca6:	40d4      	lsrs	r4, r2
1a001ca8:	2300      	movs	r3, #0
1a001caa:	e9c6 4300 	strd	r4, r3, [r6]
1a001cae:	4639      	mov	r1, r7
1a001cb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001cb4:	2a00      	cmp	r2, #0
1a001cb6:	d053      	beq.n	1a001d60 <__udivmoddi4+0x154>
1a001cb8:	fab2 f282 	clz	r2, r2
1a001cbc:	2a00      	cmp	r2, #0
1a001cbe:	f040 80b6 	bne.w	1a001e2e <__udivmoddi4+0x222>
1a001cc2:	1b49      	subs	r1, r1, r5
1a001cc4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001cc8:	fa1f f885 	uxth.w	r8, r5
1a001ccc:	2701      	movs	r7, #1
1a001cce:	fbb1 fcfe 	udiv	ip, r1, lr
1a001cd2:	0c23      	lsrs	r3, r4, #16
1a001cd4:	fb0e 111c 	mls	r1, lr, ip, r1
1a001cd8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a001cdc:	fb08 f10c 	mul.w	r1, r8, ip
1a001ce0:	4299      	cmp	r1, r3
1a001ce2:	d907      	bls.n	1a001cf4 <__udivmoddi4+0xe8>
1a001ce4:	18eb      	adds	r3, r5, r3
1a001ce6:	f10c 30ff 	add.w	r0, ip, #4294967295
1a001cea:	d202      	bcs.n	1a001cf2 <__udivmoddi4+0xe6>
1a001cec:	4299      	cmp	r1, r3
1a001cee:	f200 80ec 	bhi.w	1a001eca <__udivmoddi4+0x2be>
1a001cf2:	4684      	mov	ip, r0
1a001cf4:	1a59      	subs	r1, r3, r1
1a001cf6:	b2a3      	uxth	r3, r4
1a001cf8:	fbb1 f0fe 	udiv	r0, r1, lr
1a001cfc:	fb0e 1410 	mls	r4, lr, r0, r1
1a001d00:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a001d04:	fb08 f800 	mul.w	r8, r8, r0
1a001d08:	45a0      	cmp	r8, r4
1a001d0a:	d907      	bls.n	1a001d1c <__udivmoddi4+0x110>
1a001d0c:	192c      	adds	r4, r5, r4
1a001d0e:	f100 33ff 	add.w	r3, r0, #4294967295
1a001d12:	d202      	bcs.n	1a001d1a <__udivmoddi4+0x10e>
1a001d14:	45a0      	cmp	r8, r4
1a001d16:	f200 80dc 	bhi.w	1a001ed2 <__udivmoddi4+0x2c6>
1a001d1a:	4618      	mov	r0, r3
1a001d1c:	eba4 0408 	sub.w	r4, r4, r8
1a001d20:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a001d24:	e7be      	b.n	1a001ca4 <__udivmoddi4+0x98>
1a001d26:	428b      	cmp	r3, r1
1a001d28:	d908      	bls.n	1a001d3c <__udivmoddi4+0x130>
1a001d2a:	2e00      	cmp	r6, #0
1a001d2c:	d078      	beq.n	1a001e20 <__udivmoddi4+0x214>
1a001d2e:	2700      	movs	r7, #0
1a001d30:	e9c6 0100 	strd	r0, r1, [r6]
1a001d34:	4638      	mov	r0, r7
1a001d36:	4639      	mov	r1, r7
1a001d38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001d3c:	fab3 f783 	clz	r7, r3
1a001d40:	b97f      	cbnz	r7, 1a001d62 <__udivmoddi4+0x156>
1a001d42:	428b      	cmp	r3, r1
1a001d44:	d302      	bcc.n	1a001d4c <__udivmoddi4+0x140>
1a001d46:	4282      	cmp	r2, r0
1a001d48:	f200 80bd 	bhi.w	1a001ec6 <__udivmoddi4+0x2ba>
1a001d4c:	1a84      	subs	r4, r0, r2
1a001d4e:	eb61 0303 	sbc.w	r3, r1, r3
1a001d52:	2001      	movs	r0, #1
1a001d54:	4698      	mov	r8, r3
1a001d56:	2e00      	cmp	r6, #0
1a001d58:	d0a9      	beq.n	1a001cae <__udivmoddi4+0xa2>
1a001d5a:	e9c6 4800 	strd	r4, r8, [r6]
1a001d5e:	e7a6      	b.n	1a001cae <__udivmoddi4+0xa2>
1a001d60:	deff      	udf	#255	; 0xff
1a001d62:	f1c7 0520 	rsb	r5, r7, #32
1a001d66:	40bb      	lsls	r3, r7
1a001d68:	fa22 fc05 	lsr.w	ip, r2, r5
1a001d6c:	ea4c 0c03 	orr.w	ip, ip, r3
1a001d70:	fa01 f407 	lsl.w	r4, r1, r7
1a001d74:	fa20 f805 	lsr.w	r8, r0, r5
1a001d78:	fa21 f305 	lsr.w	r3, r1, r5
1a001d7c:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
1a001d80:	ea48 0404 	orr.w	r4, r8, r4
1a001d84:	fbb3 f9fe 	udiv	r9, r3, lr
1a001d88:	0c21      	lsrs	r1, r4, #16
1a001d8a:	fb0e 3319 	mls	r3, lr, r9, r3
1a001d8e:	fa1f f88c 	uxth.w	r8, ip
1a001d92:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
1a001d96:	fb09 fa08 	mul.w	sl, r9, r8
1a001d9a:	459a      	cmp	sl, r3
1a001d9c:	fa02 f207 	lsl.w	r2, r2, r7
1a001da0:	fa00 f107 	lsl.w	r1, r0, r7
1a001da4:	d90b      	bls.n	1a001dbe <__udivmoddi4+0x1b2>
1a001da6:	eb1c 0303 	adds.w	r3, ip, r3
1a001daa:	f109 30ff 	add.w	r0, r9, #4294967295
1a001dae:	f080 8088 	bcs.w	1a001ec2 <__udivmoddi4+0x2b6>
1a001db2:	459a      	cmp	sl, r3
1a001db4:	f240 8085 	bls.w	1a001ec2 <__udivmoddi4+0x2b6>
1a001db8:	f1a9 0902 	sub.w	r9, r9, #2
1a001dbc:	4463      	add	r3, ip
1a001dbe:	eba3 030a 	sub.w	r3, r3, sl
1a001dc2:	b2a4      	uxth	r4, r4
1a001dc4:	fbb3 f0fe 	udiv	r0, r3, lr
1a001dc8:	fb0e 3310 	mls	r3, lr, r0, r3
1a001dcc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a001dd0:	fb00 f808 	mul.w	r8, r0, r8
1a001dd4:	45a0      	cmp	r8, r4
1a001dd6:	d908      	bls.n	1a001dea <__udivmoddi4+0x1de>
1a001dd8:	eb1c 0404 	adds.w	r4, ip, r4
1a001ddc:	f100 33ff 	add.w	r3, r0, #4294967295
1a001de0:	d26b      	bcs.n	1a001eba <__udivmoddi4+0x2ae>
1a001de2:	45a0      	cmp	r8, r4
1a001de4:	d969      	bls.n	1a001eba <__udivmoddi4+0x2ae>
1a001de6:	3802      	subs	r0, #2
1a001de8:	4464      	add	r4, ip
1a001dea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a001dee:	eba4 0408 	sub.w	r4, r4, r8
1a001df2:	fba0 8902 	umull	r8, r9, r0, r2
1a001df6:	454c      	cmp	r4, r9
1a001df8:	46c6      	mov	lr, r8
1a001dfa:	464b      	mov	r3, r9
1a001dfc:	d354      	bcc.n	1a001ea8 <__udivmoddi4+0x29c>
1a001dfe:	d051      	beq.n	1a001ea4 <__udivmoddi4+0x298>
1a001e00:	2e00      	cmp	r6, #0
1a001e02:	d069      	beq.n	1a001ed8 <__udivmoddi4+0x2cc>
1a001e04:	ebb1 020e 	subs.w	r2, r1, lr
1a001e08:	eb64 0403 	sbc.w	r4, r4, r3
1a001e0c:	fa04 f505 	lsl.w	r5, r4, r5
1a001e10:	fa22 f307 	lsr.w	r3, r2, r7
1a001e14:	40fc      	lsrs	r4, r7
1a001e16:	431d      	orrs	r5, r3
1a001e18:	e9c6 5400 	strd	r5, r4, [r6]
1a001e1c:	2700      	movs	r7, #0
1a001e1e:	e746      	b.n	1a001cae <__udivmoddi4+0xa2>
1a001e20:	4637      	mov	r7, r6
1a001e22:	4630      	mov	r0, r6
1a001e24:	e743      	b.n	1a001cae <__udivmoddi4+0xa2>
1a001e26:	4618      	mov	r0, r3
1a001e28:	e737      	b.n	1a001c9a <__udivmoddi4+0x8e>
1a001e2a:	4607      	mov	r7, r0
1a001e2c:	e71f      	b.n	1a001c6e <__udivmoddi4+0x62>
1a001e2e:	f1c2 0320 	rsb	r3, r2, #32
1a001e32:	fa20 f703 	lsr.w	r7, r0, r3
1a001e36:	4095      	lsls	r5, r2
1a001e38:	fa01 f002 	lsl.w	r0, r1, r2
1a001e3c:	fa21 f303 	lsr.w	r3, r1, r3
1a001e40:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001e44:	4338      	orrs	r0, r7
1a001e46:	0c01      	lsrs	r1, r0, #16
1a001e48:	fbb3 f7fe 	udiv	r7, r3, lr
1a001e4c:	fa1f f885 	uxth.w	r8, r5
1a001e50:	fb0e 3317 	mls	r3, lr, r7, r3
1a001e54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a001e58:	fb07 f308 	mul.w	r3, r7, r8
1a001e5c:	428b      	cmp	r3, r1
1a001e5e:	fa04 f402 	lsl.w	r4, r4, r2
1a001e62:	d907      	bls.n	1a001e74 <__udivmoddi4+0x268>
1a001e64:	1869      	adds	r1, r5, r1
1a001e66:	f107 3cff 	add.w	ip, r7, #4294967295
1a001e6a:	d228      	bcs.n	1a001ebe <__udivmoddi4+0x2b2>
1a001e6c:	428b      	cmp	r3, r1
1a001e6e:	d926      	bls.n	1a001ebe <__udivmoddi4+0x2b2>
1a001e70:	3f02      	subs	r7, #2
1a001e72:	4429      	add	r1, r5
1a001e74:	1acb      	subs	r3, r1, r3
1a001e76:	b281      	uxth	r1, r0
1a001e78:	fbb3 f0fe 	udiv	r0, r3, lr
1a001e7c:	fb0e 3310 	mls	r3, lr, r0, r3
1a001e80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a001e84:	fb00 f308 	mul.w	r3, r0, r8
1a001e88:	428b      	cmp	r3, r1
1a001e8a:	d907      	bls.n	1a001e9c <__udivmoddi4+0x290>
1a001e8c:	1869      	adds	r1, r5, r1
1a001e8e:	f100 3cff 	add.w	ip, r0, #4294967295
1a001e92:	d210      	bcs.n	1a001eb6 <__udivmoddi4+0x2aa>
1a001e94:	428b      	cmp	r3, r1
1a001e96:	d90e      	bls.n	1a001eb6 <__udivmoddi4+0x2aa>
1a001e98:	3802      	subs	r0, #2
1a001e9a:	4429      	add	r1, r5
1a001e9c:	1ac9      	subs	r1, r1, r3
1a001e9e:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a001ea2:	e714      	b.n	1a001cce <__udivmoddi4+0xc2>
1a001ea4:	4541      	cmp	r1, r8
1a001ea6:	d2ab      	bcs.n	1a001e00 <__udivmoddi4+0x1f4>
1a001ea8:	ebb8 0e02 	subs.w	lr, r8, r2
1a001eac:	eb69 020c 	sbc.w	r2, r9, ip
1a001eb0:	3801      	subs	r0, #1
1a001eb2:	4613      	mov	r3, r2
1a001eb4:	e7a4      	b.n	1a001e00 <__udivmoddi4+0x1f4>
1a001eb6:	4660      	mov	r0, ip
1a001eb8:	e7f0      	b.n	1a001e9c <__udivmoddi4+0x290>
1a001eba:	4618      	mov	r0, r3
1a001ebc:	e795      	b.n	1a001dea <__udivmoddi4+0x1de>
1a001ebe:	4667      	mov	r7, ip
1a001ec0:	e7d8      	b.n	1a001e74 <__udivmoddi4+0x268>
1a001ec2:	4681      	mov	r9, r0
1a001ec4:	e77b      	b.n	1a001dbe <__udivmoddi4+0x1b2>
1a001ec6:	4638      	mov	r0, r7
1a001ec8:	e745      	b.n	1a001d56 <__udivmoddi4+0x14a>
1a001eca:	f1ac 0c02 	sub.w	ip, ip, #2
1a001ece:	442b      	add	r3, r5
1a001ed0:	e710      	b.n	1a001cf4 <__udivmoddi4+0xe8>
1a001ed2:	3802      	subs	r0, #2
1a001ed4:	442c      	add	r4, r5
1a001ed6:	e721      	b.n	1a001d1c <__udivmoddi4+0x110>
1a001ed8:	4637      	mov	r7, r6
1a001eda:	e6e8      	b.n	1a001cae <__udivmoddi4+0xa2>

1a001edc <__aeabi_idiv0>:
1a001edc:	4770      	bx	lr
1a001ede:	bf00      	nop

1a001ee0 <__libc_init_array>:
1a001ee0:	b570      	push	{r4, r5, r6, lr}
1a001ee2:	4d0d      	ldr	r5, [pc, #52]	; (1a001f18 <__libc_init_array+0x38>)
1a001ee4:	4c0d      	ldr	r4, [pc, #52]	; (1a001f1c <__libc_init_array+0x3c>)
1a001ee6:	1b64      	subs	r4, r4, r5
1a001ee8:	10a4      	asrs	r4, r4, #2
1a001eea:	2600      	movs	r6, #0
1a001eec:	42a6      	cmp	r6, r4
1a001eee:	d109      	bne.n	1a001f04 <__libc_init_array+0x24>
1a001ef0:	4d0b      	ldr	r5, [pc, #44]	; (1a001f20 <__libc_init_array+0x40>)
1a001ef2:	4c0c      	ldr	r4, [pc, #48]	; (1a001f24 <__libc_init_array+0x44>)
1a001ef4:	f7ff fe70 	bl	1a001bd8 <_init>
1a001ef8:	1b64      	subs	r4, r4, r5
1a001efa:	10a4      	asrs	r4, r4, #2
1a001efc:	2600      	movs	r6, #0
1a001efe:	42a6      	cmp	r6, r4
1a001f00:	d105      	bne.n	1a001f0e <__libc_init_array+0x2e>
1a001f02:	bd70      	pop	{r4, r5, r6, pc}
1a001f04:	f855 3b04 	ldr.w	r3, [r5], #4
1a001f08:	4798      	blx	r3
1a001f0a:	3601      	adds	r6, #1
1a001f0c:	e7ee      	b.n	1a001eec <__libc_init_array+0xc>
1a001f0e:	f855 3b04 	ldr.w	r3, [r5], #4
1a001f12:	4798      	blx	r3
1a001f14:	3601      	adds	r6, #1
1a001f16:	e7f2      	b.n	1a001efe <__libc_init_array+0x1e>
1a001f18:	1a0021ec 	.word	0x1a0021ec
1a001f1c:	1a0021ec 	.word	0x1a0021ec
1a001f20:	1a0021ec 	.word	0x1a0021ec
1a001f24:	1a0021ec 	.word	0x1a0021ec

1a001f28 <memset>:
1a001f28:	4402      	add	r2, r0
1a001f2a:	4603      	mov	r3, r0
1a001f2c:	4293      	cmp	r3, r2
1a001f2e:	d100      	bne.n	1a001f32 <memset+0xa>
1a001f30:	4770      	bx	lr
1a001f32:	f803 1b01 	strb.w	r1, [r3], #1
1a001f36:	e7f9      	b.n	1a001f2c <memset+0x4>

1a001f38 <gpioPinsInit>:
1a001f38:	0104 0200 0701 0005 0d03 0501 0100 0408     ................
1a001f48:	0002 0202 0304 0200 0403 0000 0002 0407     ................
1a001f58:	0300 030c 0402 0905 0103 0504 0208 0403     ................
1a001f68:	0305 0402 0504 0604 000c 0802 0b06 0300     ................
1a001f78:	0607 0009 0503 0706 0504 060f 0004 0303     ................
1a001f88:	0404 0200 0404 0005 0502 0604 0200 0406     ................
1a001f98:	0408 0c05 0a04 0504 010e 0003 0a00 1401     ................
1a001fa8:	0000 010f 0012 0d00 1101 0000 010c 0010     ................
1a001fb8:	0300 0707 0300 000f 0001 0100 0000 0000     ................
1a001fc8:	0600 000a 0603 0806 0504 0610 0005 0403     ................
1a001fd8:	0106 0300 0400 0409 0d05 0401 0000 010b     ................
1a001fe8:	000f 0200 0001 0000 0104 0001 0800 0201     ................
1a001ff8:	0000 0109 0006 0901 0002 0504 0200 0401     ................
1a002008:	0105 0202 0504 0202 000a 0e00 0b02 0100     ................
1a002018:	020b 000c 0c01 0004 0200 0400 0001 0102     ................
1a002028:	0204 0200 0402 0003 0302 0307 0300 070b     ................
1a002038:	0004 0c03 0507 0300 070d 0006 0e03 0102     ................
1a002048:	0504 0401 0006 0602 0504 0200 0405 0004     ................
1a002058:	0402 0804 0504 040c 0409 0d05 0a04 0504     ................
1a002068:	010e 0005 0801 ffff                         ........

1a002070 <ultrasonicSensorsIrqMap>:
1a002070:	0100 ff02                                   ....

1a002074 <InitClkStates>:
1a002074:	0f01 0101                                   ....

1a002078 <pinmuxing>:
1a002078:	0002 0044 0102 0044 0202 0044 0a02 0040     ..D...D...D...@.
1a002088:	0b02 0040 0c02 0040 0001 0050 0101 0050     ..@...@...P...P.
1a002098:	0201 0050 0601 0050 0106 0050 0406 0050     ..P...P...P...P.
1a0020a8:	0506 0050 0706 0054 0806 0054 0906 0050     ..P...T...T...P.
1a0020b8:	0a06 0050 0b06 0050 0c06 0050 040f 00f0     ..P...P...P.....
1a0020c8:	0301 00d5 0401 00d5 0107 0016 0207 0056     ..............V.
1a0020d8:	0302 0052 0402 0052 0509 0052 0609 0057     ..R...R...R...W.
1a0020e8:	0206 0057                                   ..W.

1a0020ec <ExtRateIn>:
1a0020ec:	0000 0000                                   ....

1a0020f0 <GpioButtons>:
1a0020f0:	0400 0800 0900 0901                         ........

1a0020f8 <GpioLeds>:
1a0020f8:	0005 0105 0205 0e00 0b01 0c01               ............

1a002104 <GpioPorts>:
1a002104:	0003 0303 0403 0f05 1005 0503 0603 0703     ................
1a002114:	0802 ffff                                   ....

1a002118 <OscRateIn>:
1a002118:	1b00 00b7                                   ....

1a00211c <InitClkStates>:
1a00211c:	0100 0001 0909 0001 090a 0001 0701 0101     ................
1a00212c:	0902 0001 0906 0001 090c 0101 090d 0001     ................
1a00213c:	090e 0001 090f 0001 0910 0001 0911 0001     ................
1a00214c:	0912 0001 0913 0001 1114 0001 1119 0001     ................
1a00215c:	111a 0001 111b 0001 0201 0804 0f03 0f0f     ................
1a00216c:	00ff 0000                                   ....

1a002170 <periph_to_base>:
1a002170:	0000 0005 000a 0020 0024 0009 0040 0040     ...... .$...@.@.
1a002180:	0005 0060 00a6 0004 00c0 00c3 0002 00e0     ..`.............
1a002190:	00e0 0001 0100 0100 0003 0120 0120 0006     .......... . ...
1a0021a0:	0140 0140 000c 0142 0142 0019 0162 0162     @.@...B.B...b.b.
1a0021b0:	0013 0182 0182 0012 01a2 01a2 0011 01c2     ................
1a0021c0:	01c2 0010 01e2 01e2 000f 0202 0202 000e     ................
1a0021d0:	0222 0222 000d 0223 0223 001c               "."...#.#...

1a0021dc <UART_BClock>:
1a0021dc:	01c2 01a2 0182 0162                         ......b.

1a0021e4 <UART_PClock>:
1a0021e4:	0081 0082 00a1 00a2                         ........
