/*
 * Logisim-evolution - digital logic design tool and simulator
 * Copyright by the Logisim-evolution developers
 *
 * https://github.com/logisim-evolution/
 *
 * This is free software released under GNU GPLv3 license
 */

package com.cburch.logisim.std.memory;

import com.cburch.logisim.data.AttributeSet;
import com.cburch.logisim.fpga.designrulecheck.Netlist;
import com.cburch.logisim.fpga.designrulecheck.NetlistComponent;
import com.cburch.logisim.fpga.gui.Reporter;
import com.cburch.logisim.fpga.hdlgenerator.AbstractHDLGeneratorFactory;
import com.cburch.logisim.fpga.hdlgenerator.HDL;
import com.cburch.logisim.instance.StdAttr;
import com.cburch.logisim.std.wiring.ClockHDLGeneratorFactory;
import com.cburch.logisim.util.LineBuffer;
import java.util.ArrayList;
import java.util.SortedMap;
import java.util.TreeMap;

public class RegisterHDLGeneratorFactory extends AbstractHDLGeneratorFactory {

  private static final String NrOfBitsStr = "NrOfBits";
  private static final int NrOfBitsId = -1;
  private static final String ACTIVE_LEVEL_STR = "ActiveLevel";
  private static final int ActiveLevelId = -2;

  @Override
  public String getComponentStringIdentifier() {
    return "REGISTER_FILE";
  }

  @Override
  public SortedMap<String, Integer> GetInputList(Netlist nets, AttributeSet attrs) {
    final var map = new TreeMap<String, Integer>();
    map.put("Reset", 1);
    map.put("ClockEnable", 1);
    map.put("Tick", 1);
    map.put("Clock", 1);
    map.put("D", NrOfBitsId);
    return map;
  }

  @Override
  public ArrayList<String> GetModuleFunctionality(Netlist nets, AttributeSet attrs) {
    final var contents = (new LineBuffer())
            .pair("activeLevel", ACTIVE_LEVEL_STR);
    if (HDL.isVHDL()) {
      contents.addLines(
          "Q <= s_state_reg;",
          "",
          "make_memory : PROCESS( clock , Reset , ClockEnable , Tick , D )",
          "BEGIN",
          "   IF (Reset = '1') THEN s_state_reg <= (OTHERS => '0');");
      if (Netlist.isFlipFlop(attrs)) {
        contents.addLines(
            "   ELSIF ({{activeLevel}} = 1) THEN",
            "      IF (Clock'event AND (Clock = '1')) THEN",
            "         IF (ClockEnable = '1' AND Tick = '1') THEN",
            "            s_state_reg <= D;",
            "         END IF;",
            "      END IF;",
            "   ELSIF ({{activeLevel}} = 0) THEN",
            "      IF (Clock'event AND (Clock = '0')) THEN",
            "      IF (ClockEnable = '1' AND Tick = '1') THEN",
            "         s_state_reg <= D;",
            "      END IF;",
            "   END IF;");
      } else {
        contents.addLines(
            "   ELSIF ({{activeLevel}} = 1) THEN",
            "      IF (Clock = '1') THEN",
            "         IF (ClockEnable = '1' AND Tick = '1') THEN",
            "            s_state_reg <= D;",
            "         END IF;",
            "      END IF;",
            "  ELSIF ({{activeLevel}} = 0) THEN",
            "      IF (Clock = '0') THEN",
            "         IF (ClockEnable = '1' AND Tick = '1') THEN",
            "            s_state_reg <= D;",
            "         END IF;",
            "      END IF;");
      }
      contents.addLines("   END IF;",
                        "END PROCESS make_memory;");
    } else {
      if (!Netlist.isFlipFlop(attrs)) {
        contents.addLines(
            "assign Q = s_state_reg;",
            "",
            "always @(*)",
            "begin",
            "   if (Reset) s_state_reg <= 0;",
            "   else if ((Clock=={{activeLevel}})&ClockEnable&Tick) s_state_reg <= D;",
            "end");
      } else {
        contents.addLines(
            "assign Q = ({{activeLevel}}) ? s_state_reg : s_state_reg_neg_edge;",
            "",
            "always @(posedge Clock or posedge Reset)",
            "begin",
            "   if (Reset) s_state_reg <= 0;",
            "   else if (ClockEnable&Tick) s_state_reg <= D;",
            "end",
            "",
            "always @(negedge Clock or posedge Reset)",
            "begin",
            "   if (Reset) s_state_reg_neg_edge <= 0;",
            "   else if (ClockEnable&Tick) s_state_reg_neg_edge <= D;",
            "end");
      }
    }
    return contents.getWithIndent();
  }

  @Override
  public SortedMap<String, Integer> GetOutputList(Netlist nets, AttributeSet attrs) {
    final var map = new TreeMap<String, Integer>();
    map.put("Q", NrOfBitsId);
    return map;
  }

  @Override
  public SortedMap<Integer, String> GetParameterList(AttributeSet attrs) {
    final var map = new TreeMap<Integer, String>();
    map.put(ActiveLevelId, ACTIVE_LEVEL_STR);
    map.put(NrOfBitsId, NrOfBitsStr);
    return map;
  }

  @Override
  public SortedMap<String, Integer> GetParameterMap(Netlist nets, NetlistComponent componentInfo) {
    final var map = new TreeMap<String, Integer>();
    var activeLevel = 1;
    var gatedclock = false;
    var activeLow = false;
    final var attrs = componentInfo.getComponent().getAttributeSet();
    final var clockNetName = GetClockNetName(componentInfo, Register.CK, nets);
    if (clockNetName.isEmpty()) {
      gatedclock = true;
      if (Netlist.isFlipFlop(attrs))
        Reporter.Report.AddWarning(
            "Found a gated clock for component \"Register\" in circuit \""
                + nets.getCircuitName()
                + "\"");
    }
    if (attrs.getValue(StdAttr.TRIGGER) == StdAttr.TRIG_FALLING
        || attrs.getValue(StdAttr.TRIGGER) == StdAttr.TRIG_LOW) activeLow = true;

    if (gatedclock && activeLow) {
      activeLevel = 0;
    }
    map.put(ACTIVE_LEVEL_STR, activeLevel);
    map.put(
        NrOfBitsStr, componentInfo.getComponent().getEnd(Register.IN).getWidth().getWidth());
    return map;
  }

  @Override
  public SortedMap<String, String> GetPortMap(Netlist Nets, Object MapInfo) {
    final var map = new TreeMap<String, String>();
    if (!(MapInfo instanceof NetlistComponent)) return map;
    final var comp = (NetlistComponent) MapInfo;
    var gatedClock = false;
    var hasClock = true;
    var activeLow = false;
    final var attrs = comp.getComponent().getAttributeSet();
    if (!comp.isEndConnected(Register.CK)) {
      Reporter.Report.AddSevereWarning(
          "Component \"Register\" in circuit \""
              + Nets.getCircuitName()
              + "\" has no clock connection");
      hasClock = false;
    }
    final var clockNetName = GetClockNetName(comp, Register.CK, Nets);
    if (clockNetName.isEmpty()) {
      gatedClock = true;
    }
    if (attrs.getValue(StdAttr.TRIGGER) == StdAttr.TRIG_FALLING
        || attrs.getValue(StdAttr.TRIGGER) == StdAttr.TRIG_LOW) activeLow = true;
    map.putAll(GetNetMap("Reset", true, comp, Register.CLR, Nets));
    map.putAll(
        GetNetMap("ClockEnable", false, comp, Register.EN, Nets));

    if (hasClock && !gatedClock && Netlist.isFlipFlop(attrs)) {
      if (Nets.requiresGlobalClockConnection()) {
        map.put("Tick", HDL.oneBit());
      } else {
        if (activeLow)
          map.put(
              "Tick",
              clockNetName
                  + HDL.BracketOpen()
                  + ClockHDLGeneratorFactory.NEGATIVE_EDGE_TICK_INDEX
                  + HDL.BracketClose());
        else
          map.put(
              "Tick",
              clockNetName
                  + HDL.BracketOpen()
                  + ClockHDLGeneratorFactory.POSITIVE_EDGE_TICK_INDEX
                  + HDL.BracketClose());
      }
      map.put(
          "Clock",
          clockNetName
              + HDL.BracketOpen()
              + ClockHDLGeneratorFactory.GLOBAL_CLOCK_INDEX
              + HDL.BracketClose());
    } else if (!hasClock) {
      map.put("Tick", HDL.zeroBit());
      map.put("Clock", HDL.zeroBit());
    } else {
      map.put("Tick", HDL.oneBit());
      if (!gatedClock) {
        if (activeLow)
          map.put(
              "Clock",
              clockNetName
                  + HDL.BracketOpen()
                  + ClockHDLGeneratorFactory.INVERTED_DERIVED_CLOCK_INDEX
                  + HDL.BracketClose());
        else
          map.put(
              "Clock",
              clockNetName
                  + HDL.BracketOpen()
                  + ClockHDLGeneratorFactory.DERIVED_CLOCK_INDEX
                  + HDL.BracketClose());
      } else {
        map.put("Clock", GetNetName(comp, Register.CK, true, Nets));
      }
    }
    var input = "D";
    var output = "Q";
    if (HDL.isVHDL()
        & (comp.getComponent().getAttributeSet().getValue(StdAttr.WIDTH).getWidth()
            == 1)) {
      input += "(0)";
      output += "(0)";
    }
    map.putAll(GetNetMap(input, true, comp, Register.IN, Nets));
    map.putAll(GetNetMap(output, true, comp, Register.OUT, Nets));
    return map;
  }

  @Override
  public SortedMap<String, Integer> GetRegList(AttributeSet attrs) {
    final var regs = new TreeMap<String, Integer>();
    regs.put("s_state_reg", NrOfBitsId);
    if (HDL.isVerilog() & Netlist.isFlipFlop(attrs))
      regs.put("s_state_reg_neg_edge", NrOfBitsId);
    return regs;
  }

  @Override
  public String GetSubDir() {
    return "memory";
  }

  @Override
  public boolean HDLTargetSupported(AttributeSet attrs) {
    return true;
  }
}
