#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Feb 27 22:30:49 2025
# Process ID         : 6892
# Current directory  : C:/Users/J202-FPGA/Desktop/FPGAProj/half_adder/half_adder.runs/impl_1
# Command line       : vivado.exe -log half_adder.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source half_adder.tcl -notrace
# Log file           : C:/Users/J202-FPGA/Desktop/FPGAProj/half_adder/half_adder.runs/impl_1/half_adder.vdi
# Journal file       : C:/Users/J202-FPGA/Desktop/FPGAProj/half_adder/half_adder.runs/impl_1\vivado.jou
# Running On         : DESKTOP-MCR5VBE
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 5 5600G with Radeon Graphics         
# CPU Frequency      : 3893 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16486 MB
# Swap memory        : 4357 MB
# Total Virtual      : 20843 MB
# Available Virtual  : 6226 MB
#-----------------------------------------------------------
source half_adder.tcl -notrace
