INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/Chapter2/Lab3/project_9/project_9.srcs/sources_1/new/n_bit_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_bit_register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/Chapter2/Lab3/project_9/project_9.srcs/sim_1/new/TB_n_bit_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_n_bit_register2
