// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        C_address0,
        C_ce0,
        C_we0,
        C_d0,
        C_address1,
        C_ce1,
        C_we1,
        C_d1,
        scale_reload,
        scale_8_reload,
        scale_16_reload,
        scale_24_reload,
        scale_32_reload,
        scale_40_reload,
        scale_48_reload,
        scale_56_reload,
        scale_1_reload,
        scale_9_reload,
        scale_17_reload,
        scale_25_reload,
        scale_33_reload,
        scale_41_reload,
        scale_49_reload,
        scale_57_reload,
        scale_2_reload,
        scale_10_reload,
        scale_18_reload,
        scale_26_reload,
        scale_34_reload,
        scale_42_reload,
        scale_50_reload,
        scale_58_reload,
        scale_3_reload,
        scale_11_reload,
        scale_19_reload,
        scale_27_reload,
        scale_35_reload,
        scale_43_reload,
        scale_51_reload,
        scale_59_reload,
        scale_4_reload,
        scale_12_reload,
        scale_20_reload,
        scale_28_reload,
        scale_36_reload,
        scale_44_reload,
        scale_52_reload,
        scale_60_reload,
        scale_5_reload,
        scale_13_reload,
        scale_21_reload,
        scale_29_reload,
        scale_37_reload,
        scale_45_reload,
        scale_53_reload,
        scale_61_reload,
        scale_6_reload,
        scale_14_reload,
        scale_22_reload,
        scale_30_reload,
        scale_38_reload,
        scale_46_reload,
        scale_54_reload,
        scale_62_reload,
        scale_7_reload,
        scale_15_reload,
        scale_23_reload,
        scale_31_reload,
        scale_39_reload,
        scale_47_reload,
        scale_55_reload,
        scale_63_reload,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] C_address0;
output   C_ce0;
output   C_we0;
output  [23:0] C_d0;
output  [13:0] C_address1;
output   C_ce1;
output   C_we1;
output  [23:0] C_d1;
input  [23:0] scale_reload;
input  [23:0] scale_8_reload;
input  [23:0] scale_16_reload;
input  [23:0] scale_24_reload;
input  [23:0] scale_32_reload;
input  [23:0] scale_40_reload;
input  [23:0] scale_48_reload;
input  [23:0] scale_56_reload;
input  [23:0] scale_1_reload;
input  [23:0] scale_9_reload;
input  [23:0] scale_17_reload;
input  [23:0] scale_25_reload;
input  [23:0] scale_33_reload;
input  [23:0] scale_41_reload;
input  [23:0] scale_49_reload;
input  [23:0] scale_57_reload;
input  [23:0] scale_2_reload;
input  [23:0] scale_10_reload;
input  [23:0] scale_18_reload;
input  [23:0] scale_26_reload;
input  [23:0] scale_34_reload;
input  [23:0] scale_42_reload;
input  [23:0] scale_50_reload;
input  [23:0] scale_58_reload;
input  [23:0] scale_3_reload;
input  [23:0] scale_11_reload;
input  [23:0] scale_19_reload;
input  [23:0] scale_27_reload;
input  [23:0] scale_35_reload;
input  [23:0] scale_43_reload;
input  [23:0] scale_51_reload;
input  [23:0] scale_59_reload;
input  [23:0] scale_4_reload;
input  [23:0] scale_12_reload;
input  [23:0] scale_20_reload;
input  [23:0] scale_28_reload;
input  [23:0] scale_36_reload;
input  [23:0] scale_44_reload;
input  [23:0] scale_52_reload;
input  [23:0] scale_60_reload;
input  [23:0] scale_5_reload;
input  [23:0] scale_13_reload;
input  [23:0] scale_21_reload;
input  [23:0] scale_29_reload;
input  [23:0] scale_37_reload;
input  [23:0] scale_45_reload;
input  [23:0] scale_53_reload;
input  [23:0] scale_61_reload;
input  [23:0] scale_6_reload;
input  [23:0] scale_14_reload;
input  [23:0] scale_22_reload;
input  [23:0] scale_30_reload;
input  [23:0] scale_38_reload;
input  [23:0] scale_46_reload;
input  [23:0] scale_54_reload;
input  [23:0] scale_62_reload;
input  [23:0] scale_7_reload;
input  [23:0] scale_15_reload;
input  [23:0] scale_23_reload;
input  [23:0] scale_31_reload;
input  [23:0] scale_39_reload;
input  [23:0] scale_47_reload;
input  [23:0] scale_55_reload;
input  [23:0] scale_63_reload;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln73_reg_2860;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_subdone;
wire   [0:0] icmp_ln73_fu_999_p2;
wire    ap_block_pp0_stage0_11001;
wire   [5:0] select_ln74_fu_1035_p3;
reg   [5:0] select_ln74_reg_2864;
wire   [7:0] trunc_ln77_fu_1051_p1;
reg   [7:0] trunc_ln77_reg_2870;
reg   [7:0] trunc_ln77_reg_2870_pp0_iter1_reg;
wire   [2:0] lshr_ln_fu_1055_p4;
reg   [2:0] lshr_ln_reg_2882;
reg   [2:0] lshr_ln_reg_2882_pp0_iter1_reg;
wire   [23:0] tmp_1_fu_1085_p19;
reg   [23:0] tmp_1_reg_2930;
reg   [4:0] tmp_9_reg_2935;
wire   [23:0] tmp_11_fu_1135_p19;
reg   [23:0] tmp_11_reg_2940;
reg   [3:0] tmp_19_reg_2945;
wire   [0:0] trunc_ln74_fu_1185_p1;
reg   [0:0] trunc_ln74_reg_2951;
reg   [0:0] trunc_ln74_reg_2951_pp0_iter1_reg;
wire   [23:0] tmp_21_fu_1189_p19;
reg   [23:0] tmp_21_reg_2957;
wire   [23:0] tmp_30_fu_1229_p19;
reg   [23:0] tmp_30_reg_2962;
wire   [1:0] trunc_ln74_1_fu_1269_p1;
reg   [1:0] trunc_ln74_1_reg_2967;
wire   [23:0] tmp_39_fu_1273_p19;
reg   [23:0] tmp_39_reg_2972;
wire   [23:0] tmp_49_fu_1313_p19;
reg   [23:0] tmp_49_reg_2977;
wire   [23:0] tmp_58_fu_1353_p19;
reg   [23:0] tmp_58_reg_2982;
wire   [23:0] tmp_67_fu_1393_p19;
reg   [23:0] tmp_67_reg_2987;
wire   [23:0] select_ln77_3_fu_1594_p3;
reg   [23:0] select_ln77_3_reg_2992;
wire    ap_block_pp0_stage1_11001;
wire   [23:0] select_ln77_7_fu_1753_p3;
reg   [23:0] select_ln77_7_reg_2997;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load_reg_3002;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load_reg_3007;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_reg_3012;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_reg_3017;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_reg_3022;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_reg_3027;
wire   [23:0] select_ln77_11_fu_1938_p3;
reg   [23:0] select_ln77_11_reg_3032;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire   [23:0] select_ln77_15_fu_2096_p3;
reg   [23:0] select_ln77_15_reg_3037;
reg   [0:0] tmp_47_reg_3042;
wire   [23:0] select_ln77_19_fu_2300_p3;
reg   [23:0] select_ln77_19_reg_3047;
wire    ap_block_pp0_stage3_11001;
wire   [23:0] select_ln77_23_fu_2458_p3;
reg   [23:0] select_ln77_23_reg_3052;
wire   [23:0] select_ln77_27_fu_2646_p3;
reg   [23:0] select_ln77_27_reg_3057;
wire   [23:0] select_ln77_31_fu_2804_p3;
reg   [23:0] select_ln77_31_reg_3062;
wire   [63:0] zext_ln77_9_fu_1073_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln77_8_fu_1770_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln77_10_fu_1783_p1;
wire   [63:0] zext_ln77_11_fu_2132_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln77_12_fu_2145_p1;
wire   [63:0] zext_ln77_13_fu_2475_p1;
wire   [63:0] zext_ln77_14_fu_2491_p1;
wire   [63:0] zext_ln77_15_fu_2821_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln77_16_fu_2834_p1;
reg   [6:0] j_fu_280;
wire   [6:0] add_ln74_fu_2112_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_load;
reg   [8:0] i_fu_284;
wire   [8:0] select_ln73_fu_1043_p3;
reg   [8:0] ap_sig_allocacmp_i_load;
reg   [11:0] indvar_flatten_fu_288;
wire   [11:0] add_ln73_1_fu_1005_p2;
reg   [11:0] ap_sig_allocacmp_indvar_flatten_load;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local;
reg    C_we1_local;
reg   [23:0] C_d1_local;
reg    C_ce1_local;
reg   [13:0] C_address1_local;
reg    C_we0_local;
reg   [23:0] C_d0_local;
reg    C_ce0_local;
reg   [13:0] C_address0_local;
reg  signed [23:0] grp_fu_853_p0;
wire  signed [47:0] sext_ln77_1_fu_1448_p1;
wire  signed [47:0] sext_ln77_5_fu_1792_p1;
wire  signed [47:0] sext_ln77_9_fu_2154_p1;
wire  signed [47:0] sext_ln77_13_fu_2500_p1;
reg  signed [23:0] grp_fu_853_p1;
wire  signed [47:0] sext_ln77_fu_1443_p1;
wire  signed [47:0] sext_ln77_4_fu_1788_p1;
wire  signed [47:0] sext_ln77_8_fu_2150_p1;
wire  signed [47:0] sext_ln77_12_fu_2496_p1;
reg  signed [23:0] grp_fu_857_p0;
wire  signed [47:0] sext_ln77_3_fu_1607_p1;
wire  signed [47:0] sext_ln77_7_fu_1950_p1;
wire  signed [47:0] sext_ln77_11_fu_2312_p1;
wire  signed [47:0] sext_ln77_15_fu_2658_p1;
reg  signed [23:0] grp_fu_857_p1;
wire  signed [47:0] sext_ln77_2_fu_1602_p1;
wire  signed [47:0] sext_ln77_6_fu_1946_p1;
wire  signed [47:0] sext_ln77_10_fu_2308_p1;
wire  signed [47:0] sext_ln77_14_fu_2654_p1;
wire   [47:0] grp_fu_853_p2;
wire   [6:0] grp_fu_887_p3;
wire   [7:0] grp_fu_901_p3;
wire   [47:0] grp_fu_857_p2;
wire   [6:0] grp_fu_947_p3;
wire   [7:0] grp_fu_961_p3;
wire   [0:0] tmp_fu_1027_p3;
wire   [5:0] trunc_ln73_fu_1017_p1;
wire   [8:0] add_ln73_fu_1021_p2;
wire   [10:0] tmp_s_fu_1065_p3;
wire   [23:0] tmp_1_fu_1085_p17;
wire   [23:0] tmp_11_fu_1135_p17;
wire   [23:0] tmp_21_fu_1189_p17;
wire   [23:0] tmp_30_fu_1229_p17;
wire   [23:0] tmp_39_fu_1273_p17;
wire   [23:0] tmp_49_fu_1313_p17;
wire   [23:0] tmp_58_fu_1353_p17;
wire   [23:0] tmp_67_fu_1393_p17;
wire   [0:0] grp_fu_879_p3;
wire   [23:0] grp_fu_869_p4;
wire   [23:0] zext_ln77_fu_1460_p1;
wire   [23:0] add_ln77_fu_1464_p2;
wire   [0:0] tmp_5_fu_1470_p3;
wire   [0:0] tmp_4_fu_1452_p3;
wire   [0:0] xor_ln77_fu_1478_p2;
wire   [0:0] and_ln77_fu_1484_p2;
wire   [0:0] grp_fu_909_p2;
wire   [0:0] grp_fu_915_p2;
wire   [0:0] tmp_6_fu_1490_p3;
wire   [0:0] grp_fu_895_p2;
wire   [0:0] xor_ln77_1_fu_1506_p2;
wire   [0:0] and_ln77_1_fu_1512_p2;
wire   [0:0] select_ln77_fu_1498_p3;
wire   [0:0] xor_ln77_2_fu_1532_p2;
wire   [0:0] grp_fu_861_p3;
wire   [0:0] or_ln77_fu_1538_p2;
wire   [0:0] xor_ln77_3_fu_1544_p2;
wire   [0:0] select_ln77_1_fu_1518_p3;
wire   [0:0] and_ln77_2_fu_1526_p2;
wire   [0:0] and_ln77_4_fu_1556_p2;
wire   [0:0] or_ln77_16_fu_1562_p2;
wire   [0:0] xor_ln77_4_fu_1568_p2;
wire   [0:0] and_ln77_3_fu_1550_p2;
wire   [0:0] and_ln77_5_fu_1574_p2;
wire   [0:0] or_ln77_1_fu_1588_p2;
wire   [23:0] select_ln77_2_fu_1580_p3;
wire   [0:0] grp_fu_939_p3;
wire   [23:0] grp_fu_929_p4;
wire   [23:0] zext_ln77_1_fu_1619_p1;
wire   [23:0] add_ln77_1_fu_1623_p2;
wire   [0:0] tmp_15_fu_1629_p3;
wire   [0:0] tmp_14_fu_1611_p3;
wire   [0:0] xor_ln77_5_fu_1637_p2;
wire   [0:0] and_ln77_6_fu_1643_p2;
wire   [0:0] grp_fu_969_p2;
wire   [0:0] grp_fu_975_p2;
wire   [0:0] tmp_16_fu_1649_p3;
wire   [0:0] grp_fu_955_p2;
wire   [0:0] xor_ln77_6_fu_1665_p2;
wire   [0:0] and_ln77_7_fu_1671_p2;
wire   [0:0] select_ln77_4_fu_1657_p3;
wire   [0:0] xor_ln77_7_fu_1691_p2;
wire   [0:0] grp_fu_921_p3;
wire   [0:0] or_ln77_2_fu_1697_p2;
wire   [0:0] xor_ln77_8_fu_1703_p2;
wire   [0:0] select_ln77_5_fu_1677_p3;
wire   [0:0] and_ln77_8_fu_1685_p2;
wire   [0:0] and_ln77_10_fu_1715_p2;
wire   [0:0] or_ln77_17_fu_1721_p2;
wire   [0:0] xor_ln77_9_fu_1727_p2;
wire   [0:0] and_ln77_9_fu_1709_p2;
wire   [0:0] and_ln77_11_fu_1733_p2;
wire   [0:0] or_ln77_3_fu_1747_p2;
wire   [23:0] select_ln77_6_fu_1739_p3;
wire   [13:0] add_ln77_8_fu_1764_p3;
wire   [13:0] tmp_10_fu_1775_p4;
wire   [23:0] zext_ln77_2_fu_1804_p1;
wire   [23:0] add_ln77_2_fu_1808_p2;
wire   [0:0] tmp_25_fu_1814_p3;
wire   [0:0] tmp_24_fu_1796_p3;
wire   [0:0] xor_ln77_10_fu_1822_p2;
wire   [0:0] and_ln77_12_fu_1828_p2;
wire   [0:0] tmp_26_fu_1834_p3;
wire   [0:0] xor_ln77_11_fu_1850_p2;
wire   [0:0] and_ln77_13_fu_1856_p2;
wire   [0:0] select_ln77_8_fu_1842_p3;
wire   [0:0] xor_ln77_12_fu_1876_p2;
wire   [0:0] or_ln77_4_fu_1882_p2;
wire   [0:0] xor_ln77_13_fu_1888_p2;
wire   [0:0] select_ln77_9_fu_1862_p3;
wire   [0:0] and_ln77_14_fu_1870_p2;
wire   [0:0] and_ln77_16_fu_1900_p2;
wire   [0:0] or_ln77_18_fu_1906_p2;
wire   [0:0] xor_ln77_14_fu_1912_p2;
wire   [0:0] and_ln77_15_fu_1894_p2;
wire   [0:0] and_ln77_17_fu_1918_p2;
wire   [0:0] or_ln77_5_fu_1932_p2;
wire   [23:0] select_ln77_10_fu_1924_p3;
wire   [23:0] zext_ln77_3_fu_1962_p1;
wire   [23:0] add_ln77_3_fu_1966_p2;
wire   [0:0] tmp_34_fu_1972_p3;
wire   [0:0] tmp_33_fu_1954_p3;
wire   [0:0] xor_ln77_15_fu_1980_p2;
wire   [0:0] and_ln77_18_fu_1986_p2;
wire   [0:0] tmp_35_fu_1992_p3;
wire   [0:0] xor_ln77_16_fu_2008_p2;
wire   [0:0] and_ln77_19_fu_2014_p2;
wire   [0:0] select_ln77_12_fu_2000_p3;
wire   [0:0] xor_ln77_17_fu_2034_p2;
wire   [0:0] or_ln77_6_fu_2040_p2;
wire   [0:0] xor_ln77_18_fu_2046_p2;
wire   [0:0] select_ln77_13_fu_2020_p3;
wire   [0:0] and_ln77_20_fu_2028_p2;
wire   [0:0] and_ln77_22_fu_2058_p2;
wire   [0:0] or_ln77_19_fu_2064_p2;
wire   [0:0] xor_ln77_19_fu_2070_p2;
wire   [0:0] and_ln77_21_fu_2052_p2;
wire   [0:0] and_ln77_23_fu_2076_p2;
wire   [0:0] or_ln77_7_fu_2090_p2;
wire   [23:0] select_ln77_14_fu_2082_p3;
wire   [6:0] zext_ln73_fu_1761_p1;
wire   [13:0] tmp_20_fu_2123_p5;
wire   [13:0] tmp_29_fu_2137_p4;
wire   [23:0] zext_ln77_4_fu_2166_p1;
wire   [23:0] add_ln77_4_fu_2170_p2;
wire   [0:0] tmp_43_fu_2176_p3;
wire   [0:0] tmp_42_fu_2158_p3;
wire   [0:0] xor_ln77_20_fu_2184_p2;
wire   [0:0] and_ln77_24_fu_2190_p2;
wire   [0:0] tmp_44_fu_2196_p3;
wire   [0:0] xor_ln77_21_fu_2212_p2;
wire   [0:0] and_ln77_25_fu_2218_p2;
wire   [0:0] select_ln77_16_fu_2204_p3;
wire   [0:0] xor_ln77_22_fu_2238_p2;
wire   [0:0] or_ln77_8_fu_2244_p2;
wire   [0:0] xor_ln77_23_fu_2250_p2;
wire   [0:0] select_ln77_17_fu_2224_p3;
wire   [0:0] and_ln77_26_fu_2232_p2;
wire   [0:0] and_ln77_28_fu_2262_p2;
wire   [0:0] or_ln77_20_fu_2268_p2;
wire   [0:0] xor_ln77_24_fu_2274_p2;
wire   [0:0] and_ln77_27_fu_2256_p2;
wire   [0:0] and_ln77_29_fu_2280_p2;
wire   [0:0] or_ln77_9_fu_2294_p2;
wire   [23:0] select_ln77_18_fu_2286_p3;
wire   [23:0] zext_ln77_5_fu_2324_p1;
wire   [23:0] add_ln77_5_fu_2328_p2;
wire   [0:0] tmp_53_fu_2334_p3;
wire   [0:0] tmp_52_fu_2316_p3;
wire   [0:0] xor_ln77_25_fu_2342_p2;
wire   [0:0] and_ln77_30_fu_2348_p2;
wire   [0:0] tmp_54_fu_2354_p3;
wire   [0:0] xor_ln77_26_fu_2370_p2;
wire   [0:0] and_ln77_31_fu_2376_p2;
wire   [0:0] select_ln77_20_fu_2362_p3;
wire   [0:0] xor_ln77_27_fu_2396_p2;
wire   [0:0] or_ln77_10_fu_2402_p2;
wire   [0:0] xor_ln77_28_fu_2408_p2;
wire   [0:0] select_ln77_21_fu_2382_p3;
wire   [0:0] and_ln77_32_fu_2390_p2;
wire   [0:0] and_ln77_34_fu_2420_p2;
wire   [0:0] or_ln77_21_fu_2426_p2;
wire   [0:0] xor_ln77_29_fu_2432_p2;
wire   [0:0] and_ln77_33_fu_2414_p2;
wire   [0:0] and_ln77_35_fu_2438_p2;
wire   [0:0] or_ln77_11_fu_2452_p2;
wire   [23:0] select_ln77_22_fu_2444_p3;
wire   [13:0] tmp_38_fu_2466_p5;
wire   [13:0] tmp_48_fu_2480_p6;
wire   [23:0] zext_ln77_6_fu_2512_p1;
wire   [23:0] add_ln77_6_fu_2516_p2;
wire   [0:0] tmp_62_fu_2522_p3;
wire   [0:0] tmp_61_fu_2504_p3;
wire   [0:0] xor_ln77_30_fu_2530_p2;
wire   [0:0] and_ln77_36_fu_2536_p2;
wire   [0:0] tmp_63_fu_2542_p3;
wire   [0:0] xor_ln77_31_fu_2558_p2;
wire   [0:0] and_ln77_37_fu_2564_p2;
wire   [0:0] select_ln77_24_fu_2550_p3;
wire   [0:0] xor_ln77_32_fu_2584_p2;
wire   [0:0] or_ln77_12_fu_2590_p2;
wire   [0:0] xor_ln77_33_fu_2596_p2;
wire   [0:0] select_ln77_25_fu_2570_p3;
wire   [0:0] and_ln77_38_fu_2578_p2;
wire   [0:0] and_ln77_40_fu_2608_p2;
wire   [0:0] or_ln77_22_fu_2614_p2;
wire   [0:0] xor_ln77_34_fu_2620_p2;
wire   [0:0] and_ln77_39_fu_2602_p2;
wire   [0:0] and_ln77_41_fu_2626_p2;
wire   [0:0] or_ln77_13_fu_2640_p2;
wire   [23:0] select_ln77_26_fu_2632_p3;
wire   [23:0] zext_ln77_7_fu_2670_p1;
wire   [23:0] add_ln77_7_fu_2674_p2;
wire   [0:0] tmp_71_fu_2680_p3;
wire   [0:0] tmp_70_fu_2662_p3;
wire   [0:0] xor_ln77_35_fu_2688_p2;
wire   [0:0] and_ln77_42_fu_2694_p2;
wire   [0:0] tmp_72_fu_2700_p3;
wire   [0:0] xor_ln77_36_fu_2716_p2;
wire   [0:0] and_ln77_43_fu_2722_p2;
wire   [0:0] select_ln77_28_fu_2708_p3;
wire   [0:0] xor_ln77_37_fu_2742_p2;
wire   [0:0] or_ln77_14_fu_2748_p2;
wire   [0:0] xor_ln77_38_fu_2754_p2;
wire   [0:0] select_ln77_29_fu_2728_p3;
wire   [0:0] and_ln77_44_fu_2736_p2;
wire   [0:0] and_ln77_46_fu_2766_p2;
wire   [0:0] or_ln77_23_fu_2772_p2;
wire   [0:0] xor_ln77_39_fu_2778_p2;
wire   [0:0] and_ln77_45_fu_2760_p2;
wire   [0:0] and_ln77_47_fu_2784_p2;
wire   [0:0] or_ln77_15_fu_2798_p2;
wire   [23:0] select_ln77_30_fu_2790_p3;
wire   [13:0] tmp_57_fu_2812_p5;
wire   [13:0] tmp_66_fu_2826_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [3:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage2_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [5:0] tmp_1_fu_1085_p1;
wire   [5:0] tmp_1_fu_1085_p3;
wire   [5:0] tmp_1_fu_1085_p5;
wire   [5:0] tmp_1_fu_1085_p7;
wire  signed [5:0] tmp_1_fu_1085_p9;
wire  signed [5:0] tmp_1_fu_1085_p11;
wire  signed [5:0] tmp_1_fu_1085_p13;
wire  signed [5:0] tmp_1_fu_1085_p15;
wire   [5:0] tmp_11_fu_1135_p1;
wire   [5:0] tmp_11_fu_1135_p3;
wire   [5:0] tmp_11_fu_1135_p5;
wire   [5:0] tmp_11_fu_1135_p7;
wire  signed [5:0] tmp_11_fu_1135_p9;
wire  signed [5:0] tmp_11_fu_1135_p11;
wire  signed [5:0] tmp_11_fu_1135_p13;
wire  signed [5:0] tmp_11_fu_1135_p15;
wire   [5:0] tmp_21_fu_1189_p1;
wire   [5:0] tmp_21_fu_1189_p3;
wire   [5:0] tmp_21_fu_1189_p5;
wire   [5:0] tmp_21_fu_1189_p7;
wire  signed [5:0] tmp_21_fu_1189_p9;
wire  signed [5:0] tmp_21_fu_1189_p11;
wire  signed [5:0] tmp_21_fu_1189_p13;
wire  signed [5:0] tmp_21_fu_1189_p15;
wire   [5:0] tmp_30_fu_1229_p1;
wire   [5:0] tmp_30_fu_1229_p3;
wire   [5:0] tmp_30_fu_1229_p5;
wire   [5:0] tmp_30_fu_1229_p7;
wire  signed [5:0] tmp_30_fu_1229_p9;
wire  signed [5:0] tmp_30_fu_1229_p11;
wire  signed [5:0] tmp_30_fu_1229_p13;
wire  signed [5:0] tmp_30_fu_1229_p15;
wire   [5:0] tmp_39_fu_1273_p1;
wire   [5:0] tmp_39_fu_1273_p3;
wire   [5:0] tmp_39_fu_1273_p5;
wire   [5:0] tmp_39_fu_1273_p7;
wire  signed [5:0] tmp_39_fu_1273_p9;
wire  signed [5:0] tmp_39_fu_1273_p11;
wire  signed [5:0] tmp_39_fu_1273_p13;
wire  signed [5:0] tmp_39_fu_1273_p15;
wire   [5:0] tmp_49_fu_1313_p1;
wire   [5:0] tmp_49_fu_1313_p3;
wire   [5:0] tmp_49_fu_1313_p5;
wire   [5:0] tmp_49_fu_1313_p7;
wire  signed [5:0] tmp_49_fu_1313_p9;
wire  signed [5:0] tmp_49_fu_1313_p11;
wire  signed [5:0] tmp_49_fu_1313_p13;
wire  signed [5:0] tmp_49_fu_1313_p15;
wire   [5:0] tmp_58_fu_1353_p1;
wire   [5:0] tmp_58_fu_1353_p3;
wire   [5:0] tmp_58_fu_1353_p5;
wire   [5:0] tmp_58_fu_1353_p7;
wire  signed [5:0] tmp_58_fu_1353_p9;
wire  signed [5:0] tmp_58_fu_1353_p11;
wire  signed [5:0] tmp_58_fu_1353_p13;
wire  signed [5:0] tmp_58_fu_1353_p15;
wire   [5:0] tmp_67_fu_1393_p1;
wire   [5:0] tmp_67_fu_1393_p3;
wire   [5:0] tmp_67_fu_1393_p5;
wire   [5:0] tmp_67_fu_1393_p7;
wire  signed [5:0] tmp_67_fu_1393_p9;
wire  signed [5:0] tmp_67_fu_1393_p11;
wire  signed [5:0] tmp_67_fu_1393_p13;
wire  signed [5:0] tmp_67_fu_1393_p15;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 j_fu_280 = 7'd0;
#0 i_fu_284 = 9'd0;
#0 indvar_flatten_fu_288 = 12'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U364(
    .din0(grp_fu_853_p0),
    .din1(grp_fu_853_p1),
    .dout(grp_fu_853_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U365(
    .din0(grp_fu_857_p0),
    .din1(grp_fu_857_p1),
    .dout(grp_fu_857_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U366(
    .din0(scale_reload),
    .din1(scale_8_reload),
    .din2(scale_16_reload),
    .din3(scale_24_reload),
    .din4(scale_32_reload),
    .din5(scale_40_reload),
    .din6(scale_48_reload),
    .din7(scale_56_reload),
    .def(tmp_1_fu_1085_p17),
    .sel(select_ln74_fu_1035_p3),
    .dout(tmp_1_fu_1085_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U367(
    .din0(scale_1_reload),
    .din1(scale_9_reload),
    .din2(scale_17_reload),
    .din3(scale_25_reload),
    .din4(scale_33_reload),
    .din5(scale_41_reload),
    .din6(scale_49_reload),
    .din7(scale_57_reload),
    .def(tmp_11_fu_1135_p17),
    .sel(select_ln74_fu_1035_p3),
    .dout(tmp_11_fu_1135_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U368(
    .din0(scale_2_reload),
    .din1(scale_10_reload),
    .din2(scale_18_reload),
    .din3(scale_26_reload),
    .din4(scale_34_reload),
    .din5(scale_42_reload),
    .din6(scale_50_reload),
    .din7(scale_58_reload),
    .def(tmp_21_fu_1189_p17),
    .sel(select_ln74_fu_1035_p3),
    .dout(tmp_21_fu_1189_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U369(
    .din0(scale_3_reload),
    .din1(scale_11_reload),
    .din2(scale_19_reload),
    .din3(scale_27_reload),
    .din4(scale_35_reload),
    .din5(scale_43_reload),
    .din6(scale_51_reload),
    .din7(scale_59_reload),
    .def(tmp_30_fu_1229_p17),
    .sel(select_ln74_fu_1035_p3),
    .dout(tmp_30_fu_1229_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U370(
    .din0(scale_4_reload),
    .din1(scale_12_reload),
    .din2(scale_20_reload),
    .din3(scale_28_reload),
    .din4(scale_36_reload),
    .din5(scale_44_reload),
    .din6(scale_52_reload),
    .din7(scale_60_reload),
    .def(tmp_39_fu_1273_p17),
    .sel(select_ln74_fu_1035_p3),
    .dout(tmp_39_fu_1273_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U371(
    .din0(scale_5_reload),
    .din1(scale_13_reload),
    .din2(scale_21_reload),
    .din3(scale_29_reload),
    .din4(scale_37_reload),
    .din5(scale_45_reload),
    .din6(scale_53_reload),
    .din7(scale_61_reload),
    .def(tmp_49_fu_1313_p17),
    .sel(select_ln74_fu_1035_p3),
    .dout(tmp_49_fu_1313_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U372(
    .din0(scale_6_reload),
    .din1(scale_14_reload),
    .din2(scale_22_reload),
    .din3(scale_30_reload),
    .din4(scale_38_reload),
    .din5(scale_46_reload),
    .din6(scale_54_reload),
    .din7(scale_62_reload),
    .def(tmp_58_fu_1353_p17),
    .sel(select_ln74_fu_1035_p3),
    .dout(tmp_58_fu_1353_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U373(
    .din0(scale_7_reload),
    .din1(scale_15_reload),
    .din2(scale_23_reload),
    .din3(scale_31_reload),
    .din4(scale_39_reload),
    .din5(scale_47_reload),
    .din6(scale_55_reload),
    .din7(scale_63_reload),
    .def(tmp_67_fu_1393_p17),
    .sel(select_ln74_fu_1035_p3),
    .dout(tmp_67_fu_1393_p19)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln73_fu_999_p2 == 1'd0))) begin
            i_fu_284 <= select_ln73_fu_1043_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_284 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln73_fu_999_p2 == 1'd0))) begin
            indvar_flatten_fu_288 <= add_ln73_1_fu_1005_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_288 <= 12'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_fu_280 <= 7'd0;
    end else if (((icmp_ln73_reg_2860 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        j_fu_280 <= add_ln74_fu_2112_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln73_reg_2860 <= icmp_ln73_fu_999_p2;
        lshr_ln_reg_2882 <= {{select_ln74_fu_1035_p3[5:3]}};
        lshr_ln_reg_2882_pp0_iter1_reg <= lshr_ln_reg_2882;
        select_ln74_reg_2864 <= select_ln74_fu_1035_p3;
        select_ln77_27_reg_3057 <= select_ln77_27_fu_2646_p3;
        select_ln77_31_reg_3062 <= select_ln77_31_fu_2804_p3;
        tmp_11_reg_2940 <= tmp_11_fu_1135_p19;
        tmp_19_reg_2945 <= {{select_ln74_fu_1035_p3[5:2]}};
        tmp_1_reg_2930 <= tmp_1_fu_1085_p19;
        tmp_21_reg_2957 <= tmp_21_fu_1189_p19;
        tmp_30_reg_2962 <= tmp_30_fu_1229_p19;
        tmp_39_reg_2972 <= tmp_39_fu_1273_p19;
        tmp_49_reg_2977 <= tmp_49_fu_1313_p19;
        tmp_58_reg_2982 <= tmp_58_fu_1353_p19;
        tmp_67_reg_2987 <= tmp_67_fu_1393_p19;
        tmp_9_reg_2935 <= {{select_ln74_fu_1035_p3[5:1]}};
        trunc_ln74_1_reg_2967 <= trunc_ln74_1_fu_1269_p1;
        trunc_ln74_reg_2951 <= trunc_ln74_fu_1185_p1;
        trunc_ln74_reg_2951_pp0_iter1_reg <= trunc_ln74_reg_2951;
        trunc_ln77_reg_2870 <= trunc_ln77_fu_1051_p1;
        trunc_ln77_reg_2870_pp0_iter1_reg <= trunc_ln77_reg_2870;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        select_ln77_11_reg_3032 <= select_ln77_11_fu_1938_p3;
        select_ln77_15_reg_3037 <= select_ln77_15_fu_2096_p3;
        tmp_47_reg_3042 <= zext_ln73_fu_1761_p1[32'd1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        select_ln77_19_reg_3047 <= select_ln77_19_fu_2300_p3;
        select_ln77_23_reg_3052 <= select_ln77_23_fu_2458_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        select_ln77_3_reg_2992 <= select_ln77_3_fu_1594_p3;
        select_ln77_7_reg_2997 <= select_ln77_7_fu_1753_p3;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_reg_3022 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_reg_3017 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_reg_3012 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load_reg_3007 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load_reg_3002 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_reg_3027 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C_address0_local = zext_ln77_16_fu_2834_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_address0_local = zext_ln77_14_fu_2491_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        C_address0_local = zext_ln77_12_fu_2145_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        C_address0_local = zext_ln77_10_fu_1783_p1;
    end else begin
        C_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C_address1_local = zext_ln77_15_fu_2821_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_address1_local = zext_ln77_13_fu_2475_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        C_address1_local = zext_ln77_11_fu_2132_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        C_address1_local = zext_ln77_8_fu_1770_p1;
    end else begin
        C_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_ce0_local = 1'b1;
    end else begin
        C_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_ce1_local = 1'b1;
    end else begin
        C_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C_d0_local = select_ln77_31_reg_3062;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_d0_local = select_ln77_23_reg_3052;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        C_d0_local = select_ln77_15_reg_3037;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        C_d0_local = select_ln77_7_reg_2997;
    end else begin
        C_d0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C_d1_local = select_ln77_27_reg_3057;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_d1_local = select_ln77_19_reg_3047;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        C_d1_local = select_ln77_11_reg_3032;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        C_d1_local = select_ln77_3_reg_2992;
    end else begin
        C_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln73_reg_2860 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln73_reg_2860 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_we0_local = 1'b1;
    end else begin
        C_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln73_reg_2860 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln73_reg_2860 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_we1_local = 1'b1;
    end else begin
        C_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln73_reg_2860 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 9'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_284;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 12'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_288;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 7'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_280;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_853_p0 = sext_ln77_13_fu_2500_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_853_p0 = sext_ln77_9_fu_2154_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_853_p0 = sext_ln77_5_fu_1792_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_853_p0 = sext_ln77_1_fu_1448_p1;
    end else begin
        grp_fu_853_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_853_p1 = sext_ln77_12_fu_2496_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_853_p1 = sext_ln77_8_fu_2150_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_853_p1 = sext_ln77_4_fu_1788_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_853_p1 = sext_ln77_fu_1443_p1;
    end else begin
        grp_fu_853_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_857_p0 = sext_ln77_15_fu_2658_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_857_p0 = sext_ln77_11_fu_2312_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_857_p0 = sext_ln77_7_fu_1950_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_857_p0 = sext_ln77_3_fu_1607_p1;
    end else begin
        grp_fu_857_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_857_p1 = sext_ln77_14_fu_2654_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_857_p1 = sext_ln77_10_fu_2308_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_857_p1 = sext_ln77_6_fu_1946_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_857_p1 = sext_ln77_2_fu_1602_p1;
    end else begin
        grp_fu_857_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_address0 = C_address0_local;

assign C_address1 = C_address1_local;

assign C_ce0 = C_ce0_local;

assign C_ce1 = C_ce1_local;

assign C_d0 = C_d0_local;

assign C_d1 = C_d1_local;

assign C_we0 = C_we0_local;

assign C_we1 = C_we1_local;

assign add_ln73_1_fu_1005_p2 = (ap_sig_allocacmp_indvar_flatten_load + 12'd1);

assign add_ln73_fu_1021_p2 = (ap_sig_allocacmp_i_load + 9'd1);

assign add_ln74_fu_2112_p2 = (zext_ln73_fu_1761_p1 + 7'd8);

assign add_ln77_1_fu_1623_p2 = (grp_fu_929_p4 + zext_ln77_1_fu_1619_p1);

assign add_ln77_2_fu_1808_p2 = (grp_fu_869_p4 + zext_ln77_2_fu_1804_p1);

assign add_ln77_3_fu_1966_p2 = (grp_fu_929_p4 + zext_ln77_3_fu_1962_p1);

assign add_ln77_4_fu_2170_p2 = (grp_fu_869_p4 + zext_ln77_4_fu_2166_p1);

assign add_ln77_5_fu_2328_p2 = (grp_fu_929_p4 + zext_ln77_5_fu_2324_p1);

assign add_ln77_6_fu_2516_p2 = (grp_fu_869_p4 + zext_ln77_6_fu_2512_p1);

assign add_ln77_7_fu_2674_p2 = (grp_fu_929_p4 + zext_ln77_7_fu_2670_p1);

assign add_ln77_8_fu_1764_p3 = {{trunc_ln77_reg_2870}, {select_ln74_reg_2864}};

assign add_ln77_fu_1464_p2 = (grp_fu_869_p4 + zext_ln77_fu_1460_p1);

assign and_ln77_10_fu_1715_p2 = (tmp_15_fu_1629_p3 & select_ln77_5_fu_1677_p3);

assign and_ln77_11_fu_1733_p2 = (xor_ln77_9_fu_1727_p2 & grp_fu_921_p3);

assign and_ln77_12_fu_1828_p2 = (xor_ln77_10_fu_1822_p2 & tmp_24_fu_1796_p3);

assign and_ln77_13_fu_1856_p2 = (xor_ln77_11_fu_1850_p2 & grp_fu_895_p2);

assign and_ln77_14_fu_1870_p2 = (grp_fu_909_p2 & and_ln77_12_fu_1828_p2);

assign and_ln77_15_fu_1894_p2 = (xor_ln77_13_fu_1888_p2 & or_ln77_4_fu_1882_p2);

assign and_ln77_16_fu_1900_p2 = (tmp_25_fu_1814_p3 & select_ln77_9_fu_1862_p3);

assign and_ln77_17_fu_1918_p2 = (xor_ln77_14_fu_1912_p2 & grp_fu_861_p3);

assign and_ln77_18_fu_1986_p2 = (xor_ln77_15_fu_1980_p2 & tmp_33_fu_1954_p3);

assign and_ln77_19_fu_2014_p2 = (xor_ln77_16_fu_2008_p2 & grp_fu_955_p2);

assign and_ln77_1_fu_1512_p2 = (xor_ln77_1_fu_1506_p2 & grp_fu_895_p2);

assign and_ln77_20_fu_2028_p2 = (grp_fu_969_p2 & and_ln77_18_fu_1986_p2);

assign and_ln77_21_fu_2052_p2 = (xor_ln77_18_fu_2046_p2 & or_ln77_6_fu_2040_p2);

assign and_ln77_22_fu_2058_p2 = (tmp_34_fu_1972_p3 & select_ln77_13_fu_2020_p3);

assign and_ln77_23_fu_2076_p2 = (xor_ln77_19_fu_2070_p2 & grp_fu_921_p3);

assign and_ln77_24_fu_2190_p2 = (xor_ln77_20_fu_2184_p2 & tmp_42_fu_2158_p3);

assign and_ln77_25_fu_2218_p2 = (xor_ln77_21_fu_2212_p2 & grp_fu_895_p2);

assign and_ln77_26_fu_2232_p2 = (grp_fu_909_p2 & and_ln77_24_fu_2190_p2);

assign and_ln77_27_fu_2256_p2 = (xor_ln77_23_fu_2250_p2 & or_ln77_8_fu_2244_p2);

assign and_ln77_28_fu_2262_p2 = (tmp_43_fu_2176_p3 & select_ln77_17_fu_2224_p3);

assign and_ln77_29_fu_2280_p2 = (xor_ln77_24_fu_2274_p2 & grp_fu_861_p3);

assign and_ln77_2_fu_1526_p2 = (grp_fu_909_p2 & and_ln77_fu_1484_p2);

assign and_ln77_30_fu_2348_p2 = (xor_ln77_25_fu_2342_p2 & tmp_52_fu_2316_p3);

assign and_ln77_31_fu_2376_p2 = (xor_ln77_26_fu_2370_p2 & grp_fu_955_p2);

assign and_ln77_32_fu_2390_p2 = (grp_fu_969_p2 & and_ln77_30_fu_2348_p2);

assign and_ln77_33_fu_2414_p2 = (xor_ln77_28_fu_2408_p2 & or_ln77_10_fu_2402_p2);

assign and_ln77_34_fu_2420_p2 = (tmp_53_fu_2334_p3 & select_ln77_21_fu_2382_p3);

assign and_ln77_35_fu_2438_p2 = (xor_ln77_29_fu_2432_p2 & grp_fu_921_p3);

assign and_ln77_36_fu_2536_p2 = (xor_ln77_30_fu_2530_p2 & tmp_61_fu_2504_p3);

assign and_ln77_37_fu_2564_p2 = (xor_ln77_31_fu_2558_p2 & grp_fu_895_p2);

assign and_ln77_38_fu_2578_p2 = (grp_fu_909_p2 & and_ln77_36_fu_2536_p2);

assign and_ln77_39_fu_2602_p2 = (xor_ln77_33_fu_2596_p2 & or_ln77_12_fu_2590_p2);

assign and_ln77_3_fu_1550_p2 = (xor_ln77_3_fu_1544_p2 & or_ln77_fu_1538_p2);

assign and_ln77_40_fu_2608_p2 = (tmp_62_fu_2522_p3 & select_ln77_25_fu_2570_p3);

assign and_ln77_41_fu_2626_p2 = (xor_ln77_34_fu_2620_p2 & grp_fu_861_p3);

assign and_ln77_42_fu_2694_p2 = (xor_ln77_35_fu_2688_p2 & tmp_70_fu_2662_p3);

assign and_ln77_43_fu_2722_p2 = (xor_ln77_36_fu_2716_p2 & grp_fu_955_p2);

assign and_ln77_44_fu_2736_p2 = (grp_fu_969_p2 & and_ln77_42_fu_2694_p2);

assign and_ln77_45_fu_2760_p2 = (xor_ln77_38_fu_2754_p2 & or_ln77_14_fu_2748_p2);

assign and_ln77_46_fu_2766_p2 = (tmp_71_fu_2680_p3 & select_ln77_29_fu_2728_p3);

assign and_ln77_47_fu_2784_p2 = (xor_ln77_39_fu_2778_p2 & grp_fu_921_p3);

assign and_ln77_4_fu_1556_p2 = (tmp_5_fu_1470_p3 & select_ln77_1_fu_1518_p3);

assign and_ln77_5_fu_1574_p2 = (xor_ln77_4_fu_1568_p2 & grp_fu_861_p3);

assign and_ln77_6_fu_1643_p2 = (xor_ln77_5_fu_1637_p2 & tmp_14_fu_1611_p3);

assign and_ln77_7_fu_1671_p2 = (xor_ln77_6_fu_1665_p2 & grp_fu_955_p2);

assign and_ln77_8_fu_1685_p2 = (grp_fu_969_p2 & and_ln77_6_fu_1643_p2);

assign and_ln77_9_fu_1709_p2 = (xor_ln77_8_fu_1703_p2 & or_ln77_2_fu_1697_p2);

assign and_ln77_fu_1484_p2 = (xor_ln77_fu_1478_p2 & tmp_4_fu_1452_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ap_ready = ap_ready_sig;

assign grp_fu_861_p3 = grp_fu_853_p2[32'd47];

assign grp_fu_869_p4 = {{grp_fu_853_p2[39:16]}};

assign grp_fu_879_p3 = grp_fu_853_p2[32'd15];

assign grp_fu_887_p3 = {{grp_fu_853_p2[47:41]}};

assign grp_fu_895_p2 = ((grp_fu_887_p3 == 7'd127) ? 1'b1 : 1'b0);

assign grp_fu_901_p3 = {{grp_fu_853_p2[47:40]}};

assign grp_fu_909_p2 = ((grp_fu_901_p3 == 8'd255) ? 1'b1 : 1'b0);

assign grp_fu_915_p2 = ((grp_fu_901_p3 == 8'd0) ? 1'b1 : 1'b0);

assign grp_fu_921_p3 = grp_fu_857_p2[32'd47];

assign grp_fu_929_p4 = {{grp_fu_857_p2[39:16]}};

assign grp_fu_939_p3 = grp_fu_857_p2[32'd15];

assign grp_fu_947_p3 = {{grp_fu_857_p2[47:41]}};

assign grp_fu_955_p2 = ((grp_fu_947_p3 == 7'd127) ? 1'b1 : 1'b0);

assign grp_fu_961_p3 = {{grp_fu_857_p2[47:40]}};

assign grp_fu_969_p2 = ((grp_fu_961_p3 == 8'd255) ? 1'b1 : 1'b0);

assign grp_fu_975_p2 = ((grp_fu_961_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln73_fu_999_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 12'd2048) ? 1'b1 : 1'b0);

assign lshr_ln_fu_1055_p4 = {{select_ln74_fu_1035_p3[5:3]}};

assign or_ln77_10_fu_2402_p2 = (xor_ln77_27_fu_2396_p2 | tmp_53_fu_2334_p3);

assign or_ln77_11_fu_2452_p2 = (and_ln77_35_fu_2438_p2 | and_ln77_33_fu_2414_p2);

assign or_ln77_12_fu_2590_p2 = (xor_ln77_32_fu_2584_p2 | tmp_62_fu_2522_p3);

assign or_ln77_13_fu_2640_p2 = (and_ln77_41_fu_2626_p2 | and_ln77_39_fu_2602_p2);

assign or_ln77_14_fu_2748_p2 = (xor_ln77_37_fu_2742_p2 | tmp_71_fu_2680_p3);

assign or_ln77_15_fu_2798_p2 = (and_ln77_47_fu_2784_p2 | and_ln77_45_fu_2760_p2);

assign or_ln77_16_fu_1562_p2 = (and_ln77_4_fu_1556_p2 | and_ln77_2_fu_1526_p2);

assign or_ln77_17_fu_1721_p2 = (and_ln77_8_fu_1685_p2 | and_ln77_10_fu_1715_p2);

assign or_ln77_18_fu_1906_p2 = (and_ln77_16_fu_1900_p2 | and_ln77_14_fu_1870_p2);

assign or_ln77_19_fu_2064_p2 = (and_ln77_22_fu_2058_p2 | and_ln77_20_fu_2028_p2);

assign or_ln77_1_fu_1588_p2 = (and_ln77_5_fu_1574_p2 | and_ln77_3_fu_1550_p2);

assign or_ln77_20_fu_2268_p2 = (and_ln77_28_fu_2262_p2 | and_ln77_26_fu_2232_p2);

assign or_ln77_21_fu_2426_p2 = (and_ln77_34_fu_2420_p2 | and_ln77_32_fu_2390_p2);

assign or_ln77_22_fu_2614_p2 = (and_ln77_40_fu_2608_p2 | and_ln77_38_fu_2578_p2);

assign or_ln77_23_fu_2772_p2 = (and_ln77_46_fu_2766_p2 | and_ln77_44_fu_2736_p2);

assign or_ln77_2_fu_1697_p2 = (xor_ln77_7_fu_1691_p2 | tmp_15_fu_1629_p3);

assign or_ln77_3_fu_1747_p2 = (and_ln77_9_fu_1709_p2 | and_ln77_11_fu_1733_p2);

assign or_ln77_4_fu_1882_p2 = (xor_ln77_12_fu_1876_p2 | tmp_25_fu_1814_p3);

assign or_ln77_5_fu_1932_p2 = (and_ln77_17_fu_1918_p2 | and_ln77_15_fu_1894_p2);

assign or_ln77_6_fu_2040_p2 = (xor_ln77_17_fu_2034_p2 | tmp_34_fu_1972_p3);

assign or_ln77_7_fu_2090_p2 = (and_ln77_23_fu_2076_p2 | and_ln77_21_fu_2052_p2);

assign or_ln77_8_fu_2244_p2 = (xor_ln77_22_fu_2238_p2 | tmp_43_fu_2176_p3);

assign or_ln77_9_fu_2294_p2 = (and_ln77_29_fu_2280_p2 | and_ln77_27_fu_2256_p2);

assign or_ln77_fu_1538_p2 = (xor_ln77_2_fu_1532_p2 | tmp_5_fu_1470_p3);

assign select_ln73_fu_1043_p3 = ((tmp_fu_1027_p3[0:0] == 1'b1) ? add_ln73_fu_1021_p2 : ap_sig_allocacmp_i_load);

assign select_ln74_fu_1035_p3 = ((tmp_fu_1027_p3[0:0] == 1'b1) ? 6'd0 : trunc_ln73_fu_1017_p1);

assign select_ln77_10_fu_1924_p3 = ((and_ln77_15_fu_1894_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln77_11_fu_1938_p3 = ((or_ln77_5_fu_1932_p2[0:0] == 1'b1) ? select_ln77_10_fu_1924_p3 : add_ln77_2_fu_1808_p2);

assign select_ln77_12_fu_2000_p3 = ((and_ln77_18_fu_1986_p2[0:0] == 1'b1) ? grp_fu_969_p2 : grp_fu_975_p2);

assign select_ln77_13_fu_2020_p3 = ((and_ln77_18_fu_1986_p2[0:0] == 1'b1) ? and_ln77_19_fu_2014_p2 : grp_fu_969_p2);

assign select_ln77_14_fu_2082_p3 = ((and_ln77_21_fu_2052_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln77_15_fu_2096_p3 = ((or_ln77_7_fu_2090_p2[0:0] == 1'b1) ? select_ln77_14_fu_2082_p3 : add_ln77_3_fu_1966_p2);

assign select_ln77_16_fu_2204_p3 = ((and_ln77_24_fu_2190_p2[0:0] == 1'b1) ? grp_fu_909_p2 : grp_fu_915_p2);

assign select_ln77_17_fu_2224_p3 = ((and_ln77_24_fu_2190_p2[0:0] == 1'b1) ? and_ln77_25_fu_2218_p2 : grp_fu_909_p2);

assign select_ln77_18_fu_2286_p3 = ((and_ln77_27_fu_2256_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln77_19_fu_2300_p3 = ((or_ln77_9_fu_2294_p2[0:0] == 1'b1) ? select_ln77_18_fu_2286_p3 : add_ln77_4_fu_2170_p2);

assign select_ln77_1_fu_1518_p3 = ((and_ln77_fu_1484_p2[0:0] == 1'b1) ? and_ln77_1_fu_1512_p2 : grp_fu_909_p2);

assign select_ln77_20_fu_2362_p3 = ((and_ln77_30_fu_2348_p2[0:0] == 1'b1) ? grp_fu_969_p2 : grp_fu_975_p2);

assign select_ln77_21_fu_2382_p3 = ((and_ln77_30_fu_2348_p2[0:0] == 1'b1) ? and_ln77_31_fu_2376_p2 : grp_fu_969_p2);

assign select_ln77_22_fu_2444_p3 = ((and_ln77_33_fu_2414_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln77_23_fu_2458_p3 = ((or_ln77_11_fu_2452_p2[0:0] == 1'b1) ? select_ln77_22_fu_2444_p3 : add_ln77_5_fu_2328_p2);

assign select_ln77_24_fu_2550_p3 = ((and_ln77_36_fu_2536_p2[0:0] == 1'b1) ? grp_fu_909_p2 : grp_fu_915_p2);

assign select_ln77_25_fu_2570_p3 = ((and_ln77_36_fu_2536_p2[0:0] == 1'b1) ? and_ln77_37_fu_2564_p2 : grp_fu_909_p2);

assign select_ln77_26_fu_2632_p3 = ((and_ln77_39_fu_2602_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln77_27_fu_2646_p3 = ((or_ln77_13_fu_2640_p2[0:0] == 1'b1) ? select_ln77_26_fu_2632_p3 : add_ln77_6_fu_2516_p2);

assign select_ln77_28_fu_2708_p3 = ((and_ln77_42_fu_2694_p2[0:0] == 1'b1) ? grp_fu_969_p2 : grp_fu_975_p2);

assign select_ln77_29_fu_2728_p3 = ((and_ln77_42_fu_2694_p2[0:0] == 1'b1) ? and_ln77_43_fu_2722_p2 : grp_fu_969_p2);

assign select_ln77_2_fu_1580_p3 = ((and_ln77_3_fu_1550_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln77_30_fu_2790_p3 = ((and_ln77_45_fu_2760_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln77_31_fu_2804_p3 = ((or_ln77_15_fu_2798_p2[0:0] == 1'b1) ? select_ln77_30_fu_2790_p3 : add_ln77_7_fu_2674_p2);

assign select_ln77_3_fu_1594_p3 = ((or_ln77_1_fu_1588_p2[0:0] == 1'b1) ? select_ln77_2_fu_1580_p3 : add_ln77_fu_1464_p2);

assign select_ln77_4_fu_1657_p3 = ((and_ln77_6_fu_1643_p2[0:0] == 1'b1) ? grp_fu_969_p2 : grp_fu_975_p2);

assign select_ln77_5_fu_1677_p3 = ((and_ln77_6_fu_1643_p2[0:0] == 1'b1) ? and_ln77_7_fu_1671_p2 : grp_fu_969_p2);

assign select_ln77_6_fu_1739_p3 = ((and_ln77_9_fu_1709_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln77_7_fu_1753_p3 = ((or_ln77_3_fu_1747_p2[0:0] == 1'b1) ? select_ln77_6_fu_1739_p3 : add_ln77_1_fu_1623_p2);

assign select_ln77_8_fu_1842_p3 = ((and_ln77_12_fu_1828_p2[0:0] == 1'b1) ? grp_fu_909_p2 : grp_fu_915_p2);

assign select_ln77_9_fu_1862_p3 = ((and_ln77_12_fu_1828_p2[0:0] == 1'b1) ? and_ln77_13_fu_1856_p2 : grp_fu_909_p2);

assign select_ln77_fu_1498_p3 = ((and_ln77_fu_1484_p2[0:0] == 1'b1) ? grp_fu_909_p2 : grp_fu_915_p2);

assign sext_ln77_10_fu_2308_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_reg_3017);

assign sext_ln77_11_fu_2312_p1 = $signed(tmp_49_reg_2977);

assign sext_ln77_12_fu_2496_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_reg_3022);

assign sext_ln77_13_fu_2500_p1 = $signed(tmp_58_reg_2982);

assign sext_ln77_14_fu_2654_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_reg_3027);

assign sext_ln77_15_fu_2658_p1 = $signed(tmp_67_reg_2987);

assign sext_ln77_1_fu_1448_p1 = $signed(tmp_1_reg_2930);

assign sext_ln77_2_fu_1602_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0);

assign sext_ln77_3_fu_1607_p1 = $signed(tmp_11_reg_2940);

assign sext_ln77_4_fu_1788_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load_reg_3002);

assign sext_ln77_5_fu_1792_p1 = $signed(tmp_21_reg_2957);

assign sext_ln77_6_fu_1946_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load_reg_3007);

assign sext_ln77_7_fu_1950_p1 = $signed(tmp_30_reg_2962);

assign sext_ln77_8_fu_2150_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_reg_3012);

assign sext_ln77_9_fu_2154_p1 = $signed(tmp_39_reg_2972);

assign sext_ln77_fu_1443_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0);

assign tmp_10_fu_1775_p4 = {{{trunc_ln77_reg_2870}, {tmp_9_reg_2935}}, {1'd1}};

assign tmp_11_fu_1135_p17 = 'bx;

assign tmp_14_fu_1611_p3 = grp_fu_857_p2[32'd39];

assign tmp_15_fu_1629_p3 = add_ln77_1_fu_1623_p2[32'd23];

assign tmp_16_fu_1649_p3 = grp_fu_857_p2[32'd40];

assign tmp_1_fu_1085_p17 = 'bx;

assign tmp_20_fu_2123_p5 = {{{{trunc_ln77_reg_2870}, {tmp_19_reg_2945}}, {1'd1}}, {trunc_ln74_reg_2951}};

assign tmp_21_fu_1189_p17 = 'bx;

assign tmp_24_fu_1796_p3 = grp_fu_853_p2[32'd39];

assign tmp_25_fu_1814_p3 = add_ln77_2_fu_1808_p2[32'd23];

assign tmp_26_fu_1834_p3 = grp_fu_853_p2[32'd40];

assign tmp_29_fu_2137_p4 = {{{trunc_ln77_reg_2870}, {tmp_19_reg_2945}}, {2'd3}};

assign tmp_30_fu_1229_p17 = 'bx;

assign tmp_33_fu_1954_p3 = grp_fu_857_p2[32'd39];

assign tmp_34_fu_1972_p3 = add_ln77_3_fu_1966_p2[32'd23];

assign tmp_35_fu_1992_p3 = grp_fu_857_p2[32'd40];

assign tmp_38_fu_2466_p5 = {{{{trunc_ln77_reg_2870}, {lshr_ln_reg_2882}}, {1'd1}}, {trunc_ln74_1_reg_2967}};

assign tmp_39_fu_1273_p17 = 'bx;

assign tmp_42_fu_2158_p3 = grp_fu_853_p2[32'd39];

assign tmp_43_fu_2176_p3 = add_ln77_4_fu_2170_p2[32'd23];

assign tmp_44_fu_2196_p3 = grp_fu_853_p2[32'd40];

assign tmp_48_fu_2480_p6 = {{{{{trunc_ln77_reg_2870}, {lshr_ln_reg_2882}}, {1'd1}}, {tmp_47_reg_3042}}, {1'd1}};

assign tmp_49_fu_1313_p17 = 'bx;

assign tmp_4_fu_1452_p3 = grp_fu_853_p2[32'd39];

assign tmp_52_fu_2316_p3 = grp_fu_857_p2[32'd39];

assign tmp_53_fu_2334_p3 = add_ln77_5_fu_2328_p2[32'd23];

assign tmp_54_fu_2354_p3 = grp_fu_857_p2[32'd40];

assign tmp_57_fu_2812_p5 = {{{{trunc_ln77_reg_2870_pp0_iter1_reg}, {lshr_ln_reg_2882_pp0_iter1_reg}}, {2'd3}}, {trunc_ln74_reg_2951_pp0_iter1_reg}};

assign tmp_58_fu_1353_p17 = 'bx;

assign tmp_5_fu_1470_p3 = add_ln77_fu_1464_p2[32'd23];

assign tmp_61_fu_2504_p3 = grp_fu_853_p2[32'd39];

assign tmp_62_fu_2522_p3 = add_ln77_6_fu_2516_p2[32'd23];

assign tmp_63_fu_2542_p3 = grp_fu_853_p2[32'd40];

assign tmp_66_fu_2826_p4 = {{{trunc_ln77_reg_2870_pp0_iter1_reg}, {lshr_ln_reg_2882_pp0_iter1_reg}}, {3'd7}};

assign tmp_67_fu_1393_p17 = 'bx;

assign tmp_6_fu_1490_p3 = grp_fu_853_p2[32'd40];

assign tmp_70_fu_2662_p3 = grp_fu_857_p2[32'd39];

assign tmp_71_fu_2680_p3 = add_ln77_7_fu_2674_p2[32'd23];

assign tmp_72_fu_2700_p3 = grp_fu_857_p2[32'd40];

assign tmp_fu_1027_p3 = ap_sig_allocacmp_j_load[32'd6];

assign tmp_s_fu_1065_p3 = {{trunc_ln77_fu_1051_p1}, {lshr_ln_fu_1055_p4}};

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 = zext_ln77_9_fu_1073_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 = zext_ln77_9_fu_1073_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 = zext_ln77_9_fu_1073_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 = zext_ln77_9_fu_1073_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 = zext_ln77_9_fu_1073_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 = zext_ln77_9_fu_1073_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 = zext_ln77_9_fu_1073_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 = zext_ln77_9_fu_1073_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local;

assign trunc_ln73_fu_1017_p1 = ap_sig_allocacmp_j_load[5:0];

assign trunc_ln74_1_fu_1269_p1 = select_ln74_fu_1035_p3[1:0];

assign trunc_ln74_fu_1185_p1 = select_ln74_fu_1035_p3[0:0];

assign trunc_ln77_fu_1051_p1 = select_ln73_fu_1043_p3[7:0];

assign xor_ln77_10_fu_1822_p2 = (tmp_25_fu_1814_p3 ^ 1'd1);

assign xor_ln77_11_fu_1850_p2 = (tmp_26_fu_1834_p3 ^ 1'd1);

assign xor_ln77_12_fu_1876_p2 = (select_ln77_8_fu_1842_p3 ^ 1'd1);

assign xor_ln77_13_fu_1888_p2 = (grp_fu_861_p3 ^ 1'd1);

assign xor_ln77_14_fu_1912_p2 = (or_ln77_18_fu_1906_p2 ^ 1'd1);

assign xor_ln77_15_fu_1980_p2 = (tmp_34_fu_1972_p3 ^ 1'd1);

assign xor_ln77_16_fu_2008_p2 = (tmp_35_fu_1992_p3 ^ 1'd1);

assign xor_ln77_17_fu_2034_p2 = (select_ln77_12_fu_2000_p3 ^ 1'd1);

assign xor_ln77_18_fu_2046_p2 = (grp_fu_921_p3 ^ 1'd1);

assign xor_ln77_19_fu_2070_p2 = (or_ln77_19_fu_2064_p2 ^ 1'd1);

assign xor_ln77_1_fu_1506_p2 = (tmp_6_fu_1490_p3 ^ 1'd1);

assign xor_ln77_20_fu_2184_p2 = (tmp_43_fu_2176_p3 ^ 1'd1);

assign xor_ln77_21_fu_2212_p2 = (tmp_44_fu_2196_p3 ^ 1'd1);

assign xor_ln77_22_fu_2238_p2 = (select_ln77_16_fu_2204_p3 ^ 1'd1);

assign xor_ln77_23_fu_2250_p2 = (grp_fu_861_p3 ^ 1'd1);

assign xor_ln77_24_fu_2274_p2 = (or_ln77_20_fu_2268_p2 ^ 1'd1);

assign xor_ln77_25_fu_2342_p2 = (tmp_53_fu_2334_p3 ^ 1'd1);

assign xor_ln77_26_fu_2370_p2 = (tmp_54_fu_2354_p3 ^ 1'd1);

assign xor_ln77_27_fu_2396_p2 = (select_ln77_20_fu_2362_p3 ^ 1'd1);

assign xor_ln77_28_fu_2408_p2 = (grp_fu_921_p3 ^ 1'd1);

assign xor_ln77_29_fu_2432_p2 = (or_ln77_21_fu_2426_p2 ^ 1'd1);

assign xor_ln77_2_fu_1532_p2 = (select_ln77_fu_1498_p3 ^ 1'd1);

assign xor_ln77_30_fu_2530_p2 = (tmp_62_fu_2522_p3 ^ 1'd1);

assign xor_ln77_31_fu_2558_p2 = (tmp_63_fu_2542_p3 ^ 1'd1);

assign xor_ln77_32_fu_2584_p2 = (select_ln77_24_fu_2550_p3 ^ 1'd1);

assign xor_ln77_33_fu_2596_p2 = (grp_fu_861_p3 ^ 1'd1);

assign xor_ln77_34_fu_2620_p2 = (or_ln77_22_fu_2614_p2 ^ 1'd1);

assign xor_ln77_35_fu_2688_p2 = (tmp_71_fu_2680_p3 ^ 1'd1);

assign xor_ln77_36_fu_2716_p2 = (tmp_72_fu_2700_p3 ^ 1'd1);

assign xor_ln77_37_fu_2742_p2 = (select_ln77_28_fu_2708_p3 ^ 1'd1);

assign xor_ln77_38_fu_2754_p2 = (grp_fu_921_p3 ^ 1'd1);

assign xor_ln77_39_fu_2778_p2 = (or_ln77_23_fu_2772_p2 ^ 1'd1);

assign xor_ln77_3_fu_1544_p2 = (grp_fu_861_p3 ^ 1'd1);

assign xor_ln77_4_fu_1568_p2 = (or_ln77_16_fu_1562_p2 ^ 1'd1);

assign xor_ln77_5_fu_1637_p2 = (tmp_15_fu_1629_p3 ^ 1'd1);

assign xor_ln77_6_fu_1665_p2 = (tmp_16_fu_1649_p3 ^ 1'd1);

assign xor_ln77_7_fu_1691_p2 = (select_ln77_4_fu_1657_p3 ^ 1'd1);

assign xor_ln77_8_fu_1703_p2 = (grp_fu_921_p3 ^ 1'd1);

assign xor_ln77_9_fu_1727_p2 = (or_ln77_17_fu_1721_p2 ^ 1'd1);

assign xor_ln77_fu_1478_p2 = (tmp_5_fu_1470_p3 ^ 1'd1);

assign zext_ln73_fu_1761_p1 = select_ln74_reg_2864;

assign zext_ln77_10_fu_1783_p1 = tmp_10_fu_1775_p4;

assign zext_ln77_11_fu_2132_p1 = tmp_20_fu_2123_p5;

assign zext_ln77_12_fu_2145_p1 = tmp_29_fu_2137_p4;

assign zext_ln77_13_fu_2475_p1 = tmp_38_fu_2466_p5;

assign zext_ln77_14_fu_2491_p1 = tmp_48_fu_2480_p6;

assign zext_ln77_15_fu_2821_p1 = tmp_57_fu_2812_p5;

assign zext_ln77_16_fu_2834_p1 = tmp_66_fu_2826_p4;

assign zext_ln77_1_fu_1619_p1 = grp_fu_939_p3;

assign zext_ln77_2_fu_1804_p1 = grp_fu_879_p3;

assign zext_ln77_3_fu_1962_p1 = grp_fu_939_p3;

assign zext_ln77_4_fu_2166_p1 = grp_fu_879_p3;

assign zext_ln77_5_fu_2324_p1 = grp_fu_939_p3;

assign zext_ln77_6_fu_2512_p1 = grp_fu_879_p3;

assign zext_ln77_7_fu_2670_p1 = grp_fu_939_p3;

assign zext_ln77_8_fu_1770_p1 = add_ln77_8_fu_1764_p3;

assign zext_ln77_9_fu_1073_p1 = tmp_s_fu_1065_p3;

assign zext_ln77_fu_1460_p1 = grp_fu_879_p3;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7
