{
  "$schema": "https://vyges.com/schema/v1/vyges-metadata.schema.json",
  "x-version": "1.0.0",
  "name": "vyges/full-adder-ip",
  "version": "1.0.0",
  "description": "A configurable full adder IP with three implementation approaches: simple XOR/AND gates, modular half adder design, and carry lookahead structure for optimal performance and scalability. Includes comprehensive verification with SystemVerilog and Cocotb testbenches.",
  "license": "Apache-2.0",
  "template": "vyges-ip-template@1.0.0",
  "target": [
    "asic",
    "fpga"
  ],
  "design_type": [
    "digital"
  ],
  "maturity": "production",
  "created": "2025-08-15T00:00:00Z",
  "updated": "2025-08-15T00:00:00Z",
  "source": {
    "type": "git",
    "url": "https://github.com/vyges/full-adder-ip",
    "commit": "main",
    "private": false,
    "containsEncryptedPayload": false,
    "indexing": true
  },
  "maintainers": [
    {
      "name": "Vyges Team",
      "email": "team@vyges.com",
      "github": "vyges"
    }
  ],
  "branding": {
    "provider": "Vyges",
    "logo": "https://vyges.com/images/logo.svg",
    "website": "https://vyges.com/catalog/full-adder-ip",
    "usage": "Use of the logo is permitted for attribution or compatibility references only."
  },
  "interfaces": [
    {
      "type": "combinational",
      "direction": "bidirectional",
      "protocol": "Combinational",
      "signals": [
        {
          "name": "clk_i",
          "direction": "input",
          "type": "clock",
          "width": 1,
          "description": "Clock input"
        },
        {
          "name": "reset_n_i",
          "direction": "input",
          "type": "reset",
          "width": 1,
          "description": "Active low reset"
        },
        {
          "name": "a_i",
          "direction": "input",
          "type": "data",
          "width": 1,
          "description": "First input bit"
        },
        {
          "name": "b_i",
          "direction": "input",
          "type": "data",
          "width": 1,
          "description": "Second input bit"
        },
        {
          "name": "cin_i",
          "direction": "input",
          "type": "data",
          "width": 1,
          "description": "Carry input from previous stage"
        },
        {
          "name": "sum_o",
          "direction": "output",
          "type": "data",
          "width": 1,
          "description": "Sum output"
        },
        {
          "name": "cout_o",
          "direction": "output",
          "type": "data",
          "width": 1,
          "description": "Carry output to next stage"
        }
      ]
    }
  ],
  "parameters": [
    {
      "name": "IMPLEMENTATION_TYPE",
      "type": "string",
      "default": "carry_lookahead",
      "description": "Implementation approach for the full adder",
      "enum": [
        "simple",
        "half_adder",
        "carry_lookahead"
      ],
      "required": false
    },
    {
      "name": "GATE_DELAY_PS",
      "type": "int",
      "default": 100,
      "description": "Typical gate delay for timing analysis",
      "range": {
        "min": 50,
        "max": 500
      },
      "units": "picoseconds",
      "required": false
    }
  ],
  "categories": {
    "primary": "arithmetic",
    "secondary": ["basic_logic", "digital"],
    "tags": ["full_adder", "arithmetic", "carry_lookahead", "half_adder", "cocotb", "verification"]
  },
  "community": {
    "issues": "https://github.com/vyges/full-adder-ip/issues",
    "contributions": "https://github.com/vyges/full-adder-ip/pulls",
    "chat": "https://github.com/vyges/full-adder-ip/discussions"
  },
  "test": {
    "coverage": true,
    "testbenches": [
      "systemverilog",
      "cocotb"
    ],
    "simulators": [
      "verilator",
      "iverilog"
    ],
    "status": "passing",
    "synthesis_verification": true,
    "test_cases": [
      {
        "name": "truth_table_verification",
        "description": "Verifies all 8 input combinations produce correct outputs",
        "status": "passing",
        "testbench": "all"
      },
      {
        "name": "timing_analysis",
        "description": "Validates propagation delays meet specifications",
        "status": "passing",
        "testbench": "all"
      },
      {
        "name": "random_input_testing",
        "description": "Random input combinations for stress testing",
        "status": "passing",
        "testbench": [
          "cocotb"
        ]
      },
      {
        "name": "edge_case_testing",
        "description": "Rapid input changes and edge cases",
        "status": "passing",
        "testbench": [
          "cocotb"
        ]
      },
      {
        "name": "reset_functionality",
        "description": "Reset behavior verification",
        "status": "passing",
        "testbench": [
          "cocotb"
        ]
      },
      {
        "name": "coverage_scenarios",
        "description": "Comprehensive coverage scenarios",
        "status": "passing",
        "testbench": [
          "cocotb"
        ]
      },
      {
        "name": "synthesis_verification",
        "description": "Gate-level synthesis and analysis verification",
        "status": "passing",
        "testbench": "yosys"
      }
    ],
    "testbench_details": {
      "systemverilog": {
        "location": "tb/sv_tb/",
        "description": "Simple, direct verification approach",
        "features": [
          "Direct signal manipulation",
          "Manual test case generation",
          "Basic error reporting"
        ],
        "simulators": [
          "icarus",
          "verilator"
        ]
      },
      "cocotb": {
        "location": "tb/cocotb/",
        "description": "Python-based verification with async/await support",
        "features": [
          "Python-based test development",
          "Cross-simulator compatibility",
          "Easy integration with Python libraries",
          "Async/await support"
        ],
        "test_scenarios": [
          "Basic functionality",
          "Random input testing",
          "Edge cases",
          "Reset functionality",
          "Timing analysis",
          "Coverage scenarios"
        ],
        "simulators": [
          "icarus",
          "verilator"
        ]
      }
    }
  },
  "flows": {
    "verilator": {
      "status": "verified"
    },
    "yosys": {
      "status": "verified",
      "synthesis": true,
      "gate_analysis": true,
      "technology_mapping": "ABC"
    }
  },
  "asic": {
    "flavor": "digital",
    "pdks": [
      "sky130B",
      "gf180mcu"
    ],
    "synthesis_tool": "yosys",
    "clock_freq_mhz": 500,
    "constraints": [
      "constraints.sdc"
    ],
    "tools": [
      "yosys"
    ],
    "area_um2": 50,
    "power_mw": 0.1,
    "gate_analysis": {
      "implementations": {
        "carry_lookahead": {
          "primitive_gates": 5,
          "transistors": 32,
          "design_style": "flat",
          "gate_breakdown": {
            "AND": 1,
            "ANDNOT": 1,
            "OR": 1,
            "XNOR": 2
          }
        },
        "simple": {
          "primitive_gates": 5,
          "transistors": 32,
          "design_style": "flat",
          "gate_breakdown": {
            "AND": 1,
            "ANDNOT": 1,
            "OR": 1,
            "XNOR": 2
          }
        },
        "half_adder": {
          "primitive_gates": 7,
          "transistors": 48,
          "design_style": "hierarchical",
          "gate_breakdown": {
            "AND": 1,
            "OR": 1,
            "XOR": 1,
            "half_adder_instances": 2
          }
        }
      },
      "synthesis_flow": {
        "tool": "yosys",
        "technology_mapping": "ABC",
        "standard_cells": [
          "AND",
          "OR",
          "XOR",
          "XNOR",
          "ANDNOT"
        ],
        "analysis_script": "flow/yosys/gate_analysis.py"
      }
    }
  },
  "fpga": {
    "toolchain": "yosys",
    "board": "arty-a7-35",
    "cfu_playground_compatible": true,
    "constraints": [
      "constraints.xdc"
    ],
    "lut_count": 3,
    "ff_count": 0
  },
  "integration": {
    "examples": [
      {
        "target": "simulation",
        "wrapper": "integration/full_adder_wrapper.v",
        "tb": "integration/full_adder_tb.v"
      },
      {
        "target": "fpga",
        "wrapper": "integration/fpga_wrapper.v",
        "tb": "integration/fpga_tb.v"
      },
      {
        "target": "multi_bit_adder",
        "wrapper": "integration/ripple_carry_adder.v",
        "tb": "integration/ripple_carry_adder_tb.v"
      }
    ]
  },
  "automation": {
    "automation_level": "enhanced",
    "minimal_required": [
      "name",
      "version",
      "license",
      "interfaces",
      "template",
      "target",
      "design_type",
      "maturity",
      "description",
      "source",
      "asic",
      "fpga",
      "test",
      "flows"
    ],
    "recommended_for_automation": [
      "parameters",
      "dependencies",
      "toolRequirements",
      "performance",
      "reliability",
      "packaging",
      "community"
    ],
    "blocking_issues": []
  },
  "meta": {
    "template": {
      "generator": "vyges-cli",
      "init_tool": "vyges-cli",
      "template_version": "1.0.0",
      "generated_at": "2025-08-15T00:00:00Z"
    },
    "generated_by": "vyges-cli",
    "schema": {
      "version": "1.0.0",
      "compatible_versions": [
        "1.0.0",
        "1.1.0"
      ],
      "generated_with": "vyges-cli"
    }
  },
  "reliability": {
    "fault_tolerance": "none",
    "error_detection": "none",
    "test_coverage": 100
  },
  "verification": {
    "methodologies": [
      "systemverilog",
      "cocotb"
    ],
    "coverage_types": [
      "functional",
      "code",
      "toggle"
    ],
    "assertions": true,
    "formal_verification": false,
    "waveform_generation": true,
    "cross_simulator_support": true,
    "synthesis_verification": true,
    "gate_level_analysis": true
  }
}