|mips_single_cycle
i_reset => fetch_logic:fetch_instruc.i_Reset
i_reset => register_file:rf.i_RST
i_clock => fetch_logic:fetch_instruc.i_Clock
i_clock => s_mem_addr[0].CLK
i_clock => s_mem_addr[1].CLK
i_clock => s_mem_addr[2].CLK
i_clock => s_mem_addr[3].CLK
i_clock => s_mem_addr[4].CLK
i_clock => s_mem_addr[5].CLK
i_clock => s_mem_addr[6].CLK
i_clock => s_mem_addr[7].CLK
i_clock => s_mem_addr[8].CLK
i_clock => s_mem_addr[9].CLK
i_clock => register_file:rf.i_CLK
i_clock => mem:data_mem.clk
o_CF <= alu32:alu.o_CarryOut
o_OVF <= alu32:alu.o_Overflow
o_ZF <= alu32:alu.o_Zero
o_JAL_OVF <= full_adder_struct_nbit:add_JAL.o_Cout
o_PC[0] <= fetch_logic:fetch_instruc.o_PC[0]
o_PC[1] <= fetch_logic:fetch_instruc.o_PC[1]
o_PC[2] <= fetch_logic:fetch_instruc.o_PC[2]
o_PC[3] <= fetch_logic:fetch_instruc.o_PC[3]
o_PC[4] <= fetch_logic:fetch_instruc.o_PC[4]
o_PC[5] <= fetch_logic:fetch_instruc.o_PC[5]
o_PC[6] <= fetch_logic:fetch_instruc.o_PC[6]
o_PC[7] <= fetch_logic:fetch_instruc.o_PC[7]
o_PC[8] <= fetch_logic:fetch_instruc.o_PC[8]
o_PC[9] <= fetch_logic:fetch_instruc.o_PC[9]
o_PC[10] <= fetch_logic:fetch_instruc.o_PC[10]
o_PC[11] <= fetch_logic:fetch_instruc.o_PC[11]
o_PC[12] <= fetch_logic:fetch_instruc.o_PC[12]
o_PC[13] <= fetch_logic:fetch_instruc.o_PC[13]
o_PC[14] <= fetch_logic:fetch_instruc.o_PC[14]
o_PC[15] <= fetch_logic:fetch_instruc.o_PC[15]
o_PC[16] <= fetch_logic:fetch_instruc.o_PC[16]
o_PC[17] <= fetch_logic:fetch_instruc.o_PC[17]
o_PC[18] <= fetch_logic:fetch_instruc.o_PC[18]
o_PC[19] <= fetch_logic:fetch_instruc.o_PC[19]
o_PC[20] <= fetch_logic:fetch_instruc.o_PC[20]
o_PC[21] <= fetch_logic:fetch_instruc.o_PC[21]
o_PC[22] <= fetch_logic:fetch_instruc.o_PC[22]
o_PC[23] <= fetch_logic:fetch_instruc.o_PC[23]
o_PC[24] <= fetch_logic:fetch_instruc.o_PC[24]
o_PC[25] <= fetch_logic:fetch_instruc.o_PC[25]
o_PC[26] <= fetch_logic:fetch_instruc.o_PC[26]
o_PC[27] <= fetch_logic:fetch_instruc.o_PC[27]
o_PC[28] <= fetch_logic:fetch_instruc.o_PC[28]
o_PC[29] <= fetch_logic:fetch_instruc.o_PC[29]
o_PC[30] <= fetch_logic:fetch_instruc.o_PC[30]
o_PC[31] <= fetch_logic:fetch_instruc.o_PC[31]


|mips_single_cycle|fetch_logic:fetch_instruc
i_Clock => register_nbit:pc.i_CLK
i_Clock => mem:instruc_mem.clk
i_Reset => register_nbit:pc.i_RST
i_IMM[0] => full_adder_struct_nbit:add_IMM.i_B[2]
i_IMM[1] => full_adder_struct_nbit:add_IMM.i_B[3]
i_IMM[2] => full_adder_struct_nbit:add_IMM.i_B[4]
i_IMM[3] => full_adder_struct_nbit:add_IMM.i_B[5]
i_IMM[4] => full_adder_struct_nbit:add_IMM.i_B[6]
i_IMM[5] => full_adder_struct_nbit:add_IMM.i_B[7]
i_IMM[6] => full_adder_struct_nbit:add_IMM.i_B[8]
i_IMM[7] => full_adder_struct_nbit:add_IMM.i_B[9]
i_IMM[8] => full_adder_struct_nbit:add_IMM.i_B[10]
i_IMM[9] => full_adder_struct_nbit:add_IMM.i_B[11]
i_IMM[10] => full_adder_struct_nbit:add_IMM.i_B[12]
i_IMM[11] => full_adder_struct_nbit:add_IMM.i_B[13]
i_IMM[12] => full_adder_struct_nbit:add_IMM.i_B[14]
i_IMM[13] => full_adder_struct_nbit:add_IMM.i_B[15]
i_IMM[14] => full_adder_struct_nbit:add_IMM.i_B[16]
i_IMM[15] => full_adder_struct_nbit:add_IMM.i_B[17]
i_IMM[16] => full_adder_struct_nbit:add_IMM.i_B[18]
i_IMM[17] => full_adder_struct_nbit:add_IMM.i_B[19]
i_IMM[18] => full_adder_struct_nbit:add_IMM.i_B[20]
i_IMM[19] => full_adder_struct_nbit:add_IMM.i_B[21]
i_IMM[20] => full_adder_struct_nbit:add_IMM.i_B[22]
i_IMM[21] => full_adder_struct_nbit:add_IMM.i_B[23]
i_IMM[22] => full_adder_struct_nbit:add_IMM.i_B[24]
i_IMM[23] => full_adder_struct_nbit:add_IMM.i_B[25]
i_IMM[24] => full_adder_struct_nbit:add_IMM.i_B[26]
i_IMM[25] => full_adder_struct_nbit:add_IMM.i_B[27]
i_IMM[26] => full_adder_struct_nbit:add_IMM.i_B[28]
i_IMM[27] => full_adder_struct_nbit:add_IMM.i_B[29]
i_IMM[28] => full_adder_struct_nbit:add_IMM.i_B[30]
i_IMM[29] => full_adder_struct_nbit:add_IMM.i_B[31]
i_IMM[30] => ~NO_FANOUT~
i_IMM[31] => ~NO_FANOUT~
i_Instruc_Curr[0] => mux_2_1_struct:mux2.i_Y[2]
i_Instruc_Curr[1] => mux_2_1_struct:mux2.i_Y[3]
i_Instruc_Curr[2] => mux_2_1_struct:mux2.i_Y[4]
i_Instruc_Curr[3] => mux_2_1_struct:mux2.i_Y[5]
i_Instruc_Curr[4] => mux_2_1_struct:mux2.i_Y[6]
i_Instruc_Curr[5] => mux_2_1_struct:mux2.i_Y[7]
i_Instruc_Curr[6] => mux_2_1_struct:mux2.i_Y[8]
i_Instruc_Curr[7] => mux_2_1_struct:mux2.i_Y[9]
i_Instruc_Curr[8] => mux_2_1_struct:mux2.i_Y[10]
i_Instruc_Curr[9] => mux_2_1_struct:mux2.i_Y[11]
i_Instruc_Curr[10] => mux_2_1_struct:mux2.i_Y[12]
i_Instruc_Curr[11] => mux_2_1_struct:mux2.i_Y[13]
i_Instruc_Curr[12] => mux_2_1_struct:mux2.i_Y[14]
i_Instruc_Curr[13] => mux_2_1_struct:mux2.i_Y[15]
i_Instruc_Curr[14] => mux_2_1_struct:mux2.i_Y[16]
i_Instruc_Curr[15] => mux_2_1_struct:mux2.i_Y[17]
i_Instruc_Curr[16] => mux_2_1_struct:mux2.i_Y[18]
i_Instruc_Curr[17] => mux_2_1_struct:mux2.i_Y[19]
i_Instruc_Curr[18] => mux_2_1_struct:mux2.i_Y[20]
i_Instruc_Curr[19] => mux_2_1_struct:mux2.i_Y[21]
i_Instruc_Curr[20] => mux_2_1_struct:mux2.i_Y[22]
i_Instruc_Curr[21] => mux_2_1_struct:mux2.i_Y[23]
i_Instruc_Curr[22] => mux_2_1_struct:mux2.i_Y[24]
i_Instruc_Curr[23] => mux_2_1_struct:mux2.i_Y[25]
i_Instruc_Curr[24] => mux_2_1_struct:mux2.i_Y[26]
i_Instruc_Curr[25] => mux_2_1_struct:mux2.i_Y[27]
i_BEQ => or2_MS:or_BEQ_BNE.i_A
i_BEQ => sel_BEQ_BNE:selBEQBNE.i_Select[1]
i_BNE => or2_MS:or_BEQ_BNE.i_B
i_BNE => sel_BEQ_BNE:selBEQBNE.i_Select[0]
i_J => or2_MS:or_J.i_A
i_JAL => or2_MS:or_J.i_B
i_JR => mux_2_1_struct:mux3.i_SEL
i_RD1[0] => mux_2_1_struct:mux3.i_Y[0]
i_RD1[1] => mux_2_1_struct:mux3.i_Y[1]
i_RD1[2] => mux_2_1_struct:mux3.i_Y[2]
i_RD1[3] => mux_2_1_struct:mux3.i_Y[3]
i_RD1[4] => mux_2_1_struct:mux3.i_Y[4]
i_RD1[5] => mux_2_1_struct:mux3.i_Y[5]
i_RD1[6] => mux_2_1_struct:mux3.i_Y[6]
i_RD1[7] => mux_2_1_struct:mux3.i_Y[7]
i_RD1[8] => mux_2_1_struct:mux3.i_Y[8]
i_RD1[9] => mux_2_1_struct:mux3.i_Y[9]
i_RD1[10] => mux_2_1_struct:mux3.i_Y[10]
i_RD1[11] => mux_2_1_struct:mux3.i_Y[11]
i_RD1[12] => mux_2_1_struct:mux3.i_Y[12]
i_RD1[13] => mux_2_1_struct:mux3.i_Y[13]
i_RD1[14] => mux_2_1_struct:mux3.i_Y[14]
i_RD1[15] => mux_2_1_struct:mux3.i_Y[15]
i_RD1[16] => mux_2_1_struct:mux3.i_Y[16]
i_RD1[17] => mux_2_1_struct:mux3.i_Y[17]
i_RD1[18] => mux_2_1_struct:mux3.i_Y[18]
i_RD1[19] => mux_2_1_struct:mux3.i_Y[19]
i_RD1[20] => mux_2_1_struct:mux3.i_Y[20]
i_RD1[21] => mux_2_1_struct:mux3.i_Y[21]
i_RD1[22] => mux_2_1_struct:mux3.i_Y[22]
i_RD1[23] => mux_2_1_struct:mux3.i_Y[23]
i_RD1[24] => mux_2_1_struct:mux3.i_Y[24]
i_RD1[25] => mux_2_1_struct:mux3.i_Y[25]
i_RD1[26] => mux_2_1_struct:mux3.i_Y[26]
i_RD1[27] => mux_2_1_struct:mux3.i_Y[27]
i_RD1[28] => mux_2_1_struct:mux3.i_Y[28]
i_RD1[29] => mux_2_1_struct:mux3.i_Y[29]
i_RD1[30] => mux_2_1_struct:mux3.i_Y[30]
i_RD1[31] => mux_2_1_struct:mux3.i_Y[31]
i_Zero_Flag => sel_BEQ_BNE:selBEQBNE.i_Zero_Flag
o_Instruction[0] <= mem:instruc_mem.q[0]
o_Instruction[1] <= mem:instruc_mem.q[1]
o_Instruction[2] <= mem:instruc_mem.q[2]
o_Instruction[3] <= mem:instruc_mem.q[3]
o_Instruction[4] <= mem:instruc_mem.q[4]
o_Instruction[5] <= mem:instruc_mem.q[5]
o_Instruction[6] <= mem:instruc_mem.q[6]
o_Instruction[7] <= mem:instruc_mem.q[7]
o_Instruction[8] <= mem:instruc_mem.q[8]
o_Instruction[9] <= mem:instruc_mem.q[9]
o_Instruction[10] <= mem:instruc_mem.q[10]
o_Instruction[11] <= mem:instruc_mem.q[11]
o_Instruction[12] <= mem:instruc_mem.q[12]
o_Instruction[13] <= mem:instruc_mem.q[13]
o_Instruction[14] <= mem:instruc_mem.q[14]
o_Instruction[15] <= mem:instruc_mem.q[15]
o_Instruction[16] <= mem:instruc_mem.q[16]
o_Instruction[17] <= mem:instruc_mem.q[17]
o_Instruction[18] <= mem:instruc_mem.q[18]
o_Instruction[19] <= mem:instruc_mem.q[19]
o_Instruction[20] <= mem:instruc_mem.q[20]
o_Instruction[21] <= mem:instruc_mem.q[21]
o_Instruction[22] <= mem:instruc_mem.q[22]
o_Instruction[23] <= mem:instruc_mem.q[23]
o_Instruction[24] <= mem:instruc_mem.q[24]
o_Instruction[25] <= mem:instruc_mem.q[25]
o_Instruction[26] <= mem:instruc_mem.q[26]
o_Instruction[27] <= mem:instruc_mem.q[27]
o_Instruction[28] <= mem:instruc_mem.q[28]
o_Instruction[29] <= mem:instruc_mem.q[29]
o_Instruction[30] <= mem:instruc_mem.q[30]
o_Instruction[31] <= mem:instruc_mem.q[31]
o_PC[0] <= register_nbit:pc.o_Q[0]
o_PC[1] <= register_nbit:pc.o_Q[1]
o_PC[2] <= register_nbit:pc.o_Q[2]
o_PC[3] <= register_nbit:pc.o_Q[3]
o_PC[4] <= register_nbit:pc.o_Q[4]
o_PC[5] <= register_nbit:pc.o_Q[5]
o_PC[6] <= register_nbit:pc.o_Q[6]
o_PC[7] <= register_nbit:pc.o_Q[7]
o_PC[8] <= register_nbit:pc.o_Q[8]
o_PC[9] <= register_nbit:pc.o_Q[9]
o_PC[10] <= register_nbit:pc.o_Q[10]
o_PC[11] <= register_nbit:pc.o_Q[11]
o_PC[12] <= register_nbit:pc.o_Q[12]
o_PC[13] <= register_nbit:pc.o_Q[13]
o_PC[14] <= register_nbit:pc.o_Q[14]
o_PC[15] <= register_nbit:pc.o_Q[15]
o_PC[16] <= register_nbit:pc.o_Q[16]
o_PC[17] <= register_nbit:pc.o_Q[17]
o_PC[18] <= register_nbit:pc.o_Q[18]
o_PC[19] <= register_nbit:pc.o_Q[19]
o_PC[20] <= register_nbit:pc.o_Q[20]
o_PC[21] <= register_nbit:pc.o_Q[21]
o_PC[22] <= register_nbit:pc.o_Q[22]
o_PC[23] <= register_nbit:pc.o_Q[23]
o_PC[24] <= register_nbit:pc.o_Q[24]
o_PC[25] <= register_nbit:pc.o_Q[25]
o_PC[26] <= register_nbit:pc.o_Q[26]
o_PC[27] <= register_nbit:pc.o_Q[27]
o_PC[28] <= register_nbit:pc.o_Q[28]
o_PC[29] <= register_nbit:pc.o_Q[29]
o_PC[30] <= register_nbit:pc.o_Q[30]
o_PC[31] <= register_nbit:pc.o_Q[31]


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4
i_A[0] => xor2_MS:GENFOR:0:ab_xor.i_A
i_A[0] => and2_MS:GENFOR:0:ab_and.i_A
i_A[1] => xor2_MS:GENFOR:1:ab_xor.i_A
i_A[1] => and2_MS:GENFOR:1:ab_and.i_A
i_A[2] => xor2_MS:GENFOR:2:ab_xor.i_A
i_A[2] => and2_MS:GENFOR:2:ab_and.i_A
i_A[3] => xor2_MS:GENFOR:3:ab_xor.i_A
i_A[3] => and2_MS:GENFOR:3:ab_and.i_A
i_A[4] => xor2_MS:GENFOR:4:ab_xor.i_A
i_A[4] => and2_MS:GENFOR:4:ab_and.i_A
i_A[5] => xor2_MS:GENFOR:5:ab_xor.i_A
i_A[5] => and2_MS:GENFOR:5:ab_and.i_A
i_A[6] => xor2_MS:GENFOR:6:ab_xor.i_A
i_A[6] => and2_MS:GENFOR:6:ab_and.i_A
i_A[7] => xor2_MS:GENFOR:7:ab_xor.i_A
i_A[7] => and2_MS:GENFOR:7:ab_and.i_A
i_A[8] => xor2_MS:GENFOR:8:ab_xor.i_A
i_A[8] => and2_MS:GENFOR:8:ab_and.i_A
i_A[9] => xor2_MS:GENFOR:9:ab_xor.i_A
i_A[9] => and2_MS:GENFOR:9:ab_and.i_A
i_A[10] => xor2_MS:GENFOR:10:ab_xor.i_A
i_A[10] => and2_MS:GENFOR:10:ab_and.i_A
i_A[11] => xor2_MS:GENFOR:11:ab_xor.i_A
i_A[11] => and2_MS:GENFOR:11:ab_and.i_A
i_A[12] => xor2_MS:GENFOR:12:ab_xor.i_A
i_A[12] => and2_MS:GENFOR:12:ab_and.i_A
i_A[13] => xor2_MS:GENFOR:13:ab_xor.i_A
i_A[13] => and2_MS:GENFOR:13:ab_and.i_A
i_A[14] => xor2_MS:GENFOR:14:ab_xor.i_A
i_A[14] => and2_MS:GENFOR:14:ab_and.i_A
i_A[15] => xor2_MS:GENFOR:15:ab_xor.i_A
i_A[15] => and2_MS:GENFOR:15:ab_and.i_A
i_A[16] => xor2_MS:GENFOR:16:ab_xor.i_A
i_A[16] => and2_MS:GENFOR:16:ab_and.i_A
i_A[17] => xor2_MS:GENFOR:17:ab_xor.i_A
i_A[17] => and2_MS:GENFOR:17:ab_and.i_A
i_A[18] => xor2_MS:GENFOR:18:ab_xor.i_A
i_A[18] => and2_MS:GENFOR:18:ab_and.i_A
i_A[19] => xor2_MS:GENFOR:19:ab_xor.i_A
i_A[19] => and2_MS:GENFOR:19:ab_and.i_A
i_A[20] => xor2_MS:GENFOR:20:ab_xor.i_A
i_A[20] => and2_MS:GENFOR:20:ab_and.i_A
i_A[21] => xor2_MS:GENFOR:21:ab_xor.i_A
i_A[21] => and2_MS:GENFOR:21:ab_and.i_A
i_A[22] => xor2_MS:GENFOR:22:ab_xor.i_A
i_A[22] => and2_MS:GENFOR:22:ab_and.i_A
i_A[23] => xor2_MS:GENFOR:23:ab_xor.i_A
i_A[23] => and2_MS:GENFOR:23:ab_and.i_A
i_A[24] => xor2_MS:GENFOR:24:ab_xor.i_A
i_A[24] => and2_MS:GENFOR:24:ab_and.i_A
i_A[25] => xor2_MS:GENFOR:25:ab_xor.i_A
i_A[25] => and2_MS:GENFOR:25:ab_and.i_A
i_A[26] => xor2_MS:GENFOR:26:ab_xor.i_A
i_A[26] => and2_MS:GENFOR:26:ab_and.i_A
i_A[27] => xor2_MS:GENFOR:27:ab_xor.i_A
i_A[27] => and2_MS:GENFOR:27:ab_and.i_A
i_A[28] => xor2_MS:GENFOR:28:ab_xor.i_A
i_A[28] => and2_MS:GENFOR:28:ab_and.i_A
i_A[29] => xor2_MS:GENFOR:29:ab_xor.i_A
i_A[29] => and2_MS:GENFOR:29:ab_and.i_A
i_A[30] => xor2_MS:GENFOR:30:ab_xor.i_A
i_A[30] => and2_MS:GENFOR:30:ab_and.i_A
i_A[31] => xor2_MS:GENFOR:31:ab_xor.i_A
i_A[31] => and2_MS:GENFOR:31:ab_and.i_A
i_B[0] => xor2_MS:GENFOR:0:ab_xor.i_B
i_B[0] => and2_MS:GENFOR:0:ab_and.i_B
i_B[1] => xor2_MS:GENFOR:1:ab_xor.i_B
i_B[1] => and2_MS:GENFOR:1:ab_and.i_B
i_B[2] => xor2_MS:GENFOR:2:ab_xor.i_B
i_B[2] => and2_MS:GENFOR:2:ab_and.i_B
i_B[3] => xor2_MS:GENFOR:3:ab_xor.i_B
i_B[3] => and2_MS:GENFOR:3:ab_and.i_B
i_B[4] => xor2_MS:GENFOR:4:ab_xor.i_B
i_B[4] => and2_MS:GENFOR:4:ab_and.i_B
i_B[5] => xor2_MS:GENFOR:5:ab_xor.i_B
i_B[5] => and2_MS:GENFOR:5:ab_and.i_B
i_B[6] => xor2_MS:GENFOR:6:ab_xor.i_B
i_B[6] => and2_MS:GENFOR:6:ab_and.i_B
i_B[7] => xor2_MS:GENFOR:7:ab_xor.i_B
i_B[7] => and2_MS:GENFOR:7:ab_and.i_B
i_B[8] => xor2_MS:GENFOR:8:ab_xor.i_B
i_B[8] => and2_MS:GENFOR:8:ab_and.i_B
i_B[9] => xor2_MS:GENFOR:9:ab_xor.i_B
i_B[9] => and2_MS:GENFOR:9:ab_and.i_B
i_B[10] => xor2_MS:GENFOR:10:ab_xor.i_B
i_B[10] => and2_MS:GENFOR:10:ab_and.i_B
i_B[11] => xor2_MS:GENFOR:11:ab_xor.i_B
i_B[11] => and2_MS:GENFOR:11:ab_and.i_B
i_B[12] => xor2_MS:GENFOR:12:ab_xor.i_B
i_B[12] => and2_MS:GENFOR:12:ab_and.i_B
i_B[13] => xor2_MS:GENFOR:13:ab_xor.i_B
i_B[13] => and2_MS:GENFOR:13:ab_and.i_B
i_B[14] => xor2_MS:GENFOR:14:ab_xor.i_B
i_B[14] => and2_MS:GENFOR:14:ab_and.i_B
i_B[15] => xor2_MS:GENFOR:15:ab_xor.i_B
i_B[15] => and2_MS:GENFOR:15:ab_and.i_B
i_B[16] => xor2_MS:GENFOR:16:ab_xor.i_B
i_B[16] => and2_MS:GENFOR:16:ab_and.i_B
i_B[17] => xor2_MS:GENFOR:17:ab_xor.i_B
i_B[17] => and2_MS:GENFOR:17:ab_and.i_B
i_B[18] => xor2_MS:GENFOR:18:ab_xor.i_B
i_B[18] => and2_MS:GENFOR:18:ab_and.i_B
i_B[19] => xor2_MS:GENFOR:19:ab_xor.i_B
i_B[19] => and2_MS:GENFOR:19:ab_and.i_B
i_B[20] => xor2_MS:GENFOR:20:ab_xor.i_B
i_B[20] => and2_MS:GENFOR:20:ab_and.i_B
i_B[21] => xor2_MS:GENFOR:21:ab_xor.i_B
i_B[21] => and2_MS:GENFOR:21:ab_and.i_B
i_B[22] => xor2_MS:GENFOR:22:ab_xor.i_B
i_B[22] => and2_MS:GENFOR:22:ab_and.i_B
i_B[23] => xor2_MS:GENFOR:23:ab_xor.i_B
i_B[23] => and2_MS:GENFOR:23:ab_and.i_B
i_B[24] => xor2_MS:GENFOR:24:ab_xor.i_B
i_B[24] => and2_MS:GENFOR:24:ab_and.i_B
i_B[25] => xor2_MS:GENFOR:25:ab_xor.i_B
i_B[25] => and2_MS:GENFOR:25:ab_and.i_B
i_B[26] => xor2_MS:GENFOR:26:ab_xor.i_B
i_B[26] => and2_MS:GENFOR:26:ab_and.i_B
i_B[27] => xor2_MS:GENFOR:27:ab_xor.i_B
i_B[27] => and2_MS:GENFOR:27:ab_and.i_B
i_B[28] => xor2_MS:GENFOR:28:ab_xor.i_B
i_B[28] => and2_MS:GENFOR:28:ab_and.i_B
i_B[29] => xor2_MS:GENFOR:29:ab_xor.i_B
i_B[29] => and2_MS:GENFOR:29:ab_and.i_B
i_B[30] => xor2_MS:GENFOR:30:ab_xor.i_B
i_B[30] => and2_MS:GENFOR:30:ab_and.i_B
i_B[31] => xor2_MS:GENFOR:31:ab_xor.i_B
i_B[31] => and2_MS:GENFOR:31:ab_and.i_B
i_Cin => and2_MS:GENFOR:0:nextand.i_B
i_Cin => xor2_MS:GENFOR:0:xor_fin.i_B
o_Cout <= or2_MS:GENFOR:31:or_fin.o_F
o_S[0] <= xor2_MS:GENFOR:0:xor_fin.o_F
o_S[1] <= xor2_MS:GENFOR:1:xor_fin.o_F
o_S[2] <= xor2_MS:GENFOR:2:xor_fin.o_F
o_S[3] <= xor2_MS:GENFOR:3:xor_fin.o_F
o_S[4] <= xor2_MS:GENFOR:4:xor_fin.o_F
o_S[5] <= xor2_MS:GENFOR:5:xor_fin.o_F
o_S[6] <= xor2_MS:GENFOR:6:xor_fin.o_F
o_S[7] <= xor2_MS:GENFOR:7:xor_fin.o_F
o_S[8] <= xor2_MS:GENFOR:8:xor_fin.o_F
o_S[9] <= xor2_MS:GENFOR:9:xor_fin.o_F
o_S[10] <= xor2_MS:GENFOR:10:xor_fin.o_F
o_S[11] <= xor2_MS:GENFOR:11:xor_fin.o_F
o_S[12] <= xor2_MS:GENFOR:12:xor_fin.o_F
o_S[13] <= xor2_MS:GENFOR:13:xor_fin.o_F
o_S[14] <= xor2_MS:GENFOR:14:xor_fin.o_F
o_S[15] <= xor2_MS:GENFOR:15:xor_fin.o_F
o_S[16] <= xor2_MS:GENFOR:16:xor_fin.o_F
o_S[17] <= xor2_MS:GENFOR:17:xor_fin.o_F
o_S[18] <= xor2_MS:GENFOR:18:xor_fin.o_F
o_S[19] <= xor2_MS:GENFOR:19:xor_fin.o_F
o_S[20] <= xor2_MS:GENFOR:20:xor_fin.o_F
o_S[21] <= xor2_MS:GENFOR:21:xor_fin.o_F
o_S[22] <= xor2_MS:GENFOR:22:xor_fin.o_F
o_S[23] <= xor2_MS:GENFOR:23:xor_fin.o_F
o_S[24] <= xor2_MS:GENFOR:24:xor_fin.o_F
o_S[25] <= xor2_MS:GENFOR:25:xor_fin.o_F
o_S[26] <= xor2_MS:GENFOR:26:xor_fin.o_F
o_S[27] <= xor2_MS:GENFOR:27:xor_fin.o_F
o_S[28] <= xor2_MS:GENFOR:28:xor_fin.o_F
o_S[29] <= xor2_MS:GENFOR:29:xor_fin.o_F
o_S[30] <= xor2_MS:GENFOR:30:xor_fin.o_F
o_S[31] <= xor2_MS:GENFOR:31:xor_fin.o_F


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:0:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:0:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:0:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|or2_MS:\GENFOR:0:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:0:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:1:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:1:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:1:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|or2_MS:\GENFOR:1:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:1:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:2:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:2:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:2:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|or2_MS:\GENFOR:2:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:2:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:3:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:3:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:3:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|or2_MS:\GENFOR:3:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:3:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:4:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:4:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:4:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|or2_MS:\GENFOR:4:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:4:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:5:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:5:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:5:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|or2_MS:\GENFOR:5:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:5:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:6:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:6:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:6:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|or2_MS:\GENFOR:6:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:6:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:7:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:7:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:7:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|or2_MS:\GENFOR:7:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:7:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:8:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:8:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:8:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|or2_MS:\GENFOR:8:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:8:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:9:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:9:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:9:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|or2_MS:\GENFOR:9:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:9:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:10:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:10:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:10:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|or2_MS:\GENFOR:10:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:10:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:11:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:11:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:11:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|or2_MS:\GENFOR:11:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:11:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:12:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:12:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:12:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|or2_MS:\GENFOR:12:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:12:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:13:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:13:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:13:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|or2_MS:\GENFOR:13:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:13:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:14:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:14:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:14:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|or2_MS:\GENFOR:14:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:14:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:15:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:15:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:15:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|or2_MS:\GENFOR:15:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:15:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:16:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:16:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:16:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|or2_MS:\GENFOR:16:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:16:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:17:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:17:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:17:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|or2_MS:\GENFOR:17:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:17:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:18:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:18:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:18:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|or2_MS:\GENFOR:18:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:18:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:19:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:19:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:19:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|or2_MS:\GENFOR:19:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:19:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:20:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:20:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:20:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|or2_MS:\GENFOR:20:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:20:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:21:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:21:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:21:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|or2_MS:\GENFOR:21:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:21:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:22:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:22:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:22:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|or2_MS:\GENFOR:22:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:22:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:23:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:23:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:23:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|or2_MS:\GENFOR:23:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:23:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:24:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:24:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:24:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|or2_MS:\GENFOR:24:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:24:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:25:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:25:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:25:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|or2_MS:\GENFOR:25:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:25:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:26:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:26:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:26:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|or2_MS:\GENFOR:26:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:26:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:27:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:27:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:27:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|or2_MS:\GENFOR:27:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:27:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:28:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:28:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:28:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|or2_MS:\GENFOR:28:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:28:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:29:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:29:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:29:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|or2_MS:\GENFOR:29:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:29:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:30:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:30:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:30:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|or2_MS:\GENFOR:30:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:30:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:31:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:31:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|and2_MS:\GENFOR:31:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|or2_MS:\GENFOR:31:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_PC4|xor2_MS:\GENFOR:31:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM
i_A[0] => xor2_MS:GENFOR:0:ab_xor.i_A
i_A[0] => and2_MS:GENFOR:0:ab_and.i_A
i_A[1] => xor2_MS:GENFOR:1:ab_xor.i_A
i_A[1] => and2_MS:GENFOR:1:ab_and.i_A
i_A[2] => xor2_MS:GENFOR:2:ab_xor.i_A
i_A[2] => and2_MS:GENFOR:2:ab_and.i_A
i_A[3] => xor2_MS:GENFOR:3:ab_xor.i_A
i_A[3] => and2_MS:GENFOR:3:ab_and.i_A
i_A[4] => xor2_MS:GENFOR:4:ab_xor.i_A
i_A[4] => and2_MS:GENFOR:4:ab_and.i_A
i_A[5] => xor2_MS:GENFOR:5:ab_xor.i_A
i_A[5] => and2_MS:GENFOR:5:ab_and.i_A
i_A[6] => xor2_MS:GENFOR:6:ab_xor.i_A
i_A[6] => and2_MS:GENFOR:6:ab_and.i_A
i_A[7] => xor2_MS:GENFOR:7:ab_xor.i_A
i_A[7] => and2_MS:GENFOR:7:ab_and.i_A
i_A[8] => xor2_MS:GENFOR:8:ab_xor.i_A
i_A[8] => and2_MS:GENFOR:8:ab_and.i_A
i_A[9] => xor2_MS:GENFOR:9:ab_xor.i_A
i_A[9] => and2_MS:GENFOR:9:ab_and.i_A
i_A[10] => xor2_MS:GENFOR:10:ab_xor.i_A
i_A[10] => and2_MS:GENFOR:10:ab_and.i_A
i_A[11] => xor2_MS:GENFOR:11:ab_xor.i_A
i_A[11] => and2_MS:GENFOR:11:ab_and.i_A
i_A[12] => xor2_MS:GENFOR:12:ab_xor.i_A
i_A[12] => and2_MS:GENFOR:12:ab_and.i_A
i_A[13] => xor2_MS:GENFOR:13:ab_xor.i_A
i_A[13] => and2_MS:GENFOR:13:ab_and.i_A
i_A[14] => xor2_MS:GENFOR:14:ab_xor.i_A
i_A[14] => and2_MS:GENFOR:14:ab_and.i_A
i_A[15] => xor2_MS:GENFOR:15:ab_xor.i_A
i_A[15] => and2_MS:GENFOR:15:ab_and.i_A
i_A[16] => xor2_MS:GENFOR:16:ab_xor.i_A
i_A[16] => and2_MS:GENFOR:16:ab_and.i_A
i_A[17] => xor2_MS:GENFOR:17:ab_xor.i_A
i_A[17] => and2_MS:GENFOR:17:ab_and.i_A
i_A[18] => xor2_MS:GENFOR:18:ab_xor.i_A
i_A[18] => and2_MS:GENFOR:18:ab_and.i_A
i_A[19] => xor2_MS:GENFOR:19:ab_xor.i_A
i_A[19] => and2_MS:GENFOR:19:ab_and.i_A
i_A[20] => xor2_MS:GENFOR:20:ab_xor.i_A
i_A[20] => and2_MS:GENFOR:20:ab_and.i_A
i_A[21] => xor2_MS:GENFOR:21:ab_xor.i_A
i_A[21] => and2_MS:GENFOR:21:ab_and.i_A
i_A[22] => xor2_MS:GENFOR:22:ab_xor.i_A
i_A[22] => and2_MS:GENFOR:22:ab_and.i_A
i_A[23] => xor2_MS:GENFOR:23:ab_xor.i_A
i_A[23] => and2_MS:GENFOR:23:ab_and.i_A
i_A[24] => xor2_MS:GENFOR:24:ab_xor.i_A
i_A[24] => and2_MS:GENFOR:24:ab_and.i_A
i_A[25] => xor2_MS:GENFOR:25:ab_xor.i_A
i_A[25] => and2_MS:GENFOR:25:ab_and.i_A
i_A[26] => xor2_MS:GENFOR:26:ab_xor.i_A
i_A[26] => and2_MS:GENFOR:26:ab_and.i_A
i_A[27] => xor2_MS:GENFOR:27:ab_xor.i_A
i_A[27] => and2_MS:GENFOR:27:ab_and.i_A
i_A[28] => xor2_MS:GENFOR:28:ab_xor.i_A
i_A[28] => and2_MS:GENFOR:28:ab_and.i_A
i_A[29] => xor2_MS:GENFOR:29:ab_xor.i_A
i_A[29] => and2_MS:GENFOR:29:ab_and.i_A
i_A[30] => xor2_MS:GENFOR:30:ab_xor.i_A
i_A[30] => and2_MS:GENFOR:30:ab_and.i_A
i_A[31] => xor2_MS:GENFOR:31:ab_xor.i_A
i_A[31] => and2_MS:GENFOR:31:ab_and.i_A
i_B[0] => xor2_MS:GENFOR:0:ab_xor.i_B
i_B[0] => and2_MS:GENFOR:0:ab_and.i_B
i_B[1] => xor2_MS:GENFOR:1:ab_xor.i_B
i_B[1] => and2_MS:GENFOR:1:ab_and.i_B
i_B[2] => xor2_MS:GENFOR:2:ab_xor.i_B
i_B[2] => and2_MS:GENFOR:2:ab_and.i_B
i_B[3] => xor2_MS:GENFOR:3:ab_xor.i_B
i_B[3] => and2_MS:GENFOR:3:ab_and.i_B
i_B[4] => xor2_MS:GENFOR:4:ab_xor.i_B
i_B[4] => and2_MS:GENFOR:4:ab_and.i_B
i_B[5] => xor2_MS:GENFOR:5:ab_xor.i_B
i_B[5] => and2_MS:GENFOR:5:ab_and.i_B
i_B[6] => xor2_MS:GENFOR:6:ab_xor.i_B
i_B[6] => and2_MS:GENFOR:6:ab_and.i_B
i_B[7] => xor2_MS:GENFOR:7:ab_xor.i_B
i_B[7] => and2_MS:GENFOR:7:ab_and.i_B
i_B[8] => xor2_MS:GENFOR:8:ab_xor.i_B
i_B[8] => and2_MS:GENFOR:8:ab_and.i_B
i_B[9] => xor2_MS:GENFOR:9:ab_xor.i_B
i_B[9] => and2_MS:GENFOR:9:ab_and.i_B
i_B[10] => xor2_MS:GENFOR:10:ab_xor.i_B
i_B[10] => and2_MS:GENFOR:10:ab_and.i_B
i_B[11] => xor2_MS:GENFOR:11:ab_xor.i_B
i_B[11] => and2_MS:GENFOR:11:ab_and.i_B
i_B[12] => xor2_MS:GENFOR:12:ab_xor.i_B
i_B[12] => and2_MS:GENFOR:12:ab_and.i_B
i_B[13] => xor2_MS:GENFOR:13:ab_xor.i_B
i_B[13] => and2_MS:GENFOR:13:ab_and.i_B
i_B[14] => xor2_MS:GENFOR:14:ab_xor.i_B
i_B[14] => and2_MS:GENFOR:14:ab_and.i_B
i_B[15] => xor2_MS:GENFOR:15:ab_xor.i_B
i_B[15] => and2_MS:GENFOR:15:ab_and.i_B
i_B[16] => xor2_MS:GENFOR:16:ab_xor.i_B
i_B[16] => and2_MS:GENFOR:16:ab_and.i_B
i_B[17] => xor2_MS:GENFOR:17:ab_xor.i_B
i_B[17] => and2_MS:GENFOR:17:ab_and.i_B
i_B[18] => xor2_MS:GENFOR:18:ab_xor.i_B
i_B[18] => and2_MS:GENFOR:18:ab_and.i_B
i_B[19] => xor2_MS:GENFOR:19:ab_xor.i_B
i_B[19] => and2_MS:GENFOR:19:ab_and.i_B
i_B[20] => xor2_MS:GENFOR:20:ab_xor.i_B
i_B[20] => and2_MS:GENFOR:20:ab_and.i_B
i_B[21] => xor2_MS:GENFOR:21:ab_xor.i_B
i_B[21] => and2_MS:GENFOR:21:ab_and.i_B
i_B[22] => xor2_MS:GENFOR:22:ab_xor.i_B
i_B[22] => and2_MS:GENFOR:22:ab_and.i_B
i_B[23] => xor2_MS:GENFOR:23:ab_xor.i_B
i_B[23] => and2_MS:GENFOR:23:ab_and.i_B
i_B[24] => xor2_MS:GENFOR:24:ab_xor.i_B
i_B[24] => and2_MS:GENFOR:24:ab_and.i_B
i_B[25] => xor2_MS:GENFOR:25:ab_xor.i_B
i_B[25] => and2_MS:GENFOR:25:ab_and.i_B
i_B[26] => xor2_MS:GENFOR:26:ab_xor.i_B
i_B[26] => and2_MS:GENFOR:26:ab_and.i_B
i_B[27] => xor2_MS:GENFOR:27:ab_xor.i_B
i_B[27] => and2_MS:GENFOR:27:ab_and.i_B
i_B[28] => xor2_MS:GENFOR:28:ab_xor.i_B
i_B[28] => and2_MS:GENFOR:28:ab_and.i_B
i_B[29] => xor2_MS:GENFOR:29:ab_xor.i_B
i_B[29] => and2_MS:GENFOR:29:ab_and.i_B
i_B[30] => xor2_MS:GENFOR:30:ab_xor.i_B
i_B[30] => and2_MS:GENFOR:30:ab_and.i_B
i_B[31] => xor2_MS:GENFOR:31:ab_xor.i_B
i_B[31] => and2_MS:GENFOR:31:ab_and.i_B
i_Cin => and2_MS:GENFOR:0:nextand.i_B
i_Cin => xor2_MS:GENFOR:0:xor_fin.i_B
o_Cout <= or2_MS:GENFOR:31:or_fin.o_F
o_S[0] <= xor2_MS:GENFOR:0:xor_fin.o_F
o_S[1] <= xor2_MS:GENFOR:1:xor_fin.o_F
o_S[2] <= xor2_MS:GENFOR:2:xor_fin.o_F
o_S[3] <= xor2_MS:GENFOR:3:xor_fin.o_F
o_S[4] <= xor2_MS:GENFOR:4:xor_fin.o_F
o_S[5] <= xor2_MS:GENFOR:5:xor_fin.o_F
o_S[6] <= xor2_MS:GENFOR:6:xor_fin.o_F
o_S[7] <= xor2_MS:GENFOR:7:xor_fin.o_F
o_S[8] <= xor2_MS:GENFOR:8:xor_fin.o_F
o_S[9] <= xor2_MS:GENFOR:9:xor_fin.o_F
o_S[10] <= xor2_MS:GENFOR:10:xor_fin.o_F
o_S[11] <= xor2_MS:GENFOR:11:xor_fin.o_F
o_S[12] <= xor2_MS:GENFOR:12:xor_fin.o_F
o_S[13] <= xor2_MS:GENFOR:13:xor_fin.o_F
o_S[14] <= xor2_MS:GENFOR:14:xor_fin.o_F
o_S[15] <= xor2_MS:GENFOR:15:xor_fin.o_F
o_S[16] <= xor2_MS:GENFOR:16:xor_fin.o_F
o_S[17] <= xor2_MS:GENFOR:17:xor_fin.o_F
o_S[18] <= xor2_MS:GENFOR:18:xor_fin.o_F
o_S[19] <= xor2_MS:GENFOR:19:xor_fin.o_F
o_S[20] <= xor2_MS:GENFOR:20:xor_fin.o_F
o_S[21] <= xor2_MS:GENFOR:21:xor_fin.o_F
o_S[22] <= xor2_MS:GENFOR:22:xor_fin.o_F
o_S[23] <= xor2_MS:GENFOR:23:xor_fin.o_F
o_S[24] <= xor2_MS:GENFOR:24:xor_fin.o_F
o_S[25] <= xor2_MS:GENFOR:25:xor_fin.o_F
o_S[26] <= xor2_MS:GENFOR:26:xor_fin.o_F
o_S[27] <= xor2_MS:GENFOR:27:xor_fin.o_F
o_S[28] <= xor2_MS:GENFOR:28:xor_fin.o_F
o_S[29] <= xor2_MS:GENFOR:29:xor_fin.o_F
o_S[30] <= xor2_MS:GENFOR:30:xor_fin.o_F
o_S[31] <= xor2_MS:GENFOR:31:xor_fin.o_F


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:0:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:0:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:0:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|or2_MS:\GENFOR:0:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:0:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:1:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:1:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:1:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|or2_MS:\GENFOR:1:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:1:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:2:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:2:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:2:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|or2_MS:\GENFOR:2:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:2:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:3:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:3:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:3:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|or2_MS:\GENFOR:3:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:3:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:4:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:4:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:4:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|or2_MS:\GENFOR:4:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:4:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:5:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:5:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:5:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|or2_MS:\GENFOR:5:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:5:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:6:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:6:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:6:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|or2_MS:\GENFOR:6:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:6:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:7:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:7:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:7:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|or2_MS:\GENFOR:7:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:7:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:8:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:8:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:8:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|or2_MS:\GENFOR:8:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:8:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:9:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:9:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:9:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|or2_MS:\GENFOR:9:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:9:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:10:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:10:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:10:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|or2_MS:\GENFOR:10:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:10:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:11:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:11:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:11:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|or2_MS:\GENFOR:11:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:11:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:12:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:12:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:12:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|or2_MS:\GENFOR:12:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:12:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:13:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:13:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:13:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|or2_MS:\GENFOR:13:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:13:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:14:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:14:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:14:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|or2_MS:\GENFOR:14:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:14:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:15:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:15:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:15:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|or2_MS:\GENFOR:15:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:15:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:16:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:16:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:16:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|or2_MS:\GENFOR:16:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:16:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:17:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:17:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:17:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|or2_MS:\GENFOR:17:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:17:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:18:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:18:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:18:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|or2_MS:\GENFOR:18:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:18:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:19:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:19:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:19:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|or2_MS:\GENFOR:19:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:19:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:20:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:20:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:20:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|or2_MS:\GENFOR:20:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:20:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:21:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:21:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:21:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|or2_MS:\GENFOR:21:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:21:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:22:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:22:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:22:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|or2_MS:\GENFOR:22:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:22:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:23:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:23:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:23:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|or2_MS:\GENFOR:23:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:23:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:24:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:24:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:24:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|or2_MS:\GENFOR:24:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:24:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:25:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:25:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:25:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|or2_MS:\GENFOR:25:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:25:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:26:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:26:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:26:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|or2_MS:\GENFOR:26:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:26:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:27:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:27:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:27:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|or2_MS:\GENFOR:27:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:27:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:28:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:28:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:28:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|or2_MS:\GENFOR:28:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:28:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:29:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:29:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:29:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|or2_MS:\GENFOR:29:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:29:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:30:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:30:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:30:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|or2_MS:\GENFOR:30:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:30:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:31:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:31:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|and2_MS:\GENFOR:31:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|or2_MS:\GENFOR:31:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|full_adder_struct_nbit:add_IMM|xor2_MS:\GENFOR:31:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1
i_X[0] => and2_MS:GENFOR:0:and_notsel_x.i_B
i_X[1] => and2_MS:GENFOR:1:and_notsel_x.i_B
i_X[2] => and2_MS:GENFOR:2:and_notsel_x.i_B
i_X[3] => and2_MS:GENFOR:3:and_notsel_x.i_B
i_X[4] => and2_MS:GENFOR:4:and_notsel_x.i_B
i_X[5] => and2_MS:GENFOR:5:and_notsel_x.i_B
i_X[6] => and2_MS:GENFOR:6:and_notsel_x.i_B
i_X[7] => and2_MS:GENFOR:7:and_notsel_x.i_B
i_X[8] => and2_MS:GENFOR:8:and_notsel_x.i_B
i_X[9] => and2_MS:GENFOR:9:and_notsel_x.i_B
i_X[10] => and2_MS:GENFOR:10:and_notsel_x.i_B
i_X[11] => and2_MS:GENFOR:11:and_notsel_x.i_B
i_X[12] => and2_MS:GENFOR:12:and_notsel_x.i_B
i_X[13] => and2_MS:GENFOR:13:and_notsel_x.i_B
i_X[14] => and2_MS:GENFOR:14:and_notsel_x.i_B
i_X[15] => and2_MS:GENFOR:15:and_notsel_x.i_B
i_X[16] => and2_MS:GENFOR:16:and_notsel_x.i_B
i_X[17] => and2_MS:GENFOR:17:and_notsel_x.i_B
i_X[18] => and2_MS:GENFOR:18:and_notsel_x.i_B
i_X[19] => and2_MS:GENFOR:19:and_notsel_x.i_B
i_X[20] => and2_MS:GENFOR:20:and_notsel_x.i_B
i_X[21] => and2_MS:GENFOR:21:and_notsel_x.i_B
i_X[22] => and2_MS:GENFOR:22:and_notsel_x.i_B
i_X[23] => and2_MS:GENFOR:23:and_notsel_x.i_B
i_X[24] => and2_MS:GENFOR:24:and_notsel_x.i_B
i_X[25] => and2_MS:GENFOR:25:and_notsel_x.i_B
i_X[26] => and2_MS:GENFOR:26:and_notsel_x.i_B
i_X[27] => and2_MS:GENFOR:27:and_notsel_x.i_B
i_X[28] => and2_MS:GENFOR:28:and_notsel_x.i_B
i_X[29] => and2_MS:GENFOR:29:and_notsel_x.i_B
i_X[30] => and2_MS:GENFOR:30:and_notsel_x.i_B
i_X[31] => and2_MS:GENFOR:31:and_notsel_x.i_B
i_Y[0] => and2_MS:GENFOR:0:and_sel_y.i_B
i_Y[1] => and2_MS:GENFOR:1:and_sel_y.i_B
i_Y[2] => and2_MS:GENFOR:2:and_sel_y.i_B
i_Y[3] => and2_MS:GENFOR:3:and_sel_y.i_B
i_Y[4] => and2_MS:GENFOR:4:and_sel_y.i_B
i_Y[5] => and2_MS:GENFOR:5:and_sel_y.i_B
i_Y[6] => and2_MS:GENFOR:6:and_sel_y.i_B
i_Y[7] => and2_MS:GENFOR:7:and_sel_y.i_B
i_Y[8] => and2_MS:GENFOR:8:and_sel_y.i_B
i_Y[9] => and2_MS:GENFOR:9:and_sel_y.i_B
i_Y[10] => and2_MS:GENFOR:10:and_sel_y.i_B
i_Y[11] => and2_MS:GENFOR:11:and_sel_y.i_B
i_Y[12] => and2_MS:GENFOR:12:and_sel_y.i_B
i_Y[13] => and2_MS:GENFOR:13:and_sel_y.i_B
i_Y[14] => and2_MS:GENFOR:14:and_sel_y.i_B
i_Y[15] => and2_MS:GENFOR:15:and_sel_y.i_B
i_Y[16] => and2_MS:GENFOR:16:and_sel_y.i_B
i_Y[17] => and2_MS:GENFOR:17:and_sel_y.i_B
i_Y[18] => and2_MS:GENFOR:18:and_sel_y.i_B
i_Y[19] => and2_MS:GENFOR:19:and_sel_y.i_B
i_Y[20] => and2_MS:GENFOR:20:and_sel_y.i_B
i_Y[21] => and2_MS:GENFOR:21:and_sel_y.i_B
i_Y[22] => and2_MS:GENFOR:22:and_sel_y.i_B
i_Y[23] => and2_MS:GENFOR:23:and_sel_y.i_B
i_Y[24] => and2_MS:GENFOR:24:and_sel_y.i_B
i_Y[25] => and2_MS:GENFOR:25:and_sel_y.i_B
i_Y[26] => and2_MS:GENFOR:26:and_sel_y.i_B
i_Y[27] => and2_MS:GENFOR:27:and_sel_y.i_B
i_Y[28] => and2_MS:GENFOR:28:and_sel_y.i_B
i_Y[29] => and2_MS:GENFOR:29:and_sel_y.i_B
i_Y[30] => and2_MS:GENFOR:30:and_sel_y.i_B
i_Y[31] => and2_MS:GENFOR:31:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:GENFOR:0:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:1:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:2:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:3:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:4:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:5:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:6:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:7:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:8:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:9:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:10:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:11:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:12:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:13:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:14:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:15:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:16:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:17:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:18:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:19:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:20:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:21:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:22:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:23:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:24:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:25:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:26:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:27:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:28:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:29:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:30:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:31:and_sel_y.i_A
o_OUT[0] <= or2_MS:GENFOR:0:or_xysel.o_F
o_OUT[1] <= or2_MS:GENFOR:1:or_xysel.o_F
o_OUT[2] <= or2_MS:GENFOR:2:or_xysel.o_F
o_OUT[3] <= or2_MS:GENFOR:3:or_xysel.o_F
o_OUT[4] <= or2_MS:GENFOR:4:or_xysel.o_F
o_OUT[5] <= or2_MS:GENFOR:5:or_xysel.o_F
o_OUT[6] <= or2_MS:GENFOR:6:or_xysel.o_F
o_OUT[7] <= or2_MS:GENFOR:7:or_xysel.o_F
o_OUT[8] <= or2_MS:GENFOR:8:or_xysel.o_F
o_OUT[9] <= or2_MS:GENFOR:9:or_xysel.o_F
o_OUT[10] <= or2_MS:GENFOR:10:or_xysel.o_F
o_OUT[11] <= or2_MS:GENFOR:11:or_xysel.o_F
o_OUT[12] <= or2_MS:GENFOR:12:or_xysel.o_F
o_OUT[13] <= or2_MS:GENFOR:13:or_xysel.o_F
o_OUT[14] <= or2_MS:GENFOR:14:or_xysel.o_F
o_OUT[15] <= or2_MS:GENFOR:15:or_xysel.o_F
o_OUT[16] <= or2_MS:GENFOR:16:or_xysel.o_F
o_OUT[17] <= or2_MS:GENFOR:17:or_xysel.o_F
o_OUT[18] <= or2_MS:GENFOR:18:or_xysel.o_F
o_OUT[19] <= or2_MS:GENFOR:19:or_xysel.o_F
o_OUT[20] <= or2_MS:GENFOR:20:or_xysel.o_F
o_OUT[21] <= or2_MS:GENFOR:21:or_xysel.o_F
o_OUT[22] <= or2_MS:GENFOR:22:or_xysel.o_F
o_OUT[23] <= or2_MS:GENFOR:23:or_xysel.o_F
o_OUT[24] <= or2_MS:GENFOR:24:or_xysel.o_F
o_OUT[25] <= or2_MS:GENFOR:25:or_xysel.o_F
o_OUT[26] <= or2_MS:GENFOR:26:or_xysel.o_F
o_OUT[27] <= or2_MS:GENFOR:27:or_xysel.o_F
o_OUT[28] <= or2_MS:GENFOR:28:or_xysel.o_F
o_OUT[29] <= or2_MS:GENFOR:29:or_xysel.o_F
o_OUT[30] <= or2_MS:GENFOR:30:or_xysel.o_F
o_OUT[31] <= or2_MS:GENFOR:31:or_xysel.o_F


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:0:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:0:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|or2_MS:\GENFOR:0:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:1:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:1:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|or2_MS:\GENFOR:1:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:2:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:2:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|or2_MS:\GENFOR:2:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:3:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:3:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|or2_MS:\GENFOR:3:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:4:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:4:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|or2_MS:\GENFOR:4:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:5:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:5:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|or2_MS:\GENFOR:5:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:6:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:6:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|or2_MS:\GENFOR:6:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:7:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:7:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|or2_MS:\GENFOR:7:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:8:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:8:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|or2_MS:\GENFOR:8:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:9:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:9:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|or2_MS:\GENFOR:9:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:10:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:10:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|or2_MS:\GENFOR:10:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:11:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:11:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|or2_MS:\GENFOR:11:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:12:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:12:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|or2_MS:\GENFOR:12:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:13:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:13:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|or2_MS:\GENFOR:13:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:14:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:14:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|or2_MS:\GENFOR:14:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:15:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:15:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|or2_MS:\GENFOR:15:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:16:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:16:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|or2_MS:\GENFOR:16:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:17:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:17:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|or2_MS:\GENFOR:17:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:18:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:18:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|or2_MS:\GENFOR:18:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:19:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:19:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|or2_MS:\GENFOR:19:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:20:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:20:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|or2_MS:\GENFOR:20:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:21:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:21:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|or2_MS:\GENFOR:21:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:22:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:22:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|or2_MS:\GENFOR:22:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:23:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:23:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|or2_MS:\GENFOR:23:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:24:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:24:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|or2_MS:\GENFOR:24:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:25:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:25:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|or2_MS:\GENFOR:25:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:26:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:26:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|or2_MS:\GENFOR:26:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:27:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:27:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|or2_MS:\GENFOR:27:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:28:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:28:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|or2_MS:\GENFOR:28:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:29:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:29:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|or2_MS:\GENFOR:29:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:30:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:30:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|or2_MS:\GENFOR:30:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:31:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|and2_MS:\GENFOR:31:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux1|or2_MS:\GENFOR:31:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2
i_X[0] => and2_MS:GENFOR:0:and_notsel_x.i_B
i_X[1] => and2_MS:GENFOR:1:and_notsel_x.i_B
i_X[2] => and2_MS:GENFOR:2:and_notsel_x.i_B
i_X[3] => and2_MS:GENFOR:3:and_notsel_x.i_B
i_X[4] => and2_MS:GENFOR:4:and_notsel_x.i_B
i_X[5] => and2_MS:GENFOR:5:and_notsel_x.i_B
i_X[6] => and2_MS:GENFOR:6:and_notsel_x.i_B
i_X[7] => and2_MS:GENFOR:7:and_notsel_x.i_B
i_X[8] => and2_MS:GENFOR:8:and_notsel_x.i_B
i_X[9] => and2_MS:GENFOR:9:and_notsel_x.i_B
i_X[10] => and2_MS:GENFOR:10:and_notsel_x.i_B
i_X[11] => and2_MS:GENFOR:11:and_notsel_x.i_B
i_X[12] => and2_MS:GENFOR:12:and_notsel_x.i_B
i_X[13] => and2_MS:GENFOR:13:and_notsel_x.i_B
i_X[14] => and2_MS:GENFOR:14:and_notsel_x.i_B
i_X[15] => and2_MS:GENFOR:15:and_notsel_x.i_B
i_X[16] => and2_MS:GENFOR:16:and_notsel_x.i_B
i_X[17] => and2_MS:GENFOR:17:and_notsel_x.i_B
i_X[18] => and2_MS:GENFOR:18:and_notsel_x.i_B
i_X[19] => and2_MS:GENFOR:19:and_notsel_x.i_B
i_X[20] => and2_MS:GENFOR:20:and_notsel_x.i_B
i_X[21] => and2_MS:GENFOR:21:and_notsel_x.i_B
i_X[22] => and2_MS:GENFOR:22:and_notsel_x.i_B
i_X[23] => and2_MS:GENFOR:23:and_notsel_x.i_B
i_X[24] => and2_MS:GENFOR:24:and_notsel_x.i_B
i_X[25] => and2_MS:GENFOR:25:and_notsel_x.i_B
i_X[26] => and2_MS:GENFOR:26:and_notsel_x.i_B
i_X[27] => and2_MS:GENFOR:27:and_notsel_x.i_B
i_X[28] => and2_MS:GENFOR:28:and_notsel_x.i_B
i_X[29] => and2_MS:GENFOR:29:and_notsel_x.i_B
i_X[30] => and2_MS:GENFOR:30:and_notsel_x.i_B
i_X[31] => and2_MS:GENFOR:31:and_notsel_x.i_B
i_Y[0] => and2_MS:GENFOR:0:and_sel_y.i_B
i_Y[1] => and2_MS:GENFOR:1:and_sel_y.i_B
i_Y[2] => and2_MS:GENFOR:2:and_sel_y.i_B
i_Y[3] => and2_MS:GENFOR:3:and_sel_y.i_B
i_Y[4] => and2_MS:GENFOR:4:and_sel_y.i_B
i_Y[5] => and2_MS:GENFOR:5:and_sel_y.i_B
i_Y[6] => and2_MS:GENFOR:6:and_sel_y.i_B
i_Y[7] => and2_MS:GENFOR:7:and_sel_y.i_B
i_Y[8] => and2_MS:GENFOR:8:and_sel_y.i_B
i_Y[9] => and2_MS:GENFOR:9:and_sel_y.i_B
i_Y[10] => and2_MS:GENFOR:10:and_sel_y.i_B
i_Y[11] => and2_MS:GENFOR:11:and_sel_y.i_B
i_Y[12] => and2_MS:GENFOR:12:and_sel_y.i_B
i_Y[13] => and2_MS:GENFOR:13:and_sel_y.i_B
i_Y[14] => and2_MS:GENFOR:14:and_sel_y.i_B
i_Y[15] => and2_MS:GENFOR:15:and_sel_y.i_B
i_Y[16] => and2_MS:GENFOR:16:and_sel_y.i_B
i_Y[17] => and2_MS:GENFOR:17:and_sel_y.i_B
i_Y[18] => and2_MS:GENFOR:18:and_sel_y.i_B
i_Y[19] => and2_MS:GENFOR:19:and_sel_y.i_B
i_Y[20] => and2_MS:GENFOR:20:and_sel_y.i_B
i_Y[21] => and2_MS:GENFOR:21:and_sel_y.i_B
i_Y[22] => and2_MS:GENFOR:22:and_sel_y.i_B
i_Y[23] => and2_MS:GENFOR:23:and_sel_y.i_B
i_Y[24] => and2_MS:GENFOR:24:and_sel_y.i_B
i_Y[25] => and2_MS:GENFOR:25:and_sel_y.i_B
i_Y[26] => and2_MS:GENFOR:26:and_sel_y.i_B
i_Y[27] => and2_MS:GENFOR:27:and_sel_y.i_B
i_Y[28] => and2_MS:GENFOR:28:and_sel_y.i_B
i_Y[29] => and2_MS:GENFOR:29:and_sel_y.i_B
i_Y[30] => and2_MS:GENFOR:30:and_sel_y.i_B
i_Y[31] => and2_MS:GENFOR:31:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:GENFOR:0:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:1:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:2:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:3:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:4:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:5:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:6:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:7:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:8:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:9:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:10:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:11:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:12:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:13:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:14:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:15:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:16:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:17:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:18:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:19:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:20:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:21:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:22:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:23:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:24:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:25:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:26:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:27:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:28:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:29:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:30:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:31:and_sel_y.i_A
o_OUT[0] <= or2_MS:GENFOR:0:or_xysel.o_F
o_OUT[1] <= or2_MS:GENFOR:1:or_xysel.o_F
o_OUT[2] <= or2_MS:GENFOR:2:or_xysel.o_F
o_OUT[3] <= or2_MS:GENFOR:3:or_xysel.o_F
o_OUT[4] <= or2_MS:GENFOR:4:or_xysel.o_F
o_OUT[5] <= or2_MS:GENFOR:5:or_xysel.o_F
o_OUT[6] <= or2_MS:GENFOR:6:or_xysel.o_F
o_OUT[7] <= or2_MS:GENFOR:7:or_xysel.o_F
o_OUT[8] <= or2_MS:GENFOR:8:or_xysel.o_F
o_OUT[9] <= or2_MS:GENFOR:9:or_xysel.o_F
o_OUT[10] <= or2_MS:GENFOR:10:or_xysel.o_F
o_OUT[11] <= or2_MS:GENFOR:11:or_xysel.o_F
o_OUT[12] <= or2_MS:GENFOR:12:or_xysel.o_F
o_OUT[13] <= or2_MS:GENFOR:13:or_xysel.o_F
o_OUT[14] <= or2_MS:GENFOR:14:or_xysel.o_F
o_OUT[15] <= or2_MS:GENFOR:15:or_xysel.o_F
o_OUT[16] <= or2_MS:GENFOR:16:or_xysel.o_F
o_OUT[17] <= or2_MS:GENFOR:17:or_xysel.o_F
o_OUT[18] <= or2_MS:GENFOR:18:or_xysel.o_F
o_OUT[19] <= or2_MS:GENFOR:19:or_xysel.o_F
o_OUT[20] <= or2_MS:GENFOR:20:or_xysel.o_F
o_OUT[21] <= or2_MS:GENFOR:21:or_xysel.o_F
o_OUT[22] <= or2_MS:GENFOR:22:or_xysel.o_F
o_OUT[23] <= or2_MS:GENFOR:23:or_xysel.o_F
o_OUT[24] <= or2_MS:GENFOR:24:or_xysel.o_F
o_OUT[25] <= or2_MS:GENFOR:25:or_xysel.o_F
o_OUT[26] <= or2_MS:GENFOR:26:or_xysel.o_F
o_OUT[27] <= or2_MS:GENFOR:27:or_xysel.o_F
o_OUT[28] <= or2_MS:GENFOR:28:or_xysel.o_F
o_OUT[29] <= or2_MS:GENFOR:29:or_xysel.o_F
o_OUT[30] <= or2_MS:GENFOR:30:or_xysel.o_F
o_OUT[31] <= or2_MS:GENFOR:31:or_xysel.o_F


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:0:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:0:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|or2_MS:\GENFOR:0:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:1:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:1:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|or2_MS:\GENFOR:1:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:2:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:2:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|or2_MS:\GENFOR:2:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:3:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:3:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|or2_MS:\GENFOR:3:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:4:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:4:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|or2_MS:\GENFOR:4:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:5:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:5:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|or2_MS:\GENFOR:5:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:6:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:6:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|or2_MS:\GENFOR:6:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:7:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:7:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|or2_MS:\GENFOR:7:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:8:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:8:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|or2_MS:\GENFOR:8:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:9:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:9:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|or2_MS:\GENFOR:9:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:10:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:10:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|or2_MS:\GENFOR:10:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:11:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:11:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|or2_MS:\GENFOR:11:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:12:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:12:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|or2_MS:\GENFOR:12:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:13:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:13:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|or2_MS:\GENFOR:13:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:14:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:14:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|or2_MS:\GENFOR:14:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:15:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:15:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|or2_MS:\GENFOR:15:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:16:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:16:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|or2_MS:\GENFOR:16:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:17:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:17:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|or2_MS:\GENFOR:17:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:18:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:18:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|or2_MS:\GENFOR:18:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:19:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:19:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|or2_MS:\GENFOR:19:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:20:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:20:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|or2_MS:\GENFOR:20:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:21:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:21:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|or2_MS:\GENFOR:21:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:22:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:22:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|or2_MS:\GENFOR:22:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:23:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:23:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|or2_MS:\GENFOR:23:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:24:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:24:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|or2_MS:\GENFOR:24:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:25:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:25:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|or2_MS:\GENFOR:25:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:26:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:26:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|or2_MS:\GENFOR:26:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:27:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:27:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|or2_MS:\GENFOR:27:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:28:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:28:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|or2_MS:\GENFOR:28:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:29:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:29:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|or2_MS:\GENFOR:29:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:30:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:30:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|or2_MS:\GENFOR:30:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:31:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|and2_MS:\GENFOR:31:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux2|or2_MS:\GENFOR:31:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3
i_X[0] => and2_MS:GENFOR:0:and_notsel_x.i_B
i_X[1] => and2_MS:GENFOR:1:and_notsel_x.i_B
i_X[2] => and2_MS:GENFOR:2:and_notsel_x.i_B
i_X[3] => and2_MS:GENFOR:3:and_notsel_x.i_B
i_X[4] => and2_MS:GENFOR:4:and_notsel_x.i_B
i_X[5] => and2_MS:GENFOR:5:and_notsel_x.i_B
i_X[6] => and2_MS:GENFOR:6:and_notsel_x.i_B
i_X[7] => and2_MS:GENFOR:7:and_notsel_x.i_B
i_X[8] => and2_MS:GENFOR:8:and_notsel_x.i_B
i_X[9] => and2_MS:GENFOR:9:and_notsel_x.i_B
i_X[10] => and2_MS:GENFOR:10:and_notsel_x.i_B
i_X[11] => and2_MS:GENFOR:11:and_notsel_x.i_B
i_X[12] => and2_MS:GENFOR:12:and_notsel_x.i_B
i_X[13] => and2_MS:GENFOR:13:and_notsel_x.i_B
i_X[14] => and2_MS:GENFOR:14:and_notsel_x.i_B
i_X[15] => and2_MS:GENFOR:15:and_notsel_x.i_B
i_X[16] => and2_MS:GENFOR:16:and_notsel_x.i_B
i_X[17] => and2_MS:GENFOR:17:and_notsel_x.i_B
i_X[18] => and2_MS:GENFOR:18:and_notsel_x.i_B
i_X[19] => and2_MS:GENFOR:19:and_notsel_x.i_B
i_X[20] => and2_MS:GENFOR:20:and_notsel_x.i_B
i_X[21] => and2_MS:GENFOR:21:and_notsel_x.i_B
i_X[22] => and2_MS:GENFOR:22:and_notsel_x.i_B
i_X[23] => and2_MS:GENFOR:23:and_notsel_x.i_B
i_X[24] => and2_MS:GENFOR:24:and_notsel_x.i_B
i_X[25] => and2_MS:GENFOR:25:and_notsel_x.i_B
i_X[26] => and2_MS:GENFOR:26:and_notsel_x.i_B
i_X[27] => and2_MS:GENFOR:27:and_notsel_x.i_B
i_X[28] => and2_MS:GENFOR:28:and_notsel_x.i_B
i_X[29] => and2_MS:GENFOR:29:and_notsel_x.i_B
i_X[30] => and2_MS:GENFOR:30:and_notsel_x.i_B
i_X[31] => and2_MS:GENFOR:31:and_notsel_x.i_B
i_Y[0] => and2_MS:GENFOR:0:and_sel_y.i_B
i_Y[1] => and2_MS:GENFOR:1:and_sel_y.i_B
i_Y[2] => and2_MS:GENFOR:2:and_sel_y.i_B
i_Y[3] => and2_MS:GENFOR:3:and_sel_y.i_B
i_Y[4] => and2_MS:GENFOR:4:and_sel_y.i_B
i_Y[5] => and2_MS:GENFOR:5:and_sel_y.i_B
i_Y[6] => and2_MS:GENFOR:6:and_sel_y.i_B
i_Y[7] => and2_MS:GENFOR:7:and_sel_y.i_B
i_Y[8] => and2_MS:GENFOR:8:and_sel_y.i_B
i_Y[9] => and2_MS:GENFOR:9:and_sel_y.i_B
i_Y[10] => and2_MS:GENFOR:10:and_sel_y.i_B
i_Y[11] => and2_MS:GENFOR:11:and_sel_y.i_B
i_Y[12] => and2_MS:GENFOR:12:and_sel_y.i_B
i_Y[13] => and2_MS:GENFOR:13:and_sel_y.i_B
i_Y[14] => and2_MS:GENFOR:14:and_sel_y.i_B
i_Y[15] => and2_MS:GENFOR:15:and_sel_y.i_B
i_Y[16] => and2_MS:GENFOR:16:and_sel_y.i_B
i_Y[17] => and2_MS:GENFOR:17:and_sel_y.i_B
i_Y[18] => and2_MS:GENFOR:18:and_sel_y.i_B
i_Y[19] => and2_MS:GENFOR:19:and_sel_y.i_B
i_Y[20] => and2_MS:GENFOR:20:and_sel_y.i_B
i_Y[21] => and2_MS:GENFOR:21:and_sel_y.i_B
i_Y[22] => and2_MS:GENFOR:22:and_sel_y.i_B
i_Y[23] => and2_MS:GENFOR:23:and_sel_y.i_B
i_Y[24] => and2_MS:GENFOR:24:and_sel_y.i_B
i_Y[25] => and2_MS:GENFOR:25:and_sel_y.i_B
i_Y[26] => and2_MS:GENFOR:26:and_sel_y.i_B
i_Y[27] => and2_MS:GENFOR:27:and_sel_y.i_B
i_Y[28] => and2_MS:GENFOR:28:and_sel_y.i_B
i_Y[29] => and2_MS:GENFOR:29:and_sel_y.i_B
i_Y[30] => and2_MS:GENFOR:30:and_sel_y.i_B
i_Y[31] => and2_MS:GENFOR:31:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:GENFOR:0:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:1:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:2:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:3:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:4:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:5:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:6:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:7:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:8:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:9:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:10:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:11:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:12:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:13:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:14:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:15:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:16:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:17:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:18:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:19:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:20:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:21:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:22:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:23:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:24:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:25:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:26:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:27:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:28:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:29:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:30:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:31:and_sel_y.i_A
o_OUT[0] <= or2_MS:GENFOR:0:or_xysel.o_F
o_OUT[1] <= or2_MS:GENFOR:1:or_xysel.o_F
o_OUT[2] <= or2_MS:GENFOR:2:or_xysel.o_F
o_OUT[3] <= or2_MS:GENFOR:3:or_xysel.o_F
o_OUT[4] <= or2_MS:GENFOR:4:or_xysel.o_F
o_OUT[5] <= or2_MS:GENFOR:5:or_xysel.o_F
o_OUT[6] <= or2_MS:GENFOR:6:or_xysel.o_F
o_OUT[7] <= or2_MS:GENFOR:7:or_xysel.o_F
o_OUT[8] <= or2_MS:GENFOR:8:or_xysel.o_F
o_OUT[9] <= or2_MS:GENFOR:9:or_xysel.o_F
o_OUT[10] <= or2_MS:GENFOR:10:or_xysel.o_F
o_OUT[11] <= or2_MS:GENFOR:11:or_xysel.o_F
o_OUT[12] <= or2_MS:GENFOR:12:or_xysel.o_F
o_OUT[13] <= or2_MS:GENFOR:13:or_xysel.o_F
o_OUT[14] <= or2_MS:GENFOR:14:or_xysel.o_F
o_OUT[15] <= or2_MS:GENFOR:15:or_xysel.o_F
o_OUT[16] <= or2_MS:GENFOR:16:or_xysel.o_F
o_OUT[17] <= or2_MS:GENFOR:17:or_xysel.o_F
o_OUT[18] <= or2_MS:GENFOR:18:or_xysel.o_F
o_OUT[19] <= or2_MS:GENFOR:19:or_xysel.o_F
o_OUT[20] <= or2_MS:GENFOR:20:or_xysel.o_F
o_OUT[21] <= or2_MS:GENFOR:21:or_xysel.o_F
o_OUT[22] <= or2_MS:GENFOR:22:or_xysel.o_F
o_OUT[23] <= or2_MS:GENFOR:23:or_xysel.o_F
o_OUT[24] <= or2_MS:GENFOR:24:or_xysel.o_F
o_OUT[25] <= or2_MS:GENFOR:25:or_xysel.o_F
o_OUT[26] <= or2_MS:GENFOR:26:or_xysel.o_F
o_OUT[27] <= or2_MS:GENFOR:27:or_xysel.o_F
o_OUT[28] <= or2_MS:GENFOR:28:or_xysel.o_F
o_OUT[29] <= or2_MS:GENFOR:29:or_xysel.o_F
o_OUT[30] <= or2_MS:GENFOR:30:or_xysel.o_F
o_OUT[31] <= or2_MS:GENFOR:31:or_xysel.o_F


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:0:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:0:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|or2_MS:\GENFOR:0:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:1:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:1:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|or2_MS:\GENFOR:1:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:2:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:2:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|or2_MS:\GENFOR:2:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:3:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:3:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|or2_MS:\GENFOR:3:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:4:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:4:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|or2_MS:\GENFOR:4:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:5:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:5:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|or2_MS:\GENFOR:5:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:6:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:6:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|or2_MS:\GENFOR:6:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:7:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:7:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|or2_MS:\GENFOR:7:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:8:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:8:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|or2_MS:\GENFOR:8:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:9:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:9:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|or2_MS:\GENFOR:9:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:10:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:10:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|or2_MS:\GENFOR:10:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:11:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:11:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|or2_MS:\GENFOR:11:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:12:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:12:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|or2_MS:\GENFOR:12:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:13:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:13:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|or2_MS:\GENFOR:13:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:14:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:14:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|or2_MS:\GENFOR:14:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:15:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:15:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|or2_MS:\GENFOR:15:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:16:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:16:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|or2_MS:\GENFOR:16:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:17:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:17:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|or2_MS:\GENFOR:17:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:18:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:18:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|or2_MS:\GENFOR:18:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:19:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:19:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|or2_MS:\GENFOR:19:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:20:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:20:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|or2_MS:\GENFOR:20:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:21:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:21:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|or2_MS:\GENFOR:21:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:22:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:22:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|or2_MS:\GENFOR:22:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:23:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:23:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|or2_MS:\GENFOR:23:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:24:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:24:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|or2_MS:\GENFOR:24:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:25:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:25:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|or2_MS:\GENFOR:25:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:26:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:26:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|or2_MS:\GENFOR:26:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:27:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:27:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|or2_MS:\GENFOR:27:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:28:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:28:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|or2_MS:\GENFOR:28:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:29:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:29:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|or2_MS:\GENFOR:29:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:30:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:30:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|or2_MS:\GENFOR:30:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:31:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|and2_MS:\GENFOR:31:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mux_2_1_struct:mux3|or2_MS:\GENFOR:31:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|or2_MS:or_BEQ_BNE
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|and2_MS:and_Z
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|sel_BEQ_BNE:selBEQBNE
i_Zero_Flag => Mux0.IN1
i_Zero_Flag => Mux0.IN2
i_Zero_Flag => Mux0.IN3
i_Zero_Flag => Mux0.IN0
i_Select[0] => Mux0.IN5
i_Select[1] => Mux0.IN4
o_F <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|or2_MS:or_J
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|register_nbit:pc
i_CLK => dff_MS:GENFOR:0:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:1:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:2:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:3:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:4:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:5:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:6:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:7:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:8:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:9:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:10:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:11:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:12:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:13:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:14:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:15:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:16:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:17:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:18:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:19:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:20:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:21:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:22:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:23:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:24:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:25:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:26:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:27:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:28:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:29:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:30:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:31:flip_flop.i_CLK
i_RST => dff_MS:GENFOR:0:flip_flop.i_RST
i_RST => dff_MS:GENFOR:1:flip_flop.i_RST
i_RST => dff_MS:GENFOR:2:flip_flop.i_RST
i_RST => dff_MS:GENFOR:3:flip_flop.i_RST
i_RST => dff_MS:GENFOR:4:flip_flop.i_RST
i_RST => dff_MS:GENFOR:5:flip_flop.i_RST
i_RST => dff_MS:GENFOR:6:flip_flop.i_RST
i_RST => dff_MS:GENFOR:7:flip_flop.i_RST
i_RST => dff_MS:GENFOR:8:flip_flop.i_RST
i_RST => dff_MS:GENFOR:9:flip_flop.i_RST
i_RST => dff_MS:GENFOR:10:flip_flop.i_RST
i_RST => dff_MS:GENFOR:11:flip_flop.i_RST
i_RST => dff_MS:GENFOR:12:flip_flop.i_RST
i_RST => dff_MS:GENFOR:13:flip_flop.i_RST
i_RST => dff_MS:GENFOR:14:flip_flop.i_RST
i_RST => dff_MS:GENFOR:15:flip_flop.i_RST
i_RST => dff_MS:GENFOR:16:flip_flop.i_RST
i_RST => dff_MS:GENFOR:17:flip_flop.i_RST
i_RST => dff_MS:GENFOR:18:flip_flop.i_RST
i_RST => dff_MS:GENFOR:19:flip_flop.i_RST
i_RST => dff_MS:GENFOR:20:flip_flop.i_RST
i_RST => dff_MS:GENFOR:21:flip_flop.i_RST
i_RST => dff_MS:GENFOR:22:flip_flop.i_RST
i_RST => dff_MS:GENFOR:23:flip_flop.i_RST
i_RST => dff_MS:GENFOR:24:flip_flop.i_RST
i_RST => dff_MS:GENFOR:25:flip_flop.i_RST
i_RST => dff_MS:GENFOR:26:flip_flop.i_RST
i_RST => dff_MS:GENFOR:27:flip_flop.i_RST
i_RST => dff_MS:GENFOR:28:flip_flop.i_RST
i_RST => dff_MS:GENFOR:29:flip_flop.i_RST
i_RST => dff_MS:GENFOR:30:flip_flop.i_RST
i_RST => dff_MS:GENFOR:31:flip_flop.i_RST
i_WD[0] => dff_MS:GENFOR:0:flip_flop.i_D
i_WD[1] => dff_MS:GENFOR:1:flip_flop.i_D
i_WD[2] => dff_MS:GENFOR:2:flip_flop.i_D
i_WD[3] => dff_MS:GENFOR:3:flip_flop.i_D
i_WD[4] => dff_MS:GENFOR:4:flip_flop.i_D
i_WD[5] => dff_MS:GENFOR:5:flip_flop.i_D
i_WD[6] => dff_MS:GENFOR:6:flip_flop.i_D
i_WD[7] => dff_MS:GENFOR:7:flip_flop.i_D
i_WD[8] => dff_MS:GENFOR:8:flip_flop.i_D
i_WD[9] => dff_MS:GENFOR:9:flip_flop.i_D
i_WD[10] => dff_MS:GENFOR:10:flip_flop.i_D
i_WD[11] => dff_MS:GENFOR:11:flip_flop.i_D
i_WD[12] => dff_MS:GENFOR:12:flip_flop.i_D
i_WD[13] => dff_MS:GENFOR:13:flip_flop.i_D
i_WD[14] => dff_MS:GENFOR:14:flip_flop.i_D
i_WD[15] => dff_MS:GENFOR:15:flip_flop.i_D
i_WD[16] => dff_MS:GENFOR:16:flip_flop.i_D
i_WD[17] => dff_MS:GENFOR:17:flip_flop.i_D
i_WD[18] => dff_MS:GENFOR:18:flip_flop.i_D
i_WD[19] => dff_MS:GENFOR:19:flip_flop.i_D
i_WD[20] => dff_MS:GENFOR:20:flip_flop.i_D
i_WD[21] => dff_MS:GENFOR:21:flip_flop.i_D
i_WD[22] => dff_MS:GENFOR:22:flip_flop.i_D
i_WD[23] => dff_MS:GENFOR:23:flip_flop.i_D
i_WD[24] => dff_MS:GENFOR:24:flip_flop.i_D
i_WD[25] => dff_MS:GENFOR:25:flip_flop.i_D
i_WD[26] => dff_MS:GENFOR:26:flip_flop.i_D
i_WD[27] => dff_MS:GENFOR:27:flip_flop.i_D
i_WD[28] => dff_MS:GENFOR:28:flip_flop.i_D
i_WD[29] => dff_MS:GENFOR:29:flip_flop.i_D
i_WD[30] => dff_MS:GENFOR:30:flip_flop.i_D
i_WD[31] => dff_MS:GENFOR:31:flip_flop.i_D
i_WE => dff_MS:GENFOR:0:flip_flop.i_WE
i_WE => dff_MS:GENFOR:1:flip_flop.i_WE
i_WE => dff_MS:GENFOR:2:flip_flop.i_WE
i_WE => dff_MS:GENFOR:3:flip_flop.i_WE
i_WE => dff_MS:GENFOR:4:flip_flop.i_WE
i_WE => dff_MS:GENFOR:5:flip_flop.i_WE
i_WE => dff_MS:GENFOR:6:flip_flop.i_WE
i_WE => dff_MS:GENFOR:7:flip_flop.i_WE
i_WE => dff_MS:GENFOR:8:flip_flop.i_WE
i_WE => dff_MS:GENFOR:9:flip_flop.i_WE
i_WE => dff_MS:GENFOR:10:flip_flop.i_WE
i_WE => dff_MS:GENFOR:11:flip_flop.i_WE
i_WE => dff_MS:GENFOR:12:flip_flop.i_WE
i_WE => dff_MS:GENFOR:13:flip_flop.i_WE
i_WE => dff_MS:GENFOR:14:flip_flop.i_WE
i_WE => dff_MS:GENFOR:15:flip_flop.i_WE
i_WE => dff_MS:GENFOR:16:flip_flop.i_WE
i_WE => dff_MS:GENFOR:17:flip_flop.i_WE
i_WE => dff_MS:GENFOR:18:flip_flop.i_WE
i_WE => dff_MS:GENFOR:19:flip_flop.i_WE
i_WE => dff_MS:GENFOR:20:flip_flop.i_WE
i_WE => dff_MS:GENFOR:21:flip_flop.i_WE
i_WE => dff_MS:GENFOR:22:flip_flop.i_WE
i_WE => dff_MS:GENFOR:23:flip_flop.i_WE
i_WE => dff_MS:GENFOR:24:flip_flop.i_WE
i_WE => dff_MS:GENFOR:25:flip_flop.i_WE
i_WE => dff_MS:GENFOR:26:flip_flop.i_WE
i_WE => dff_MS:GENFOR:27:flip_flop.i_WE
i_WE => dff_MS:GENFOR:28:flip_flop.i_WE
i_WE => dff_MS:GENFOR:29:flip_flop.i_WE
i_WE => dff_MS:GENFOR:30:flip_flop.i_WE
i_WE => dff_MS:GENFOR:31:flip_flop.i_WE
o_Q[0] <= dff_MS:GENFOR:0:flip_flop.o_Q
o_Q[1] <= dff_MS:GENFOR:1:flip_flop.o_Q
o_Q[2] <= dff_MS:GENFOR:2:flip_flop.o_Q
o_Q[3] <= dff_MS:GENFOR:3:flip_flop.o_Q
o_Q[4] <= dff_MS:GENFOR:4:flip_flop.o_Q
o_Q[5] <= dff_MS:GENFOR:5:flip_flop.o_Q
o_Q[6] <= dff_MS:GENFOR:6:flip_flop.o_Q
o_Q[7] <= dff_MS:GENFOR:7:flip_flop.o_Q
o_Q[8] <= dff_MS:GENFOR:8:flip_flop.o_Q
o_Q[9] <= dff_MS:GENFOR:9:flip_flop.o_Q
o_Q[10] <= dff_MS:GENFOR:10:flip_flop.o_Q
o_Q[11] <= dff_MS:GENFOR:11:flip_flop.o_Q
o_Q[12] <= dff_MS:GENFOR:12:flip_flop.o_Q
o_Q[13] <= dff_MS:GENFOR:13:flip_flop.o_Q
o_Q[14] <= dff_MS:GENFOR:14:flip_flop.o_Q
o_Q[15] <= dff_MS:GENFOR:15:flip_flop.o_Q
o_Q[16] <= dff_MS:GENFOR:16:flip_flop.o_Q
o_Q[17] <= dff_MS:GENFOR:17:flip_flop.o_Q
o_Q[18] <= dff_MS:GENFOR:18:flip_flop.o_Q
o_Q[19] <= dff_MS:GENFOR:19:flip_flop.o_Q
o_Q[20] <= dff_MS:GENFOR:20:flip_flop.o_Q
o_Q[21] <= dff_MS:GENFOR:21:flip_flop.o_Q
o_Q[22] <= dff_MS:GENFOR:22:flip_flop.o_Q
o_Q[23] <= dff_MS:GENFOR:23:flip_flop.o_Q
o_Q[24] <= dff_MS:GENFOR:24:flip_flop.o_Q
o_Q[25] <= dff_MS:GENFOR:25:flip_flop.o_Q
o_Q[26] <= dff_MS:GENFOR:26:flip_flop.o_Q
o_Q[27] <= dff_MS:GENFOR:27:flip_flop.o_Q
o_Q[28] <= dff_MS:GENFOR:28:flip_flop.o_Q
o_Q[29] <= dff_MS:GENFOR:29:flip_flop.o_Q
o_Q[30] <= dff_MS:GENFOR:30:flip_flop.o_Q
o_Q[31] <= dff_MS:GENFOR:31:flip_flop.o_Q


|mips_single_cycle|fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:0:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:1:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:6:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:10:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:11:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:12:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:13:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:14:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:15:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:16:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:17:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:18:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:19:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:20:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:21:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:22:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:23:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:24:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:25:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:26:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:27:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:28:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:29:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:30:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:31:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|fetch_logic:fetch_instruc|mem:instruc_mem
clk => ram~42.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram.CLK0
addr[0] => ram~9.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~8.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~7.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~6.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~5.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~4.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~3.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~2.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram~1.DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram~0.DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
data[0] => ram~41.DATAIN
data[0] => ram.DATAIN
data[1] => ram~40.DATAIN
data[1] => ram.DATAIN1
data[2] => ram~39.DATAIN
data[2] => ram.DATAIN2
data[3] => ram~38.DATAIN
data[3] => ram.DATAIN3
data[4] => ram~37.DATAIN
data[4] => ram.DATAIN4
data[5] => ram~36.DATAIN
data[5] => ram.DATAIN5
data[6] => ram~35.DATAIN
data[6] => ram.DATAIN6
data[7] => ram~34.DATAIN
data[7] => ram.DATAIN7
data[8] => ram~33.DATAIN
data[8] => ram.DATAIN8
data[9] => ram~32.DATAIN
data[9] => ram.DATAIN9
data[10] => ram~31.DATAIN
data[10] => ram.DATAIN10
data[11] => ram~30.DATAIN
data[11] => ram.DATAIN11
data[12] => ram~29.DATAIN
data[12] => ram.DATAIN12
data[13] => ram~28.DATAIN
data[13] => ram.DATAIN13
data[14] => ram~27.DATAIN
data[14] => ram.DATAIN14
data[15] => ram~26.DATAIN
data[15] => ram.DATAIN15
data[16] => ram~25.DATAIN
data[16] => ram.DATAIN16
data[17] => ram~24.DATAIN
data[17] => ram.DATAIN17
data[18] => ram~23.DATAIN
data[18] => ram.DATAIN18
data[19] => ram~22.DATAIN
data[19] => ram.DATAIN19
data[20] => ram~21.DATAIN
data[20] => ram.DATAIN20
data[21] => ram~20.DATAIN
data[21] => ram.DATAIN21
data[22] => ram~19.DATAIN
data[22] => ram.DATAIN22
data[23] => ram~18.DATAIN
data[23] => ram.DATAIN23
data[24] => ram~17.DATAIN
data[24] => ram.DATAIN24
data[25] => ram~16.DATAIN
data[25] => ram.DATAIN25
data[26] => ram~15.DATAIN
data[26] => ram.DATAIN26
data[27] => ram~14.DATAIN
data[27] => ram.DATAIN27
data[28] => ram~13.DATAIN
data[28] => ram.DATAIN28
data[29] => ram~12.DATAIN
data[29] => ram.DATAIN29
data[30] => ram~11.DATAIN
data[30] => ram.DATAIN30
data[31] => ram~10.DATAIN
data[31] => ram.DATAIN31
we => ram~42.DATAIN
we => ram.WE
q[0] <= ram.DATAOUT
q[1] <= ram.DATAOUT1
q[2] <= ram.DATAOUT2
q[3] <= ram.DATAOUT3
q[4] <= ram.DATAOUT4
q[5] <= ram.DATAOUT5
q[6] <= ram.DATAOUT6
q[7] <= ram.DATAOUT7
q[8] <= ram.DATAOUT8
q[9] <= ram.DATAOUT9
q[10] <= ram.DATAOUT10
q[11] <= ram.DATAOUT11
q[12] <= ram.DATAOUT12
q[13] <= ram.DATAOUT13
q[14] <= ram.DATAOUT14
q[15] <= ram.DATAOUT15
q[16] <= ram.DATAOUT16
q[17] <= ram.DATAOUT17
q[18] <= ram.DATAOUT18
q[19] <= ram.DATAOUT19
q[20] <= ram.DATAOUT20
q[21] <= ram.DATAOUT21
q[22] <= ram.DATAOUT22
q[23] <= ram.DATAOUT23
q[24] <= ram.DATAOUT24
q[25] <= ram.DATAOUT25
q[26] <= ram.DATAOUT26
q[27] <= ram.DATAOUT27
q[28] <= ram.DATAOUT28
q[29] <= ram.DATAOUT29
q[30] <= ram.DATAOUT30
q[31] <= ram.DATAOUT31


|mips_single_cycle|control:control_logic
i_Instruction[0] => Equal1.IN2
i_Instruction[0] => Equal2.IN5
i_Instruction[0] => Equal3.IN4
i_Instruction[0] => Equal4.IN5
i_Instruction[0] => Equal5.IN3
i_Instruction[0] => Equal6.IN2
i_Instruction[0] => Equal7.IN5
i_Instruction[0] => Equal8.IN5
i_Instruction[0] => Equal9.IN5
i_Instruction[0] => Equal10.IN4
i_Instruction[0] => Equal11.IN5
i_Instruction[0] => Equal12.IN4
i_Instruction[0] => Equal13.IN3
i_Instruction[0] => Equal14.IN5
i_Instruction[0] => Equal15.IN3
i_Instruction[0] => Equal16.IN5
i_Instruction[0] => Equal17.IN4
i_Instruction[1] => Equal1.IN5
i_Instruction[1] => Equal2.IN4
i_Instruction[1] => Equal3.IN3
i_Instruction[1] => Equal4.IN3
i_Instruction[1] => Equal5.IN2
i_Instruction[1] => Equal6.IN5
i_Instruction[1] => Equal7.IN2
i_Instruction[1] => Equal8.IN4
i_Instruction[1] => Equal9.IN4
i_Instruction[1] => Equal10.IN5
i_Instruction[1] => Equal11.IN4
i_Instruction[1] => Equal12.IN3
i_Instruction[1] => Equal13.IN5
i_Instruction[1] => Equal14.IN4
i_Instruction[1] => Equal15.IN5
i_Instruction[1] => Equal16.IN4
i_Instruction[1] => Equal17.IN3
i_Instruction[2] => Equal1.IN1
i_Instruction[2] => Equal2.IN1
i_Instruction[2] => Equal3.IN2
i_Instruction[2] => Equal4.IN2
i_Instruction[2] => Equal5.IN5
i_Instruction[2] => Equal6.IN4
i_Instruction[2] => Equal7.IN4
i_Instruction[2] => Equal8.IN3
i_Instruction[2] => Equal9.IN3
i_Instruction[2] => Equal10.IN3
i_Instruction[2] => Equal11.IN3
i_Instruction[2] => Equal12.IN5
i_Instruction[2] => Equal13.IN4
i_Instruction[2] => Equal14.IN3
i_Instruction[2] => Equal15.IN2
i_Instruction[2] => Equal16.IN2
i_Instruction[2] => Equal17.IN2
i_Instruction[3] => Equal1.IN4
i_Instruction[3] => Equal2.IN3
i_Instruction[3] => Equal3.IN1
i_Instruction[3] => Equal4.IN1
i_Instruction[3] => Equal5.IN1
i_Instruction[3] => Equal6.IN1
i_Instruction[3] => Equal7.IN1
i_Instruction[3] => Equal8.IN1
i_Instruction[3] => Equal9.IN2
i_Instruction[3] => Equal10.IN2
i_Instruction[3] => Equal11.IN2
i_Instruction[3] => Equal12.IN2
i_Instruction[3] => Equal13.IN2
i_Instruction[3] => Equal14.IN2
i_Instruction[3] => Equal15.IN1
i_Instruction[3] => Equal16.IN1
i_Instruction[3] => Equal17.IN5
i_Instruction[4] => Equal1.IN0
i_Instruction[4] => Equal2.IN0
i_Instruction[4] => Equal3.IN0
i_Instruction[4] => Equal4.IN0
i_Instruction[4] => Equal5.IN0
i_Instruction[4] => Equal6.IN0
i_Instruction[4] => Equal7.IN0
i_Instruction[4] => Equal8.IN0
i_Instruction[4] => Equal9.IN1
i_Instruction[4] => Equal10.IN1
i_Instruction[4] => Equal11.IN1
i_Instruction[4] => Equal12.IN1
i_Instruction[4] => Equal13.IN1
i_Instruction[4] => Equal14.IN1
i_Instruction[4] => Equal15.IN0
i_Instruction[4] => Equal16.IN0
i_Instruction[4] => Equal17.IN1
i_Instruction[5] => Equal1.IN3
i_Instruction[5] => Equal2.IN2
i_Instruction[5] => Equal3.IN5
i_Instruction[5] => Equal4.IN4
i_Instruction[5] => Equal5.IN4
i_Instruction[5] => Equal6.IN3
i_Instruction[5] => Equal7.IN3
i_Instruction[5] => Equal8.IN2
i_Instruction[5] => Equal9.IN0
i_Instruction[5] => Equal10.IN0
i_Instruction[5] => Equal11.IN0
i_Instruction[5] => Equal12.IN0
i_Instruction[5] => Equal13.IN0
i_Instruction[5] => Equal14.IN0
i_Instruction[5] => Equal15.IN4
i_Instruction[5] => Equal16.IN3
i_Instruction[5] => Equal17.IN0
i_Instruction[6] => ~NO_FANOUT~
i_Instruction[7] => ~NO_FANOUT~
i_Instruction[8] => ~NO_FANOUT~
i_Instruction[9] => ~NO_FANOUT~
i_Instruction[10] => ~NO_FANOUT~
i_Instruction[11] => ~NO_FANOUT~
i_Instruction[12] => ~NO_FANOUT~
i_Instruction[13] => ~NO_FANOUT~
i_Instruction[14] => ~NO_FANOUT~
i_Instruction[15] => ~NO_FANOUT~
i_Instruction[16] => ~NO_FANOUT~
i_Instruction[17] => ~NO_FANOUT~
i_Instruction[18] => ~NO_FANOUT~
i_Instruction[19] => ~NO_FANOUT~
i_Instruction[20] => ~NO_FANOUT~
i_Instruction[21] => ~NO_FANOUT~
i_Instruction[22] => ~NO_FANOUT~
i_Instruction[23] => ~NO_FANOUT~
i_Instruction[24] => ~NO_FANOUT~
i_Instruction[25] => ~NO_FANOUT~
i_Instruction[26] => Equal0.IN5
i_Instruction[26] => Equal18.IN4
i_Instruction[26] => Equal19.IN5
i_Instruction[26] => Equal20.IN3
i_Instruction[26] => Equal21.IN5
i_Instruction[26] => Equal22.IN5
i_Instruction[26] => Equal23.IN2
i_Instruction[26] => Equal24.IN5
i_Instruction[26] => Equal25.IN3
i_Instruction[26] => Equal26.IN5
i_Instruction[26] => Equal27.IN5
i_Instruction[26] => Equal28.IN4
i_Instruction[26] => Equal29.IN5
i_Instruction[26] => Equal30.IN4
i_Instruction[26] => Equal31.IN5
i_Instruction[27] => Equal0.IN4
i_Instruction[27] => Equal18.IN3
i_Instruction[27] => Equal19.IN3
i_Instruction[27] => Equal20.IN2
i_Instruction[27] => Equal21.IN4
i_Instruction[27] => Equal22.IN4
i_Instruction[27] => Equal23.IN5
i_Instruction[27] => Equal24.IN2
i_Instruction[27] => Equal25.IN5
i_Instruction[27] => Equal26.IN4
i_Instruction[27] => Equal27.IN4
i_Instruction[27] => Equal28.IN3
i_Instruction[27] => Equal29.IN3
i_Instruction[27] => Equal30.IN5
i_Instruction[27] => Equal31.IN4
i_Instruction[28] => Equal0.IN3
i_Instruction[28] => Equal18.IN2
i_Instruction[28] => Equal19.IN2
i_Instruction[28] => Equal20.IN5
i_Instruction[28] => Equal21.IN3
i_Instruction[28] => Equal22.IN2
i_Instruction[28] => Equal23.IN4
i_Instruction[28] => Equal24.IN4
i_Instruction[28] => Equal25.IN2
i_Instruction[28] => Equal26.IN2
i_Instruction[28] => Equal27.IN1
i_Instruction[28] => Equal28.IN5
i_Instruction[28] => Equal29.IN4
i_Instruction[28] => Equal30.IN3
i_Instruction[28] => Equal31.IN3
i_Instruction[29] => Equal0.IN2
i_Instruction[29] => Equal18.IN5
i_Instruction[29] => Equal19.IN4
i_Instruction[29] => Equal20.IN4
i_Instruction[29] => Equal21.IN2
i_Instruction[29] => Equal22.IN1
i_Instruction[29] => Equal23.IN3
i_Instruction[29] => Equal24.IN3
i_Instruction[29] => Equal25.IN4
i_Instruction[29] => Equal26.IN3
i_Instruction[29] => Equal27.IN3
i_Instruction[29] => Equal28.IN2
i_Instruction[29] => Equal29.IN2
i_Instruction[29] => Equal30.IN2
i_Instruction[29] => Equal31.IN2
i_Instruction[30] => Equal0.IN1
i_Instruction[30] => Equal18.IN1
i_Instruction[30] => Equal19.IN1
i_Instruction[30] => Equal20.IN1
i_Instruction[30] => Equal21.IN1
i_Instruction[30] => Equal22.IN0
i_Instruction[30] => Equal23.IN1
i_Instruction[30] => Equal24.IN1
i_Instruction[30] => Equal25.IN1
i_Instruction[30] => Equal26.IN1
i_Instruction[30] => Equal27.IN0
i_Instruction[30] => Equal28.IN1
i_Instruction[30] => Equal29.IN1
i_Instruction[30] => Equal30.IN1
i_Instruction[30] => Equal31.IN1
i_Instruction[31] => Equal0.IN0
i_Instruction[31] => Equal18.IN0
i_Instruction[31] => Equal19.IN0
i_Instruction[31] => Equal20.IN0
i_Instruction[31] => Equal21.IN0
i_Instruction[31] => Equal22.IN3
i_Instruction[31] => Equal23.IN0
i_Instruction[31] => Equal24.IN0
i_Instruction[31] => Equal25.IN0
i_Instruction[31] => Equal26.IN0
i_Instruction[31] => Equal27.IN2
i_Instruction[31] => Equal28.IN0
i_Instruction[31] => Equal29.IN0
i_Instruction[31] => Equal30.IN0
i_Instruction[31] => Equal31.IN0
o_Sel_ALU_A_Mux2 <= o_Sel_ALU_A_Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_RegDst <= all_outputs.DB_MAX_OUTPUT_PORT_TYPE
o_Mem_To_Reg <= all_outputs.DB_MAX_OUTPUT_PORT_TYPE
o_ALUOP[0] <= all_outputs.DB_MAX_OUTPUT_PORT_TYPE
o_ALUOP[1] <= all_outputs.DB_MAX_OUTPUT_PORT_TYPE
o_ALUOP[2] <= all_outputs.DB_MAX_OUTPUT_PORT_TYPE
o_ALUOP[3] <= all_outputs.DB_MAX_OUTPUT_PORT_TYPE
o_MemWrite <= all_outputs.DB_MAX_OUTPUT_PORT_TYPE
o_ALUSrc <= all_outputs.DB_MAX_OUTPUT_PORT_TYPE
o_RegWrite <= o_RegWrite.DB_MAX_OUTPUT_PORT_TYPE
o_BEQ <= o_BEQ.DB_MAX_OUTPUT_PORT_TYPE
o_BNE <= o_BNE.DB_MAX_OUTPUT_PORT_TYPE
o_J <= o_J.DB_MAX_OUTPUT_PORT_TYPE
o_JAL <= o_JAL.DB_MAX_OUTPUT_PORT_TYPE
o_JR <= o_JR.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_WR_Pre
i_X[0] => and2_MS:GENFOR:0:and_notsel_x.i_B
i_X[1] => and2_MS:GENFOR:1:and_notsel_x.i_B
i_X[2] => and2_MS:GENFOR:2:and_notsel_x.i_B
i_X[3] => and2_MS:GENFOR:3:and_notsel_x.i_B
i_X[4] => and2_MS:GENFOR:4:and_notsel_x.i_B
i_Y[0] => and2_MS:GENFOR:0:and_sel_y.i_B
i_Y[1] => and2_MS:GENFOR:1:and_sel_y.i_B
i_Y[2] => and2_MS:GENFOR:2:and_sel_y.i_B
i_Y[3] => and2_MS:GENFOR:3:and_sel_y.i_B
i_Y[4] => and2_MS:GENFOR:4:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:GENFOR:0:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:1:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:2:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:3:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:4:and_sel_y.i_A
o_OUT[0] <= or2_MS:GENFOR:0:or_xysel.o_F
o_OUT[1] <= or2_MS:GENFOR:1:or_xysel.o_F
o_OUT[2] <= or2_MS:GENFOR:2:or_xysel.o_F
o_OUT[3] <= or2_MS:GENFOR:3:or_xysel.o_F
o_OUT[4] <= or2_MS:GENFOR:4:or_xysel.o_F


|mips_single_cycle|mux_2_1_struct:mux_WR_Pre|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_WR_Pre|and2_MS:\GENFOR:0:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_WR_Pre|and2_MS:\GENFOR:0:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_WR_Pre|or2_MS:\GENFOR:0:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_WR_Pre|and2_MS:\GENFOR:1:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_WR_Pre|and2_MS:\GENFOR:1:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_WR_Pre|or2_MS:\GENFOR:1:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_WR_Pre|and2_MS:\GENFOR:2:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_WR_Pre|and2_MS:\GENFOR:2:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_WR_Pre|or2_MS:\GENFOR:2:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_WR_Pre|and2_MS:\GENFOR:3:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_WR_Pre|and2_MS:\GENFOR:3:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_WR_Pre|or2_MS:\GENFOR:3:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_WR_Pre|and2_MS:\GENFOR:4:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_WR_Pre|and2_MS:\GENFOR:4:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_WR_Pre|or2_MS:\GENFOR:4:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_WR_Final
i_X[0] => and2_MS:GENFOR:0:and_notsel_x.i_B
i_X[1] => and2_MS:GENFOR:1:and_notsel_x.i_B
i_X[2] => and2_MS:GENFOR:2:and_notsel_x.i_B
i_X[3] => and2_MS:GENFOR:3:and_notsel_x.i_B
i_X[4] => and2_MS:GENFOR:4:and_notsel_x.i_B
i_Y[0] => and2_MS:GENFOR:0:and_sel_y.i_B
i_Y[1] => and2_MS:GENFOR:1:and_sel_y.i_B
i_Y[2] => and2_MS:GENFOR:2:and_sel_y.i_B
i_Y[3] => and2_MS:GENFOR:3:and_sel_y.i_B
i_Y[4] => and2_MS:GENFOR:4:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:GENFOR:0:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:1:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:2:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:3:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:4:and_sel_y.i_A
o_OUT[0] <= or2_MS:GENFOR:0:or_xysel.o_F
o_OUT[1] <= or2_MS:GENFOR:1:or_xysel.o_F
o_OUT[2] <= or2_MS:GENFOR:2:or_xysel.o_F
o_OUT[3] <= or2_MS:GENFOR:3:or_xysel.o_F
o_OUT[4] <= or2_MS:GENFOR:4:or_xysel.o_F


|mips_single_cycle|mux_2_1_struct:mux_WR_Final|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_WR_Final|and2_MS:\GENFOR:0:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_WR_Final|and2_MS:\GENFOR:0:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_WR_Final|or2_MS:\GENFOR:0:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_WR_Final|and2_MS:\GENFOR:1:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_WR_Final|and2_MS:\GENFOR:1:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_WR_Final|or2_MS:\GENFOR:1:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_WR_Final|and2_MS:\GENFOR:2:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_WR_Final|and2_MS:\GENFOR:2:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_WR_Final|or2_MS:\GENFOR:2:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_WR_Final|and2_MS:\GENFOR:3:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_WR_Final|and2_MS:\GENFOR:3:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_WR_Final|or2_MS:\GENFOR:3:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_WR_Final|and2_MS:\GENFOR:4:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_WR_Final|and2_MS:\GENFOR:4:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_WR_Final|or2_MS:\GENFOR:4:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf
i_CLK => register_nbit:generate_registers:1:register_32bit.i_CLK
i_CLK => register_nbit:generate_registers:2:register_32bit.i_CLK
i_CLK => register_nbit:generate_registers:3:register_32bit.i_CLK
i_CLK => register_nbit:generate_registers:4:register_32bit.i_CLK
i_CLK => register_nbit:generate_registers:5:register_32bit.i_CLK
i_CLK => register_nbit:generate_registers:6:register_32bit.i_CLK
i_CLK => register_nbit:generate_registers:7:register_32bit.i_CLK
i_CLK => register_nbit:generate_registers:8:register_32bit.i_CLK
i_CLK => register_nbit:generate_registers:9:register_32bit.i_CLK
i_CLK => register_nbit:generate_registers:10:register_32bit.i_CLK
i_CLK => register_nbit:generate_registers:11:register_32bit.i_CLK
i_CLK => register_nbit:generate_registers:12:register_32bit.i_CLK
i_CLK => register_nbit:generate_registers:13:register_32bit.i_CLK
i_CLK => register_nbit:generate_registers:14:register_32bit.i_CLK
i_CLK => register_nbit:generate_registers:15:register_32bit.i_CLK
i_CLK => register_nbit:generate_registers:16:register_32bit.i_CLK
i_CLK => register_nbit:generate_registers:17:register_32bit.i_CLK
i_CLK => register_nbit:generate_registers:18:register_32bit.i_CLK
i_CLK => register_nbit:generate_registers:19:register_32bit.i_CLK
i_CLK => register_nbit:generate_registers:20:register_32bit.i_CLK
i_CLK => register_nbit:generate_registers:21:register_32bit.i_CLK
i_CLK => register_nbit:generate_registers:22:register_32bit.i_CLK
i_CLK => register_nbit:generate_registers:23:register_32bit.i_CLK
i_CLK => register_nbit:generate_registers:24:register_32bit.i_CLK
i_CLK => register_nbit:generate_registers:25:register_32bit.i_CLK
i_CLK => register_nbit:generate_registers:26:register_32bit.i_CLK
i_CLK => register_nbit:generate_registers:27:register_32bit.i_CLK
i_CLK => register_nbit:generate_registers:28:register_32bit.i_CLK
i_CLK => register_nbit:generate_registers:29:register_32bit.i_CLK
i_CLK => register_nbit:generate_registers:30:register_32bit.i_CLK
i_CLK => register_nbit:generate_registers:31:register_32bit.i_CLK
i_CLK => register_nbit:register_0.i_CLK
i_RST => register_nbit:generate_registers:1:register_32bit.i_RST
i_RST => register_nbit:generate_registers:2:register_32bit.i_RST
i_RST => register_nbit:generate_registers:3:register_32bit.i_RST
i_RST => register_nbit:generate_registers:4:register_32bit.i_RST
i_RST => register_nbit:generate_registers:5:register_32bit.i_RST
i_RST => register_nbit:generate_registers:6:register_32bit.i_RST
i_RST => register_nbit:generate_registers:7:register_32bit.i_RST
i_RST => register_nbit:generate_registers:8:register_32bit.i_RST
i_RST => register_nbit:generate_registers:9:register_32bit.i_RST
i_RST => register_nbit:generate_registers:10:register_32bit.i_RST
i_RST => register_nbit:generate_registers:11:register_32bit.i_RST
i_RST => register_nbit:generate_registers:12:register_32bit.i_RST
i_RST => register_nbit:generate_registers:13:register_32bit.i_RST
i_RST => register_nbit:generate_registers:14:register_32bit.i_RST
i_RST => register_nbit:generate_registers:15:register_32bit.i_RST
i_RST => register_nbit:generate_registers:16:register_32bit.i_RST
i_RST => register_nbit:generate_registers:17:register_32bit.i_RST
i_RST => register_nbit:generate_registers:18:register_32bit.i_RST
i_RST => register_nbit:generate_registers:19:register_32bit.i_RST
i_RST => register_nbit:generate_registers:20:register_32bit.i_RST
i_RST => register_nbit:generate_registers:21:register_32bit.i_RST
i_RST => register_nbit:generate_registers:22:register_32bit.i_RST
i_RST => register_nbit:generate_registers:23:register_32bit.i_RST
i_RST => register_nbit:generate_registers:24:register_32bit.i_RST
i_RST => register_nbit:generate_registers:25:register_32bit.i_RST
i_RST => register_nbit:generate_registers:26:register_32bit.i_RST
i_RST => register_nbit:generate_registers:27:register_32bit.i_RST
i_RST => register_nbit:generate_registers:28:register_32bit.i_RST
i_RST => register_nbit:generate_registers:29:register_32bit.i_RST
i_RST => register_nbit:generate_registers:30:register_32bit.i_RST
i_RST => register_nbit:generate_registers:31:register_32bit.i_RST
i_WR[0] => decoder_5to32:decode_WR.i_D[0]
i_WR[1] => decoder_5to32:decode_WR.i_D[1]
i_WR[2] => decoder_5to32:decode_WR.i_D[2]
i_WR[3] => decoder_5to32:decode_WR.i_D[3]
i_WR[4] => decoder_5to32:decode_WR.i_D[4]
i_WD[0] => register_nbit:generate_registers:1:register_32bit.i_WD[0]
i_WD[0] => register_nbit:generate_registers:2:register_32bit.i_WD[0]
i_WD[0] => register_nbit:generate_registers:3:register_32bit.i_WD[0]
i_WD[0] => register_nbit:generate_registers:4:register_32bit.i_WD[0]
i_WD[0] => register_nbit:generate_registers:5:register_32bit.i_WD[0]
i_WD[0] => register_nbit:generate_registers:6:register_32bit.i_WD[0]
i_WD[0] => register_nbit:generate_registers:7:register_32bit.i_WD[0]
i_WD[0] => register_nbit:generate_registers:8:register_32bit.i_WD[0]
i_WD[0] => register_nbit:generate_registers:9:register_32bit.i_WD[0]
i_WD[0] => register_nbit:generate_registers:10:register_32bit.i_WD[0]
i_WD[0] => register_nbit:generate_registers:11:register_32bit.i_WD[0]
i_WD[0] => register_nbit:generate_registers:12:register_32bit.i_WD[0]
i_WD[0] => register_nbit:generate_registers:13:register_32bit.i_WD[0]
i_WD[0] => register_nbit:generate_registers:14:register_32bit.i_WD[0]
i_WD[0] => register_nbit:generate_registers:15:register_32bit.i_WD[0]
i_WD[0] => register_nbit:generate_registers:16:register_32bit.i_WD[0]
i_WD[0] => register_nbit:generate_registers:17:register_32bit.i_WD[0]
i_WD[0] => register_nbit:generate_registers:18:register_32bit.i_WD[0]
i_WD[0] => register_nbit:generate_registers:19:register_32bit.i_WD[0]
i_WD[0] => register_nbit:generate_registers:20:register_32bit.i_WD[0]
i_WD[0] => register_nbit:generate_registers:21:register_32bit.i_WD[0]
i_WD[0] => register_nbit:generate_registers:22:register_32bit.i_WD[0]
i_WD[0] => register_nbit:generate_registers:23:register_32bit.i_WD[0]
i_WD[0] => register_nbit:generate_registers:24:register_32bit.i_WD[0]
i_WD[0] => register_nbit:generate_registers:25:register_32bit.i_WD[0]
i_WD[0] => register_nbit:generate_registers:26:register_32bit.i_WD[0]
i_WD[0] => register_nbit:generate_registers:27:register_32bit.i_WD[0]
i_WD[0] => register_nbit:generate_registers:28:register_32bit.i_WD[0]
i_WD[0] => register_nbit:generate_registers:29:register_32bit.i_WD[0]
i_WD[0] => register_nbit:generate_registers:30:register_32bit.i_WD[0]
i_WD[0] => register_nbit:generate_registers:31:register_32bit.i_WD[0]
i_WD[1] => register_nbit:generate_registers:1:register_32bit.i_WD[1]
i_WD[1] => register_nbit:generate_registers:2:register_32bit.i_WD[1]
i_WD[1] => register_nbit:generate_registers:3:register_32bit.i_WD[1]
i_WD[1] => register_nbit:generate_registers:4:register_32bit.i_WD[1]
i_WD[1] => register_nbit:generate_registers:5:register_32bit.i_WD[1]
i_WD[1] => register_nbit:generate_registers:6:register_32bit.i_WD[1]
i_WD[1] => register_nbit:generate_registers:7:register_32bit.i_WD[1]
i_WD[1] => register_nbit:generate_registers:8:register_32bit.i_WD[1]
i_WD[1] => register_nbit:generate_registers:9:register_32bit.i_WD[1]
i_WD[1] => register_nbit:generate_registers:10:register_32bit.i_WD[1]
i_WD[1] => register_nbit:generate_registers:11:register_32bit.i_WD[1]
i_WD[1] => register_nbit:generate_registers:12:register_32bit.i_WD[1]
i_WD[1] => register_nbit:generate_registers:13:register_32bit.i_WD[1]
i_WD[1] => register_nbit:generate_registers:14:register_32bit.i_WD[1]
i_WD[1] => register_nbit:generate_registers:15:register_32bit.i_WD[1]
i_WD[1] => register_nbit:generate_registers:16:register_32bit.i_WD[1]
i_WD[1] => register_nbit:generate_registers:17:register_32bit.i_WD[1]
i_WD[1] => register_nbit:generate_registers:18:register_32bit.i_WD[1]
i_WD[1] => register_nbit:generate_registers:19:register_32bit.i_WD[1]
i_WD[1] => register_nbit:generate_registers:20:register_32bit.i_WD[1]
i_WD[1] => register_nbit:generate_registers:21:register_32bit.i_WD[1]
i_WD[1] => register_nbit:generate_registers:22:register_32bit.i_WD[1]
i_WD[1] => register_nbit:generate_registers:23:register_32bit.i_WD[1]
i_WD[1] => register_nbit:generate_registers:24:register_32bit.i_WD[1]
i_WD[1] => register_nbit:generate_registers:25:register_32bit.i_WD[1]
i_WD[1] => register_nbit:generate_registers:26:register_32bit.i_WD[1]
i_WD[1] => register_nbit:generate_registers:27:register_32bit.i_WD[1]
i_WD[1] => register_nbit:generate_registers:28:register_32bit.i_WD[1]
i_WD[1] => register_nbit:generate_registers:29:register_32bit.i_WD[1]
i_WD[1] => register_nbit:generate_registers:30:register_32bit.i_WD[1]
i_WD[1] => register_nbit:generate_registers:31:register_32bit.i_WD[1]
i_WD[2] => register_nbit:generate_registers:1:register_32bit.i_WD[2]
i_WD[2] => register_nbit:generate_registers:2:register_32bit.i_WD[2]
i_WD[2] => register_nbit:generate_registers:3:register_32bit.i_WD[2]
i_WD[2] => register_nbit:generate_registers:4:register_32bit.i_WD[2]
i_WD[2] => register_nbit:generate_registers:5:register_32bit.i_WD[2]
i_WD[2] => register_nbit:generate_registers:6:register_32bit.i_WD[2]
i_WD[2] => register_nbit:generate_registers:7:register_32bit.i_WD[2]
i_WD[2] => register_nbit:generate_registers:8:register_32bit.i_WD[2]
i_WD[2] => register_nbit:generate_registers:9:register_32bit.i_WD[2]
i_WD[2] => register_nbit:generate_registers:10:register_32bit.i_WD[2]
i_WD[2] => register_nbit:generate_registers:11:register_32bit.i_WD[2]
i_WD[2] => register_nbit:generate_registers:12:register_32bit.i_WD[2]
i_WD[2] => register_nbit:generate_registers:13:register_32bit.i_WD[2]
i_WD[2] => register_nbit:generate_registers:14:register_32bit.i_WD[2]
i_WD[2] => register_nbit:generate_registers:15:register_32bit.i_WD[2]
i_WD[2] => register_nbit:generate_registers:16:register_32bit.i_WD[2]
i_WD[2] => register_nbit:generate_registers:17:register_32bit.i_WD[2]
i_WD[2] => register_nbit:generate_registers:18:register_32bit.i_WD[2]
i_WD[2] => register_nbit:generate_registers:19:register_32bit.i_WD[2]
i_WD[2] => register_nbit:generate_registers:20:register_32bit.i_WD[2]
i_WD[2] => register_nbit:generate_registers:21:register_32bit.i_WD[2]
i_WD[2] => register_nbit:generate_registers:22:register_32bit.i_WD[2]
i_WD[2] => register_nbit:generate_registers:23:register_32bit.i_WD[2]
i_WD[2] => register_nbit:generate_registers:24:register_32bit.i_WD[2]
i_WD[2] => register_nbit:generate_registers:25:register_32bit.i_WD[2]
i_WD[2] => register_nbit:generate_registers:26:register_32bit.i_WD[2]
i_WD[2] => register_nbit:generate_registers:27:register_32bit.i_WD[2]
i_WD[2] => register_nbit:generate_registers:28:register_32bit.i_WD[2]
i_WD[2] => register_nbit:generate_registers:29:register_32bit.i_WD[2]
i_WD[2] => register_nbit:generate_registers:30:register_32bit.i_WD[2]
i_WD[2] => register_nbit:generate_registers:31:register_32bit.i_WD[2]
i_WD[3] => register_nbit:generate_registers:1:register_32bit.i_WD[3]
i_WD[3] => register_nbit:generate_registers:2:register_32bit.i_WD[3]
i_WD[3] => register_nbit:generate_registers:3:register_32bit.i_WD[3]
i_WD[3] => register_nbit:generate_registers:4:register_32bit.i_WD[3]
i_WD[3] => register_nbit:generate_registers:5:register_32bit.i_WD[3]
i_WD[3] => register_nbit:generate_registers:6:register_32bit.i_WD[3]
i_WD[3] => register_nbit:generate_registers:7:register_32bit.i_WD[3]
i_WD[3] => register_nbit:generate_registers:8:register_32bit.i_WD[3]
i_WD[3] => register_nbit:generate_registers:9:register_32bit.i_WD[3]
i_WD[3] => register_nbit:generate_registers:10:register_32bit.i_WD[3]
i_WD[3] => register_nbit:generate_registers:11:register_32bit.i_WD[3]
i_WD[3] => register_nbit:generate_registers:12:register_32bit.i_WD[3]
i_WD[3] => register_nbit:generate_registers:13:register_32bit.i_WD[3]
i_WD[3] => register_nbit:generate_registers:14:register_32bit.i_WD[3]
i_WD[3] => register_nbit:generate_registers:15:register_32bit.i_WD[3]
i_WD[3] => register_nbit:generate_registers:16:register_32bit.i_WD[3]
i_WD[3] => register_nbit:generate_registers:17:register_32bit.i_WD[3]
i_WD[3] => register_nbit:generate_registers:18:register_32bit.i_WD[3]
i_WD[3] => register_nbit:generate_registers:19:register_32bit.i_WD[3]
i_WD[3] => register_nbit:generate_registers:20:register_32bit.i_WD[3]
i_WD[3] => register_nbit:generate_registers:21:register_32bit.i_WD[3]
i_WD[3] => register_nbit:generate_registers:22:register_32bit.i_WD[3]
i_WD[3] => register_nbit:generate_registers:23:register_32bit.i_WD[3]
i_WD[3] => register_nbit:generate_registers:24:register_32bit.i_WD[3]
i_WD[3] => register_nbit:generate_registers:25:register_32bit.i_WD[3]
i_WD[3] => register_nbit:generate_registers:26:register_32bit.i_WD[3]
i_WD[3] => register_nbit:generate_registers:27:register_32bit.i_WD[3]
i_WD[3] => register_nbit:generate_registers:28:register_32bit.i_WD[3]
i_WD[3] => register_nbit:generate_registers:29:register_32bit.i_WD[3]
i_WD[3] => register_nbit:generate_registers:30:register_32bit.i_WD[3]
i_WD[3] => register_nbit:generate_registers:31:register_32bit.i_WD[3]
i_WD[4] => register_nbit:generate_registers:1:register_32bit.i_WD[4]
i_WD[4] => register_nbit:generate_registers:2:register_32bit.i_WD[4]
i_WD[4] => register_nbit:generate_registers:3:register_32bit.i_WD[4]
i_WD[4] => register_nbit:generate_registers:4:register_32bit.i_WD[4]
i_WD[4] => register_nbit:generate_registers:5:register_32bit.i_WD[4]
i_WD[4] => register_nbit:generate_registers:6:register_32bit.i_WD[4]
i_WD[4] => register_nbit:generate_registers:7:register_32bit.i_WD[4]
i_WD[4] => register_nbit:generate_registers:8:register_32bit.i_WD[4]
i_WD[4] => register_nbit:generate_registers:9:register_32bit.i_WD[4]
i_WD[4] => register_nbit:generate_registers:10:register_32bit.i_WD[4]
i_WD[4] => register_nbit:generate_registers:11:register_32bit.i_WD[4]
i_WD[4] => register_nbit:generate_registers:12:register_32bit.i_WD[4]
i_WD[4] => register_nbit:generate_registers:13:register_32bit.i_WD[4]
i_WD[4] => register_nbit:generate_registers:14:register_32bit.i_WD[4]
i_WD[4] => register_nbit:generate_registers:15:register_32bit.i_WD[4]
i_WD[4] => register_nbit:generate_registers:16:register_32bit.i_WD[4]
i_WD[4] => register_nbit:generate_registers:17:register_32bit.i_WD[4]
i_WD[4] => register_nbit:generate_registers:18:register_32bit.i_WD[4]
i_WD[4] => register_nbit:generate_registers:19:register_32bit.i_WD[4]
i_WD[4] => register_nbit:generate_registers:20:register_32bit.i_WD[4]
i_WD[4] => register_nbit:generate_registers:21:register_32bit.i_WD[4]
i_WD[4] => register_nbit:generate_registers:22:register_32bit.i_WD[4]
i_WD[4] => register_nbit:generate_registers:23:register_32bit.i_WD[4]
i_WD[4] => register_nbit:generate_registers:24:register_32bit.i_WD[4]
i_WD[4] => register_nbit:generate_registers:25:register_32bit.i_WD[4]
i_WD[4] => register_nbit:generate_registers:26:register_32bit.i_WD[4]
i_WD[4] => register_nbit:generate_registers:27:register_32bit.i_WD[4]
i_WD[4] => register_nbit:generate_registers:28:register_32bit.i_WD[4]
i_WD[4] => register_nbit:generate_registers:29:register_32bit.i_WD[4]
i_WD[4] => register_nbit:generate_registers:30:register_32bit.i_WD[4]
i_WD[4] => register_nbit:generate_registers:31:register_32bit.i_WD[4]
i_WD[5] => register_nbit:generate_registers:1:register_32bit.i_WD[5]
i_WD[5] => register_nbit:generate_registers:2:register_32bit.i_WD[5]
i_WD[5] => register_nbit:generate_registers:3:register_32bit.i_WD[5]
i_WD[5] => register_nbit:generate_registers:4:register_32bit.i_WD[5]
i_WD[5] => register_nbit:generate_registers:5:register_32bit.i_WD[5]
i_WD[5] => register_nbit:generate_registers:6:register_32bit.i_WD[5]
i_WD[5] => register_nbit:generate_registers:7:register_32bit.i_WD[5]
i_WD[5] => register_nbit:generate_registers:8:register_32bit.i_WD[5]
i_WD[5] => register_nbit:generate_registers:9:register_32bit.i_WD[5]
i_WD[5] => register_nbit:generate_registers:10:register_32bit.i_WD[5]
i_WD[5] => register_nbit:generate_registers:11:register_32bit.i_WD[5]
i_WD[5] => register_nbit:generate_registers:12:register_32bit.i_WD[5]
i_WD[5] => register_nbit:generate_registers:13:register_32bit.i_WD[5]
i_WD[5] => register_nbit:generate_registers:14:register_32bit.i_WD[5]
i_WD[5] => register_nbit:generate_registers:15:register_32bit.i_WD[5]
i_WD[5] => register_nbit:generate_registers:16:register_32bit.i_WD[5]
i_WD[5] => register_nbit:generate_registers:17:register_32bit.i_WD[5]
i_WD[5] => register_nbit:generate_registers:18:register_32bit.i_WD[5]
i_WD[5] => register_nbit:generate_registers:19:register_32bit.i_WD[5]
i_WD[5] => register_nbit:generate_registers:20:register_32bit.i_WD[5]
i_WD[5] => register_nbit:generate_registers:21:register_32bit.i_WD[5]
i_WD[5] => register_nbit:generate_registers:22:register_32bit.i_WD[5]
i_WD[5] => register_nbit:generate_registers:23:register_32bit.i_WD[5]
i_WD[5] => register_nbit:generate_registers:24:register_32bit.i_WD[5]
i_WD[5] => register_nbit:generate_registers:25:register_32bit.i_WD[5]
i_WD[5] => register_nbit:generate_registers:26:register_32bit.i_WD[5]
i_WD[5] => register_nbit:generate_registers:27:register_32bit.i_WD[5]
i_WD[5] => register_nbit:generate_registers:28:register_32bit.i_WD[5]
i_WD[5] => register_nbit:generate_registers:29:register_32bit.i_WD[5]
i_WD[5] => register_nbit:generate_registers:30:register_32bit.i_WD[5]
i_WD[5] => register_nbit:generate_registers:31:register_32bit.i_WD[5]
i_WD[6] => register_nbit:generate_registers:1:register_32bit.i_WD[6]
i_WD[6] => register_nbit:generate_registers:2:register_32bit.i_WD[6]
i_WD[6] => register_nbit:generate_registers:3:register_32bit.i_WD[6]
i_WD[6] => register_nbit:generate_registers:4:register_32bit.i_WD[6]
i_WD[6] => register_nbit:generate_registers:5:register_32bit.i_WD[6]
i_WD[6] => register_nbit:generate_registers:6:register_32bit.i_WD[6]
i_WD[6] => register_nbit:generate_registers:7:register_32bit.i_WD[6]
i_WD[6] => register_nbit:generate_registers:8:register_32bit.i_WD[6]
i_WD[6] => register_nbit:generate_registers:9:register_32bit.i_WD[6]
i_WD[6] => register_nbit:generate_registers:10:register_32bit.i_WD[6]
i_WD[6] => register_nbit:generate_registers:11:register_32bit.i_WD[6]
i_WD[6] => register_nbit:generate_registers:12:register_32bit.i_WD[6]
i_WD[6] => register_nbit:generate_registers:13:register_32bit.i_WD[6]
i_WD[6] => register_nbit:generate_registers:14:register_32bit.i_WD[6]
i_WD[6] => register_nbit:generate_registers:15:register_32bit.i_WD[6]
i_WD[6] => register_nbit:generate_registers:16:register_32bit.i_WD[6]
i_WD[6] => register_nbit:generate_registers:17:register_32bit.i_WD[6]
i_WD[6] => register_nbit:generate_registers:18:register_32bit.i_WD[6]
i_WD[6] => register_nbit:generate_registers:19:register_32bit.i_WD[6]
i_WD[6] => register_nbit:generate_registers:20:register_32bit.i_WD[6]
i_WD[6] => register_nbit:generate_registers:21:register_32bit.i_WD[6]
i_WD[6] => register_nbit:generate_registers:22:register_32bit.i_WD[6]
i_WD[6] => register_nbit:generate_registers:23:register_32bit.i_WD[6]
i_WD[6] => register_nbit:generate_registers:24:register_32bit.i_WD[6]
i_WD[6] => register_nbit:generate_registers:25:register_32bit.i_WD[6]
i_WD[6] => register_nbit:generate_registers:26:register_32bit.i_WD[6]
i_WD[6] => register_nbit:generate_registers:27:register_32bit.i_WD[6]
i_WD[6] => register_nbit:generate_registers:28:register_32bit.i_WD[6]
i_WD[6] => register_nbit:generate_registers:29:register_32bit.i_WD[6]
i_WD[6] => register_nbit:generate_registers:30:register_32bit.i_WD[6]
i_WD[6] => register_nbit:generate_registers:31:register_32bit.i_WD[6]
i_WD[7] => register_nbit:generate_registers:1:register_32bit.i_WD[7]
i_WD[7] => register_nbit:generate_registers:2:register_32bit.i_WD[7]
i_WD[7] => register_nbit:generate_registers:3:register_32bit.i_WD[7]
i_WD[7] => register_nbit:generate_registers:4:register_32bit.i_WD[7]
i_WD[7] => register_nbit:generate_registers:5:register_32bit.i_WD[7]
i_WD[7] => register_nbit:generate_registers:6:register_32bit.i_WD[7]
i_WD[7] => register_nbit:generate_registers:7:register_32bit.i_WD[7]
i_WD[7] => register_nbit:generate_registers:8:register_32bit.i_WD[7]
i_WD[7] => register_nbit:generate_registers:9:register_32bit.i_WD[7]
i_WD[7] => register_nbit:generate_registers:10:register_32bit.i_WD[7]
i_WD[7] => register_nbit:generate_registers:11:register_32bit.i_WD[7]
i_WD[7] => register_nbit:generate_registers:12:register_32bit.i_WD[7]
i_WD[7] => register_nbit:generate_registers:13:register_32bit.i_WD[7]
i_WD[7] => register_nbit:generate_registers:14:register_32bit.i_WD[7]
i_WD[7] => register_nbit:generate_registers:15:register_32bit.i_WD[7]
i_WD[7] => register_nbit:generate_registers:16:register_32bit.i_WD[7]
i_WD[7] => register_nbit:generate_registers:17:register_32bit.i_WD[7]
i_WD[7] => register_nbit:generate_registers:18:register_32bit.i_WD[7]
i_WD[7] => register_nbit:generate_registers:19:register_32bit.i_WD[7]
i_WD[7] => register_nbit:generate_registers:20:register_32bit.i_WD[7]
i_WD[7] => register_nbit:generate_registers:21:register_32bit.i_WD[7]
i_WD[7] => register_nbit:generate_registers:22:register_32bit.i_WD[7]
i_WD[7] => register_nbit:generate_registers:23:register_32bit.i_WD[7]
i_WD[7] => register_nbit:generate_registers:24:register_32bit.i_WD[7]
i_WD[7] => register_nbit:generate_registers:25:register_32bit.i_WD[7]
i_WD[7] => register_nbit:generate_registers:26:register_32bit.i_WD[7]
i_WD[7] => register_nbit:generate_registers:27:register_32bit.i_WD[7]
i_WD[7] => register_nbit:generate_registers:28:register_32bit.i_WD[7]
i_WD[7] => register_nbit:generate_registers:29:register_32bit.i_WD[7]
i_WD[7] => register_nbit:generate_registers:30:register_32bit.i_WD[7]
i_WD[7] => register_nbit:generate_registers:31:register_32bit.i_WD[7]
i_WD[8] => register_nbit:generate_registers:1:register_32bit.i_WD[8]
i_WD[8] => register_nbit:generate_registers:2:register_32bit.i_WD[8]
i_WD[8] => register_nbit:generate_registers:3:register_32bit.i_WD[8]
i_WD[8] => register_nbit:generate_registers:4:register_32bit.i_WD[8]
i_WD[8] => register_nbit:generate_registers:5:register_32bit.i_WD[8]
i_WD[8] => register_nbit:generate_registers:6:register_32bit.i_WD[8]
i_WD[8] => register_nbit:generate_registers:7:register_32bit.i_WD[8]
i_WD[8] => register_nbit:generate_registers:8:register_32bit.i_WD[8]
i_WD[8] => register_nbit:generate_registers:9:register_32bit.i_WD[8]
i_WD[8] => register_nbit:generate_registers:10:register_32bit.i_WD[8]
i_WD[8] => register_nbit:generate_registers:11:register_32bit.i_WD[8]
i_WD[8] => register_nbit:generate_registers:12:register_32bit.i_WD[8]
i_WD[8] => register_nbit:generate_registers:13:register_32bit.i_WD[8]
i_WD[8] => register_nbit:generate_registers:14:register_32bit.i_WD[8]
i_WD[8] => register_nbit:generate_registers:15:register_32bit.i_WD[8]
i_WD[8] => register_nbit:generate_registers:16:register_32bit.i_WD[8]
i_WD[8] => register_nbit:generate_registers:17:register_32bit.i_WD[8]
i_WD[8] => register_nbit:generate_registers:18:register_32bit.i_WD[8]
i_WD[8] => register_nbit:generate_registers:19:register_32bit.i_WD[8]
i_WD[8] => register_nbit:generate_registers:20:register_32bit.i_WD[8]
i_WD[8] => register_nbit:generate_registers:21:register_32bit.i_WD[8]
i_WD[8] => register_nbit:generate_registers:22:register_32bit.i_WD[8]
i_WD[8] => register_nbit:generate_registers:23:register_32bit.i_WD[8]
i_WD[8] => register_nbit:generate_registers:24:register_32bit.i_WD[8]
i_WD[8] => register_nbit:generate_registers:25:register_32bit.i_WD[8]
i_WD[8] => register_nbit:generate_registers:26:register_32bit.i_WD[8]
i_WD[8] => register_nbit:generate_registers:27:register_32bit.i_WD[8]
i_WD[8] => register_nbit:generate_registers:28:register_32bit.i_WD[8]
i_WD[8] => register_nbit:generate_registers:29:register_32bit.i_WD[8]
i_WD[8] => register_nbit:generate_registers:30:register_32bit.i_WD[8]
i_WD[8] => register_nbit:generate_registers:31:register_32bit.i_WD[8]
i_WD[9] => register_nbit:generate_registers:1:register_32bit.i_WD[9]
i_WD[9] => register_nbit:generate_registers:2:register_32bit.i_WD[9]
i_WD[9] => register_nbit:generate_registers:3:register_32bit.i_WD[9]
i_WD[9] => register_nbit:generate_registers:4:register_32bit.i_WD[9]
i_WD[9] => register_nbit:generate_registers:5:register_32bit.i_WD[9]
i_WD[9] => register_nbit:generate_registers:6:register_32bit.i_WD[9]
i_WD[9] => register_nbit:generate_registers:7:register_32bit.i_WD[9]
i_WD[9] => register_nbit:generate_registers:8:register_32bit.i_WD[9]
i_WD[9] => register_nbit:generate_registers:9:register_32bit.i_WD[9]
i_WD[9] => register_nbit:generate_registers:10:register_32bit.i_WD[9]
i_WD[9] => register_nbit:generate_registers:11:register_32bit.i_WD[9]
i_WD[9] => register_nbit:generate_registers:12:register_32bit.i_WD[9]
i_WD[9] => register_nbit:generate_registers:13:register_32bit.i_WD[9]
i_WD[9] => register_nbit:generate_registers:14:register_32bit.i_WD[9]
i_WD[9] => register_nbit:generate_registers:15:register_32bit.i_WD[9]
i_WD[9] => register_nbit:generate_registers:16:register_32bit.i_WD[9]
i_WD[9] => register_nbit:generate_registers:17:register_32bit.i_WD[9]
i_WD[9] => register_nbit:generate_registers:18:register_32bit.i_WD[9]
i_WD[9] => register_nbit:generate_registers:19:register_32bit.i_WD[9]
i_WD[9] => register_nbit:generate_registers:20:register_32bit.i_WD[9]
i_WD[9] => register_nbit:generate_registers:21:register_32bit.i_WD[9]
i_WD[9] => register_nbit:generate_registers:22:register_32bit.i_WD[9]
i_WD[9] => register_nbit:generate_registers:23:register_32bit.i_WD[9]
i_WD[9] => register_nbit:generate_registers:24:register_32bit.i_WD[9]
i_WD[9] => register_nbit:generate_registers:25:register_32bit.i_WD[9]
i_WD[9] => register_nbit:generate_registers:26:register_32bit.i_WD[9]
i_WD[9] => register_nbit:generate_registers:27:register_32bit.i_WD[9]
i_WD[9] => register_nbit:generate_registers:28:register_32bit.i_WD[9]
i_WD[9] => register_nbit:generate_registers:29:register_32bit.i_WD[9]
i_WD[9] => register_nbit:generate_registers:30:register_32bit.i_WD[9]
i_WD[9] => register_nbit:generate_registers:31:register_32bit.i_WD[9]
i_WD[10] => register_nbit:generate_registers:1:register_32bit.i_WD[10]
i_WD[10] => register_nbit:generate_registers:2:register_32bit.i_WD[10]
i_WD[10] => register_nbit:generate_registers:3:register_32bit.i_WD[10]
i_WD[10] => register_nbit:generate_registers:4:register_32bit.i_WD[10]
i_WD[10] => register_nbit:generate_registers:5:register_32bit.i_WD[10]
i_WD[10] => register_nbit:generate_registers:6:register_32bit.i_WD[10]
i_WD[10] => register_nbit:generate_registers:7:register_32bit.i_WD[10]
i_WD[10] => register_nbit:generate_registers:8:register_32bit.i_WD[10]
i_WD[10] => register_nbit:generate_registers:9:register_32bit.i_WD[10]
i_WD[10] => register_nbit:generate_registers:10:register_32bit.i_WD[10]
i_WD[10] => register_nbit:generate_registers:11:register_32bit.i_WD[10]
i_WD[10] => register_nbit:generate_registers:12:register_32bit.i_WD[10]
i_WD[10] => register_nbit:generate_registers:13:register_32bit.i_WD[10]
i_WD[10] => register_nbit:generate_registers:14:register_32bit.i_WD[10]
i_WD[10] => register_nbit:generate_registers:15:register_32bit.i_WD[10]
i_WD[10] => register_nbit:generate_registers:16:register_32bit.i_WD[10]
i_WD[10] => register_nbit:generate_registers:17:register_32bit.i_WD[10]
i_WD[10] => register_nbit:generate_registers:18:register_32bit.i_WD[10]
i_WD[10] => register_nbit:generate_registers:19:register_32bit.i_WD[10]
i_WD[10] => register_nbit:generate_registers:20:register_32bit.i_WD[10]
i_WD[10] => register_nbit:generate_registers:21:register_32bit.i_WD[10]
i_WD[10] => register_nbit:generate_registers:22:register_32bit.i_WD[10]
i_WD[10] => register_nbit:generate_registers:23:register_32bit.i_WD[10]
i_WD[10] => register_nbit:generate_registers:24:register_32bit.i_WD[10]
i_WD[10] => register_nbit:generate_registers:25:register_32bit.i_WD[10]
i_WD[10] => register_nbit:generate_registers:26:register_32bit.i_WD[10]
i_WD[10] => register_nbit:generate_registers:27:register_32bit.i_WD[10]
i_WD[10] => register_nbit:generate_registers:28:register_32bit.i_WD[10]
i_WD[10] => register_nbit:generate_registers:29:register_32bit.i_WD[10]
i_WD[10] => register_nbit:generate_registers:30:register_32bit.i_WD[10]
i_WD[10] => register_nbit:generate_registers:31:register_32bit.i_WD[10]
i_WD[11] => register_nbit:generate_registers:1:register_32bit.i_WD[11]
i_WD[11] => register_nbit:generate_registers:2:register_32bit.i_WD[11]
i_WD[11] => register_nbit:generate_registers:3:register_32bit.i_WD[11]
i_WD[11] => register_nbit:generate_registers:4:register_32bit.i_WD[11]
i_WD[11] => register_nbit:generate_registers:5:register_32bit.i_WD[11]
i_WD[11] => register_nbit:generate_registers:6:register_32bit.i_WD[11]
i_WD[11] => register_nbit:generate_registers:7:register_32bit.i_WD[11]
i_WD[11] => register_nbit:generate_registers:8:register_32bit.i_WD[11]
i_WD[11] => register_nbit:generate_registers:9:register_32bit.i_WD[11]
i_WD[11] => register_nbit:generate_registers:10:register_32bit.i_WD[11]
i_WD[11] => register_nbit:generate_registers:11:register_32bit.i_WD[11]
i_WD[11] => register_nbit:generate_registers:12:register_32bit.i_WD[11]
i_WD[11] => register_nbit:generate_registers:13:register_32bit.i_WD[11]
i_WD[11] => register_nbit:generate_registers:14:register_32bit.i_WD[11]
i_WD[11] => register_nbit:generate_registers:15:register_32bit.i_WD[11]
i_WD[11] => register_nbit:generate_registers:16:register_32bit.i_WD[11]
i_WD[11] => register_nbit:generate_registers:17:register_32bit.i_WD[11]
i_WD[11] => register_nbit:generate_registers:18:register_32bit.i_WD[11]
i_WD[11] => register_nbit:generate_registers:19:register_32bit.i_WD[11]
i_WD[11] => register_nbit:generate_registers:20:register_32bit.i_WD[11]
i_WD[11] => register_nbit:generate_registers:21:register_32bit.i_WD[11]
i_WD[11] => register_nbit:generate_registers:22:register_32bit.i_WD[11]
i_WD[11] => register_nbit:generate_registers:23:register_32bit.i_WD[11]
i_WD[11] => register_nbit:generate_registers:24:register_32bit.i_WD[11]
i_WD[11] => register_nbit:generate_registers:25:register_32bit.i_WD[11]
i_WD[11] => register_nbit:generate_registers:26:register_32bit.i_WD[11]
i_WD[11] => register_nbit:generate_registers:27:register_32bit.i_WD[11]
i_WD[11] => register_nbit:generate_registers:28:register_32bit.i_WD[11]
i_WD[11] => register_nbit:generate_registers:29:register_32bit.i_WD[11]
i_WD[11] => register_nbit:generate_registers:30:register_32bit.i_WD[11]
i_WD[11] => register_nbit:generate_registers:31:register_32bit.i_WD[11]
i_WD[12] => register_nbit:generate_registers:1:register_32bit.i_WD[12]
i_WD[12] => register_nbit:generate_registers:2:register_32bit.i_WD[12]
i_WD[12] => register_nbit:generate_registers:3:register_32bit.i_WD[12]
i_WD[12] => register_nbit:generate_registers:4:register_32bit.i_WD[12]
i_WD[12] => register_nbit:generate_registers:5:register_32bit.i_WD[12]
i_WD[12] => register_nbit:generate_registers:6:register_32bit.i_WD[12]
i_WD[12] => register_nbit:generate_registers:7:register_32bit.i_WD[12]
i_WD[12] => register_nbit:generate_registers:8:register_32bit.i_WD[12]
i_WD[12] => register_nbit:generate_registers:9:register_32bit.i_WD[12]
i_WD[12] => register_nbit:generate_registers:10:register_32bit.i_WD[12]
i_WD[12] => register_nbit:generate_registers:11:register_32bit.i_WD[12]
i_WD[12] => register_nbit:generate_registers:12:register_32bit.i_WD[12]
i_WD[12] => register_nbit:generate_registers:13:register_32bit.i_WD[12]
i_WD[12] => register_nbit:generate_registers:14:register_32bit.i_WD[12]
i_WD[12] => register_nbit:generate_registers:15:register_32bit.i_WD[12]
i_WD[12] => register_nbit:generate_registers:16:register_32bit.i_WD[12]
i_WD[12] => register_nbit:generate_registers:17:register_32bit.i_WD[12]
i_WD[12] => register_nbit:generate_registers:18:register_32bit.i_WD[12]
i_WD[12] => register_nbit:generate_registers:19:register_32bit.i_WD[12]
i_WD[12] => register_nbit:generate_registers:20:register_32bit.i_WD[12]
i_WD[12] => register_nbit:generate_registers:21:register_32bit.i_WD[12]
i_WD[12] => register_nbit:generate_registers:22:register_32bit.i_WD[12]
i_WD[12] => register_nbit:generate_registers:23:register_32bit.i_WD[12]
i_WD[12] => register_nbit:generate_registers:24:register_32bit.i_WD[12]
i_WD[12] => register_nbit:generate_registers:25:register_32bit.i_WD[12]
i_WD[12] => register_nbit:generate_registers:26:register_32bit.i_WD[12]
i_WD[12] => register_nbit:generate_registers:27:register_32bit.i_WD[12]
i_WD[12] => register_nbit:generate_registers:28:register_32bit.i_WD[12]
i_WD[12] => register_nbit:generate_registers:29:register_32bit.i_WD[12]
i_WD[12] => register_nbit:generate_registers:30:register_32bit.i_WD[12]
i_WD[12] => register_nbit:generate_registers:31:register_32bit.i_WD[12]
i_WD[13] => register_nbit:generate_registers:1:register_32bit.i_WD[13]
i_WD[13] => register_nbit:generate_registers:2:register_32bit.i_WD[13]
i_WD[13] => register_nbit:generate_registers:3:register_32bit.i_WD[13]
i_WD[13] => register_nbit:generate_registers:4:register_32bit.i_WD[13]
i_WD[13] => register_nbit:generate_registers:5:register_32bit.i_WD[13]
i_WD[13] => register_nbit:generate_registers:6:register_32bit.i_WD[13]
i_WD[13] => register_nbit:generate_registers:7:register_32bit.i_WD[13]
i_WD[13] => register_nbit:generate_registers:8:register_32bit.i_WD[13]
i_WD[13] => register_nbit:generate_registers:9:register_32bit.i_WD[13]
i_WD[13] => register_nbit:generate_registers:10:register_32bit.i_WD[13]
i_WD[13] => register_nbit:generate_registers:11:register_32bit.i_WD[13]
i_WD[13] => register_nbit:generate_registers:12:register_32bit.i_WD[13]
i_WD[13] => register_nbit:generate_registers:13:register_32bit.i_WD[13]
i_WD[13] => register_nbit:generate_registers:14:register_32bit.i_WD[13]
i_WD[13] => register_nbit:generate_registers:15:register_32bit.i_WD[13]
i_WD[13] => register_nbit:generate_registers:16:register_32bit.i_WD[13]
i_WD[13] => register_nbit:generate_registers:17:register_32bit.i_WD[13]
i_WD[13] => register_nbit:generate_registers:18:register_32bit.i_WD[13]
i_WD[13] => register_nbit:generate_registers:19:register_32bit.i_WD[13]
i_WD[13] => register_nbit:generate_registers:20:register_32bit.i_WD[13]
i_WD[13] => register_nbit:generate_registers:21:register_32bit.i_WD[13]
i_WD[13] => register_nbit:generate_registers:22:register_32bit.i_WD[13]
i_WD[13] => register_nbit:generate_registers:23:register_32bit.i_WD[13]
i_WD[13] => register_nbit:generate_registers:24:register_32bit.i_WD[13]
i_WD[13] => register_nbit:generate_registers:25:register_32bit.i_WD[13]
i_WD[13] => register_nbit:generate_registers:26:register_32bit.i_WD[13]
i_WD[13] => register_nbit:generate_registers:27:register_32bit.i_WD[13]
i_WD[13] => register_nbit:generate_registers:28:register_32bit.i_WD[13]
i_WD[13] => register_nbit:generate_registers:29:register_32bit.i_WD[13]
i_WD[13] => register_nbit:generate_registers:30:register_32bit.i_WD[13]
i_WD[13] => register_nbit:generate_registers:31:register_32bit.i_WD[13]
i_WD[14] => register_nbit:generate_registers:1:register_32bit.i_WD[14]
i_WD[14] => register_nbit:generate_registers:2:register_32bit.i_WD[14]
i_WD[14] => register_nbit:generate_registers:3:register_32bit.i_WD[14]
i_WD[14] => register_nbit:generate_registers:4:register_32bit.i_WD[14]
i_WD[14] => register_nbit:generate_registers:5:register_32bit.i_WD[14]
i_WD[14] => register_nbit:generate_registers:6:register_32bit.i_WD[14]
i_WD[14] => register_nbit:generate_registers:7:register_32bit.i_WD[14]
i_WD[14] => register_nbit:generate_registers:8:register_32bit.i_WD[14]
i_WD[14] => register_nbit:generate_registers:9:register_32bit.i_WD[14]
i_WD[14] => register_nbit:generate_registers:10:register_32bit.i_WD[14]
i_WD[14] => register_nbit:generate_registers:11:register_32bit.i_WD[14]
i_WD[14] => register_nbit:generate_registers:12:register_32bit.i_WD[14]
i_WD[14] => register_nbit:generate_registers:13:register_32bit.i_WD[14]
i_WD[14] => register_nbit:generate_registers:14:register_32bit.i_WD[14]
i_WD[14] => register_nbit:generate_registers:15:register_32bit.i_WD[14]
i_WD[14] => register_nbit:generate_registers:16:register_32bit.i_WD[14]
i_WD[14] => register_nbit:generate_registers:17:register_32bit.i_WD[14]
i_WD[14] => register_nbit:generate_registers:18:register_32bit.i_WD[14]
i_WD[14] => register_nbit:generate_registers:19:register_32bit.i_WD[14]
i_WD[14] => register_nbit:generate_registers:20:register_32bit.i_WD[14]
i_WD[14] => register_nbit:generate_registers:21:register_32bit.i_WD[14]
i_WD[14] => register_nbit:generate_registers:22:register_32bit.i_WD[14]
i_WD[14] => register_nbit:generate_registers:23:register_32bit.i_WD[14]
i_WD[14] => register_nbit:generate_registers:24:register_32bit.i_WD[14]
i_WD[14] => register_nbit:generate_registers:25:register_32bit.i_WD[14]
i_WD[14] => register_nbit:generate_registers:26:register_32bit.i_WD[14]
i_WD[14] => register_nbit:generate_registers:27:register_32bit.i_WD[14]
i_WD[14] => register_nbit:generate_registers:28:register_32bit.i_WD[14]
i_WD[14] => register_nbit:generate_registers:29:register_32bit.i_WD[14]
i_WD[14] => register_nbit:generate_registers:30:register_32bit.i_WD[14]
i_WD[14] => register_nbit:generate_registers:31:register_32bit.i_WD[14]
i_WD[15] => register_nbit:generate_registers:1:register_32bit.i_WD[15]
i_WD[15] => register_nbit:generate_registers:2:register_32bit.i_WD[15]
i_WD[15] => register_nbit:generate_registers:3:register_32bit.i_WD[15]
i_WD[15] => register_nbit:generate_registers:4:register_32bit.i_WD[15]
i_WD[15] => register_nbit:generate_registers:5:register_32bit.i_WD[15]
i_WD[15] => register_nbit:generate_registers:6:register_32bit.i_WD[15]
i_WD[15] => register_nbit:generate_registers:7:register_32bit.i_WD[15]
i_WD[15] => register_nbit:generate_registers:8:register_32bit.i_WD[15]
i_WD[15] => register_nbit:generate_registers:9:register_32bit.i_WD[15]
i_WD[15] => register_nbit:generate_registers:10:register_32bit.i_WD[15]
i_WD[15] => register_nbit:generate_registers:11:register_32bit.i_WD[15]
i_WD[15] => register_nbit:generate_registers:12:register_32bit.i_WD[15]
i_WD[15] => register_nbit:generate_registers:13:register_32bit.i_WD[15]
i_WD[15] => register_nbit:generate_registers:14:register_32bit.i_WD[15]
i_WD[15] => register_nbit:generate_registers:15:register_32bit.i_WD[15]
i_WD[15] => register_nbit:generate_registers:16:register_32bit.i_WD[15]
i_WD[15] => register_nbit:generate_registers:17:register_32bit.i_WD[15]
i_WD[15] => register_nbit:generate_registers:18:register_32bit.i_WD[15]
i_WD[15] => register_nbit:generate_registers:19:register_32bit.i_WD[15]
i_WD[15] => register_nbit:generate_registers:20:register_32bit.i_WD[15]
i_WD[15] => register_nbit:generate_registers:21:register_32bit.i_WD[15]
i_WD[15] => register_nbit:generate_registers:22:register_32bit.i_WD[15]
i_WD[15] => register_nbit:generate_registers:23:register_32bit.i_WD[15]
i_WD[15] => register_nbit:generate_registers:24:register_32bit.i_WD[15]
i_WD[15] => register_nbit:generate_registers:25:register_32bit.i_WD[15]
i_WD[15] => register_nbit:generate_registers:26:register_32bit.i_WD[15]
i_WD[15] => register_nbit:generate_registers:27:register_32bit.i_WD[15]
i_WD[15] => register_nbit:generate_registers:28:register_32bit.i_WD[15]
i_WD[15] => register_nbit:generate_registers:29:register_32bit.i_WD[15]
i_WD[15] => register_nbit:generate_registers:30:register_32bit.i_WD[15]
i_WD[15] => register_nbit:generate_registers:31:register_32bit.i_WD[15]
i_WD[16] => register_nbit:generate_registers:1:register_32bit.i_WD[16]
i_WD[16] => register_nbit:generate_registers:2:register_32bit.i_WD[16]
i_WD[16] => register_nbit:generate_registers:3:register_32bit.i_WD[16]
i_WD[16] => register_nbit:generate_registers:4:register_32bit.i_WD[16]
i_WD[16] => register_nbit:generate_registers:5:register_32bit.i_WD[16]
i_WD[16] => register_nbit:generate_registers:6:register_32bit.i_WD[16]
i_WD[16] => register_nbit:generate_registers:7:register_32bit.i_WD[16]
i_WD[16] => register_nbit:generate_registers:8:register_32bit.i_WD[16]
i_WD[16] => register_nbit:generate_registers:9:register_32bit.i_WD[16]
i_WD[16] => register_nbit:generate_registers:10:register_32bit.i_WD[16]
i_WD[16] => register_nbit:generate_registers:11:register_32bit.i_WD[16]
i_WD[16] => register_nbit:generate_registers:12:register_32bit.i_WD[16]
i_WD[16] => register_nbit:generate_registers:13:register_32bit.i_WD[16]
i_WD[16] => register_nbit:generate_registers:14:register_32bit.i_WD[16]
i_WD[16] => register_nbit:generate_registers:15:register_32bit.i_WD[16]
i_WD[16] => register_nbit:generate_registers:16:register_32bit.i_WD[16]
i_WD[16] => register_nbit:generate_registers:17:register_32bit.i_WD[16]
i_WD[16] => register_nbit:generate_registers:18:register_32bit.i_WD[16]
i_WD[16] => register_nbit:generate_registers:19:register_32bit.i_WD[16]
i_WD[16] => register_nbit:generate_registers:20:register_32bit.i_WD[16]
i_WD[16] => register_nbit:generate_registers:21:register_32bit.i_WD[16]
i_WD[16] => register_nbit:generate_registers:22:register_32bit.i_WD[16]
i_WD[16] => register_nbit:generate_registers:23:register_32bit.i_WD[16]
i_WD[16] => register_nbit:generate_registers:24:register_32bit.i_WD[16]
i_WD[16] => register_nbit:generate_registers:25:register_32bit.i_WD[16]
i_WD[16] => register_nbit:generate_registers:26:register_32bit.i_WD[16]
i_WD[16] => register_nbit:generate_registers:27:register_32bit.i_WD[16]
i_WD[16] => register_nbit:generate_registers:28:register_32bit.i_WD[16]
i_WD[16] => register_nbit:generate_registers:29:register_32bit.i_WD[16]
i_WD[16] => register_nbit:generate_registers:30:register_32bit.i_WD[16]
i_WD[16] => register_nbit:generate_registers:31:register_32bit.i_WD[16]
i_WD[17] => register_nbit:generate_registers:1:register_32bit.i_WD[17]
i_WD[17] => register_nbit:generate_registers:2:register_32bit.i_WD[17]
i_WD[17] => register_nbit:generate_registers:3:register_32bit.i_WD[17]
i_WD[17] => register_nbit:generate_registers:4:register_32bit.i_WD[17]
i_WD[17] => register_nbit:generate_registers:5:register_32bit.i_WD[17]
i_WD[17] => register_nbit:generate_registers:6:register_32bit.i_WD[17]
i_WD[17] => register_nbit:generate_registers:7:register_32bit.i_WD[17]
i_WD[17] => register_nbit:generate_registers:8:register_32bit.i_WD[17]
i_WD[17] => register_nbit:generate_registers:9:register_32bit.i_WD[17]
i_WD[17] => register_nbit:generate_registers:10:register_32bit.i_WD[17]
i_WD[17] => register_nbit:generate_registers:11:register_32bit.i_WD[17]
i_WD[17] => register_nbit:generate_registers:12:register_32bit.i_WD[17]
i_WD[17] => register_nbit:generate_registers:13:register_32bit.i_WD[17]
i_WD[17] => register_nbit:generate_registers:14:register_32bit.i_WD[17]
i_WD[17] => register_nbit:generate_registers:15:register_32bit.i_WD[17]
i_WD[17] => register_nbit:generate_registers:16:register_32bit.i_WD[17]
i_WD[17] => register_nbit:generate_registers:17:register_32bit.i_WD[17]
i_WD[17] => register_nbit:generate_registers:18:register_32bit.i_WD[17]
i_WD[17] => register_nbit:generate_registers:19:register_32bit.i_WD[17]
i_WD[17] => register_nbit:generate_registers:20:register_32bit.i_WD[17]
i_WD[17] => register_nbit:generate_registers:21:register_32bit.i_WD[17]
i_WD[17] => register_nbit:generate_registers:22:register_32bit.i_WD[17]
i_WD[17] => register_nbit:generate_registers:23:register_32bit.i_WD[17]
i_WD[17] => register_nbit:generate_registers:24:register_32bit.i_WD[17]
i_WD[17] => register_nbit:generate_registers:25:register_32bit.i_WD[17]
i_WD[17] => register_nbit:generate_registers:26:register_32bit.i_WD[17]
i_WD[17] => register_nbit:generate_registers:27:register_32bit.i_WD[17]
i_WD[17] => register_nbit:generate_registers:28:register_32bit.i_WD[17]
i_WD[17] => register_nbit:generate_registers:29:register_32bit.i_WD[17]
i_WD[17] => register_nbit:generate_registers:30:register_32bit.i_WD[17]
i_WD[17] => register_nbit:generate_registers:31:register_32bit.i_WD[17]
i_WD[18] => register_nbit:generate_registers:1:register_32bit.i_WD[18]
i_WD[18] => register_nbit:generate_registers:2:register_32bit.i_WD[18]
i_WD[18] => register_nbit:generate_registers:3:register_32bit.i_WD[18]
i_WD[18] => register_nbit:generate_registers:4:register_32bit.i_WD[18]
i_WD[18] => register_nbit:generate_registers:5:register_32bit.i_WD[18]
i_WD[18] => register_nbit:generate_registers:6:register_32bit.i_WD[18]
i_WD[18] => register_nbit:generate_registers:7:register_32bit.i_WD[18]
i_WD[18] => register_nbit:generate_registers:8:register_32bit.i_WD[18]
i_WD[18] => register_nbit:generate_registers:9:register_32bit.i_WD[18]
i_WD[18] => register_nbit:generate_registers:10:register_32bit.i_WD[18]
i_WD[18] => register_nbit:generate_registers:11:register_32bit.i_WD[18]
i_WD[18] => register_nbit:generate_registers:12:register_32bit.i_WD[18]
i_WD[18] => register_nbit:generate_registers:13:register_32bit.i_WD[18]
i_WD[18] => register_nbit:generate_registers:14:register_32bit.i_WD[18]
i_WD[18] => register_nbit:generate_registers:15:register_32bit.i_WD[18]
i_WD[18] => register_nbit:generate_registers:16:register_32bit.i_WD[18]
i_WD[18] => register_nbit:generate_registers:17:register_32bit.i_WD[18]
i_WD[18] => register_nbit:generate_registers:18:register_32bit.i_WD[18]
i_WD[18] => register_nbit:generate_registers:19:register_32bit.i_WD[18]
i_WD[18] => register_nbit:generate_registers:20:register_32bit.i_WD[18]
i_WD[18] => register_nbit:generate_registers:21:register_32bit.i_WD[18]
i_WD[18] => register_nbit:generate_registers:22:register_32bit.i_WD[18]
i_WD[18] => register_nbit:generate_registers:23:register_32bit.i_WD[18]
i_WD[18] => register_nbit:generate_registers:24:register_32bit.i_WD[18]
i_WD[18] => register_nbit:generate_registers:25:register_32bit.i_WD[18]
i_WD[18] => register_nbit:generate_registers:26:register_32bit.i_WD[18]
i_WD[18] => register_nbit:generate_registers:27:register_32bit.i_WD[18]
i_WD[18] => register_nbit:generate_registers:28:register_32bit.i_WD[18]
i_WD[18] => register_nbit:generate_registers:29:register_32bit.i_WD[18]
i_WD[18] => register_nbit:generate_registers:30:register_32bit.i_WD[18]
i_WD[18] => register_nbit:generate_registers:31:register_32bit.i_WD[18]
i_WD[19] => register_nbit:generate_registers:1:register_32bit.i_WD[19]
i_WD[19] => register_nbit:generate_registers:2:register_32bit.i_WD[19]
i_WD[19] => register_nbit:generate_registers:3:register_32bit.i_WD[19]
i_WD[19] => register_nbit:generate_registers:4:register_32bit.i_WD[19]
i_WD[19] => register_nbit:generate_registers:5:register_32bit.i_WD[19]
i_WD[19] => register_nbit:generate_registers:6:register_32bit.i_WD[19]
i_WD[19] => register_nbit:generate_registers:7:register_32bit.i_WD[19]
i_WD[19] => register_nbit:generate_registers:8:register_32bit.i_WD[19]
i_WD[19] => register_nbit:generate_registers:9:register_32bit.i_WD[19]
i_WD[19] => register_nbit:generate_registers:10:register_32bit.i_WD[19]
i_WD[19] => register_nbit:generate_registers:11:register_32bit.i_WD[19]
i_WD[19] => register_nbit:generate_registers:12:register_32bit.i_WD[19]
i_WD[19] => register_nbit:generate_registers:13:register_32bit.i_WD[19]
i_WD[19] => register_nbit:generate_registers:14:register_32bit.i_WD[19]
i_WD[19] => register_nbit:generate_registers:15:register_32bit.i_WD[19]
i_WD[19] => register_nbit:generate_registers:16:register_32bit.i_WD[19]
i_WD[19] => register_nbit:generate_registers:17:register_32bit.i_WD[19]
i_WD[19] => register_nbit:generate_registers:18:register_32bit.i_WD[19]
i_WD[19] => register_nbit:generate_registers:19:register_32bit.i_WD[19]
i_WD[19] => register_nbit:generate_registers:20:register_32bit.i_WD[19]
i_WD[19] => register_nbit:generate_registers:21:register_32bit.i_WD[19]
i_WD[19] => register_nbit:generate_registers:22:register_32bit.i_WD[19]
i_WD[19] => register_nbit:generate_registers:23:register_32bit.i_WD[19]
i_WD[19] => register_nbit:generate_registers:24:register_32bit.i_WD[19]
i_WD[19] => register_nbit:generate_registers:25:register_32bit.i_WD[19]
i_WD[19] => register_nbit:generate_registers:26:register_32bit.i_WD[19]
i_WD[19] => register_nbit:generate_registers:27:register_32bit.i_WD[19]
i_WD[19] => register_nbit:generate_registers:28:register_32bit.i_WD[19]
i_WD[19] => register_nbit:generate_registers:29:register_32bit.i_WD[19]
i_WD[19] => register_nbit:generate_registers:30:register_32bit.i_WD[19]
i_WD[19] => register_nbit:generate_registers:31:register_32bit.i_WD[19]
i_WD[20] => register_nbit:generate_registers:1:register_32bit.i_WD[20]
i_WD[20] => register_nbit:generate_registers:2:register_32bit.i_WD[20]
i_WD[20] => register_nbit:generate_registers:3:register_32bit.i_WD[20]
i_WD[20] => register_nbit:generate_registers:4:register_32bit.i_WD[20]
i_WD[20] => register_nbit:generate_registers:5:register_32bit.i_WD[20]
i_WD[20] => register_nbit:generate_registers:6:register_32bit.i_WD[20]
i_WD[20] => register_nbit:generate_registers:7:register_32bit.i_WD[20]
i_WD[20] => register_nbit:generate_registers:8:register_32bit.i_WD[20]
i_WD[20] => register_nbit:generate_registers:9:register_32bit.i_WD[20]
i_WD[20] => register_nbit:generate_registers:10:register_32bit.i_WD[20]
i_WD[20] => register_nbit:generate_registers:11:register_32bit.i_WD[20]
i_WD[20] => register_nbit:generate_registers:12:register_32bit.i_WD[20]
i_WD[20] => register_nbit:generate_registers:13:register_32bit.i_WD[20]
i_WD[20] => register_nbit:generate_registers:14:register_32bit.i_WD[20]
i_WD[20] => register_nbit:generate_registers:15:register_32bit.i_WD[20]
i_WD[20] => register_nbit:generate_registers:16:register_32bit.i_WD[20]
i_WD[20] => register_nbit:generate_registers:17:register_32bit.i_WD[20]
i_WD[20] => register_nbit:generate_registers:18:register_32bit.i_WD[20]
i_WD[20] => register_nbit:generate_registers:19:register_32bit.i_WD[20]
i_WD[20] => register_nbit:generate_registers:20:register_32bit.i_WD[20]
i_WD[20] => register_nbit:generate_registers:21:register_32bit.i_WD[20]
i_WD[20] => register_nbit:generate_registers:22:register_32bit.i_WD[20]
i_WD[20] => register_nbit:generate_registers:23:register_32bit.i_WD[20]
i_WD[20] => register_nbit:generate_registers:24:register_32bit.i_WD[20]
i_WD[20] => register_nbit:generate_registers:25:register_32bit.i_WD[20]
i_WD[20] => register_nbit:generate_registers:26:register_32bit.i_WD[20]
i_WD[20] => register_nbit:generate_registers:27:register_32bit.i_WD[20]
i_WD[20] => register_nbit:generate_registers:28:register_32bit.i_WD[20]
i_WD[20] => register_nbit:generate_registers:29:register_32bit.i_WD[20]
i_WD[20] => register_nbit:generate_registers:30:register_32bit.i_WD[20]
i_WD[20] => register_nbit:generate_registers:31:register_32bit.i_WD[20]
i_WD[21] => register_nbit:generate_registers:1:register_32bit.i_WD[21]
i_WD[21] => register_nbit:generate_registers:2:register_32bit.i_WD[21]
i_WD[21] => register_nbit:generate_registers:3:register_32bit.i_WD[21]
i_WD[21] => register_nbit:generate_registers:4:register_32bit.i_WD[21]
i_WD[21] => register_nbit:generate_registers:5:register_32bit.i_WD[21]
i_WD[21] => register_nbit:generate_registers:6:register_32bit.i_WD[21]
i_WD[21] => register_nbit:generate_registers:7:register_32bit.i_WD[21]
i_WD[21] => register_nbit:generate_registers:8:register_32bit.i_WD[21]
i_WD[21] => register_nbit:generate_registers:9:register_32bit.i_WD[21]
i_WD[21] => register_nbit:generate_registers:10:register_32bit.i_WD[21]
i_WD[21] => register_nbit:generate_registers:11:register_32bit.i_WD[21]
i_WD[21] => register_nbit:generate_registers:12:register_32bit.i_WD[21]
i_WD[21] => register_nbit:generate_registers:13:register_32bit.i_WD[21]
i_WD[21] => register_nbit:generate_registers:14:register_32bit.i_WD[21]
i_WD[21] => register_nbit:generate_registers:15:register_32bit.i_WD[21]
i_WD[21] => register_nbit:generate_registers:16:register_32bit.i_WD[21]
i_WD[21] => register_nbit:generate_registers:17:register_32bit.i_WD[21]
i_WD[21] => register_nbit:generate_registers:18:register_32bit.i_WD[21]
i_WD[21] => register_nbit:generate_registers:19:register_32bit.i_WD[21]
i_WD[21] => register_nbit:generate_registers:20:register_32bit.i_WD[21]
i_WD[21] => register_nbit:generate_registers:21:register_32bit.i_WD[21]
i_WD[21] => register_nbit:generate_registers:22:register_32bit.i_WD[21]
i_WD[21] => register_nbit:generate_registers:23:register_32bit.i_WD[21]
i_WD[21] => register_nbit:generate_registers:24:register_32bit.i_WD[21]
i_WD[21] => register_nbit:generate_registers:25:register_32bit.i_WD[21]
i_WD[21] => register_nbit:generate_registers:26:register_32bit.i_WD[21]
i_WD[21] => register_nbit:generate_registers:27:register_32bit.i_WD[21]
i_WD[21] => register_nbit:generate_registers:28:register_32bit.i_WD[21]
i_WD[21] => register_nbit:generate_registers:29:register_32bit.i_WD[21]
i_WD[21] => register_nbit:generate_registers:30:register_32bit.i_WD[21]
i_WD[21] => register_nbit:generate_registers:31:register_32bit.i_WD[21]
i_WD[22] => register_nbit:generate_registers:1:register_32bit.i_WD[22]
i_WD[22] => register_nbit:generate_registers:2:register_32bit.i_WD[22]
i_WD[22] => register_nbit:generate_registers:3:register_32bit.i_WD[22]
i_WD[22] => register_nbit:generate_registers:4:register_32bit.i_WD[22]
i_WD[22] => register_nbit:generate_registers:5:register_32bit.i_WD[22]
i_WD[22] => register_nbit:generate_registers:6:register_32bit.i_WD[22]
i_WD[22] => register_nbit:generate_registers:7:register_32bit.i_WD[22]
i_WD[22] => register_nbit:generate_registers:8:register_32bit.i_WD[22]
i_WD[22] => register_nbit:generate_registers:9:register_32bit.i_WD[22]
i_WD[22] => register_nbit:generate_registers:10:register_32bit.i_WD[22]
i_WD[22] => register_nbit:generate_registers:11:register_32bit.i_WD[22]
i_WD[22] => register_nbit:generate_registers:12:register_32bit.i_WD[22]
i_WD[22] => register_nbit:generate_registers:13:register_32bit.i_WD[22]
i_WD[22] => register_nbit:generate_registers:14:register_32bit.i_WD[22]
i_WD[22] => register_nbit:generate_registers:15:register_32bit.i_WD[22]
i_WD[22] => register_nbit:generate_registers:16:register_32bit.i_WD[22]
i_WD[22] => register_nbit:generate_registers:17:register_32bit.i_WD[22]
i_WD[22] => register_nbit:generate_registers:18:register_32bit.i_WD[22]
i_WD[22] => register_nbit:generate_registers:19:register_32bit.i_WD[22]
i_WD[22] => register_nbit:generate_registers:20:register_32bit.i_WD[22]
i_WD[22] => register_nbit:generate_registers:21:register_32bit.i_WD[22]
i_WD[22] => register_nbit:generate_registers:22:register_32bit.i_WD[22]
i_WD[22] => register_nbit:generate_registers:23:register_32bit.i_WD[22]
i_WD[22] => register_nbit:generate_registers:24:register_32bit.i_WD[22]
i_WD[22] => register_nbit:generate_registers:25:register_32bit.i_WD[22]
i_WD[22] => register_nbit:generate_registers:26:register_32bit.i_WD[22]
i_WD[22] => register_nbit:generate_registers:27:register_32bit.i_WD[22]
i_WD[22] => register_nbit:generate_registers:28:register_32bit.i_WD[22]
i_WD[22] => register_nbit:generate_registers:29:register_32bit.i_WD[22]
i_WD[22] => register_nbit:generate_registers:30:register_32bit.i_WD[22]
i_WD[22] => register_nbit:generate_registers:31:register_32bit.i_WD[22]
i_WD[23] => register_nbit:generate_registers:1:register_32bit.i_WD[23]
i_WD[23] => register_nbit:generate_registers:2:register_32bit.i_WD[23]
i_WD[23] => register_nbit:generate_registers:3:register_32bit.i_WD[23]
i_WD[23] => register_nbit:generate_registers:4:register_32bit.i_WD[23]
i_WD[23] => register_nbit:generate_registers:5:register_32bit.i_WD[23]
i_WD[23] => register_nbit:generate_registers:6:register_32bit.i_WD[23]
i_WD[23] => register_nbit:generate_registers:7:register_32bit.i_WD[23]
i_WD[23] => register_nbit:generate_registers:8:register_32bit.i_WD[23]
i_WD[23] => register_nbit:generate_registers:9:register_32bit.i_WD[23]
i_WD[23] => register_nbit:generate_registers:10:register_32bit.i_WD[23]
i_WD[23] => register_nbit:generate_registers:11:register_32bit.i_WD[23]
i_WD[23] => register_nbit:generate_registers:12:register_32bit.i_WD[23]
i_WD[23] => register_nbit:generate_registers:13:register_32bit.i_WD[23]
i_WD[23] => register_nbit:generate_registers:14:register_32bit.i_WD[23]
i_WD[23] => register_nbit:generate_registers:15:register_32bit.i_WD[23]
i_WD[23] => register_nbit:generate_registers:16:register_32bit.i_WD[23]
i_WD[23] => register_nbit:generate_registers:17:register_32bit.i_WD[23]
i_WD[23] => register_nbit:generate_registers:18:register_32bit.i_WD[23]
i_WD[23] => register_nbit:generate_registers:19:register_32bit.i_WD[23]
i_WD[23] => register_nbit:generate_registers:20:register_32bit.i_WD[23]
i_WD[23] => register_nbit:generate_registers:21:register_32bit.i_WD[23]
i_WD[23] => register_nbit:generate_registers:22:register_32bit.i_WD[23]
i_WD[23] => register_nbit:generate_registers:23:register_32bit.i_WD[23]
i_WD[23] => register_nbit:generate_registers:24:register_32bit.i_WD[23]
i_WD[23] => register_nbit:generate_registers:25:register_32bit.i_WD[23]
i_WD[23] => register_nbit:generate_registers:26:register_32bit.i_WD[23]
i_WD[23] => register_nbit:generate_registers:27:register_32bit.i_WD[23]
i_WD[23] => register_nbit:generate_registers:28:register_32bit.i_WD[23]
i_WD[23] => register_nbit:generate_registers:29:register_32bit.i_WD[23]
i_WD[23] => register_nbit:generate_registers:30:register_32bit.i_WD[23]
i_WD[23] => register_nbit:generate_registers:31:register_32bit.i_WD[23]
i_WD[24] => register_nbit:generate_registers:1:register_32bit.i_WD[24]
i_WD[24] => register_nbit:generate_registers:2:register_32bit.i_WD[24]
i_WD[24] => register_nbit:generate_registers:3:register_32bit.i_WD[24]
i_WD[24] => register_nbit:generate_registers:4:register_32bit.i_WD[24]
i_WD[24] => register_nbit:generate_registers:5:register_32bit.i_WD[24]
i_WD[24] => register_nbit:generate_registers:6:register_32bit.i_WD[24]
i_WD[24] => register_nbit:generate_registers:7:register_32bit.i_WD[24]
i_WD[24] => register_nbit:generate_registers:8:register_32bit.i_WD[24]
i_WD[24] => register_nbit:generate_registers:9:register_32bit.i_WD[24]
i_WD[24] => register_nbit:generate_registers:10:register_32bit.i_WD[24]
i_WD[24] => register_nbit:generate_registers:11:register_32bit.i_WD[24]
i_WD[24] => register_nbit:generate_registers:12:register_32bit.i_WD[24]
i_WD[24] => register_nbit:generate_registers:13:register_32bit.i_WD[24]
i_WD[24] => register_nbit:generate_registers:14:register_32bit.i_WD[24]
i_WD[24] => register_nbit:generate_registers:15:register_32bit.i_WD[24]
i_WD[24] => register_nbit:generate_registers:16:register_32bit.i_WD[24]
i_WD[24] => register_nbit:generate_registers:17:register_32bit.i_WD[24]
i_WD[24] => register_nbit:generate_registers:18:register_32bit.i_WD[24]
i_WD[24] => register_nbit:generate_registers:19:register_32bit.i_WD[24]
i_WD[24] => register_nbit:generate_registers:20:register_32bit.i_WD[24]
i_WD[24] => register_nbit:generate_registers:21:register_32bit.i_WD[24]
i_WD[24] => register_nbit:generate_registers:22:register_32bit.i_WD[24]
i_WD[24] => register_nbit:generate_registers:23:register_32bit.i_WD[24]
i_WD[24] => register_nbit:generate_registers:24:register_32bit.i_WD[24]
i_WD[24] => register_nbit:generate_registers:25:register_32bit.i_WD[24]
i_WD[24] => register_nbit:generate_registers:26:register_32bit.i_WD[24]
i_WD[24] => register_nbit:generate_registers:27:register_32bit.i_WD[24]
i_WD[24] => register_nbit:generate_registers:28:register_32bit.i_WD[24]
i_WD[24] => register_nbit:generate_registers:29:register_32bit.i_WD[24]
i_WD[24] => register_nbit:generate_registers:30:register_32bit.i_WD[24]
i_WD[24] => register_nbit:generate_registers:31:register_32bit.i_WD[24]
i_WD[25] => register_nbit:generate_registers:1:register_32bit.i_WD[25]
i_WD[25] => register_nbit:generate_registers:2:register_32bit.i_WD[25]
i_WD[25] => register_nbit:generate_registers:3:register_32bit.i_WD[25]
i_WD[25] => register_nbit:generate_registers:4:register_32bit.i_WD[25]
i_WD[25] => register_nbit:generate_registers:5:register_32bit.i_WD[25]
i_WD[25] => register_nbit:generate_registers:6:register_32bit.i_WD[25]
i_WD[25] => register_nbit:generate_registers:7:register_32bit.i_WD[25]
i_WD[25] => register_nbit:generate_registers:8:register_32bit.i_WD[25]
i_WD[25] => register_nbit:generate_registers:9:register_32bit.i_WD[25]
i_WD[25] => register_nbit:generate_registers:10:register_32bit.i_WD[25]
i_WD[25] => register_nbit:generate_registers:11:register_32bit.i_WD[25]
i_WD[25] => register_nbit:generate_registers:12:register_32bit.i_WD[25]
i_WD[25] => register_nbit:generate_registers:13:register_32bit.i_WD[25]
i_WD[25] => register_nbit:generate_registers:14:register_32bit.i_WD[25]
i_WD[25] => register_nbit:generate_registers:15:register_32bit.i_WD[25]
i_WD[25] => register_nbit:generate_registers:16:register_32bit.i_WD[25]
i_WD[25] => register_nbit:generate_registers:17:register_32bit.i_WD[25]
i_WD[25] => register_nbit:generate_registers:18:register_32bit.i_WD[25]
i_WD[25] => register_nbit:generate_registers:19:register_32bit.i_WD[25]
i_WD[25] => register_nbit:generate_registers:20:register_32bit.i_WD[25]
i_WD[25] => register_nbit:generate_registers:21:register_32bit.i_WD[25]
i_WD[25] => register_nbit:generate_registers:22:register_32bit.i_WD[25]
i_WD[25] => register_nbit:generate_registers:23:register_32bit.i_WD[25]
i_WD[25] => register_nbit:generate_registers:24:register_32bit.i_WD[25]
i_WD[25] => register_nbit:generate_registers:25:register_32bit.i_WD[25]
i_WD[25] => register_nbit:generate_registers:26:register_32bit.i_WD[25]
i_WD[25] => register_nbit:generate_registers:27:register_32bit.i_WD[25]
i_WD[25] => register_nbit:generate_registers:28:register_32bit.i_WD[25]
i_WD[25] => register_nbit:generate_registers:29:register_32bit.i_WD[25]
i_WD[25] => register_nbit:generate_registers:30:register_32bit.i_WD[25]
i_WD[25] => register_nbit:generate_registers:31:register_32bit.i_WD[25]
i_WD[26] => register_nbit:generate_registers:1:register_32bit.i_WD[26]
i_WD[26] => register_nbit:generate_registers:2:register_32bit.i_WD[26]
i_WD[26] => register_nbit:generate_registers:3:register_32bit.i_WD[26]
i_WD[26] => register_nbit:generate_registers:4:register_32bit.i_WD[26]
i_WD[26] => register_nbit:generate_registers:5:register_32bit.i_WD[26]
i_WD[26] => register_nbit:generate_registers:6:register_32bit.i_WD[26]
i_WD[26] => register_nbit:generate_registers:7:register_32bit.i_WD[26]
i_WD[26] => register_nbit:generate_registers:8:register_32bit.i_WD[26]
i_WD[26] => register_nbit:generate_registers:9:register_32bit.i_WD[26]
i_WD[26] => register_nbit:generate_registers:10:register_32bit.i_WD[26]
i_WD[26] => register_nbit:generate_registers:11:register_32bit.i_WD[26]
i_WD[26] => register_nbit:generate_registers:12:register_32bit.i_WD[26]
i_WD[26] => register_nbit:generate_registers:13:register_32bit.i_WD[26]
i_WD[26] => register_nbit:generate_registers:14:register_32bit.i_WD[26]
i_WD[26] => register_nbit:generate_registers:15:register_32bit.i_WD[26]
i_WD[26] => register_nbit:generate_registers:16:register_32bit.i_WD[26]
i_WD[26] => register_nbit:generate_registers:17:register_32bit.i_WD[26]
i_WD[26] => register_nbit:generate_registers:18:register_32bit.i_WD[26]
i_WD[26] => register_nbit:generate_registers:19:register_32bit.i_WD[26]
i_WD[26] => register_nbit:generate_registers:20:register_32bit.i_WD[26]
i_WD[26] => register_nbit:generate_registers:21:register_32bit.i_WD[26]
i_WD[26] => register_nbit:generate_registers:22:register_32bit.i_WD[26]
i_WD[26] => register_nbit:generate_registers:23:register_32bit.i_WD[26]
i_WD[26] => register_nbit:generate_registers:24:register_32bit.i_WD[26]
i_WD[26] => register_nbit:generate_registers:25:register_32bit.i_WD[26]
i_WD[26] => register_nbit:generate_registers:26:register_32bit.i_WD[26]
i_WD[26] => register_nbit:generate_registers:27:register_32bit.i_WD[26]
i_WD[26] => register_nbit:generate_registers:28:register_32bit.i_WD[26]
i_WD[26] => register_nbit:generate_registers:29:register_32bit.i_WD[26]
i_WD[26] => register_nbit:generate_registers:30:register_32bit.i_WD[26]
i_WD[26] => register_nbit:generate_registers:31:register_32bit.i_WD[26]
i_WD[27] => register_nbit:generate_registers:1:register_32bit.i_WD[27]
i_WD[27] => register_nbit:generate_registers:2:register_32bit.i_WD[27]
i_WD[27] => register_nbit:generate_registers:3:register_32bit.i_WD[27]
i_WD[27] => register_nbit:generate_registers:4:register_32bit.i_WD[27]
i_WD[27] => register_nbit:generate_registers:5:register_32bit.i_WD[27]
i_WD[27] => register_nbit:generate_registers:6:register_32bit.i_WD[27]
i_WD[27] => register_nbit:generate_registers:7:register_32bit.i_WD[27]
i_WD[27] => register_nbit:generate_registers:8:register_32bit.i_WD[27]
i_WD[27] => register_nbit:generate_registers:9:register_32bit.i_WD[27]
i_WD[27] => register_nbit:generate_registers:10:register_32bit.i_WD[27]
i_WD[27] => register_nbit:generate_registers:11:register_32bit.i_WD[27]
i_WD[27] => register_nbit:generate_registers:12:register_32bit.i_WD[27]
i_WD[27] => register_nbit:generate_registers:13:register_32bit.i_WD[27]
i_WD[27] => register_nbit:generate_registers:14:register_32bit.i_WD[27]
i_WD[27] => register_nbit:generate_registers:15:register_32bit.i_WD[27]
i_WD[27] => register_nbit:generate_registers:16:register_32bit.i_WD[27]
i_WD[27] => register_nbit:generate_registers:17:register_32bit.i_WD[27]
i_WD[27] => register_nbit:generate_registers:18:register_32bit.i_WD[27]
i_WD[27] => register_nbit:generate_registers:19:register_32bit.i_WD[27]
i_WD[27] => register_nbit:generate_registers:20:register_32bit.i_WD[27]
i_WD[27] => register_nbit:generate_registers:21:register_32bit.i_WD[27]
i_WD[27] => register_nbit:generate_registers:22:register_32bit.i_WD[27]
i_WD[27] => register_nbit:generate_registers:23:register_32bit.i_WD[27]
i_WD[27] => register_nbit:generate_registers:24:register_32bit.i_WD[27]
i_WD[27] => register_nbit:generate_registers:25:register_32bit.i_WD[27]
i_WD[27] => register_nbit:generate_registers:26:register_32bit.i_WD[27]
i_WD[27] => register_nbit:generate_registers:27:register_32bit.i_WD[27]
i_WD[27] => register_nbit:generate_registers:28:register_32bit.i_WD[27]
i_WD[27] => register_nbit:generate_registers:29:register_32bit.i_WD[27]
i_WD[27] => register_nbit:generate_registers:30:register_32bit.i_WD[27]
i_WD[27] => register_nbit:generate_registers:31:register_32bit.i_WD[27]
i_WD[28] => register_nbit:generate_registers:1:register_32bit.i_WD[28]
i_WD[28] => register_nbit:generate_registers:2:register_32bit.i_WD[28]
i_WD[28] => register_nbit:generate_registers:3:register_32bit.i_WD[28]
i_WD[28] => register_nbit:generate_registers:4:register_32bit.i_WD[28]
i_WD[28] => register_nbit:generate_registers:5:register_32bit.i_WD[28]
i_WD[28] => register_nbit:generate_registers:6:register_32bit.i_WD[28]
i_WD[28] => register_nbit:generate_registers:7:register_32bit.i_WD[28]
i_WD[28] => register_nbit:generate_registers:8:register_32bit.i_WD[28]
i_WD[28] => register_nbit:generate_registers:9:register_32bit.i_WD[28]
i_WD[28] => register_nbit:generate_registers:10:register_32bit.i_WD[28]
i_WD[28] => register_nbit:generate_registers:11:register_32bit.i_WD[28]
i_WD[28] => register_nbit:generate_registers:12:register_32bit.i_WD[28]
i_WD[28] => register_nbit:generate_registers:13:register_32bit.i_WD[28]
i_WD[28] => register_nbit:generate_registers:14:register_32bit.i_WD[28]
i_WD[28] => register_nbit:generate_registers:15:register_32bit.i_WD[28]
i_WD[28] => register_nbit:generate_registers:16:register_32bit.i_WD[28]
i_WD[28] => register_nbit:generate_registers:17:register_32bit.i_WD[28]
i_WD[28] => register_nbit:generate_registers:18:register_32bit.i_WD[28]
i_WD[28] => register_nbit:generate_registers:19:register_32bit.i_WD[28]
i_WD[28] => register_nbit:generate_registers:20:register_32bit.i_WD[28]
i_WD[28] => register_nbit:generate_registers:21:register_32bit.i_WD[28]
i_WD[28] => register_nbit:generate_registers:22:register_32bit.i_WD[28]
i_WD[28] => register_nbit:generate_registers:23:register_32bit.i_WD[28]
i_WD[28] => register_nbit:generate_registers:24:register_32bit.i_WD[28]
i_WD[28] => register_nbit:generate_registers:25:register_32bit.i_WD[28]
i_WD[28] => register_nbit:generate_registers:26:register_32bit.i_WD[28]
i_WD[28] => register_nbit:generate_registers:27:register_32bit.i_WD[28]
i_WD[28] => register_nbit:generate_registers:28:register_32bit.i_WD[28]
i_WD[28] => register_nbit:generate_registers:29:register_32bit.i_WD[28]
i_WD[28] => register_nbit:generate_registers:30:register_32bit.i_WD[28]
i_WD[28] => register_nbit:generate_registers:31:register_32bit.i_WD[28]
i_WD[29] => register_nbit:generate_registers:1:register_32bit.i_WD[29]
i_WD[29] => register_nbit:generate_registers:2:register_32bit.i_WD[29]
i_WD[29] => register_nbit:generate_registers:3:register_32bit.i_WD[29]
i_WD[29] => register_nbit:generate_registers:4:register_32bit.i_WD[29]
i_WD[29] => register_nbit:generate_registers:5:register_32bit.i_WD[29]
i_WD[29] => register_nbit:generate_registers:6:register_32bit.i_WD[29]
i_WD[29] => register_nbit:generate_registers:7:register_32bit.i_WD[29]
i_WD[29] => register_nbit:generate_registers:8:register_32bit.i_WD[29]
i_WD[29] => register_nbit:generate_registers:9:register_32bit.i_WD[29]
i_WD[29] => register_nbit:generate_registers:10:register_32bit.i_WD[29]
i_WD[29] => register_nbit:generate_registers:11:register_32bit.i_WD[29]
i_WD[29] => register_nbit:generate_registers:12:register_32bit.i_WD[29]
i_WD[29] => register_nbit:generate_registers:13:register_32bit.i_WD[29]
i_WD[29] => register_nbit:generate_registers:14:register_32bit.i_WD[29]
i_WD[29] => register_nbit:generate_registers:15:register_32bit.i_WD[29]
i_WD[29] => register_nbit:generate_registers:16:register_32bit.i_WD[29]
i_WD[29] => register_nbit:generate_registers:17:register_32bit.i_WD[29]
i_WD[29] => register_nbit:generate_registers:18:register_32bit.i_WD[29]
i_WD[29] => register_nbit:generate_registers:19:register_32bit.i_WD[29]
i_WD[29] => register_nbit:generate_registers:20:register_32bit.i_WD[29]
i_WD[29] => register_nbit:generate_registers:21:register_32bit.i_WD[29]
i_WD[29] => register_nbit:generate_registers:22:register_32bit.i_WD[29]
i_WD[29] => register_nbit:generate_registers:23:register_32bit.i_WD[29]
i_WD[29] => register_nbit:generate_registers:24:register_32bit.i_WD[29]
i_WD[29] => register_nbit:generate_registers:25:register_32bit.i_WD[29]
i_WD[29] => register_nbit:generate_registers:26:register_32bit.i_WD[29]
i_WD[29] => register_nbit:generate_registers:27:register_32bit.i_WD[29]
i_WD[29] => register_nbit:generate_registers:28:register_32bit.i_WD[29]
i_WD[29] => register_nbit:generate_registers:29:register_32bit.i_WD[29]
i_WD[29] => register_nbit:generate_registers:30:register_32bit.i_WD[29]
i_WD[29] => register_nbit:generate_registers:31:register_32bit.i_WD[29]
i_WD[30] => register_nbit:generate_registers:1:register_32bit.i_WD[30]
i_WD[30] => register_nbit:generate_registers:2:register_32bit.i_WD[30]
i_WD[30] => register_nbit:generate_registers:3:register_32bit.i_WD[30]
i_WD[30] => register_nbit:generate_registers:4:register_32bit.i_WD[30]
i_WD[30] => register_nbit:generate_registers:5:register_32bit.i_WD[30]
i_WD[30] => register_nbit:generate_registers:6:register_32bit.i_WD[30]
i_WD[30] => register_nbit:generate_registers:7:register_32bit.i_WD[30]
i_WD[30] => register_nbit:generate_registers:8:register_32bit.i_WD[30]
i_WD[30] => register_nbit:generate_registers:9:register_32bit.i_WD[30]
i_WD[30] => register_nbit:generate_registers:10:register_32bit.i_WD[30]
i_WD[30] => register_nbit:generate_registers:11:register_32bit.i_WD[30]
i_WD[30] => register_nbit:generate_registers:12:register_32bit.i_WD[30]
i_WD[30] => register_nbit:generate_registers:13:register_32bit.i_WD[30]
i_WD[30] => register_nbit:generate_registers:14:register_32bit.i_WD[30]
i_WD[30] => register_nbit:generate_registers:15:register_32bit.i_WD[30]
i_WD[30] => register_nbit:generate_registers:16:register_32bit.i_WD[30]
i_WD[30] => register_nbit:generate_registers:17:register_32bit.i_WD[30]
i_WD[30] => register_nbit:generate_registers:18:register_32bit.i_WD[30]
i_WD[30] => register_nbit:generate_registers:19:register_32bit.i_WD[30]
i_WD[30] => register_nbit:generate_registers:20:register_32bit.i_WD[30]
i_WD[30] => register_nbit:generate_registers:21:register_32bit.i_WD[30]
i_WD[30] => register_nbit:generate_registers:22:register_32bit.i_WD[30]
i_WD[30] => register_nbit:generate_registers:23:register_32bit.i_WD[30]
i_WD[30] => register_nbit:generate_registers:24:register_32bit.i_WD[30]
i_WD[30] => register_nbit:generate_registers:25:register_32bit.i_WD[30]
i_WD[30] => register_nbit:generate_registers:26:register_32bit.i_WD[30]
i_WD[30] => register_nbit:generate_registers:27:register_32bit.i_WD[30]
i_WD[30] => register_nbit:generate_registers:28:register_32bit.i_WD[30]
i_WD[30] => register_nbit:generate_registers:29:register_32bit.i_WD[30]
i_WD[30] => register_nbit:generate_registers:30:register_32bit.i_WD[30]
i_WD[30] => register_nbit:generate_registers:31:register_32bit.i_WD[30]
i_WD[31] => register_nbit:generate_registers:1:register_32bit.i_WD[31]
i_WD[31] => register_nbit:generate_registers:2:register_32bit.i_WD[31]
i_WD[31] => register_nbit:generate_registers:3:register_32bit.i_WD[31]
i_WD[31] => register_nbit:generate_registers:4:register_32bit.i_WD[31]
i_WD[31] => register_nbit:generate_registers:5:register_32bit.i_WD[31]
i_WD[31] => register_nbit:generate_registers:6:register_32bit.i_WD[31]
i_WD[31] => register_nbit:generate_registers:7:register_32bit.i_WD[31]
i_WD[31] => register_nbit:generate_registers:8:register_32bit.i_WD[31]
i_WD[31] => register_nbit:generate_registers:9:register_32bit.i_WD[31]
i_WD[31] => register_nbit:generate_registers:10:register_32bit.i_WD[31]
i_WD[31] => register_nbit:generate_registers:11:register_32bit.i_WD[31]
i_WD[31] => register_nbit:generate_registers:12:register_32bit.i_WD[31]
i_WD[31] => register_nbit:generate_registers:13:register_32bit.i_WD[31]
i_WD[31] => register_nbit:generate_registers:14:register_32bit.i_WD[31]
i_WD[31] => register_nbit:generate_registers:15:register_32bit.i_WD[31]
i_WD[31] => register_nbit:generate_registers:16:register_32bit.i_WD[31]
i_WD[31] => register_nbit:generate_registers:17:register_32bit.i_WD[31]
i_WD[31] => register_nbit:generate_registers:18:register_32bit.i_WD[31]
i_WD[31] => register_nbit:generate_registers:19:register_32bit.i_WD[31]
i_WD[31] => register_nbit:generate_registers:20:register_32bit.i_WD[31]
i_WD[31] => register_nbit:generate_registers:21:register_32bit.i_WD[31]
i_WD[31] => register_nbit:generate_registers:22:register_32bit.i_WD[31]
i_WD[31] => register_nbit:generate_registers:23:register_32bit.i_WD[31]
i_WD[31] => register_nbit:generate_registers:24:register_32bit.i_WD[31]
i_WD[31] => register_nbit:generate_registers:25:register_32bit.i_WD[31]
i_WD[31] => register_nbit:generate_registers:26:register_32bit.i_WD[31]
i_WD[31] => register_nbit:generate_registers:27:register_32bit.i_WD[31]
i_WD[31] => register_nbit:generate_registers:28:register_32bit.i_WD[31]
i_WD[31] => register_nbit:generate_registers:29:register_32bit.i_WD[31]
i_WD[31] => register_nbit:generate_registers:30:register_32bit.i_WD[31]
i_WD[31] => register_nbit:generate_registers:31:register_32bit.i_WD[31]
i_REGWRITE => and2_MS:generate_registers:1:do_write.i_B
i_REGWRITE => and2_MS:generate_registers:2:do_write.i_B
i_REGWRITE => and2_MS:generate_registers:3:do_write.i_B
i_REGWRITE => and2_MS:generate_registers:4:do_write.i_B
i_REGWRITE => and2_MS:generate_registers:5:do_write.i_B
i_REGWRITE => and2_MS:generate_registers:6:do_write.i_B
i_REGWRITE => and2_MS:generate_registers:7:do_write.i_B
i_REGWRITE => and2_MS:generate_registers:8:do_write.i_B
i_REGWRITE => and2_MS:generate_registers:9:do_write.i_B
i_REGWRITE => and2_MS:generate_registers:10:do_write.i_B
i_REGWRITE => and2_MS:generate_registers:11:do_write.i_B
i_REGWRITE => and2_MS:generate_registers:12:do_write.i_B
i_REGWRITE => and2_MS:generate_registers:13:do_write.i_B
i_REGWRITE => and2_MS:generate_registers:14:do_write.i_B
i_REGWRITE => and2_MS:generate_registers:15:do_write.i_B
i_REGWRITE => and2_MS:generate_registers:16:do_write.i_B
i_REGWRITE => and2_MS:generate_registers:17:do_write.i_B
i_REGWRITE => and2_MS:generate_registers:18:do_write.i_B
i_REGWRITE => and2_MS:generate_registers:19:do_write.i_B
i_REGWRITE => and2_MS:generate_registers:20:do_write.i_B
i_REGWRITE => and2_MS:generate_registers:21:do_write.i_B
i_REGWRITE => and2_MS:generate_registers:22:do_write.i_B
i_REGWRITE => and2_MS:generate_registers:23:do_write.i_B
i_REGWRITE => and2_MS:generate_registers:24:do_write.i_B
i_REGWRITE => and2_MS:generate_registers:25:do_write.i_B
i_REGWRITE => and2_MS:generate_registers:26:do_write.i_B
i_REGWRITE => and2_MS:generate_registers:27:do_write.i_B
i_REGWRITE => and2_MS:generate_registers:28:do_write.i_B
i_REGWRITE => and2_MS:generate_registers:29:do_write.i_B
i_REGWRITE => and2_MS:generate_registers:30:do_write.i_B
i_REGWRITE => and2_MS:generate_registers:31:do_write.i_B
i_RR1[0] => mux_32to1:mux_RD1.i_SEL[0]
i_RR1[1] => mux_32to1:mux_RD1.i_SEL[1]
i_RR1[2] => mux_32to1:mux_RD1.i_SEL[2]
i_RR1[3] => mux_32to1:mux_RD1.i_SEL[3]
i_RR1[4] => mux_32to1:mux_RD1.i_SEL[4]
i_RR2[0] => mux_32to1:mux_RD2.i_SEL[0]
i_RR2[1] => mux_32to1:mux_RD2.i_SEL[1]
i_RR2[2] => mux_32to1:mux_RD2.i_SEL[2]
i_RR2[3] => mux_32to1:mux_RD2.i_SEL[3]
i_RR2[4] => mux_32to1:mux_RD2.i_SEL[4]
o_RD1[0] <= mux_32to1:mux_RD1.o_F[0]
o_RD1[1] <= mux_32to1:mux_RD1.o_F[1]
o_RD1[2] <= mux_32to1:mux_RD1.o_F[2]
o_RD1[3] <= mux_32to1:mux_RD1.o_F[3]
o_RD1[4] <= mux_32to1:mux_RD1.o_F[4]
o_RD1[5] <= mux_32to1:mux_RD1.o_F[5]
o_RD1[6] <= mux_32to1:mux_RD1.o_F[6]
o_RD1[7] <= mux_32to1:mux_RD1.o_F[7]
o_RD1[8] <= mux_32to1:mux_RD1.o_F[8]
o_RD1[9] <= mux_32to1:mux_RD1.o_F[9]
o_RD1[10] <= mux_32to1:mux_RD1.o_F[10]
o_RD1[11] <= mux_32to1:mux_RD1.o_F[11]
o_RD1[12] <= mux_32to1:mux_RD1.o_F[12]
o_RD1[13] <= mux_32to1:mux_RD1.o_F[13]
o_RD1[14] <= mux_32to1:mux_RD1.o_F[14]
o_RD1[15] <= mux_32to1:mux_RD1.o_F[15]
o_RD1[16] <= mux_32to1:mux_RD1.o_F[16]
o_RD1[17] <= mux_32to1:mux_RD1.o_F[17]
o_RD1[18] <= mux_32to1:mux_RD1.o_F[18]
o_RD1[19] <= mux_32to1:mux_RD1.o_F[19]
o_RD1[20] <= mux_32to1:mux_RD1.o_F[20]
o_RD1[21] <= mux_32to1:mux_RD1.o_F[21]
o_RD1[22] <= mux_32to1:mux_RD1.o_F[22]
o_RD1[23] <= mux_32to1:mux_RD1.o_F[23]
o_RD1[24] <= mux_32to1:mux_RD1.o_F[24]
o_RD1[25] <= mux_32to1:mux_RD1.o_F[25]
o_RD1[26] <= mux_32to1:mux_RD1.o_F[26]
o_RD1[27] <= mux_32to1:mux_RD1.o_F[27]
o_RD1[28] <= mux_32to1:mux_RD1.o_F[28]
o_RD1[29] <= mux_32to1:mux_RD1.o_F[29]
o_RD1[30] <= mux_32to1:mux_RD1.o_F[30]
o_RD1[31] <= mux_32to1:mux_RD1.o_F[31]
o_RD2[0] <= mux_32to1:mux_RD2.o_F[0]
o_RD2[1] <= mux_32to1:mux_RD2.o_F[1]
o_RD2[2] <= mux_32to1:mux_RD2.o_F[2]
o_RD2[3] <= mux_32to1:mux_RD2.o_F[3]
o_RD2[4] <= mux_32to1:mux_RD2.o_F[4]
o_RD2[5] <= mux_32to1:mux_RD2.o_F[5]
o_RD2[6] <= mux_32to1:mux_RD2.o_F[6]
o_RD2[7] <= mux_32to1:mux_RD2.o_F[7]
o_RD2[8] <= mux_32to1:mux_RD2.o_F[8]
o_RD2[9] <= mux_32to1:mux_RD2.o_F[9]
o_RD2[10] <= mux_32to1:mux_RD2.o_F[10]
o_RD2[11] <= mux_32to1:mux_RD2.o_F[11]
o_RD2[12] <= mux_32to1:mux_RD2.o_F[12]
o_RD2[13] <= mux_32to1:mux_RD2.o_F[13]
o_RD2[14] <= mux_32to1:mux_RD2.o_F[14]
o_RD2[15] <= mux_32to1:mux_RD2.o_F[15]
o_RD2[16] <= mux_32to1:mux_RD2.o_F[16]
o_RD2[17] <= mux_32to1:mux_RD2.o_F[17]
o_RD2[18] <= mux_32to1:mux_RD2.o_F[18]
o_RD2[19] <= mux_32to1:mux_RD2.o_F[19]
o_RD2[20] <= mux_32to1:mux_RD2.o_F[20]
o_RD2[21] <= mux_32to1:mux_RD2.o_F[21]
o_RD2[22] <= mux_32to1:mux_RD2.o_F[22]
o_RD2[23] <= mux_32to1:mux_RD2.o_F[23]
o_RD2[24] <= mux_32to1:mux_RD2.o_F[24]
o_RD2[25] <= mux_32to1:mux_RD2.o_F[25]
o_RD2[26] <= mux_32to1:mux_RD2.o_F[26]
o_RD2[27] <= mux_32to1:mux_RD2.o_F[27]
o_RD2[28] <= mux_32to1:mux_RD2.o_F[28]
o_RD2[29] <= mux_32to1:mux_RD2.o_F[29]
o_RD2[30] <= mux_32to1:mux_RD2.o_F[30]
o_RD2[31] <= mux_32to1:mux_RD2.o_F[31]


|mips_single_cycle|register_file:rf|decoder_5to32:decode_WR
i_D[0] => Mux0.IN36
i_D[0] => Mux1.IN36
i_D[0] => Mux2.IN36
i_D[0] => Mux3.IN36
i_D[0] => Mux4.IN36
i_D[0] => Mux5.IN36
i_D[0] => Mux6.IN36
i_D[0] => Mux7.IN36
i_D[0] => Mux8.IN36
i_D[0] => Mux9.IN36
i_D[0] => Mux10.IN36
i_D[0] => Mux11.IN36
i_D[0] => Mux12.IN36
i_D[0] => Mux13.IN36
i_D[0] => Mux14.IN36
i_D[0] => Mux15.IN36
i_D[0] => Mux16.IN36
i_D[0] => Mux17.IN36
i_D[0] => Mux18.IN36
i_D[0] => Mux19.IN36
i_D[0] => Mux20.IN36
i_D[0] => Mux21.IN36
i_D[0] => Mux22.IN36
i_D[0] => Mux23.IN36
i_D[0] => Mux24.IN36
i_D[0] => Mux25.IN36
i_D[0] => Mux26.IN36
i_D[0] => Mux27.IN36
i_D[0] => Mux28.IN36
i_D[0] => Mux29.IN36
i_D[0] => Mux30.IN36
i_D[0] => Mux31.IN36
i_D[1] => Mux0.IN35
i_D[1] => Mux1.IN35
i_D[1] => Mux2.IN35
i_D[1] => Mux3.IN35
i_D[1] => Mux4.IN35
i_D[1] => Mux5.IN35
i_D[1] => Mux6.IN35
i_D[1] => Mux7.IN35
i_D[1] => Mux8.IN35
i_D[1] => Mux9.IN35
i_D[1] => Mux10.IN35
i_D[1] => Mux11.IN35
i_D[1] => Mux12.IN35
i_D[1] => Mux13.IN35
i_D[1] => Mux14.IN35
i_D[1] => Mux15.IN35
i_D[1] => Mux16.IN35
i_D[1] => Mux17.IN35
i_D[1] => Mux18.IN35
i_D[1] => Mux19.IN35
i_D[1] => Mux20.IN35
i_D[1] => Mux21.IN35
i_D[1] => Mux22.IN35
i_D[1] => Mux23.IN35
i_D[1] => Mux24.IN35
i_D[1] => Mux25.IN35
i_D[1] => Mux26.IN35
i_D[1] => Mux27.IN35
i_D[1] => Mux28.IN35
i_D[1] => Mux29.IN35
i_D[1] => Mux30.IN35
i_D[1] => Mux31.IN35
i_D[2] => Mux0.IN34
i_D[2] => Mux1.IN34
i_D[2] => Mux2.IN34
i_D[2] => Mux3.IN34
i_D[2] => Mux4.IN34
i_D[2] => Mux5.IN34
i_D[2] => Mux6.IN34
i_D[2] => Mux7.IN34
i_D[2] => Mux8.IN34
i_D[2] => Mux9.IN34
i_D[2] => Mux10.IN34
i_D[2] => Mux11.IN34
i_D[2] => Mux12.IN34
i_D[2] => Mux13.IN34
i_D[2] => Mux14.IN34
i_D[2] => Mux15.IN34
i_D[2] => Mux16.IN34
i_D[2] => Mux17.IN34
i_D[2] => Mux18.IN34
i_D[2] => Mux19.IN34
i_D[2] => Mux20.IN34
i_D[2] => Mux21.IN34
i_D[2] => Mux22.IN34
i_D[2] => Mux23.IN34
i_D[2] => Mux24.IN34
i_D[2] => Mux25.IN34
i_D[2] => Mux26.IN34
i_D[2] => Mux27.IN34
i_D[2] => Mux28.IN34
i_D[2] => Mux29.IN34
i_D[2] => Mux30.IN34
i_D[2] => Mux31.IN34
i_D[3] => Mux0.IN33
i_D[3] => Mux1.IN33
i_D[3] => Mux2.IN33
i_D[3] => Mux3.IN33
i_D[3] => Mux4.IN33
i_D[3] => Mux5.IN33
i_D[3] => Mux6.IN33
i_D[3] => Mux7.IN33
i_D[3] => Mux8.IN33
i_D[3] => Mux9.IN33
i_D[3] => Mux10.IN33
i_D[3] => Mux11.IN33
i_D[3] => Mux12.IN33
i_D[3] => Mux13.IN33
i_D[3] => Mux14.IN33
i_D[3] => Mux15.IN33
i_D[3] => Mux16.IN33
i_D[3] => Mux17.IN33
i_D[3] => Mux18.IN33
i_D[3] => Mux19.IN33
i_D[3] => Mux20.IN33
i_D[3] => Mux21.IN33
i_D[3] => Mux22.IN33
i_D[3] => Mux23.IN33
i_D[3] => Mux24.IN33
i_D[3] => Mux25.IN33
i_D[3] => Mux26.IN33
i_D[3] => Mux27.IN33
i_D[3] => Mux28.IN33
i_D[3] => Mux29.IN33
i_D[3] => Mux30.IN33
i_D[3] => Mux31.IN33
i_D[4] => Mux0.IN32
i_D[4] => Mux1.IN32
i_D[4] => Mux2.IN32
i_D[4] => Mux3.IN32
i_D[4] => Mux4.IN32
i_D[4] => Mux5.IN32
i_D[4] => Mux6.IN32
i_D[4] => Mux7.IN32
i_D[4] => Mux8.IN32
i_D[4] => Mux9.IN32
i_D[4] => Mux10.IN32
i_D[4] => Mux11.IN32
i_D[4] => Mux12.IN32
i_D[4] => Mux13.IN32
i_D[4] => Mux14.IN32
i_D[4] => Mux15.IN32
i_D[4] => Mux16.IN32
i_D[4] => Mux17.IN32
i_D[4] => Mux18.IN32
i_D[4] => Mux19.IN32
i_D[4] => Mux20.IN32
i_D[4] => Mux21.IN32
i_D[4] => Mux22.IN32
i_D[4] => Mux23.IN32
i_D[4] => Mux24.IN32
i_D[4] => Mux25.IN32
i_D[4] => Mux26.IN32
i_D[4] => Mux27.IN32
i_D[4] => Mux28.IN32
i_D[4] => Mux29.IN32
i_D[4] => Mux30.IN32
i_D[4] => Mux31.IN32
o_F[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_F[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_F[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_F[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_F[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_F[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_F[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_F[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_F[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_F[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_F[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_F[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_F[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_F[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_F[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_F[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_F[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_F[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_F[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_F[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_F[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_F[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_F[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_F[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_F[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_F[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_F[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_F[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_F[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_F[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_F[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_F[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|and2_MS:\generate_registers:1:do_write
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:1:register_32bit
i_CLK => dff_MS:GENFOR:0:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:1:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:2:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:3:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:4:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:5:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:6:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:7:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:8:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:9:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:10:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:11:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:12:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:13:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:14:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:15:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:16:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:17:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:18:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:19:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:20:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:21:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:22:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:23:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:24:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:25:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:26:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:27:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:28:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:29:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:30:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:31:flip_flop.i_CLK
i_RST => dff_MS:GENFOR:0:flip_flop.i_RST
i_RST => dff_MS:GENFOR:1:flip_flop.i_RST
i_RST => dff_MS:GENFOR:2:flip_flop.i_RST
i_RST => dff_MS:GENFOR:3:flip_flop.i_RST
i_RST => dff_MS:GENFOR:4:flip_flop.i_RST
i_RST => dff_MS:GENFOR:5:flip_flop.i_RST
i_RST => dff_MS:GENFOR:6:flip_flop.i_RST
i_RST => dff_MS:GENFOR:7:flip_flop.i_RST
i_RST => dff_MS:GENFOR:8:flip_flop.i_RST
i_RST => dff_MS:GENFOR:9:flip_flop.i_RST
i_RST => dff_MS:GENFOR:10:flip_flop.i_RST
i_RST => dff_MS:GENFOR:11:flip_flop.i_RST
i_RST => dff_MS:GENFOR:12:flip_flop.i_RST
i_RST => dff_MS:GENFOR:13:flip_flop.i_RST
i_RST => dff_MS:GENFOR:14:flip_flop.i_RST
i_RST => dff_MS:GENFOR:15:flip_flop.i_RST
i_RST => dff_MS:GENFOR:16:flip_flop.i_RST
i_RST => dff_MS:GENFOR:17:flip_flop.i_RST
i_RST => dff_MS:GENFOR:18:flip_flop.i_RST
i_RST => dff_MS:GENFOR:19:flip_flop.i_RST
i_RST => dff_MS:GENFOR:20:flip_flop.i_RST
i_RST => dff_MS:GENFOR:21:flip_flop.i_RST
i_RST => dff_MS:GENFOR:22:flip_flop.i_RST
i_RST => dff_MS:GENFOR:23:flip_flop.i_RST
i_RST => dff_MS:GENFOR:24:flip_flop.i_RST
i_RST => dff_MS:GENFOR:25:flip_flop.i_RST
i_RST => dff_MS:GENFOR:26:flip_flop.i_RST
i_RST => dff_MS:GENFOR:27:flip_flop.i_RST
i_RST => dff_MS:GENFOR:28:flip_flop.i_RST
i_RST => dff_MS:GENFOR:29:flip_flop.i_RST
i_RST => dff_MS:GENFOR:30:flip_flop.i_RST
i_RST => dff_MS:GENFOR:31:flip_flop.i_RST
i_WD[0] => dff_MS:GENFOR:0:flip_flop.i_D
i_WD[1] => dff_MS:GENFOR:1:flip_flop.i_D
i_WD[2] => dff_MS:GENFOR:2:flip_flop.i_D
i_WD[3] => dff_MS:GENFOR:3:flip_flop.i_D
i_WD[4] => dff_MS:GENFOR:4:flip_flop.i_D
i_WD[5] => dff_MS:GENFOR:5:flip_flop.i_D
i_WD[6] => dff_MS:GENFOR:6:flip_flop.i_D
i_WD[7] => dff_MS:GENFOR:7:flip_flop.i_D
i_WD[8] => dff_MS:GENFOR:8:flip_flop.i_D
i_WD[9] => dff_MS:GENFOR:9:flip_flop.i_D
i_WD[10] => dff_MS:GENFOR:10:flip_flop.i_D
i_WD[11] => dff_MS:GENFOR:11:flip_flop.i_D
i_WD[12] => dff_MS:GENFOR:12:flip_flop.i_D
i_WD[13] => dff_MS:GENFOR:13:flip_flop.i_D
i_WD[14] => dff_MS:GENFOR:14:flip_flop.i_D
i_WD[15] => dff_MS:GENFOR:15:flip_flop.i_D
i_WD[16] => dff_MS:GENFOR:16:flip_flop.i_D
i_WD[17] => dff_MS:GENFOR:17:flip_flop.i_D
i_WD[18] => dff_MS:GENFOR:18:flip_flop.i_D
i_WD[19] => dff_MS:GENFOR:19:flip_flop.i_D
i_WD[20] => dff_MS:GENFOR:20:flip_flop.i_D
i_WD[21] => dff_MS:GENFOR:21:flip_flop.i_D
i_WD[22] => dff_MS:GENFOR:22:flip_flop.i_D
i_WD[23] => dff_MS:GENFOR:23:flip_flop.i_D
i_WD[24] => dff_MS:GENFOR:24:flip_flop.i_D
i_WD[25] => dff_MS:GENFOR:25:flip_flop.i_D
i_WD[26] => dff_MS:GENFOR:26:flip_flop.i_D
i_WD[27] => dff_MS:GENFOR:27:flip_flop.i_D
i_WD[28] => dff_MS:GENFOR:28:flip_flop.i_D
i_WD[29] => dff_MS:GENFOR:29:flip_flop.i_D
i_WD[30] => dff_MS:GENFOR:30:flip_flop.i_D
i_WD[31] => dff_MS:GENFOR:31:flip_flop.i_D
i_WE => dff_MS:GENFOR:0:flip_flop.i_WE
i_WE => dff_MS:GENFOR:1:flip_flop.i_WE
i_WE => dff_MS:GENFOR:2:flip_flop.i_WE
i_WE => dff_MS:GENFOR:3:flip_flop.i_WE
i_WE => dff_MS:GENFOR:4:flip_flop.i_WE
i_WE => dff_MS:GENFOR:5:flip_flop.i_WE
i_WE => dff_MS:GENFOR:6:flip_flop.i_WE
i_WE => dff_MS:GENFOR:7:flip_flop.i_WE
i_WE => dff_MS:GENFOR:8:flip_flop.i_WE
i_WE => dff_MS:GENFOR:9:flip_flop.i_WE
i_WE => dff_MS:GENFOR:10:flip_flop.i_WE
i_WE => dff_MS:GENFOR:11:flip_flop.i_WE
i_WE => dff_MS:GENFOR:12:flip_flop.i_WE
i_WE => dff_MS:GENFOR:13:flip_flop.i_WE
i_WE => dff_MS:GENFOR:14:flip_flop.i_WE
i_WE => dff_MS:GENFOR:15:flip_flop.i_WE
i_WE => dff_MS:GENFOR:16:flip_flop.i_WE
i_WE => dff_MS:GENFOR:17:flip_flop.i_WE
i_WE => dff_MS:GENFOR:18:flip_flop.i_WE
i_WE => dff_MS:GENFOR:19:flip_flop.i_WE
i_WE => dff_MS:GENFOR:20:flip_flop.i_WE
i_WE => dff_MS:GENFOR:21:flip_flop.i_WE
i_WE => dff_MS:GENFOR:22:flip_flop.i_WE
i_WE => dff_MS:GENFOR:23:flip_flop.i_WE
i_WE => dff_MS:GENFOR:24:flip_flop.i_WE
i_WE => dff_MS:GENFOR:25:flip_flop.i_WE
i_WE => dff_MS:GENFOR:26:flip_flop.i_WE
i_WE => dff_MS:GENFOR:27:flip_flop.i_WE
i_WE => dff_MS:GENFOR:28:flip_flop.i_WE
i_WE => dff_MS:GENFOR:29:flip_flop.i_WE
i_WE => dff_MS:GENFOR:30:flip_flop.i_WE
i_WE => dff_MS:GENFOR:31:flip_flop.i_WE
o_Q[0] <= dff_MS:GENFOR:0:flip_flop.o_Q
o_Q[1] <= dff_MS:GENFOR:1:flip_flop.o_Q
o_Q[2] <= dff_MS:GENFOR:2:flip_flop.o_Q
o_Q[3] <= dff_MS:GENFOR:3:flip_flop.o_Q
o_Q[4] <= dff_MS:GENFOR:4:flip_flop.o_Q
o_Q[5] <= dff_MS:GENFOR:5:flip_flop.o_Q
o_Q[6] <= dff_MS:GENFOR:6:flip_flop.o_Q
o_Q[7] <= dff_MS:GENFOR:7:flip_flop.o_Q
o_Q[8] <= dff_MS:GENFOR:8:flip_flop.o_Q
o_Q[9] <= dff_MS:GENFOR:9:flip_flop.o_Q
o_Q[10] <= dff_MS:GENFOR:10:flip_flop.o_Q
o_Q[11] <= dff_MS:GENFOR:11:flip_flop.o_Q
o_Q[12] <= dff_MS:GENFOR:12:flip_flop.o_Q
o_Q[13] <= dff_MS:GENFOR:13:flip_flop.o_Q
o_Q[14] <= dff_MS:GENFOR:14:flip_flop.o_Q
o_Q[15] <= dff_MS:GENFOR:15:flip_flop.o_Q
o_Q[16] <= dff_MS:GENFOR:16:flip_flop.o_Q
o_Q[17] <= dff_MS:GENFOR:17:flip_flop.o_Q
o_Q[18] <= dff_MS:GENFOR:18:flip_flop.o_Q
o_Q[19] <= dff_MS:GENFOR:19:flip_flop.o_Q
o_Q[20] <= dff_MS:GENFOR:20:flip_flop.o_Q
o_Q[21] <= dff_MS:GENFOR:21:flip_flop.o_Q
o_Q[22] <= dff_MS:GENFOR:22:flip_flop.o_Q
o_Q[23] <= dff_MS:GENFOR:23:flip_flop.o_Q
o_Q[24] <= dff_MS:GENFOR:24:flip_flop.o_Q
o_Q[25] <= dff_MS:GENFOR:25:flip_flop.o_Q
o_Q[26] <= dff_MS:GENFOR:26:flip_flop.o_Q
o_Q[27] <= dff_MS:GENFOR:27:flip_flop.o_Q
o_Q[28] <= dff_MS:GENFOR:28:flip_flop.o_Q
o_Q[29] <= dff_MS:GENFOR:29:flip_flop.o_Q
o_Q[30] <= dff_MS:GENFOR:30:flip_flop.o_Q
o_Q[31] <= dff_MS:GENFOR:31:flip_flop.o_Q


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:1:register_32bit|dff_MS:\GENFOR:0:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:1:register_32bit|dff_MS:\GENFOR:1:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:1:register_32bit|dff_MS:\GENFOR:2:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:1:register_32bit|dff_MS:\GENFOR:3:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:1:register_32bit|dff_MS:\GENFOR:4:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:1:register_32bit|dff_MS:\GENFOR:5:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:1:register_32bit|dff_MS:\GENFOR:6:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:1:register_32bit|dff_MS:\GENFOR:7:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:1:register_32bit|dff_MS:\GENFOR:8:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:1:register_32bit|dff_MS:\GENFOR:9:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:1:register_32bit|dff_MS:\GENFOR:10:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:1:register_32bit|dff_MS:\GENFOR:11:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:1:register_32bit|dff_MS:\GENFOR:12:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:1:register_32bit|dff_MS:\GENFOR:13:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:1:register_32bit|dff_MS:\GENFOR:14:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:1:register_32bit|dff_MS:\GENFOR:15:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:1:register_32bit|dff_MS:\GENFOR:16:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:1:register_32bit|dff_MS:\GENFOR:17:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:1:register_32bit|dff_MS:\GENFOR:18:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:1:register_32bit|dff_MS:\GENFOR:19:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:1:register_32bit|dff_MS:\GENFOR:20:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:1:register_32bit|dff_MS:\GENFOR:21:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:1:register_32bit|dff_MS:\GENFOR:22:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:1:register_32bit|dff_MS:\GENFOR:23:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:1:register_32bit|dff_MS:\GENFOR:24:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:1:register_32bit|dff_MS:\GENFOR:25:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:1:register_32bit|dff_MS:\GENFOR:26:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:1:register_32bit|dff_MS:\GENFOR:27:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:1:register_32bit|dff_MS:\GENFOR:28:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:1:register_32bit|dff_MS:\GENFOR:29:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:1:register_32bit|dff_MS:\GENFOR:30:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:1:register_32bit|dff_MS:\GENFOR:31:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|and2_MS:\generate_registers:2:do_write
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:2:register_32bit
i_CLK => dff_MS:GENFOR:0:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:1:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:2:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:3:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:4:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:5:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:6:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:7:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:8:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:9:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:10:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:11:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:12:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:13:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:14:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:15:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:16:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:17:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:18:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:19:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:20:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:21:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:22:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:23:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:24:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:25:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:26:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:27:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:28:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:29:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:30:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:31:flip_flop.i_CLK
i_RST => dff_MS:GENFOR:0:flip_flop.i_RST
i_RST => dff_MS:GENFOR:1:flip_flop.i_RST
i_RST => dff_MS:GENFOR:2:flip_flop.i_RST
i_RST => dff_MS:GENFOR:3:flip_flop.i_RST
i_RST => dff_MS:GENFOR:4:flip_flop.i_RST
i_RST => dff_MS:GENFOR:5:flip_flop.i_RST
i_RST => dff_MS:GENFOR:6:flip_flop.i_RST
i_RST => dff_MS:GENFOR:7:flip_flop.i_RST
i_RST => dff_MS:GENFOR:8:flip_flop.i_RST
i_RST => dff_MS:GENFOR:9:flip_flop.i_RST
i_RST => dff_MS:GENFOR:10:flip_flop.i_RST
i_RST => dff_MS:GENFOR:11:flip_flop.i_RST
i_RST => dff_MS:GENFOR:12:flip_flop.i_RST
i_RST => dff_MS:GENFOR:13:flip_flop.i_RST
i_RST => dff_MS:GENFOR:14:flip_flop.i_RST
i_RST => dff_MS:GENFOR:15:flip_flop.i_RST
i_RST => dff_MS:GENFOR:16:flip_flop.i_RST
i_RST => dff_MS:GENFOR:17:flip_flop.i_RST
i_RST => dff_MS:GENFOR:18:flip_flop.i_RST
i_RST => dff_MS:GENFOR:19:flip_flop.i_RST
i_RST => dff_MS:GENFOR:20:flip_flop.i_RST
i_RST => dff_MS:GENFOR:21:flip_flop.i_RST
i_RST => dff_MS:GENFOR:22:flip_flop.i_RST
i_RST => dff_MS:GENFOR:23:flip_flop.i_RST
i_RST => dff_MS:GENFOR:24:flip_flop.i_RST
i_RST => dff_MS:GENFOR:25:flip_flop.i_RST
i_RST => dff_MS:GENFOR:26:flip_flop.i_RST
i_RST => dff_MS:GENFOR:27:flip_flop.i_RST
i_RST => dff_MS:GENFOR:28:flip_flop.i_RST
i_RST => dff_MS:GENFOR:29:flip_flop.i_RST
i_RST => dff_MS:GENFOR:30:flip_flop.i_RST
i_RST => dff_MS:GENFOR:31:flip_flop.i_RST
i_WD[0] => dff_MS:GENFOR:0:flip_flop.i_D
i_WD[1] => dff_MS:GENFOR:1:flip_flop.i_D
i_WD[2] => dff_MS:GENFOR:2:flip_flop.i_D
i_WD[3] => dff_MS:GENFOR:3:flip_flop.i_D
i_WD[4] => dff_MS:GENFOR:4:flip_flop.i_D
i_WD[5] => dff_MS:GENFOR:5:flip_flop.i_D
i_WD[6] => dff_MS:GENFOR:6:flip_flop.i_D
i_WD[7] => dff_MS:GENFOR:7:flip_flop.i_D
i_WD[8] => dff_MS:GENFOR:8:flip_flop.i_D
i_WD[9] => dff_MS:GENFOR:9:flip_flop.i_D
i_WD[10] => dff_MS:GENFOR:10:flip_flop.i_D
i_WD[11] => dff_MS:GENFOR:11:flip_flop.i_D
i_WD[12] => dff_MS:GENFOR:12:flip_flop.i_D
i_WD[13] => dff_MS:GENFOR:13:flip_flop.i_D
i_WD[14] => dff_MS:GENFOR:14:flip_flop.i_D
i_WD[15] => dff_MS:GENFOR:15:flip_flop.i_D
i_WD[16] => dff_MS:GENFOR:16:flip_flop.i_D
i_WD[17] => dff_MS:GENFOR:17:flip_flop.i_D
i_WD[18] => dff_MS:GENFOR:18:flip_flop.i_D
i_WD[19] => dff_MS:GENFOR:19:flip_flop.i_D
i_WD[20] => dff_MS:GENFOR:20:flip_flop.i_D
i_WD[21] => dff_MS:GENFOR:21:flip_flop.i_D
i_WD[22] => dff_MS:GENFOR:22:flip_flop.i_D
i_WD[23] => dff_MS:GENFOR:23:flip_flop.i_D
i_WD[24] => dff_MS:GENFOR:24:flip_flop.i_D
i_WD[25] => dff_MS:GENFOR:25:flip_flop.i_D
i_WD[26] => dff_MS:GENFOR:26:flip_flop.i_D
i_WD[27] => dff_MS:GENFOR:27:flip_flop.i_D
i_WD[28] => dff_MS:GENFOR:28:flip_flop.i_D
i_WD[29] => dff_MS:GENFOR:29:flip_flop.i_D
i_WD[30] => dff_MS:GENFOR:30:flip_flop.i_D
i_WD[31] => dff_MS:GENFOR:31:flip_flop.i_D
i_WE => dff_MS:GENFOR:0:flip_flop.i_WE
i_WE => dff_MS:GENFOR:1:flip_flop.i_WE
i_WE => dff_MS:GENFOR:2:flip_flop.i_WE
i_WE => dff_MS:GENFOR:3:flip_flop.i_WE
i_WE => dff_MS:GENFOR:4:flip_flop.i_WE
i_WE => dff_MS:GENFOR:5:flip_flop.i_WE
i_WE => dff_MS:GENFOR:6:flip_flop.i_WE
i_WE => dff_MS:GENFOR:7:flip_flop.i_WE
i_WE => dff_MS:GENFOR:8:flip_flop.i_WE
i_WE => dff_MS:GENFOR:9:flip_flop.i_WE
i_WE => dff_MS:GENFOR:10:flip_flop.i_WE
i_WE => dff_MS:GENFOR:11:flip_flop.i_WE
i_WE => dff_MS:GENFOR:12:flip_flop.i_WE
i_WE => dff_MS:GENFOR:13:flip_flop.i_WE
i_WE => dff_MS:GENFOR:14:flip_flop.i_WE
i_WE => dff_MS:GENFOR:15:flip_flop.i_WE
i_WE => dff_MS:GENFOR:16:flip_flop.i_WE
i_WE => dff_MS:GENFOR:17:flip_flop.i_WE
i_WE => dff_MS:GENFOR:18:flip_flop.i_WE
i_WE => dff_MS:GENFOR:19:flip_flop.i_WE
i_WE => dff_MS:GENFOR:20:flip_flop.i_WE
i_WE => dff_MS:GENFOR:21:flip_flop.i_WE
i_WE => dff_MS:GENFOR:22:flip_flop.i_WE
i_WE => dff_MS:GENFOR:23:flip_flop.i_WE
i_WE => dff_MS:GENFOR:24:flip_flop.i_WE
i_WE => dff_MS:GENFOR:25:flip_flop.i_WE
i_WE => dff_MS:GENFOR:26:flip_flop.i_WE
i_WE => dff_MS:GENFOR:27:flip_flop.i_WE
i_WE => dff_MS:GENFOR:28:flip_flop.i_WE
i_WE => dff_MS:GENFOR:29:flip_flop.i_WE
i_WE => dff_MS:GENFOR:30:flip_flop.i_WE
i_WE => dff_MS:GENFOR:31:flip_flop.i_WE
o_Q[0] <= dff_MS:GENFOR:0:flip_flop.o_Q
o_Q[1] <= dff_MS:GENFOR:1:flip_flop.o_Q
o_Q[2] <= dff_MS:GENFOR:2:flip_flop.o_Q
o_Q[3] <= dff_MS:GENFOR:3:flip_flop.o_Q
o_Q[4] <= dff_MS:GENFOR:4:flip_flop.o_Q
o_Q[5] <= dff_MS:GENFOR:5:flip_flop.o_Q
o_Q[6] <= dff_MS:GENFOR:6:flip_flop.o_Q
o_Q[7] <= dff_MS:GENFOR:7:flip_flop.o_Q
o_Q[8] <= dff_MS:GENFOR:8:flip_flop.o_Q
o_Q[9] <= dff_MS:GENFOR:9:flip_flop.o_Q
o_Q[10] <= dff_MS:GENFOR:10:flip_flop.o_Q
o_Q[11] <= dff_MS:GENFOR:11:flip_flop.o_Q
o_Q[12] <= dff_MS:GENFOR:12:flip_flop.o_Q
o_Q[13] <= dff_MS:GENFOR:13:flip_flop.o_Q
o_Q[14] <= dff_MS:GENFOR:14:flip_flop.o_Q
o_Q[15] <= dff_MS:GENFOR:15:flip_flop.o_Q
o_Q[16] <= dff_MS:GENFOR:16:flip_flop.o_Q
o_Q[17] <= dff_MS:GENFOR:17:flip_flop.o_Q
o_Q[18] <= dff_MS:GENFOR:18:flip_flop.o_Q
o_Q[19] <= dff_MS:GENFOR:19:flip_flop.o_Q
o_Q[20] <= dff_MS:GENFOR:20:flip_flop.o_Q
o_Q[21] <= dff_MS:GENFOR:21:flip_flop.o_Q
o_Q[22] <= dff_MS:GENFOR:22:flip_flop.o_Q
o_Q[23] <= dff_MS:GENFOR:23:flip_flop.o_Q
o_Q[24] <= dff_MS:GENFOR:24:flip_flop.o_Q
o_Q[25] <= dff_MS:GENFOR:25:flip_flop.o_Q
o_Q[26] <= dff_MS:GENFOR:26:flip_flop.o_Q
o_Q[27] <= dff_MS:GENFOR:27:flip_flop.o_Q
o_Q[28] <= dff_MS:GENFOR:28:flip_flop.o_Q
o_Q[29] <= dff_MS:GENFOR:29:flip_flop.o_Q
o_Q[30] <= dff_MS:GENFOR:30:flip_flop.o_Q
o_Q[31] <= dff_MS:GENFOR:31:flip_flop.o_Q


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:2:register_32bit|dff_MS:\GENFOR:0:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:2:register_32bit|dff_MS:\GENFOR:1:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:2:register_32bit|dff_MS:\GENFOR:2:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:2:register_32bit|dff_MS:\GENFOR:3:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:2:register_32bit|dff_MS:\GENFOR:4:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:2:register_32bit|dff_MS:\GENFOR:5:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:2:register_32bit|dff_MS:\GENFOR:6:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:2:register_32bit|dff_MS:\GENFOR:7:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:2:register_32bit|dff_MS:\GENFOR:8:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:2:register_32bit|dff_MS:\GENFOR:9:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:2:register_32bit|dff_MS:\GENFOR:10:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:2:register_32bit|dff_MS:\GENFOR:11:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:2:register_32bit|dff_MS:\GENFOR:12:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:2:register_32bit|dff_MS:\GENFOR:13:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:2:register_32bit|dff_MS:\GENFOR:14:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:2:register_32bit|dff_MS:\GENFOR:15:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:2:register_32bit|dff_MS:\GENFOR:16:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:2:register_32bit|dff_MS:\GENFOR:17:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:2:register_32bit|dff_MS:\GENFOR:18:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:2:register_32bit|dff_MS:\GENFOR:19:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:2:register_32bit|dff_MS:\GENFOR:20:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:2:register_32bit|dff_MS:\GENFOR:21:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:2:register_32bit|dff_MS:\GENFOR:22:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:2:register_32bit|dff_MS:\GENFOR:23:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:2:register_32bit|dff_MS:\GENFOR:24:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:2:register_32bit|dff_MS:\GENFOR:25:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:2:register_32bit|dff_MS:\GENFOR:26:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:2:register_32bit|dff_MS:\GENFOR:27:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:2:register_32bit|dff_MS:\GENFOR:28:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:2:register_32bit|dff_MS:\GENFOR:29:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:2:register_32bit|dff_MS:\GENFOR:30:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:2:register_32bit|dff_MS:\GENFOR:31:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|and2_MS:\generate_registers:3:do_write
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:3:register_32bit
i_CLK => dff_MS:GENFOR:0:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:1:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:2:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:3:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:4:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:5:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:6:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:7:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:8:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:9:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:10:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:11:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:12:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:13:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:14:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:15:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:16:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:17:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:18:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:19:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:20:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:21:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:22:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:23:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:24:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:25:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:26:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:27:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:28:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:29:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:30:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:31:flip_flop.i_CLK
i_RST => dff_MS:GENFOR:0:flip_flop.i_RST
i_RST => dff_MS:GENFOR:1:flip_flop.i_RST
i_RST => dff_MS:GENFOR:2:flip_flop.i_RST
i_RST => dff_MS:GENFOR:3:flip_flop.i_RST
i_RST => dff_MS:GENFOR:4:flip_flop.i_RST
i_RST => dff_MS:GENFOR:5:flip_flop.i_RST
i_RST => dff_MS:GENFOR:6:flip_flop.i_RST
i_RST => dff_MS:GENFOR:7:flip_flop.i_RST
i_RST => dff_MS:GENFOR:8:flip_flop.i_RST
i_RST => dff_MS:GENFOR:9:flip_flop.i_RST
i_RST => dff_MS:GENFOR:10:flip_flop.i_RST
i_RST => dff_MS:GENFOR:11:flip_flop.i_RST
i_RST => dff_MS:GENFOR:12:flip_flop.i_RST
i_RST => dff_MS:GENFOR:13:flip_flop.i_RST
i_RST => dff_MS:GENFOR:14:flip_flop.i_RST
i_RST => dff_MS:GENFOR:15:flip_flop.i_RST
i_RST => dff_MS:GENFOR:16:flip_flop.i_RST
i_RST => dff_MS:GENFOR:17:flip_flop.i_RST
i_RST => dff_MS:GENFOR:18:flip_flop.i_RST
i_RST => dff_MS:GENFOR:19:flip_flop.i_RST
i_RST => dff_MS:GENFOR:20:flip_flop.i_RST
i_RST => dff_MS:GENFOR:21:flip_flop.i_RST
i_RST => dff_MS:GENFOR:22:flip_flop.i_RST
i_RST => dff_MS:GENFOR:23:flip_flop.i_RST
i_RST => dff_MS:GENFOR:24:flip_flop.i_RST
i_RST => dff_MS:GENFOR:25:flip_flop.i_RST
i_RST => dff_MS:GENFOR:26:flip_flop.i_RST
i_RST => dff_MS:GENFOR:27:flip_flop.i_RST
i_RST => dff_MS:GENFOR:28:flip_flop.i_RST
i_RST => dff_MS:GENFOR:29:flip_flop.i_RST
i_RST => dff_MS:GENFOR:30:flip_flop.i_RST
i_RST => dff_MS:GENFOR:31:flip_flop.i_RST
i_WD[0] => dff_MS:GENFOR:0:flip_flop.i_D
i_WD[1] => dff_MS:GENFOR:1:flip_flop.i_D
i_WD[2] => dff_MS:GENFOR:2:flip_flop.i_D
i_WD[3] => dff_MS:GENFOR:3:flip_flop.i_D
i_WD[4] => dff_MS:GENFOR:4:flip_flop.i_D
i_WD[5] => dff_MS:GENFOR:5:flip_flop.i_D
i_WD[6] => dff_MS:GENFOR:6:flip_flop.i_D
i_WD[7] => dff_MS:GENFOR:7:flip_flop.i_D
i_WD[8] => dff_MS:GENFOR:8:flip_flop.i_D
i_WD[9] => dff_MS:GENFOR:9:flip_flop.i_D
i_WD[10] => dff_MS:GENFOR:10:flip_flop.i_D
i_WD[11] => dff_MS:GENFOR:11:flip_flop.i_D
i_WD[12] => dff_MS:GENFOR:12:flip_flop.i_D
i_WD[13] => dff_MS:GENFOR:13:flip_flop.i_D
i_WD[14] => dff_MS:GENFOR:14:flip_flop.i_D
i_WD[15] => dff_MS:GENFOR:15:flip_flop.i_D
i_WD[16] => dff_MS:GENFOR:16:flip_flop.i_D
i_WD[17] => dff_MS:GENFOR:17:flip_flop.i_D
i_WD[18] => dff_MS:GENFOR:18:flip_flop.i_D
i_WD[19] => dff_MS:GENFOR:19:flip_flop.i_D
i_WD[20] => dff_MS:GENFOR:20:flip_flop.i_D
i_WD[21] => dff_MS:GENFOR:21:flip_flop.i_D
i_WD[22] => dff_MS:GENFOR:22:flip_flop.i_D
i_WD[23] => dff_MS:GENFOR:23:flip_flop.i_D
i_WD[24] => dff_MS:GENFOR:24:flip_flop.i_D
i_WD[25] => dff_MS:GENFOR:25:flip_flop.i_D
i_WD[26] => dff_MS:GENFOR:26:flip_flop.i_D
i_WD[27] => dff_MS:GENFOR:27:flip_flop.i_D
i_WD[28] => dff_MS:GENFOR:28:flip_flop.i_D
i_WD[29] => dff_MS:GENFOR:29:flip_flop.i_D
i_WD[30] => dff_MS:GENFOR:30:flip_flop.i_D
i_WD[31] => dff_MS:GENFOR:31:flip_flop.i_D
i_WE => dff_MS:GENFOR:0:flip_flop.i_WE
i_WE => dff_MS:GENFOR:1:flip_flop.i_WE
i_WE => dff_MS:GENFOR:2:flip_flop.i_WE
i_WE => dff_MS:GENFOR:3:flip_flop.i_WE
i_WE => dff_MS:GENFOR:4:flip_flop.i_WE
i_WE => dff_MS:GENFOR:5:flip_flop.i_WE
i_WE => dff_MS:GENFOR:6:flip_flop.i_WE
i_WE => dff_MS:GENFOR:7:flip_flop.i_WE
i_WE => dff_MS:GENFOR:8:flip_flop.i_WE
i_WE => dff_MS:GENFOR:9:flip_flop.i_WE
i_WE => dff_MS:GENFOR:10:flip_flop.i_WE
i_WE => dff_MS:GENFOR:11:flip_flop.i_WE
i_WE => dff_MS:GENFOR:12:flip_flop.i_WE
i_WE => dff_MS:GENFOR:13:flip_flop.i_WE
i_WE => dff_MS:GENFOR:14:flip_flop.i_WE
i_WE => dff_MS:GENFOR:15:flip_flop.i_WE
i_WE => dff_MS:GENFOR:16:flip_flop.i_WE
i_WE => dff_MS:GENFOR:17:flip_flop.i_WE
i_WE => dff_MS:GENFOR:18:flip_flop.i_WE
i_WE => dff_MS:GENFOR:19:flip_flop.i_WE
i_WE => dff_MS:GENFOR:20:flip_flop.i_WE
i_WE => dff_MS:GENFOR:21:flip_flop.i_WE
i_WE => dff_MS:GENFOR:22:flip_flop.i_WE
i_WE => dff_MS:GENFOR:23:flip_flop.i_WE
i_WE => dff_MS:GENFOR:24:flip_flop.i_WE
i_WE => dff_MS:GENFOR:25:flip_flop.i_WE
i_WE => dff_MS:GENFOR:26:flip_flop.i_WE
i_WE => dff_MS:GENFOR:27:flip_flop.i_WE
i_WE => dff_MS:GENFOR:28:flip_flop.i_WE
i_WE => dff_MS:GENFOR:29:flip_flop.i_WE
i_WE => dff_MS:GENFOR:30:flip_flop.i_WE
i_WE => dff_MS:GENFOR:31:flip_flop.i_WE
o_Q[0] <= dff_MS:GENFOR:0:flip_flop.o_Q
o_Q[1] <= dff_MS:GENFOR:1:flip_flop.o_Q
o_Q[2] <= dff_MS:GENFOR:2:flip_flop.o_Q
o_Q[3] <= dff_MS:GENFOR:3:flip_flop.o_Q
o_Q[4] <= dff_MS:GENFOR:4:flip_flop.o_Q
o_Q[5] <= dff_MS:GENFOR:5:flip_flop.o_Q
o_Q[6] <= dff_MS:GENFOR:6:flip_flop.o_Q
o_Q[7] <= dff_MS:GENFOR:7:flip_flop.o_Q
o_Q[8] <= dff_MS:GENFOR:8:flip_flop.o_Q
o_Q[9] <= dff_MS:GENFOR:9:flip_flop.o_Q
o_Q[10] <= dff_MS:GENFOR:10:flip_flop.o_Q
o_Q[11] <= dff_MS:GENFOR:11:flip_flop.o_Q
o_Q[12] <= dff_MS:GENFOR:12:flip_flop.o_Q
o_Q[13] <= dff_MS:GENFOR:13:flip_flop.o_Q
o_Q[14] <= dff_MS:GENFOR:14:flip_flop.o_Q
o_Q[15] <= dff_MS:GENFOR:15:flip_flop.o_Q
o_Q[16] <= dff_MS:GENFOR:16:flip_flop.o_Q
o_Q[17] <= dff_MS:GENFOR:17:flip_flop.o_Q
o_Q[18] <= dff_MS:GENFOR:18:flip_flop.o_Q
o_Q[19] <= dff_MS:GENFOR:19:flip_flop.o_Q
o_Q[20] <= dff_MS:GENFOR:20:flip_flop.o_Q
o_Q[21] <= dff_MS:GENFOR:21:flip_flop.o_Q
o_Q[22] <= dff_MS:GENFOR:22:flip_flop.o_Q
o_Q[23] <= dff_MS:GENFOR:23:flip_flop.o_Q
o_Q[24] <= dff_MS:GENFOR:24:flip_flop.o_Q
o_Q[25] <= dff_MS:GENFOR:25:flip_flop.o_Q
o_Q[26] <= dff_MS:GENFOR:26:flip_flop.o_Q
o_Q[27] <= dff_MS:GENFOR:27:flip_flop.o_Q
o_Q[28] <= dff_MS:GENFOR:28:flip_flop.o_Q
o_Q[29] <= dff_MS:GENFOR:29:flip_flop.o_Q
o_Q[30] <= dff_MS:GENFOR:30:flip_flop.o_Q
o_Q[31] <= dff_MS:GENFOR:31:flip_flop.o_Q


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:3:register_32bit|dff_MS:\GENFOR:0:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:3:register_32bit|dff_MS:\GENFOR:1:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:3:register_32bit|dff_MS:\GENFOR:2:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:3:register_32bit|dff_MS:\GENFOR:3:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:3:register_32bit|dff_MS:\GENFOR:4:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:3:register_32bit|dff_MS:\GENFOR:5:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:3:register_32bit|dff_MS:\GENFOR:6:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:3:register_32bit|dff_MS:\GENFOR:7:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:3:register_32bit|dff_MS:\GENFOR:8:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:3:register_32bit|dff_MS:\GENFOR:9:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:3:register_32bit|dff_MS:\GENFOR:10:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:3:register_32bit|dff_MS:\GENFOR:11:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:3:register_32bit|dff_MS:\GENFOR:12:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:3:register_32bit|dff_MS:\GENFOR:13:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:3:register_32bit|dff_MS:\GENFOR:14:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:3:register_32bit|dff_MS:\GENFOR:15:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:3:register_32bit|dff_MS:\GENFOR:16:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:3:register_32bit|dff_MS:\GENFOR:17:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:3:register_32bit|dff_MS:\GENFOR:18:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:3:register_32bit|dff_MS:\GENFOR:19:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:3:register_32bit|dff_MS:\GENFOR:20:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:3:register_32bit|dff_MS:\GENFOR:21:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:3:register_32bit|dff_MS:\GENFOR:22:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:3:register_32bit|dff_MS:\GENFOR:23:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:3:register_32bit|dff_MS:\GENFOR:24:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:3:register_32bit|dff_MS:\GENFOR:25:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:3:register_32bit|dff_MS:\GENFOR:26:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:3:register_32bit|dff_MS:\GENFOR:27:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:3:register_32bit|dff_MS:\GENFOR:28:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:3:register_32bit|dff_MS:\GENFOR:29:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:3:register_32bit|dff_MS:\GENFOR:30:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:3:register_32bit|dff_MS:\GENFOR:31:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|and2_MS:\generate_registers:4:do_write
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:4:register_32bit
i_CLK => dff_MS:GENFOR:0:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:1:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:2:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:3:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:4:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:5:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:6:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:7:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:8:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:9:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:10:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:11:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:12:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:13:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:14:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:15:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:16:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:17:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:18:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:19:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:20:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:21:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:22:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:23:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:24:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:25:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:26:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:27:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:28:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:29:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:30:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:31:flip_flop.i_CLK
i_RST => dff_MS:GENFOR:0:flip_flop.i_RST
i_RST => dff_MS:GENFOR:1:flip_flop.i_RST
i_RST => dff_MS:GENFOR:2:flip_flop.i_RST
i_RST => dff_MS:GENFOR:3:flip_flop.i_RST
i_RST => dff_MS:GENFOR:4:flip_flop.i_RST
i_RST => dff_MS:GENFOR:5:flip_flop.i_RST
i_RST => dff_MS:GENFOR:6:flip_flop.i_RST
i_RST => dff_MS:GENFOR:7:flip_flop.i_RST
i_RST => dff_MS:GENFOR:8:flip_flop.i_RST
i_RST => dff_MS:GENFOR:9:flip_flop.i_RST
i_RST => dff_MS:GENFOR:10:flip_flop.i_RST
i_RST => dff_MS:GENFOR:11:flip_flop.i_RST
i_RST => dff_MS:GENFOR:12:flip_flop.i_RST
i_RST => dff_MS:GENFOR:13:flip_flop.i_RST
i_RST => dff_MS:GENFOR:14:flip_flop.i_RST
i_RST => dff_MS:GENFOR:15:flip_flop.i_RST
i_RST => dff_MS:GENFOR:16:flip_flop.i_RST
i_RST => dff_MS:GENFOR:17:flip_flop.i_RST
i_RST => dff_MS:GENFOR:18:flip_flop.i_RST
i_RST => dff_MS:GENFOR:19:flip_flop.i_RST
i_RST => dff_MS:GENFOR:20:flip_flop.i_RST
i_RST => dff_MS:GENFOR:21:flip_flop.i_RST
i_RST => dff_MS:GENFOR:22:flip_flop.i_RST
i_RST => dff_MS:GENFOR:23:flip_flop.i_RST
i_RST => dff_MS:GENFOR:24:flip_flop.i_RST
i_RST => dff_MS:GENFOR:25:flip_flop.i_RST
i_RST => dff_MS:GENFOR:26:flip_flop.i_RST
i_RST => dff_MS:GENFOR:27:flip_flop.i_RST
i_RST => dff_MS:GENFOR:28:flip_flop.i_RST
i_RST => dff_MS:GENFOR:29:flip_flop.i_RST
i_RST => dff_MS:GENFOR:30:flip_flop.i_RST
i_RST => dff_MS:GENFOR:31:flip_flop.i_RST
i_WD[0] => dff_MS:GENFOR:0:flip_flop.i_D
i_WD[1] => dff_MS:GENFOR:1:flip_flop.i_D
i_WD[2] => dff_MS:GENFOR:2:flip_flop.i_D
i_WD[3] => dff_MS:GENFOR:3:flip_flop.i_D
i_WD[4] => dff_MS:GENFOR:4:flip_flop.i_D
i_WD[5] => dff_MS:GENFOR:5:flip_flop.i_D
i_WD[6] => dff_MS:GENFOR:6:flip_flop.i_D
i_WD[7] => dff_MS:GENFOR:7:flip_flop.i_D
i_WD[8] => dff_MS:GENFOR:8:flip_flop.i_D
i_WD[9] => dff_MS:GENFOR:9:flip_flop.i_D
i_WD[10] => dff_MS:GENFOR:10:flip_flop.i_D
i_WD[11] => dff_MS:GENFOR:11:flip_flop.i_D
i_WD[12] => dff_MS:GENFOR:12:flip_flop.i_D
i_WD[13] => dff_MS:GENFOR:13:flip_flop.i_D
i_WD[14] => dff_MS:GENFOR:14:flip_flop.i_D
i_WD[15] => dff_MS:GENFOR:15:flip_flop.i_D
i_WD[16] => dff_MS:GENFOR:16:flip_flop.i_D
i_WD[17] => dff_MS:GENFOR:17:flip_flop.i_D
i_WD[18] => dff_MS:GENFOR:18:flip_flop.i_D
i_WD[19] => dff_MS:GENFOR:19:flip_flop.i_D
i_WD[20] => dff_MS:GENFOR:20:flip_flop.i_D
i_WD[21] => dff_MS:GENFOR:21:flip_flop.i_D
i_WD[22] => dff_MS:GENFOR:22:flip_flop.i_D
i_WD[23] => dff_MS:GENFOR:23:flip_flop.i_D
i_WD[24] => dff_MS:GENFOR:24:flip_flop.i_D
i_WD[25] => dff_MS:GENFOR:25:flip_flop.i_D
i_WD[26] => dff_MS:GENFOR:26:flip_flop.i_D
i_WD[27] => dff_MS:GENFOR:27:flip_flop.i_D
i_WD[28] => dff_MS:GENFOR:28:flip_flop.i_D
i_WD[29] => dff_MS:GENFOR:29:flip_flop.i_D
i_WD[30] => dff_MS:GENFOR:30:flip_flop.i_D
i_WD[31] => dff_MS:GENFOR:31:flip_flop.i_D
i_WE => dff_MS:GENFOR:0:flip_flop.i_WE
i_WE => dff_MS:GENFOR:1:flip_flop.i_WE
i_WE => dff_MS:GENFOR:2:flip_flop.i_WE
i_WE => dff_MS:GENFOR:3:flip_flop.i_WE
i_WE => dff_MS:GENFOR:4:flip_flop.i_WE
i_WE => dff_MS:GENFOR:5:flip_flop.i_WE
i_WE => dff_MS:GENFOR:6:flip_flop.i_WE
i_WE => dff_MS:GENFOR:7:flip_flop.i_WE
i_WE => dff_MS:GENFOR:8:flip_flop.i_WE
i_WE => dff_MS:GENFOR:9:flip_flop.i_WE
i_WE => dff_MS:GENFOR:10:flip_flop.i_WE
i_WE => dff_MS:GENFOR:11:flip_flop.i_WE
i_WE => dff_MS:GENFOR:12:flip_flop.i_WE
i_WE => dff_MS:GENFOR:13:flip_flop.i_WE
i_WE => dff_MS:GENFOR:14:flip_flop.i_WE
i_WE => dff_MS:GENFOR:15:flip_flop.i_WE
i_WE => dff_MS:GENFOR:16:flip_flop.i_WE
i_WE => dff_MS:GENFOR:17:flip_flop.i_WE
i_WE => dff_MS:GENFOR:18:flip_flop.i_WE
i_WE => dff_MS:GENFOR:19:flip_flop.i_WE
i_WE => dff_MS:GENFOR:20:flip_flop.i_WE
i_WE => dff_MS:GENFOR:21:flip_flop.i_WE
i_WE => dff_MS:GENFOR:22:flip_flop.i_WE
i_WE => dff_MS:GENFOR:23:flip_flop.i_WE
i_WE => dff_MS:GENFOR:24:flip_flop.i_WE
i_WE => dff_MS:GENFOR:25:flip_flop.i_WE
i_WE => dff_MS:GENFOR:26:flip_flop.i_WE
i_WE => dff_MS:GENFOR:27:flip_flop.i_WE
i_WE => dff_MS:GENFOR:28:flip_flop.i_WE
i_WE => dff_MS:GENFOR:29:flip_flop.i_WE
i_WE => dff_MS:GENFOR:30:flip_flop.i_WE
i_WE => dff_MS:GENFOR:31:flip_flop.i_WE
o_Q[0] <= dff_MS:GENFOR:0:flip_flop.o_Q
o_Q[1] <= dff_MS:GENFOR:1:flip_flop.o_Q
o_Q[2] <= dff_MS:GENFOR:2:flip_flop.o_Q
o_Q[3] <= dff_MS:GENFOR:3:flip_flop.o_Q
o_Q[4] <= dff_MS:GENFOR:4:flip_flop.o_Q
o_Q[5] <= dff_MS:GENFOR:5:flip_flop.o_Q
o_Q[6] <= dff_MS:GENFOR:6:flip_flop.o_Q
o_Q[7] <= dff_MS:GENFOR:7:flip_flop.o_Q
o_Q[8] <= dff_MS:GENFOR:8:flip_flop.o_Q
o_Q[9] <= dff_MS:GENFOR:9:flip_flop.o_Q
o_Q[10] <= dff_MS:GENFOR:10:flip_flop.o_Q
o_Q[11] <= dff_MS:GENFOR:11:flip_flop.o_Q
o_Q[12] <= dff_MS:GENFOR:12:flip_flop.o_Q
o_Q[13] <= dff_MS:GENFOR:13:flip_flop.o_Q
o_Q[14] <= dff_MS:GENFOR:14:flip_flop.o_Q
o_Q[15] <= dff_MS:GENFOR:15:flip_flop.o_Q
o_Q[16] <= dff_MS:GENFOR:16:flip_flop.o_Q
o_Q[17] <= dff_MS:GENFOR:17:flip_flop.o_Q
o_Q[18] <= dff_MS:GENFOR:18:flip_flop.o_Q
o_Q[19] <= dff_MS:GENFOR:19:flip_flop.o_Q
o_Q[20] <= dff_MS:GENFOR:20:flip_flop.o_Q
o_Q[21] <= dff_MS:GENFOR:21:flip_flop.o_Q
o_Q[22] <= dff_MS:GENFOR:22:flip_flop.o_Q
o_Q[23] <= dff_MS:GENFOR:23:flip_flop.o_Q
o_Q[24] <= dff_MS:GENFOR:24:flip_flop.o_Q
o_Q[25] <= dff_MS:GENFOR:25:flip_flop.o_Q
o_Q[26] <= dff_MS:GENFOR:26:flip_flop.o_Q
o_Q[27] <= dff_MS:GENFOR:27:flip_flop.o_Q
o_Q[28] <= dff_MS:GENFOR:28:flip_flop.o_Q
o_Q[29] <= dff_MS:GENFOR:29:flip_flop.o_Q
o_Q[30] <= dff_MS:GENFOR:30:flip_flop.o_Q
o_Q[31] <= dff_MS:GENFOR:31:flip_flop.o_Q


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:0:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:1:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:2:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:3:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:4:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:5:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:6:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:7:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:8:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:9:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:10:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:11:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:12:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:13:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:14:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:15:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:16:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:17:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:18:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:19:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:20:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:21:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:22:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:23:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:24:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:25:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:26:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:27:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:28:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:29:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:30:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:31:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|and2_MS:\generate_registers:5:do_write
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:5:register_32bit
i_CLK => dff_MS:GENFOR:0:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:1:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:2:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:3:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:4:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:5:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:6:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:7:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:8:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:9:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:10:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:11:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:12:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:13:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:14:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:15:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:16:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:17:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:18:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:19:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:20:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:21:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:22:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:23:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:24:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:25:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:26:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:27:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:28:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:29:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:30:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:31:flip_flop.i_CLK
i_RST => dff_MS:GENFOR:0:flip_flop.i_RST
i_RST => dff_MS:GENFOR:1:flip_flop.i_RST
i_RST => dff_MS:GENFOR:2:flip_flop.i_RST
i_RST => dff_MS:GENFOR:3:flip_flop.i_RST
i_RST => dff_MS:GENFOR:4:flip_flop.i_RST
i_RST => dff_MS:GENFOR:5:flip_flop.i_RST
i_RST => dff_MS:GENFOR:6:flip_flop.i_RST
i_RST => dff_MS:GENFOR:7:flip_flop.i_RST
i_RST => dff_MS:GENFOR:8:flip_flop.i_RST
i_RST => dff_MS:GENFOR:9:flip_flop.i_RST
i_RST => dff_MS:GENFOR:10:flip_flop.i_RST
i_RST => dff_MS:GENFOR:11:flip_flop.i_RST
i_RST => dff_MS:GENFOR:12:flip_flop.i_RST
i_RST => dff_MS:GENFOR:13:flip_flop.i_RST
i_RST => dff_MS:GENFOR:14:flip_flop.i_RST
i_RST => dff_MS:GENFOR:15:flip_flop.i_RST
i_RST => dff_MS:GENFOR:16:flip_flop.i_RST
i_RST => dff_MS:GENFOR:17:flip_flop.i_RST
i_RST => dff_MS:GENFOR:18:flip_flop.i_RST
i_RST => dff_MS:GENFOR:19:flip_flop.i_RST
i_RST => dff_MS:GENFOR:20:flip_flop.i_RST
i_RST => dff_MS:GENFOR:21:flip_flop.i_RST
i_RST => dff_MS:GENFOR:22:flip_flop.i_RST
i_RST => dff_MS:GENFOR:23:flip_flop.i_RST
i_RST => dff_MS:GENFOR:24:flip_flop.i_RST
i_RST => dff_MS:GENFOR:25:flip_flop.i_RST
i_RST => dff_MS:GENFOR:26:flip_flop.i_RST
i_RST => dff_MS:GENFOR:27:flip_flop.i_RST
i_RST => dff_MS:GENFOR:28:flip_flop.i_RST
i_RST => dff_MS:GENFOR:29:flip_flop.i_RST
i_RST => dff_MS:GENFOR:30:flip_flop.i_RST
i_RST => dff_MS:GENFOR:31:flip_flop.i_RST
i_WD[0] => dff_MS:GENFOR:0:flip_flop.i_D
i_WD[1] => dff_MS:GENFOR:1:flip_flop.i_D
i_WD[2] => dff_MS:GENFOR:2:flip_flop.i_D
i_WD[3] => dff_MS:GENFOR:3:flip_flop.i_D
i_WD[4] => dff_MS:GENFOR:4:flip_flop.i_D
i_WD[5] => dff_MS:GENFOR:5:flip_flop.i_D
i_WD[6] => dff_MS:GENFOR:6:flip_flop.i_D
i_WD[7] => dff_MS:GENFOR:7:flip_flop.i_D
i_WD[8] => dff_MS:GENFOR:8:flip_flop.i_D
i_WD[9] => dff_MS:GENFOR:9:flip_flop.i_D
i_WD[10] => dff_MS:GENFOR:10:flip_flop.i_D
i_WD[11] => dff_MS:GENFOR:11:flip_flop.i_D
i_WD[12] => dff_MS:GENFOR:12:flip_flop.i_D
i_WD[13] => dff_MS:GENFOR:13:flip_flop.i_D
i_WD[14] => dff_MS:GENFOR:14:flip_flop.i_D
i_WD[15] => dff_MS:GENFOR:15:flip_flop.i_D
i_WD[16] => dff_MS:GENFOR:16:flip_flop.i_D
i_WD[17] => dff_MS:GENFOR:17:flip_flop.i_D
i_WD[18] => dff_MS:GENFOR:18:flip_flop.i_D
i_WD[19] => dff_MS:GENFOR:19:flip_flop.i_D
i_WD[20] => dff_MS:GENFOR:20:flip_flop.i_D
i_WD[21] => dff_MS:GENFOR:21:flip_flop.i_D
i_WD[22] => dff_MS:GENFOR:22:flip_flop.i_D
i_WD[23] => dff_MS:GENFOR:23:flip_flop.i_D
i_WD[24] => dff_MS:GENFOR:24:flip_flop.i_D
i_WD[25] => dff_MS:GENFOR:25:flip_flop.i_D
i_WD[26] => dff_MS:GENFOR:26:flip_flop.i_D
i_WD[27] => dff_MS:GENFOR:27:flip_flop.i_D
i_WD[28] => dff_MS:GENFOR:28:flip_flop.i_D
i_WD[29] => dff_MS:GENFOR:29:flip_flop.i_D
i_WD[30] => dff_MS:GENFOR:30:flip_flop.i_D
i_WD[31] => dff_MS:GENFOR:31:flip_flop.i_D
i_WE => dff_MS:GENFOR:0:flip_flop.i_WE
i_WE => dff_MS:GENFOR:1:flip_flop.i_WE
i_WE => dff_MS:GENFOR:2:flip_flop.i_WE
i_WE => dff_MS:GENFOR:3:flip_flop.i_WE
i_WE => dff_MS:GENFOR:4:flip_flop.i_WE
i_WE => dff_MS:GENFOR:5:flip_flop.i_WE
i_WE => dff_MS:GENFOR:6:flip_flop.i_WE
i_WE => dff_MS:GENFOR:7:flip_flop.i_WE
i_WE => dff_MS:GENFOR:8:flip_flop.i_WE
i_WE => dff_MS:GENFOR:9:flip_flop.i_WE
i_WE => dff_MS:GENFOR:10:flip_flop.i_WE
i_WE => dff_MS:GENFOR:11:flip_flop.i_WE
i_WE => dff_MS:GENFOR:12:flip_flop.i_WE
i_WE => dff_MS:GENFOR:13:flip_flop.i_WE
i_WE => dff_MS:GENFOR:14:flip_flop.i_WE
i_WE => dff_MS:GENFOR:15:flip_flop.i_WE
i_WE => dff_MS:GENFOR:16:flip_flop.i_WE
i_WE => dff_MS:GENFOR:17:flip_flop.i_WE
i_WE => dff_MS:GENFOR:18:flip_flop.i_WE
i_WE => dff_MS:GENFOR:19:flip_flop.i_WE
i_WE => dff_MS:GENFOR:20:flip_flop.i_WE
i_WE => dff_MS:GENFOR:21:flip_flop.i_WE
i_WE => dff_MS:GENFOR:22:flip_flop.i_WE
i_WE => dff_MS:GENFOR:23:flip_flop.i_WE
i_WE => dff_MS:GENFOR:24:flip_flop.i_WE
i_WE => dff_MS:GENFOR:25:flip_flop.i_WE
i_WE => dff_MS:GENFOR:26:flip_flop.i_WE
i_WE => dff_MS:GENFOR:27:flip_flop.i_WE
i_WE => dff_MS:GENFOR:28:flip_flop.i_WE
i_WE => dff_MS:GENFOR:29:flip_flop.i_WE
i_WE => dff_MS:GENFOR:30:flip_flop.i_WE
i_WE => dff_MS:GENFOR:31:flip_flop.i_WE
o_Q[0] <= dff_MS:GENFOR:0:flip_flop.o_Q
o_Q[1] <= dff_MS:GENFOR:1:flip_flop.o_Q
o_Q[2] <= dff_MS:GENFOR:2:flip_flop.o_Q
o_Q[3] <= dff_MS:GENFOR:3:flip_flop.o_Q
o_Q[4] <= dff_MS:GENFOR:4:flip_flop.o_Q
o_Q[5] <= dff_MS:GENFOR:5:flip_flop.o_Q
o_Q[6] <= dff_MS:GENFOR:6:flip_flop.o_Q
o_Q[7] <= dff_MS:GENFOR:7:flip_flop.o_Q
o_Q[8] <= dff_MS:GENFOR:8:flip_flop.o_Q
o_Q[9] <= dff_MS:GENFOR:9:flip_flop.o_Q
o_Q[10] <= dff_MS:GENFOR:10:flip_flop.o_Q
o_Q[11] <= dff_MS:GENFOR:11:flip_flop.o_Q
o_Q[12] <= dff_MS:GENFOR:12:flip_flop.o_Q
o_Q[13] <= dff_MS:GENFOR:13:flip_flop.o_Q
o_Q[14] <= dff_MS:GENFOR:14:flip_flop.o_Q
o_Q[15] <= dff_MS:GENFOR:15:flip_flop.o_Q
o_Q[16] <= dff_MS:GENFOR:16:flip_flop.o_Q
o_Q[17] <= dff_MS:GENFOR:17:flip_flop.o_Q
o_Q[18] <= dff_MS:GENFOR:18:flip_flop.o_Q
o_Q[19] <= dff_MS:GENFOR:19:flip_flop.o_Q
o_Q[20] <= dff_MS:GENFOR:20:flip_flop.o_Q
o_Q[21] <= dff_MS:GENFOR:21:flip_flop.o_Q
o_Q[22] <= dff_MS:GENFOR:22:flip_flop.o_Q
o_Q[23] <= dff_MS:GENFOR:23:flip_flop.o_Q
o_Q[24] <= dff_MS:GENFOR:24:flip_flop.o_Q
o_Q[25] <= dff_MS:GENFOR:25:flip_flop.o_Q
o_Q[26] <= dff_MS:GENFOR:26:flip_flop.o_Q
o_Q[27] <= dff_MS:GENFOR:27:flip_flop.o_Q
o_Q[28] <= dff_MS:GENFOR:28:flip_flop.o_Q
o_Q[29] <= dff_MS:GENFOR:29:flip_flop.o_Q
o_Q[30] <= dff_MS:GENFOR:30:flip_flop.o_Q
o_Q[31] <= dff_MS:GENFOR:31:flip_flop.o_Q


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:5:register_32bit|dff_MS:\GENFOR:0:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:5:register_32bit|dff_MS:\GENFOR:1:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:5:register_32bit|dff_MS:\GENFOR:2:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:5:register_32bit|dff_MS:\GENFOR:3:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:5:register_32bit|dff_MS:\GENFOR:4:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:5:register_32bit|dff_MS:\GENFOR:5:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:5:register_32bit|dff_MS:\GENFOR:6:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:5:register_32bit|dff_MS:\GENFOR:7:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:5:register_32bit|dff_MS:\GENFOR:8:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:5:register_32bit|dff_MS:\GENFOR:9:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:5:register_32bit|dff_MS:\GENFOR:10:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:5:register_32bit|dff_MS:\GENFOR:11:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:5:register_32bit|dff_MS:\GENFOR:12:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:5:register_32bit|dff_MS:\GENFOR:13:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:5:register_32bit|dff_MS:\GENFOR:14:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:5:register_32bit|dff_MS:\GENFOR:15:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:5:register_32bit|dff_MS:\GENFOR:16:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:5:register_32bit|dff_MS:\GENFOR:17:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:5:register_32bit|dff_MS:\GENFOR:18:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:5:register_32bit|dff_MS:\GENFOR:19:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:5:register_32bit|dff_MS:\GENFOR:20:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:5:register_32bit|dff_MS:\GENFOR:21:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:5:register_32bit|dff_MS:\GENFOR:22:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:5:register_32bit|dff_MS:\GENFOR:23:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:5:register_32bit|dff_MS:\GENFOR:24:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:5:register_32bit|dff_MS:\GENFOR:25:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:5:register_32bit|dff_MS:\GENFOR:26:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:5:register_32bit|dff_MS:\GENFOR:27:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:5:register_32bit|dff_MS:\GENFOR:28:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:5:register_32bit|dff_MS:\GENFOR:29:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:5:register_32bit|dff_MS:\GENFOR:30:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:5:register_32bit|dff_MS:\GENFOR:31:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|and2_MS:\generate_registers:6:do_write
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:6:register_32bit
i_CLK => dff_MS:GENFOR:0:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:1:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:2:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:3:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:4:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:5:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:6:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:7:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:8:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:9:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:10:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:11:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:12:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:13:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:14:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:15:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:16:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:17:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:18:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:19:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:20:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:21:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:22:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:23:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:24:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:25:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:26:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:27:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:28:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:29:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:30:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:31:flip_flop.i_CLK
i_RST => dff_MS:GENFOR:0:flip_flop.i_RST
i_RST => dff_MS:GENFOR:1:flip_flop.i_RST
i_RST => dff_MS:GENFOR:2:flip_flop.i_RST
i_RST => dff_MS:GENFOR:3:flip_flop.i_RST
i_RST => dff_MS:GENFOR:4:flip_flop.i_RST
i_RST => dff_MS:GENFOR:5:flip_flop.i_RST
i_RST => dff_MS:GENFOR:6:flip_flop.i_RST
i_RST => dff_MS:GENFOR:7:flip_flop.i_RST
i_RST => dff_MS:GENFOR:8:flip_flop.i_RST
i_RST => dff_MS:GENFOR:9:flip_flop.i_RST
i_RST => dff_MS:GENFOR:10:flip_flop.i_RST
i_RST => dff_MS:GENFOR:11:flip_flop.i_RST
i_RST => dff_MS:GENFOR:12:flip_flop.i_RST
i_RST => dff_MS:GENFOR:13:flip_flop.i_RST
i_RST => dff_MS:GENFOR:14:flip_flop.i_RST
i_RST => dff_MS:GENFOR:15:flip_flop.i_RST
i_RST => dff_MS:GENFOR:16:flip_flop.i_RST
i_RST => dff_MS:GENFOR:17:flip_flop.i_RST
i_RST => dff_MS:GENFOR:18:flip_flop.i_RST
i_RST => dff_MS:GENFOR:19:flip_flop.i_RST
i_RST => dff_MS:GENFOR:20:flip_flop.i_RST
i_RST => dff_MS:GENFOR:21:flip_flop.i_RST
i_RST => dff_MS:GENFOR:22:flip_flop.i_RST
i_RST => dff_MS:GENFOR:23:flip_flop.i_RST
i_RST => dff_MS:GENFOR:24:flip_flop.i_RST
i_RST => dff_MS:GENFOR:25:flip_flop.i_RST
i_RST => dff_MS:GENFOR:26:flip_flop.i_RST
i_RST => dff_MS:GENFOR:27:flip_flop.i_RST
i_RST => dff_MS:GENFOR:28:flip_flop.i_RST
i_RST => dff_MS:GENFOR:29:flip_flop.i_RST
i_RST => dff_MS:GENFOR:30:flip_flop.i_RST
i_RST => dff_MS:GENFOR:31:flip_flop.i_RST
i_WD[0] => dff_MS:GENFOR:0:flip_flop.i_D
i_WD[1] => dff_MS:GENFOR:1:flip_flop.i_D
i_WD[2] => dff_MS:GENFOR:2:flip_flop.i_D
i_WD[3] => dff_MS:GENFOR:3:flip_flop.i_D
i_WD[4] => dff_MS:GENFOR:4:flip_flop.i_D
i_WD[5] => dff_MS:GENFOR:5:flip_flop.i_D
i_WD[6] => dff_MS:GENFOR:6:flip_flop.i_D
i_WD[7] => dff_MS:GENFOR:7:flip_flop.i_D
i_WD[8] => dff_MS:GENFOR:8:flip_flop.i_D
i_WD[9] => dff_MS:GENFOR:9:flip_flop.i_D
i_WD[10] => dff_MS:GENFOR:10:flip_flop.i_D
i_WD[11] => dff_MS:GENFOR:11:flip_flop.i_D
i_WD[12] => dff_MS:GENFOR:12:flip_flop.i_D
i_WD[13] => dff_MS:GENFOR:13:flip_flop.i_D
i_WD[14] => dff_MS:GENFOR:14:flip_flop.i_D
i_WD[15] => dff_MS:GENFOR:15:flip_flop.i_D
i_WD[16] => dff_MS:GENFOR:16:flip_flop.i_D
i_WD[17] => dff_MS:GENFOR:17:flip_flop.i_D
i_WD[18] => dff_MS:GENFOR:18:flip_flop.i_D
i_WD[19] => dff_MS:GENFOR:19:flip_flop.i_D
i_WD[20] => dff_MS:GENFOR:20:flip_flop.i_D
i_WD[21] => dff_MS:GENFOR:21:flip_flop.i_D
i_WD[22] => dff_MS:GENFOR:22:flip_flop.i_D
i_WD[23] => dff_MS:GENFOR:23:flip_flop.i_D
i_WD[24] => dff_MS:GENFOR:24:flip_flop.i_D
i_WD[25] => dff_MS:GENFOR:25:flip_flop.i_D
i_WD[26] => dff_MS:GENFOR:26:flip_flop.i_D
i_WD[27] => dff_MS:GENFOR:27:flip_flop.i_D
i_WD[28] => dff_MS:GENFOR:28:flip_flop.i_D
i_WD[29] => dff_MS:GENFOR:29:flip_flop.i_D
i_WD[30] => dff_MS:GENFOR:30:flip_flop.i_D
i_WD[31] => dff_MS:GENFOR:31:flip_flop.i_D
i_WE => dff_MS:GENFOR:0:flip_flop.i_WE
i_WE => dff_MS:GENFOR:1:flip_flop.i_WE
i_WE => dff_MS:GENFOR:2:flip_flop.i_WE
i_WE => dff_MS:GENFOR:3:flip_flop.i_WE
i_WE => dff_MS:GENFOR:4:flip_flop.i_WE
i_WE => dff_MS:GENFOR:5:flip_flop.i_WE
i_WE => dff_MS:GENFOR:6:flip_flop.i_WE
i_WE => dff_MS:GENFOR:7:flip_flop.i_WE
i_WE => dff_MS:GENFOR:8:flip_flop.i_WE
i_WE => dff_MS:GENFOR:9:flip_flop.i_WE
i_WE => dff_MS:GENFOR:10:flip_flop.i_WE
i_WE => dff_MS:GENFOR:11:flip_flop.i_WE
i_WE => dff_MS:GENFOR:12:flip_flop.i_WE
i_WE => dff_MS:GENFOR:13:flip_flop.i_WE
i_WE => dff_MS:GENFOR:14:flip_flop.i_WE
i_WE => dff_MS:GENFOR:15:flip_flop.i_WE
i_WE => dff_MS:GENFOR:16:flip_flop.i_WE
i_WE => dff_MS:GENFOR:17:flip_flop.i_WE
i_WE => dff_MS:GENFOR:18:flip_flop.i_WE
i_WE => dff_MS:GENFOR:19:flip_flop.i_WE
i_WE => dff_MS:GENFOR:20:flip_flop.i_WE
i_WE => dff_MS:GENFOR:21:flip_flop.i_WE
i_WE => dff_MS:GENFOR:22:flip_flop.i_WE
i_WE => dff_MS:GENFOR:23:flip_flop.i_WE
i_WE => dff_MS:GENFOR:24:flip_flop.i_WE
i_WE => dff_MS:GENFOR:25:flip_flop.i_WE
i_WE => dff_MS:GENFOR:26:flip_flop.i_WE
i_WE => dff_MS:GENFOR:27:flip_flop.i_WE
i_WE => dff_MS:GENFOR:28:flip_flop.i_WE
i_WE => dff_MS:GENFOR:29:flip_flop.i_WE
i_WE => dff_MS:GENFOR:30:flip_flop.i_WE
i_WE => dff_MS:GENFOR:31:flip_flop.i_WE
o_Q[0] <= dff_MS:GENFOR:0:flip_flop.o_Q
o_Q[1] <= dff_MS:GENFOR:1:flip_flop.o_Q
o_Q[2] <= dff_MS:GENFOR:2:flip_flop.o_Q
o_Q[3] <= dff_MS:GENFOR:3:flip_flop.o_Q
o_Q[4] <= dff_MS:GENFOR:4:flip_flop.o_Q
o_Q[5] <= dff_MS:GENFOR:5:flip_flop.o_Q
o_Q[6] <= dff_MS:GENFOR:6:flip_flop.o_Q
o_Q[7] <= dff_MS:GENFOR:7:flip_flop.o_Q
o_Q[8] <= dff_MS:GENFOR:8:flip_flop.o_Q
o_Q[9] <= dff_MS:GENFOR:9:flip_flop.o_Q
o_Q[10] <= dff_MS:GENFOR:10:flip_flop.o_Q
o_Q[11] <= dff_MS:GENFOR:11:flip_flop.o_Q
o_Q[12] <= dff_MS:GENFOR:12:flip_flop.o_Q
o_Q[13] <= dff_MS:GENFOR:13:flip_flop.o_Q
o_Q[14] <= dff_MS:GENFOR:14:flip_flop.o_Q
o_Q[15] <= dff_MS:GENFOR:15:flip_flop.o_Q
o_Q[16] <= dff_MS:GENFOR:16:flip_flop.o_Q
o_Q[17] <= dff_MS:GENFOR:17:flip_flop.o_Q
o_Q[18] <= dff_MS:GENFOR:18:flip_flop.o_Q
o_Q[19] <= dff_MS:GENFOR:19:flip_flop.o_Q
o_Q[20] <= dff_MS:GENFOR:20:flip_flop.o_Q
o_Q[21] <= dff_MS:GENFOR:21:flip_flop.o_Q
o_Q[22] <= dff_MS:GENFOR:22:flip_flop.o_Q
o_Q[23] <= dff_MS:GENFOR:23:flip_flop.o_Q
o_Q[24] <= dff_MS:GENFOR:24:flip_flop.o_Q
o_Q[25] <= dff_MS:GENFOR:25:flip_flop.o_Q
o_Q[26] <= dff_MS:GENFOR:26:flip_flop.o_Q
o_Q[27] <= dff_MS:GENFOR:27:flip_flop.o_Q
o_Q[28] <= dff_MS:GENFOR:28:flip_flop.o_Q
o_Q[29] <= dff_MS:GENFOR:29:flip_flop.o_Q
o_Q[30] <= dff_MS:GENFOR:30:flip_flop.o_Q
o_Q[31] <= dff_MS:GENFOR:31:flip_flop.o_Q


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:0:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:1:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:2:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:3:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:4:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:5:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:6:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:7:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:8:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:9:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:10:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:11:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:12:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:13:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:14:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:15:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:16:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:17:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:18:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:19:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:20:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:21:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:22:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:23:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:24:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:25:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:26:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:27:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:28:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:29:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:30:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:31:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|and2_MS:\generate_registers:7:do_write
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:7:register_32bit
i_CLK => dff_MS:GENFOR:0:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:1:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:2:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:3:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:4:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:5:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:6:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:7:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:8:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:9:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:10:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:11:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:12:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:13:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:14:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:15:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:16:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:17:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:18:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:19:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:20:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:21:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:22:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:23:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:24:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:25:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:26:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:27:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:28:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:29:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:30:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:31:flip_flop.i_CLK
i_RST => dff_MS:GENFOR:0:flip_flop.i_RST
i_RST => dff_MS:GENFOR:1:flip_flop.i_RST
i_RST => dff_MS:GENFOR:2:flip_flop.i_RST
i_RST => dff_MS:GENFOR:3:flip_flop.i_RST
i_RST => dff_MS:GENFOR:4:flip_flop.i_RST
i_RST => dff_MS:GENFOR:5:flip_flop.i_RST
i_RST => dff_MS:GENFOR:6:flip_flop.i_RST
i_RST => dff_MS:GENFOR:7:flip_flop.i_RST
i_RST => dff_MS:GENFOR:8:flip_flop.i_RST
i_RST => dff_MS:GENFOR:9:flip_flop.i_RST
i_RST => dff_MS:GENFOR:10:flip_flop.i_RST
i_RST => dff_MS:GENFOR:11:flip_flop.i_RST
i_RST => dff_MS:GENFOR:12:flip_flop.i_RST
i_RST => dff_MS:GENFOR:13:flip_flop.i_RST
i_RST => dff_MS:GENFOR:14:flip_flop.i_RST
i_RST => dff_MS:GENFOR:15:flip_flop.i_RST
i_RST => dff_MS:GENFOR:16:flip_flop.i_RST
i_RST => dff_MS:GENFOR:17:flip_flop.i_RST
i_RST => dff_MS:GENFOR:18:flip_flop.i_RST
i_RST => dff_MS:GENFOR:19:flip_flop.i_RST
i_RST => dff_MS:GENFOR:20:flip_flop.i_RST
i_RST => dff_MS:GENFOR:21:flip_flop.i_RST
i_RST => dff_MS:GENFOR:22:flip_flop.i_RST
i_RST => dff_MS:GENFOR:23:flip_flop.i_RST
i_RST => dff_MS:GENFOR:24:flip_flop.i_RST
i_RST => dff_MS:GENFOR:25:flip_flop.i_RST
i_RST => dff_MS:GENFOR:26:flip_flop.i_RST
i_RST => dff_MS:GENFOR:27:flip_flop.i_RST
i_RST => dff_MS:GENFOR:28:flip_flop.i_RST
i_RST => dff_MS:GENFOR:29:flip_flop.i_RST
i_RST => dff_MS:GENFOR:30:flip_flop.i_RST
i_RST => dff_MS:GENFOR:31:flip_flop.i_RST
i_WD[0] => dff_MS:GENFOR:0:flip_flop.i_D
i_WD[1] => dff_MS:GENFOR:1:flip_flop.i_D
i_WD[2] => dff_MS:GENFOR:2:flip_flop.i_D
i_WD[3] => dff_MS:GENFOR:3:flip_flop.i_D
i_WD[4] => dff_MS:GENFOR:4:flip_flop.i_D
i_WD[5] => dff_MS:GENFOR:5:flip_flop.i_D
i_WD[6] => dff_MS:GENFOR:6:flip_flop.i_D
i_WD[7] => dff_MS:GENFOR:7:flip_flop.i_D
i_WD[8] => dff_MS:GENFOR:8:flip_flop.i_D
i_WD[9] => dff_MS:GENFOR:9:flip_flop.i_D
i_WD[10] => dff_MS:GENFOR:10:flip_flop.i_D
i_WD[11] => dff_MS:GENFOR:11:flip_flop.i_D
i_WD[12] => dff_MS:GENFOR:12:flip_flop.i_D
i_WD[13] => dff_MS:GENFOR:13:flip_flop.i_D
i_WD[14] => dff_MS:GENFOR:14:flip_flop.i_D
i_WD[15] => dff_MS:GENFOR:15:flip_flop.i_D
i_WD[16] => dff_MS:GENFOR:16:flip_flop.i_D
i_WD[17] => dff_MS:GENFOR:17:flip_flop.i_D
i_WD[18] => dff_MS:GENFOR:18:flip_flop.i_D
i_WD[19] => dff_MS:GENFOR:19:flip_flop.i_D
i_WD[20] => dff_MS:GENFOR:20:flip_flop.i_D
i_WD[21] => dff_MS:GENFOR:21:flip_flop.i_D
i_WD[22] => dff_MS:GENFOR:22:flip_flop.i_D
i_WD[23] => dff_MS:GENFOR:23:flip_flop.i_D
i_WD[24] => dff_MS:GENFOR:24:flip_flop.i_D
i_WD[25] => dff_MS:GENFOR:25:flip_flop.i_D
i_WD[26] => dff_MS:GENFOR:26:flip_flop.i_D
i_WD[27] => dff_MS:GENFOR:27:flip_flop.i_D
i_WD[28] => dff_MS:GENFOR:28:flip_flop.i_D
i_WD[29] => dff_MS:GENFOR:29:flip_flop.i_D
i_WD[30] => dff_MS:GENFOR:30:flip_flop.i_D
i_WD[31] => dff_MS:GENFOR:31:flip_flop.i_D
i_WE => dff_MS:GENFOR:0:flip_flop.i_WE
i_WE => dff_MS:GENFOR:1:flip_flop.i_WE
i_WE => dff_MS:GENFOR:2:flip_flop.i_WE
i_WE => dff_MS:GENFOR:3:flip_flop.i_WE
i_WE => dff_MS:GENFOR:4:flip_flop.i_WE
i_WE => dff_MS:GENFOR:5:flip_flop.i_WE
i_WE => dff_MS:GENFOR:6:flip_flop.i_WE
i_WE => dff_MS:GENFOR:7:flip_flop.i_WE
i_WE => dff_MS:GENFOR:8:flip_flop.i_WE
i_WE => dff_MS:GENFOR:9:flip_flop.i_WE
i_WE => dff_MS:GENFOR:10:flip_flop.i_WE
i_WE => dff_MS:GENFOR:11:flip_flop.i_WE
i_WE => dff_MS:GENFOR:12:flip_flop.i_WE
i_WE => dff_MS:GENFOR:13:flip_flop.i_WE
i_WE => dff_MS:GENFOR:14:flip_flop.i_WE
i_WE => dff_MS:GENFOR:15:flip_flop.i_WE
i_WE => dff_MS:GENFOR:16:flip_flop.i_WE
i_WE => dff_MS:GENFOR:17:flip_flop.i_WE
i_WE => dff_MS:GENFOR:18:flip_flop.i_WE
i_WE => dff_MS:GENFOR:19:flip_flop.i_WE
i_WE => dff_MS:GENFOR:20:flip_flop.i_WE
i_WE => dff_MS:GENFOR:21:flip_flop.i_WE
i_WE => dff_MS:GENFOR:22:flip_flop.i_WE
i_WE => dff_MS:GENFOR:23:flip_flop.i_WE
i_WE => dff_MS:GENFOR:24:flip_flop.i_WE
i_WE => dff_MS:GENFOR:25:flip_flop.i_WE
i_WE => dff_MS:GENFOR:26:flip_flop.i_WE
i_WE => dff_MS:GENFOR:27:flip_flop.i_WE
i_WE => dff_MS:GENFOR:28:flip_flop.i_WE
i_WE => dff_MS:GENFOR:29:flip_flop.i_WE
i_WE => dff_MS:GENFOR:30:flip_flop.i_WE
i_WE => dff_MS:GENFOR:31:flip_flop.i_WE
o_Q[0] <= dff_MS:GENFOR:0:flip_flop.o_Q
o_Q[1] <= dff_MS:GENFOR:1:flip_flop.o_Q
o_Q[2] <= dff_MS:GENFOR:2:flip_flop.o_Q
o_Q[3] <= dff_MS:GENFOR:3:flip_flop.o_Q
o_Q[4] <= dff_MS:GENFOR:4:flip_flop.o_Q
o_Q[5] <= dff_MS:GENFOR:5:flip_flop.o_Q
o_Q[6] <= dff_MS:GENFOR:6:flip_flop.o_Q
o_Q[7] <= dff_MS:GENFOR:7:flip_flop.o_Q
o_Q[8] <= dff_MS:GENFOR:8:flip_flop.o_Q
o_Q[9] <= dff_MS:GENFOR:9:flip_flop.o_Q
o_Q[10] <= dff_MS:GENFOR:10:flip_flop.o_Q
o_Q[11] <= dff_MS:GENFOR:11:flip_flop.o_Q
o_Q[12] <= dff_MS:GENFOR:12:flip_flop.o_Q
o_Q[13] <= dff_MS:GENFOR:13:flip_flop.o_Q
o_Q[14] <= dff_MS:GENFOR:14:flip_flop.o_Q
o_Q[15] <= dff_MS:GENFOR:15:flip_flop.o_Q
o_Q[16] <= dff_MS:GENFOR:16:flip_flop.o_Q
o_Q[17] <= dff_MS:GENFOR:17:flip_flop.o_Q
o_Q[18] <= dff_MS:GENFOR:18:flip_flop.o_Q
o_Q[19] <= dff_MS:GENFOR:19:flip_flop.o_Q
o_Q[20] <= dff_MS:GENFOR:20:flip_flop.o_Q
o_Q[21] <= dff_MS:GENFOR:21:flip_flop.o_Q
o_Q[22] <= dff_MS:GENFOR:22:flip_flop.o_Q
o_Q[23] <= dff_MS:GENFOR:23:flip_flop.o_Q
o_Q[24] <= dff_MS:GENFOR:24:flip_flop.o_Q
o_Q[25] <= dff_MS:GENFOR:25:flip_flop.o_Q
o_Q[26] <= dff_MS:GENFOR:26:flip_flop.o_Q
o_Q[27] <= dff_MS:GENFOR:27:flip_flop.o_Q
o_Q[28] <= dff_MS:GENFOR:28:flip_flop.o_Q
o_Q[29] <= dff_MS:GENFOR:29:flip_flop.o_Q
o_Q[30] <= dff_MS:GENFOR:30:flip_flop.o_Q
o_Q[31] <= dff_MS:GENFOR:31:flip_flop.o_Q


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:7:register_32bit|dff_MS:\GENFOR:0:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:7:register_32bit|dff_MS:\GENFOR:1:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:7:register_32bit|dff_MS:\GENFOR:2:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:7:register_32bit|dff_MS:\GENFOR:3:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:7:register_32bit|dff_MS:\GENFOR:4:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:7:register_32bit|dff_MS:\GENFOR:5:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:7:register_32bit|dff_MS:\GENFOR:6:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:7:register_32bit|dff_MS:\GENFOR:7:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:7:register_32bit|dff_MS:\GENFOR:8:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:7:register_32bit|dff_MS:\GENFOR:9:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:7:register_32bit|dff_MS:\GENFOR:10:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:7:register_32bit|dff_MS:\GENFOR:11:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:7:register_32bit|dff_MS:\GENFOR:12:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:7:register_32bit|dff_MS:\GENFOR:13:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:7:register_32bit|dff_MS:\GENFOR:14:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:7:register_32bit|dff_MS:\GENFOR:15:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:7:register_32bit|dff_MS:\GENFOR:16:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:7:register_32bit|dff_MS:\GENFOR:17:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:7:register_32bit|dff_MS:\GENFOR:18:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:7:register_32bit|dff_MS:\GENFOR:19:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:7:register_32bit|dff_MS:\GENFOR:20:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:7:register_32bit|dff_MS:\GENFOR:21:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:7:register_32bit|dff_MS:\GENFOR:22:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:7:register_32bit|dff_MS:\GENFOR:23:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:7:register_32bit|dff_MS:\GENFOR:24:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:7:register_32bit|dff_MS:\GENFOR:25:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:7:register_32bit|dff_MS:\GENFOR:26:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:7:register_32bit|dff_MS:\GENFOR:27:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:7:register_32bit|dff_MS:\GENFOR:28:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:7:register_32bit|dff_MS:\GENFOR:29:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:7:register_32bit|dff_MS:\GENFOR:30:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:7:register_32bit|dff_MS:\GENFOR:31:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|and2_MS:\generate_registers:8:do_write
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:8:register_32bit
i_CLK => dff_MS:GENFOR:0:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:1:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:2:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:3:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:4:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:5:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:6:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:7:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:8:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:9:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:10:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:11:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:12:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:13:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:14:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:15:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:16:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:17:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:18:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:19:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:20:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:21:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:22:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:23:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:24:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:25:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:26:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:27:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:28:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:29:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:30:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:31:flip_flop.i_CLK
i_RST => dff_MS:GENFOR:0:flip_flop.i_RST
i_RST => dff_MS:GENFOR:1:flip_flop.i_RST
i_RST => dff_MS:GENFOR:2:flip_flop.i_RST
i_RST => dff_MS:GENFOR:3:flip_flop.i_RST
i_RST => dff_MS:GENFOR:4:flip_flop.i_RST
i_RST => dff_MS:GENFOR:5:flip_flop.i_RST
i_RST => dff_MS:GENFOR:6:flip_flop.i_RST
i_RST => dff_MS:GENFOR:7:flip_flop.i_RST
i_RST => dff_MS:GENFOR:8:flip_flop.i_RST
i_RST => dff_MS:GENFOR:9:flip_flop.i_RST
i_RST => dff_MS:GENFOR:10:flip_flop.i_RST
i_RST => dff_MS:GENFOR:11:flip_flop.i_RST
i_RST => dff_MS:GENFOR:12:flip_flop.i_RST
i_RST => dff_MS:GENFOR:13:flip_flop.i_RST
i_RST => dff_MS:GENFOR:14:flip_flop.i_RST
i_RST => dff_MS:GENFOR:15:flip_flop.i_RST
i_RST => dff_MS:GENFOR:16:flip_flop.i_RST
i_RST => dff_MS:GENFOR:17:flip_flop.i_RST
i_RST => dff_MS:GENFOR:18:flip_flop.i_RST
i_RST => dff_MS:GENFOR:19:flip_flop.i_RST
i_RST => dff_MS:GENFOR:20:flip_flop.i_RST
i_RST => dff_MS:GENFOR:21:flip_flop.i_RST
i_RST => dff_MS:GENFOR:22:flip_flop.i_RST
i_RST => dff_MS:GENFOR:23:flip_flop.i_RST
i_RST => dff_MS:GENFOR:24:flip_flop.i_RST
i_RST => dff_MS:GENFOR:25:flip_flop.i_RST
i_RST => dff_MS:GENFOR:26:flip_flop.i_RST
i_RST => dff_MS:GENFOR:27:flip_flop.i_RST
i_RST => dff_MS:GENFOR:28:flip_flop.i_RST
i_RST => dff_MS:GENFOR:29:flip_flop.i_RST
i_RST => dff_MS:GENFOR:30:flip_flop.i_RST
i_RST => dff_MS:GENFOR:31:flip_flop.i_RST
i_WD[0] => dff_MS:GENFOR:0:flip_flop.i_D
i_WD[1] => dff_MS:GENFOR:1:flip_flop.i_D
i_WD[2] => dff_MS:GENFOR:2:flip_flop.i_D
i_WD[3] => dff_MS:GENFOR:3:flip_flop.i_D
i_WD[4] => dff_MS:GENFOR:4:flip_flop.i_D
i_WD[5] => dff_MS:GENFOR:5:flip_flop.i_D
i_WD[6] => dff_MS:GENFOR:6:flip_flop.i_D
i_WD[7] => dff_MS:GENFOR:7:flip_flop.i_D
i_WD[8] => dff_MS:GENFOR:8:flip_flop.i_D
i_WD[9] => dff_MS:GENFOR:9:flip_flop.i_D
i_WD[10] => dff_MS:GENFOR:10:flip_flop.i_D
i_WD[11] => dff_MS:GENFOR:11:flip_flop.i_D
i_WD[12] => dff_MS:GENFOR:12:flip_flop.i_D
i_WD[13] => dff_MS:GENFOR:13:flip_flop.i_D
i_WD[14] => dff_MS:GENFOR:14:flip_flop.i_D
i_WD[15] => dff_MS:GENFOR:15:flip_flop.i_D
i_WD[16] => dff_MS:GENFOR:16:flip_flop.i_D
i_WD[17] => dff_MS:GENFOR:17:flip_flop.i_D
i_WD[18] => dff_MS:GENFOR:18:flip_flop.i_D
i_WD[19] => dff_MS:GENFOR:19:flip_flop.i_D
i_WD[20] => dff_MS:GENFOR:20:flip_flop.i_D
i_WD[21] => dff_MS:GENFOR:21:flip_flop.i_D
i_WD[22] => dff_MS:GENFOR:22:flip_flop.i_D
i_WD[23] => dff_MS:GENFOR:23:flip_flop.i_D
i_WD[24] => dff_MS:GENFOR:24:flip_flop.i_D
i_WD[25] => dff_MS:GENFOR:25:flip_flop.i_D
i_WD[26] => dff_MS:GENFOR:26:flip_flop.i_D
i_WD[27] => dff_MS:GENFOR:27:flip_flop.i_D
i_WD[28] => dff_MS:GENFOR:28:flip_flop.i_D
i_WD[29] => dff_MS:GENFOR:29:flip_flop.i_D
i_WD[30] => dff_MS:GENFOR:30:flip_flop.i_D
i_WD[31] => dff_MS:GENFOR:31:flip_flop.i_D
i_WE => dff_MS:GENFOR:0:flip_flop.i_WE
i_WE => dff_MS:GENFOR:1:flip_flop.i_WE
i_WE => dff_MS:GENFOR:2:flip_flop.i_WE
i_WE => dff_MS:GENFOR:3:flip_flop.i_WE
i_WE => dff_MS:GENFOR:4:flip_flop.i_WE
i_WE => dff_MS:GENFOR:5:flip_flop.i_WE
i_WE => dff_MS:GENFOR:6:flip_flop.i_WE
i_WE => dff_MS:GENFOR:7:flip_flop.i_WE
i_WE => dff_MS:GENFOR:8:flip_flop.i_WE
i_WE => dff_MS:GENFOR:9:flip_flop.i_WE
i_WE => dff_MS:GENFOR:10:flip_flop.i_WE
i_WE => dff_MS:GENFOR:11:flip_flop.i_WE
i_WE => dff_MS:GENFOR:12:flip_flop.i_WE
i_WE => dff_MS:GENFOR:13:flip_flop.i_WE
i_WE => dff_MS:GENFOR:14:flip_flop.i_WE
i_WE => dff_MS:GENFOR:15:flip_flop.i_WE
i_WE => dff_MS:GENFOR:16:flip_flop.i_WE
i_WE => dff_MS:GENFOR:17:flip_flop.i_WE
i_WE => dff_MS:GENFOR:18:flip_flop.i_WE
i_WE => dff_MS:GENFOR:19:flip_flop.i_WE
i_WE => dff_MS:GENFOR:20:flip_flop.i_WE
i_WE => dff_MS:GENFOR:21:flip_flop.i_WE
i_WE => dff_MS:GENFOR:22:flip_flop.i_WE
i_WE => dff_MS:GENFOR:23:flip_flop.i_WE
i_WE => dff_MS:GENFOR:24:flip_flop.i_WE
i_WE => dff_MS:GENFOR:25:flip_flop.i_WE
i_WE => dff_MS:GENFOR:26:flip_flop.i_WE
i_WE => dff_MS:GENFOR:27:flip_flop.i_WE
i_WE => dff_MS:GENFOR:28:flip_flop.i_WE
i_WE => dff_MS:GENFOR:29:flip_flop.i_WE
i_WE => dff_MS:GENFOR:30:flip_flop.i_WE
i_WE => dff_MS:GENFOR:31:flip_flop.i_WE
o_Q[0] <= dff_MS:GENFOR:0:flip_flop.o_Q
o_Q[1] <= dff_MS:GENFOR:1:flip_flop.o_Q
o_Q[2] <= dff_MS:GENFOR:2:flip_flop.o_Q
o_Q[3] <= dff_MS:GENFOR:3:flip_flop.o_Q
o_Q[4] <= dff_MS:GENFOR:4:flip_flop.o_Q
o_Q[5] <= dff_MS:GENFOR:5:flip_flop.o_Q
o_Q[6] <= dff_MS:GENFOR:6:flip_flop.o_Q
o_Q[7] <= dff_MS:GENFOR:7:flip_flop.o_Q
o_Q[8] <= dff_MS:GENFOR:8:flip_flop.o_Q
o_Q[9] <= dff_MS:GENFOR:9:flip_flop.o_Q
o_Q[10] <= dff_MS:GENFOR:10:flip_flop.o_Q
o_Q[11] <= dff_MS:GENFOR:11:flip_flop.o_Q
o_Q[12] <= dff_MS:GENFOR:12:flip_flop.o_Q
o_Q[13] <= dff_MS:GENFOR:13:flip_flop.o_Q
o_Q[14] <= dff_MS:GENFOR:14:flip_flop.o_Q
o_Q[15] <= dff_MS:GENFOR:15:flip_flop.o_Q
o_Q[16] <= dff_MS:GENFOR:16:flip_flop.o_Q
o_Q[17] <= dff_MS:GENFOR:17:flip_flop.o_Q
o_Q[18] <= dff_MS:GENFOR:18:flip_flop.o_Q
o_Q[19] <= dff_MS:GENFOR:19:flip_flop.o_Q
o_Q[20] <= dff_MS:GENFOR:20:flip_flop.o_Q
o_Q[21] <= dff_MS:GENFOR:21:flip_flop.o_Q
o_Q[22] <= dff_MS:GENFOR:22:flip_flop.o_Q
o_Q[23] <= dff_MS:GENFOR:23:flip_flop.o_Q
o_Q[24] <= dff_MS:GENFOR:24:flip_flop.o_Q
o_Q[25] <= dff_MS:GENFOR:25:flip_flop.o_Q
o_Q[26] <= dff_MS:GENFOR:26:flip_flop.o_Q
o_Q[27] <= dff_MS:GENFOR:27:flip_flop.o_Q
o_Q[28] <= dff_MS:GENFOR:28:flip_flop.o_Q
o_Q[29] <= dff_MS:GENFOR:29:flip_flop.o_Q
o_Q[30] <= dff_MS:GENFOR:30:flip_flop.o_Q
o_Q[31] <= dff_MS:GENFOR:31:flip_flop.o_Q


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:0:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:1:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:2:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:3:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:4:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:5:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:6:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:7:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:8:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:9:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:10:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:11:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:12:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:13:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:14:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:15:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:16:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:17:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:18:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:19:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:20:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:21:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:22:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:23:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:24:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:25:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:26:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:27:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:28:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:29:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:30:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:31:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|and2_MS:\generate_registers:9:do_write
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:9:register_32bit
i_CLK => dff_MS:GENFOR:0:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:1:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:2:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:3:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:4:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:5:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:6:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:7:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:8:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:9:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:10:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:11:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:12:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:13:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:14:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:15:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:16:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:17:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:18:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:19:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:20:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:21:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:22:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:23:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:24:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:25:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:26:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:27:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:28:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:29:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:30:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:31:flip_flop.i_CLK
i_RST => dff_MS:GENFOR:0:flip_flop.i_RST
i_RST => dff_MS:GENFOR:1:flip_flop.i_RST
i_RST => dff_MS:GENFOR:2:flip_flop.i_RST
i_RST => dff_MS:GENFOR:3:flip_flop.i_RST
i_RST => dff_MS:GENFOR:4:flip_flop.i_RST
i_RST => dff_MS:GENFOR:5:flip_flop.i_RST
i_RST => dff_MS:GENFOR:6:flip_flop.i_RST
i_RST => dff_MS:GENFOR:7:flip_flop.i_RST
i_RST => dff_MS:GENFOR:8:flip_flop.i_RST
i_RST => dff_MS:GENFOR:9:flip_flop.i_RST
i_RST => dff_MS:GENFOR:10:flip_flop.i_RST
i_RST => dff_MS:GENFOR:11:flip_flop.i_RST
i_RST => dff_MS:GENFOR:12:flip_flop.i_RST
i_RST => dff_MS:GENFOR:13:flip_flop.i_RST
i_RST => dff_MS:GENFOR:14:flip_flop.i_RST
i_RST => dff_MS:GENFOR:15:flip_flop.i_RST
i_RST => dff_MS:GENFOR:16:flip_flop.i_RST
i_RST => dff_MS:GENFOR:17:flip_flop.i_RST
i_RST => dff_MS:GENFOR:18:flip_flop.i_RST
i_RST => dff_MS:GENFOR:19:flip_flop.i_RST
i_RST => dff_MS:GENFOR:20:flip_flop.i_RST
i_RST => dff_MS:GENFOR:21:flip_flop.i_RST
i_RST => dff_MS:GENFOR:22:flip_flop.i_RST
i_RST => dff_MS:GENFOR:23:flip_flop.i_RST
i_RST => dff_MS:GENFOR:24:flip_flop.i_RST
i_RST => dff_MS:GENFOR:25:flip_flop.i_RST
i_RST => dff_MS:GENFOR:26:flip_flop.i_RST
i_RST => dff_MS:GENFOR:27:flip_flop.i_RST
i_RST => dff_MS:GENFOR:28:flip_flop.i_RST
i_RST => dff_MS:GENFOR:29:flip_flop.i_RST
i_RST => dff_MS:GENFOR:30:flip_flop.i_RST
i_RST => dff_MS:GENFOR:31:flip_flop.i_RST
i_WD[0] => dff_MS:GENFOR:0:flip_flop.i_D
i_WD[1] => dff_MS:GENFOR:1:flip_flop.i_D
i_WD[2] => dff_MS:GENFOR:2:flip_flop.i_D
i_WD[3] => dff_MS:GENFOR:3:flip_flop.i_D
i_WD[4] => dff_MS:GENFOR:4:flip_flop.i_D
i_WD[5] => dff_MS:GENFOR:5:flip_flop.i_D
i_WD[6] => dff_MS:GENFOR:6:flip_flop.i_D
i_WD[7] => dff_MS:GENFOR:7:flip_flop.i_D
i_WD[8] => dff_MS:GENFOR:8:flip_flop.i_D
i_WD[9] => dff_MS:GENFOR:9:flip_flop.i_D
i_WD[10] => dff_MS:GENFOR:10:flip_flop.i_D
i_WD[11] => dff_MS:GENFOR:11:flip_flop.i_D
i_WD[12] => dff_MS:GENFOR:12:flip_flop.i_D
i_WD[13] => dff_MS:GENFOR:13:flip_flop.i_D
i_WD[14] => dff_MS:GENFOR:14:flip_flop.i_D
i_WD[15] => dff_MS:GENFOR:15:flip_flop.i_D
i_WD[16] => dff_MS:GENFOR:16:flip_flop.i_D
i_WD[17] => dff_MS:GENFOR:17:flip_flop.i_D
i_WD[18] => dff_MS:GENFOR:18:flip_flop.i_D
i_WD[19] => dff_MS:GENFOR:19:flip_flop.i_D
i_WD[20] => dff_MS:GENFOR:20:flip_flop.i_D
i_WD[21] => dff_MS:GENFOR:21:flip_flop.i_D
i_WD[22] => dff_MS:GENFOR:22:flip_flop.i_D
i_WD[23] => dff_MS:GENFOR:23:flip_flop.i_D
i_WD[24] => dff_MS:GENFOR:24:flip_flop.i_D
i_WD[25] => dff_MS:GENFOR:25:flip_flop.i_D
i_WD[26] => dff_MS:GENFOR:26:flip_flop.i_D
i_WD[27] => dff_MS:GENFOR:27:flip_flop.i_D
i_WD[28] => dff_MS:GENFOR:28:flip_flop.i_D
i_WD[29] => dff_MS:GENFOR:29:flip_flop.i_D
i_WD[30] => dff_MS:GENFOR:30:flip_flop.i_D
i_WD[31] => dff_MS:GENFOR:31:flip_flop.i_D
i_WE => dff_MS:GENFOR:0:flip_flop.i_WE
i_WE => dff_MS:GENFOR:1:flip_flop.i_WE
i_WE => dff_MS:GENFOR:2:flip_flop.i_WE
i_WE => dff_MS:GENFOR:3:flip_flop.i_WE
i_WE => dff_MS:GENFOR:4:flip_flop.i_WE
i_WE => dff_MS:GENFOR:5:flip_flop.i_WE
i_WE => dff_MS:GENFOR:6:flip_flop.i_WE
i_WE => dff_MS:GENFOR:7:flip_flop.i_WE
i_WE => dff_MS:GENFOR:8:flip_flop.i_WE
i_WE => dff_MS:GENFOR:9:flip_flop.i_WE
i_WE => dff_MS:GENFOR:10:flip_flop.i_WE
i_WE => dff_MS:GENFOR:11:flip_flop.i_WE
i_WE => dff_MS:GENFOR:12:flip_flop.i_WE
i_WE => dff_MS:GENFOR:13:flip_flop.i_WE
i_WE => dff_MS:GENFOR:14:flip_flop.i_WE
i_WE => dff_MS:GENFOR:15:flip_flop.i_WE
i_WE => dff_MS:GENFOR:16:flip_flop.i_WE
i_WE => dff_MS:GENFOR:17:flip_flop.i_WE
i_WE => dff_MS:GENFOR:18:flip_flop.i_WE
i_WE => dff_MS:GENFOR:19:flip_flop.i_WE
i_WE => dff_MS:GENFOR:20:flip_flop.i_WE
i_WE => dff_MS:GENFOR:21:flip_flop.i_WE
i_WE => dff_MS:GENFOR:22:flip_flop.i_WE
i_WE => dff_MS:GENFOR:23:flip_flop.i_WE
i_WE => dff_MS:GENFOR:24:flip_flop.i_WE
i_WE => dff_MS:GENFOR:25:flip_flop.i_WE
i_WE => dff_MS:GENFOR:26:flip_flop.i_WE
i_WE => dff_MS:GENFOR:27:flip_flop.i_WE
i_WE => dff_MS:GENFOR:28:flip_flop.i_WE
i_WE => dff_MS:GENFOR:29:flip_flop.i_WE
i_WE => dff_MS:GENFOR:30:flip_flop.i_WE
i_WE => dff_MS:GENFOR:31:flip_flop.i_WE
o_Q[0] <= dff_MS:GENFOR:0:flip_flop.o_Q
o_Q[1] <= dff_MS:GENFOR:1:flip_flop.o_Q
o_Q[2] <= dff_MS:GENFOR:2:flip_flop.o_Q
o_Q[3] <= dff_MS:GENFOR:3:flip_flop.o_Q
o_Q[4] <= dff_MS:GENFOR:4:flip_flop.o_Q
o_Q[5] <= dff_MS:GENFOR:5:flip_flop.o_Q
o_Q[6] <= dff_MS:GENFOR:6:flip_flop.o_Q
o_Q[7] <= dff_MS:GENFOR:7:flip_flop.o_Q
o_Q[8] <= dff_MS:GENFOR:8:flip_flop.o_Q
o_Q[9] <= dff_MS:GENFOR:9:flip_flop.o_Q
o_Q[10] <= dff_MS:GENFOR:10:flip_flop.o_Q
o_Q[11] <= dff_MS:GENFOR:11:flip_flop.o_Q
o_Q[12] <= dff_MS:GENFOR:12:flip_flop.o_Q
o_Q[13] <= dff_MS:GENFOR:13:flip_flop.o_Q
o_Q[14] <= dff_MS:GENFOR:14:flip_flop.o_Q
o_Q[15] <= dff_MS:GENFOR:15:flip_flop.o_Q
o_Q[16] <= dff_MS:GENFOR:16:flip_flop.o_Q
o_Q[17] <= dff_MS:GENFOR:17:flip_flop.o_Q
o_Q[18] <= dff_MS:GENFOR:18:flip_flop.o_Q
o_Q[19] <= dff_MS:GENFOR:19:flip_flop.o_Q
o_Q[20] <= dff_MS:GENFOR:20:flip_flop.o_Q
o_Q[21] <= dff_MS:GENFOR:21:flip_flop.o_Q
o_Q[22] <= dff_MS:GENFOR:22:flip_flop.o_Q
o_Q[23] <= dff_MS:GENFOR:23:flip_flop.o_Q
o_Q[24] <= dff_MS:GENFOR:24:flip_flop.o_Q
o_Q[25] <= dff_MS:GENFOR:25:flip_flop.o_Q
o_Q[26] <= dff_MS:GENFOR:26:flip_flop.o_Q
o_Q[27] <= dff_MS:GENFOR:27:flip_flop.o_Q
o_Q[28] <= dff_MS:GENFOR:28:flip_flop.o_Q
o_Q[29] <= dff_MS:GENFOR:29:flip_flop.o_Q
o_Q[30] <= dff_MS:GENFOR:30:flip_flop.o_Q
o_Q[31] <= dff_MS:GENFOR:31:flip_flop.o_Q


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:9:register_32bit|dff_MS:\GENFOR:0:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:9:register_32bit|dff_MS:\GENFOR:1:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:9:register_32bit|dff_MS:\GENFOR:2:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:9:register_32bit|dff_MS:\GENFOR:3:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:9:register_32bit|dff_MS:\GENFOR:4:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:9:register_32bit|dff_MS:\GENFOR:5:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:9:register_32bit|dff_MS:\GENFOR:6:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:9:register_32bit|dff_MS:\GENFOR:7:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:9:register_32bit|dff_MS:\GENFOR:8:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:9:register_32bit|dff_MS:\GENFOR:9:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:9:register_32bit|dff_MS:\GENFOR:10:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:9:register_32bit|dff_MS:\GENFOR:11:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:9:register_32bit|dff_MS:\GENFOR:12:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:9:register_32bit|dff_MS:\GENFOR:13:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:9:register_32bit|dff_MS:\GENFOR:14:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:9:register_32bit|dff_MS:\GENFOR:15:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:9:register_32bit|dff_MS:\GENFOR:16:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:9:register_32bit|dff_MS:\GENFOR:17:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:9:register_32bit|dff_MS:\GENFOR:18:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:9:register_32bit|dff_MS:\GENFOR:19:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:9:register_32bit|dff_MS:\GENFOR:20:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:9:register_32bit|dff_MS:\GENFOR:21:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:9:register_32bit|dff_MS:\GENFOR:22:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:9:register_32bit|dff_MS:\GENFOR:23:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:9:register_32bit|dff_MS:\GENFOR:24:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:9:register_32bit|dff_MS:\GENFOR:25:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:9:register_32bit|dff_MS:\GENFOR:26:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:9:register_32bit|dff_MS:\GENFOR:27:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:9:register_32bit|dff_MS:\GENFOR:28:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:9:register_32bit|dff_MS:\GENFOR:29:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:9:register_32bit|dff_MS:\GENFOR:30:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:9:register_32bit|dff_MS:\GENFOR:31:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|and2_MS:\generate_registers:10:do_write
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:10:register_32bit
i_CLK => dff_MS:GENFOR:0:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:1:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:2:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:3:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:4:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:5:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:6:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:7:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:8:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:9:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:10:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:11:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:12:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:13:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:14:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:15:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:16:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:17:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:18:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:19:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:20:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:21:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:22:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:23:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:24:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:25:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:26:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:27:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:28:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:29:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:30:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:31:flip_flop.i_CLK
i_RST => dff_MS:GENFOR:0:flip_flop.i_RST
i_RST => dff_MS:GENFOR:1:flip_flop.i_RST
i_RST => dff_MS:GENFOR:2:flip_flop.i_RST
i_RST => dff_MS:GENFOR:3:flip_flop.i_RST
i_RST => dff_MS:GENFOR:4:flip_flop.i_RST
i_RST => dff_MS:GENFOR:5:flip_flop.i_RST
i_RST => dff_MS:GENFOR:6:flip_flop.i_RST
i_RST => dff_MS:GENFOR:7:flip_flop.i_RST
i_RST => dff_MS:GENFOR:8:flip_flop.i_RST
i_RST => dff_MS:GENFOR:9:flip_flop.i_RST
i_RST => dff_MS:GENFOR:10:flip_flop.i_RST
i_RST => dff_MS:GENFOR:11:flip_flop.i_RST
i_RST => dff_MS:GENFOR:12:flip_flop.i_RST
i_RST => dff_MS:GENFOR:13:flip_flop.i_RST
i_RST => dff_MS:GENFOR:14:flip_flop.i_RST
i_RST => dff_MS:GENFOR:15:flip_flop.i_RST
i_RST => dff_MS:GENFOR:16:flip_flop.i_RST
i_RST => dff_MS:GENFOR:17:flip_flop.i_RST
i_RST => dff_MS:GENFOR:18:flip_flop.i_RST
i_RST => dff_MS:GENFOR:19:flip_flop.i_RST
i_RST => dff_MS:GENFOR:20:flip_flop.i_RST
i_RST => dff_MS:GENFOR:21:flip_flop.i_RST
i_RST => dff_MS:GENFOR:22:flip_flop.i_RST
i_RST => dff_MS:GENFOR:23:flip_flop.i_RST
i_RST => dff_MS:GENFOR:24:flip_flop.i_RST
i_RST => dff_MS:GENFOR:25:flip_flop.i_RST
i_RST => dff_MS:GENFOR:26:flip_flop.i_RST
i_RST => dff_MS:GENFOR:27:flip_flop.i_RST
i_RST => dff_MS:GENFOR:28:flip_flop.i_RST
i_RST => dff_MS:GENFOR:29:flip_flop.i_RST
i_RST => dff_MS:GENFOR:30:flip_flop.i_RST
i_RST => dff_MS:GENFOR:31:flip_flop.i_RST
i_WD[0] => dff_MS:GENFOR:0:flip_flop.i_D
i_WD[1] => dff_MS:GENFOR:1:flip_flop.i_D
i_WD[2] => dff_MS:GENFOR:2:flip_flop.i_D
i_WD[3] => dff_MS:GENFOR:3:flip_flop.i_D
i_WD[4] => dff_MS:GENFOR:4:flip_flop.i_D
i_WD[5] => dff_MS:GENFOR:5:flip_flop.i_D
i_WD[6] => dff_MS:GENFOR:6:flip_flop.i_D
i_WD[7] => dff_MS:GENFOR:7:flip_flop.i_D
i_WD[8] => dff_MS:GENFOR:8:flip_flop.i_D
i_WD[9] => dff_MS:GENFOR:9:flip_flop.i_D
i_WD[10] => dff_MS:GENFOR:10:flip_flop.i_D
i_WD[11] => dff_MS:GENFOR:11:flip_flop.i_D
i_WD[12] => dff_MS:GENFOR:12:flip_flop.i_D
i_WD[13] => dff_MS:GENFOR:13:flip_flop.i_D
i_WD[14] => dff_MS:GENFOR:14:flip_flop.i_D
i_WD[15] => dff_MS:GENFOR:15:flip_flop.i_D
i_WD[16] => dff_MS:GENFOR:16:flip_flop.i_D
i_WD[17] => dff_MS:GENFOR:17:flip_flop.i_D
i_WD[18] => dff_MS:GENFOR:18:flip_flop.i_D
i_WD[19] => dff_MS:GENFOR:19:flip_flop.i_D
i_WD[20] => dff_MS:GENFOR:20:flip_flop.i_D
i_WD[21] => dff_MS:GENFOR:21:flip_flop.i_D
i_WD[22] => dff_MS:GENFOR:22:flip_flop.i_D
i_WD[23] => dff_MS:GENFOR:23:flip_flop.i_D
i_WD[24] => dff_MS:GENFOR:24:flip_flop.i_D
i_WD[25] => dff_MS:GENFOR:25:flip_flop.i_D
i_WD[26] => dff_MS:GENFOR:26:flip_flop.i_D
i_WD[27] => dff_MS:GENFOR:27:flip_flop.i_D
i_WD[28] => dff_MS:GENFOR:28:flip_flop.i_D
i_WD[29] => dff_MS:GENFOR:29:flip_flop.i_D
i_WD[30] => dff_MS:GENFOR:30:flip_flop.i_D
i_WD[31] => dff_MS:GENFOR:31:flip_flop.i_D
i_WE => dff_MS:GENFOR:0:flip_flop.i_WE
i_WE => dff_MS:GENFOR:1:flip_flop.i_WE
i_WE => dff_MS:GENFOR:2:flip_flop.i_WE
i_WE => dff_MS:GENFOR:3:flip_flop.i_WE
i_WE => dff_MS:GENFOR:4:flip_flop.i_WE
i_WE => dff_MS:GENFOR:5:flip_flop.i_WE
i_WE => dff_MS:GENFOR:6:flip_flop.i_WE
i_WE => dff_MS:GENFOR:7:flip_flop.i_WE
i_WE => dff_MS:GENFOR:8:flip_flop.i_WE
i_WE => dff_MS:GENFOR:9:flip_flop.i_WE
i_WE => dff_MS:GENFOR:10:flip_flop.i_WE
i_WE => dff_MS:GENFOR:11:flip_flop.i_WE
i_WE => dff_MS:GENFOR:12:flip_flop.i_WE
i_WE => dff_MS:GENFOR:13:flip_flop.i_WE
i_WE => dff_MS:GENFOR:14:flip_flop.i_WE
i_WE => dff_MS:GENFOR:15:flip_flop.i_WE
i_WE => dff_MS:GENFOR:16:flip_flop.i_WE
i_WE => dff_MS:GENFOR:17:flip_flop.i_WE
i_WE => dff_MS:GENFOR:18:flip_flop.i_WE
i_WE => dff_MS:GENFOR:19:flip_flop.i_WE
i_WE => dff_MS:GENFOR:20:flip_flop.i_WE
i_WE => dff_MS:GENFOR:21:flip_flop.i_WE
i_WE => dff_MS:GENFOR:22:flip_flop.i_WE
i_WE => dff_MS:GENFOR:23:flip_flop.i_WE
i_WE => dff_MS:GENFOR:24:flip_flop.i_WE
i_WE => dff_MS:GENFOR:25:flip_flop.i_WE
i_WE => dff_MS:GENFOR:26:flip_flop.i_WE
i_WE => dff_MS:GENFOR:27:flip_flop.i_WE
i_WE => dff_MS:GENFOR:28:flip_flop.i_WE
i_WE => dff_MS:GENFOR:29:flip_flop.i_WE
i_WE => dff_MS:GENFOR:30:flip_flop.i_WE
i_WE => dff_MS:GENFOR:31:flip_flop.i_WE
o_Q[0] <= dff_MS:GENFOR:0:flip_flop.o_Q
o_Q[1] <= dff_MS:GENFOR:1:flip_flop.o_Q
o_Q[2] <= dff_MS:GENFOR:2:flip_flop.o_Q
o_Q[3] <= dff_MS:GENFOR:3:flip_flop.o_Q
o_Q[4] <= dff_MS:GENFOR:4:flip_flop.o_Q
o_Q[5] <= dff_MS:GENFOR:5:flip_flop.o_Q
o_Q[6] <= dff_MS:GENFOR:6:flip_flop.o_Q
o_Q[7] <= dff_MS:GENFOR:7:flip_flop.o_Q
o_Q[8] <= dff_MS:GENFOR:8:flip_flop.o_Q
o_Q[9] <= dff_MS:GENFOR:9:flip_flop.o_Q
o_Q[10] <= dff_MS:GENFOR:10:flip_flop.o_Q
o_Q[11] <= dff_MS:GENFOR:11:flip_flop.o_Q
o_Q[12] <= dff_MS:GENFOR:12:flip_flop.o_Q
o_Q[13] <= dff_MS:GENFOR:13:flip_flop.o_Q
o_Q[14] <= dff_MS:GENFOR:14:flip_flop.o_Q
o_Q[15] <= dff_MS:GENFOR:15:flip_flop.o_Q
o_Q[16] <= dff_MS:GENFOR:16:flip_flop.o_Q
o_Q[17] <= dff_MS:GENFOR:17:flip_flop.o_Q
o_Q[18] <= dff_MS:GENFOR:18:flip_flop.o_Q
o_Q[19] <= dff_MS:GENFOR:19:flip_flop.o_Q
o_Q[20] <= dff_MS:GENFOR:20:flip_flop.o_Q
o_Q[21] <= dff_MS:GENFOR:21:flip_flop.o_Q
o_Q[22] <= dff_MS:GENFOR:22:flip_flop.o_Q
o_Q[23] <= dff_MS:GENFOR:23:flip_flop.o_Q
o_Q[24] <= dff_MS:GENFOR:24:flip_flop.o_Q
o_Q[25] <= dff_MS:GENFOR:25:flip_flop.o_Q
o_Q[26] <= dff_MS:GENFOR:26:flip_flop.o_Q
o_Q[27] <= dff_MS:GENFOR:27:flip_flop.o_Q
o_Q[28] <= dff_MS:GENFOR:28:flip_flop.o_Q
o_Q[29] <= dff_MS:GENFOR:29:flip_flop.o_Q
o_Q[30] <= dff_MS:GENFOR:30:flip_flop.o_Q
o_Q[31] <= dff_MS:GENFOR:31:flip_flop.o_Q


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:10:register_32bit|dff_MS:\GENFOR:0:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:10:register_32bit|dff_MS:\GENFOR:1:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:10:register_32bit|dff_MS:\GENFOR:2:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:10:register_32bit|dff_MS:\GENFOR:3:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:10:register_32bit|dff_MS:\GENFOR:4:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:10:register_32bit|dff_MS:\GENFOR:5:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:10:register_32bit|dff_MS:\GENFOR:6:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:10:register_32bit|dff_MS:\GENFOR:7:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:10:register_32bit|dff_MS:\GENFOR:8:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:10:register_32bit|dff_MS:\GENFOR:9:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:10:register_32bit|dff_MS:\GENFOR:10:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:10:register_32bit|dff_MS:\GENFOR:11:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:10:register_32bit|dff_MS:\GENFOR:12:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:10:register_32bit|dff_MS:\GENFOR:13:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:10:register_32bit|dff_MS:\GENFOR:14:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:10:register_32bit|dff_MS:\GENFOR:15:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:10:register_32bit|dff_MS:\GENFOR:16:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:10:register_32bit|dff_MS:\GENFOR:17:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:10:register_32bit|dff_MS:\GENFOR:18:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:10:register_32bit|dff_MS:\GENFOR:19:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:10:register_32bit|dff_MS:\GENFOR:20:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:10:register_32bit|dff_MS:\GENFOR:21:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:10:register_32bit|dff_MS:\GENFOR:22:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:10:register_32bit|dff_MS:\GENFOR:23:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:10:register_32bit|dff_MS:\GENFOR:24:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:10:register_32bit|dff_MS:\GENFOR:25:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:10:register_32bit|dff_MS:\GENFOR:26:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:10:register_32bit|dff_MS:\GENFOR:27:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:10:register_32bit|dff_MS:\GENFOR:28:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:10:register_32bit|dff_MS:\GENFOR:29:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:10:register_32bit|dff_MS:\GENFOR:30:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:10:register_32bit|dff_MS:\GENFOR:31:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|and2_MS:\generate_registers:11:do_write
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:11:register_32bit
i_CLK => dff_MS:GENFOR:0:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:1:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:2:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:3:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:4:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:5:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:6:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:7:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:8:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:9:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:10:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:11:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:12:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:13:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:14:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:15:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:16:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:17:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:18:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:19:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:20:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:21:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:22:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:23:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:24:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:25:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:26:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:27:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:28:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:29:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:30:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:31:flip_flop.i_CLK
i_RST => dff_MS:GENFOR:0:flip_flop.i_RST
i_RST => dff_MS:GENFOR:1:flip_flop.i_RST
i_RST => dff_MS:GENFOR:2:flip_flop.i_RST
i_RST => dff_MS:GENFOR:3:flip_flop.i_RST
i_RST => dff_MS:GENFOR:4:flip_flop.i_RST
i_RST => dff_MS:GENFOR:5:flip_flop.i_RST
i_RST => dff_MS:GENFOR:6:flip_flop.i_RST
i_RST => dff_MS:GENFOR:7:flip_flop.i_RST
i_RST => dff_MS:GENFOR:8:flip_flop.i_RST
i_RST => dff_MS:GENFOR:9:flip_flop.i_RST
i_RST => dff_MS:GENFOR:10:flip_flop.i_RST
i_RST => dff_MS:GENFOR:11:flip_flop.i_RST
i_RST => dff_MS:GENFOR:12:flip_flop.i_RST
i_RST => dff_MS:GENFOR:13:flip_flop.i_RST
i_RST => dff_MS:GENFOR:14:flip_flop.i_RST
i_RST => dff_MS:GENFOR:15:flip_flop.i_RST
i_RST => dff_MS:GENFOR:16:flip_flop.i_RST
i_RST => dff_MS:GENFOR:17:flip_flop.i_RST
i_RST => dff_MS:GENFOR:18:flip_flop.i_RST
i_RST => dff_MS:GENFOR:19:flip_flop.i_RST
i_RST => dff_MS:GENFOR:20:flip_flop.i_RST
i_RST => dff_MS:GENFOR:21:flip_flop.i_RST
i_RST => dff_MS:GENFOR:22:flip_flop.i_RST
i_RST => dff_MS:GENFOR:23:flip_flop.i_RST
i_RST => dff_MS:GENFOR:24:flip_flop.i_RST
i_RST => dff_MS:GENFOR:25:flip_flop.i_RST
i_RST => dff_MS:GENFOR:26:flip_flop.i_RST
i_RST => dff_MS:GENFOR:27:flip_flop.i_RST
i_RST => dff_MS:GENFOR:28:flip_flop.i_RST
i_RST => dff_MS:GENFOR:29:flip_flop.i_RST
i_RST => dff_MS:GENFOR:30:flip_flop.i_RST
i_RST => dff_MS:GENFOR:31:flip_flop.i_RST
i_WD[0] => dff_MS:GENFOR:0:flip_flop.i_D
i_WD[1] => dff_MS:GENFOR:1:flip_flop.i_D
i_WD[2] => dff_MS:GENFOR:2:flip_flop.i_D
i_WD[3] => dff_MS:GENFOR:3:flip_flop.i_D
i_WD[4] => dff_MS:GENFOR:4:flip_flop.i_D
i_WD[5] => dff_MS:GENFOR:5:flip_flop.i_D
i_WD[6] => dff_MS:GENFOR:6:flip_flop.i_D
i_WD[7] => dff_MS:GENFOR:7:flip_flop.i_D
i_WD[8] => dff_MS:GENFOR:8:flip_flop.i_D
i_WD[9] => dff_MS:GENFOR:9:flip_flop.i_D
i_WD[10] => dff_MS:GENFOR:10:flip_flop.i_D
i_WD[11] => dff_MS:GENFOR:11:flip_flop.i_D
i_WD[12] => dff_MS:GENFOR:12:flip_flop.i_D
i_WD[13] => dff_MS:GENFOR:13:flip_flop.i_D
i_WD[14] => dff_MS:GENFOR:14:flip_flop.i_D
i_WD[15] => dff_MS:GENFOR:15:flip_flop.i_D
i_WD[16] => dff_MS:GENFOR:16:flip_flop.i_D
i_WD[17] => dff_MS:GENFOR:17:flip_flop.i_D
i_WD[18] => dff_MS:GENFOR:18:flip_flop.i_D
i_WD[19] => dff_MS:GENFOR:19:flip_flop.i_D
i_WD[20] => dff_MS:GENFOR:20:flip_flop.i_D
i_WD[21] => dff_MS:GENFOR:21:flip_flop.i_D
i_WD[22] => dff_MS:GENFOR:22:flip_flop.i_D
i_WD[23] => dff_MS:GENFOR:23:flip_flop.i_D
i_WD[24] => dff_MS:GENFOR:24:flip_flop.i_D
i_WD[25] => dff_MS:GENFOR:25:flip_flop.i_D
i_WD[26] => dff_MS:GENFOR:26:flip_flop.i_D
i_WD[27] => dff_MS:GENFOR:27:flip_flop.i_D
i_WD[28] => dff_MS:GENFOR:28:flip_flop.i_D
i_WD[29] => dff_MS:GENFOR:29:flip_flop.i_D
i_WD[30] => dff_MS:GENFOR:30:flip_flop.i_D
i_WD[31] => dff_MS:GENFOR:31:flip_flop.i_D
i_WE => dff_MS:GENFOR:0:flip_flop.i_WE
i_WE => dff_MS:GENFOR:1:flip_flop.i_WE
i_WE => dff_MS:GENFOR:2:flip_flop.i_WE
i_WE => dff_MS:GENFOR:3:flip_flop.i_WE
i_WE => dff_MS:GENFOR:4:flip_flop.i_WE
i_WE => dff_MS:GENFOR:5:flip_flop.i_WE
i_WE => dff_MS:GENFOR:6:flip_flop.i_WE
i_WE => dff_MS:GENFOR:7:flip_flop.i_WE
i_WE => dff_MS:GENFOR:8:flip_flop.i_WE
i_WE => dff_MS:GENFOR:9:flip_flop.i_WE
i_WE => dff_MS:GENFOR:10:flip_flop.i_WE
i_WE => dff_MS:GENFOR:11:flip_flop.i_WE
i_WE => dff_MS:GENFOR:12:flip_flop.i_WE
i_WE => dff_MS:GENFOR:13:flip_flop.i_WE
i_WE => dff_MS:GENFOR:14:flip_flop.i_WE
i_WE => dff_MS:GENFOR:15:flip_flop.i_WE
i_WE => dff_MS:GENFOR:16:flip_flop.i_WE
i_WE => dff_MS:GENFOR:17:flip_flop.i_WE
i_WE => dff_MS:GENFOR:18:flip_flop.i_WE
i_WE => dff_MS:GENFOR:19:flip_flop.i_WE
i_WE => dff_MS:GENFOR:20:flip_flop.i_WE
i_WE => dff_MS:GENFOR:21:flip_flop.i_WE
i_WE => dff_MS:GENFOR:22:flip_flop.i_WE
i_WE => dff_MS:GENFOR:23:flip_flop.i_WE
i_WE => dff_MS:GENFOR:24:flip_flop.i_WE
i_WE => dff_MS:GENFOR:25:flip_flop.i_WE
i_WE => dff_MS:GENFOR:26:flip_flop.i_WE
i_WE => dff_MS:GENFOR:27:flip_flop.i_WE
i_WE => dff_MS:GENFOR:28:flip_flop.i_WE
i_WE => dff_MS:GENFOR:29:flip_flop.i_WE
i_WE => dff_MS:GENFOR:30:flip_flop.i_WE
i_WE => dff_MS:GENFOR:31:flip_flop.i_WE
o_Q[0] <= dff_MS:GENFOR:0:flip_flop.o_Q
o_Q[1] <= dff_MS:GENFOR:1:flip_flop.o_Q
o_Q[2] <= dff_MS:GENFOR:2:flip_flop.o_Q
o_Q[3] <= dff_MS:GENFOR:3:flip_flop.o_Q
o_Q[4] <= dff_MS:GENFOR:4:flip_flop.o_Q
o_Q[5] <= dff_MS:GENFOR:5:flip_flop.o_Q
o_Q[6] <= dff_MS:GENFOR:6:flip_flop.o_Q
o_Q[7] <= dff_MS:GENFOR:7:flip_flop.o_Q
o_Q[8] <= dff_MS:GENFOR:8:flip_flop.o_Q
o_Q[9] <= dff_MS:GENFOR:9:flip_flop.o_Q
o_Q[10] <= dff_MS:GENFOR:10:flip_flop.o_Q
o_Q[11] <= dff_MS:GENFOR:11:flip_flop.o_Q
o_Q[12] <= dff_MS:GENFOR:12:flip_flop.o_Q
o_Q[13] <= dff_MS:GENFOR:13:flip_flop.o_Q
o_Q[14] <= dff_MS:GENFOR:14:flip_flop.o_Q
o_Q[15] <= dff_MS:GENFOR:15:flip_flop.o_Q
o_Q[16] <= dff_MS:GENFOR:16:flip_flop.o_Q
o_Q[17] <= dff_MS:GENFOR:17:flip_flop.o_Q
o_Q[18] <= dff_MS:GENFOR:18:flip_flop.o_Q
o_Q[19] <= dff_MS:GENFOR:19:flip_flop.o_Q
o_Q[20] <= dff_MS:GENFOR:20:flip_flop.o_Q
o_Q[21] <= dff_MS:GENFOR:21:flip_flop.o_Q
o_Q[22] <= dff_MS:GENFOR:22:flip_flop.o_Q
o_Q[23] <= dff_MS:GENFOR:23:flip_flop.o_Q
o_Q[24] <= dff_MS:GENFOR:24:flip_flop.o_Q
o_Q[25] <= dff_MS:GENFOR:25:flip_flop.o_Q
o_Q[26] <= dff_MS:GENFOR:26:flip_flop.o_Q
o_Q[27] <= dff_MS:GENFOR:27:flip_flop.o_Q
o_Q[28] <= dff_MS:GENFOR:28:flip_flop.o_Q
o_Q[29] <= dff_MS:GENFOR:29:flip_flop.o_Q
o_Q[30] <= dff_MS:GENFOR:30:flip_flop.o_Q
o_Q[31] <= dff_MS:GENFOR:31:flip_flop.o_Q


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:11:register_32bit|dff_MS:\GENFOR:0:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:11:register_32bit|dff_MS:\GENFOR:1:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:11:register_32bit|dff_MS:\GENFOR:2:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:11:register_32bit|dff_MS:\GENFOR:3:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:11:register_32bit|dff_MS:\GENFOR:4:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:11:register_32bit|dff_MS:\GENFOR:5:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:11:register_32bit|dff_MS:\GENFOR:6:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:11:register_32bit|dff_MS:\GENFOR:7:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:11:register_32bit|dff_MS:\GENFOR:8:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:11:register_32bit|dff_MS:\GENFOR:9:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:11:register_32bit|dff_MS:\GENFOR:10:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:11:register_32bit|dff_MS:\GENFOR:11:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:11:register_32bit|dff_MS:\GENFOR:12:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:11:register_32bit|dff_MS:\GENFOR:13:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:11:register_32bit|dff_MS:\GENFOR:14:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:11:register_32bit|dff_MS:\GENFOR:15:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:11:register_32bit|dff_MS:\GENFOR:16:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:11:register_32bit|dff_MS:\GENFOR:17:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:11:register_32bit|dff_MS:\GENFOR:18:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:11:register_32bit|dff_MS:\GENFOR:19:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:11:register_32bit|dff_MS:\GENFOR:20:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:11:register_32bit|dff_MS:\GENFOR:21:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:11:register_32bit|dff_MS:\GENFOR:22:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:11:register_32bit|dff_MS:\GENFOR:23:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:11:register_32bit|dff_MS:\GENFOR:24:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:11:register_32bit|dff_MS:\GENFOR:25:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:11:register_32bit|dff_MS:\GENFOR:26:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:11:register_32bit|dff_MS:\GENFOR:27:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:11:register_32bit|dff_MS:\GENFOR:28:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:11:register_32bit|dff_MS:\GENFOR:29:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:11:register_32bit|dff_MS:\GENFOR:30:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:11:register_32bit|dff_MS:\GENFOR:31:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|and2_MS:\generate_registers:12:do_write
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:12:register_32bit
i_CLK => dff_MS:GENFOR:0:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:1:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:2:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:3:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:4:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:5:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:6:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:7:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:8:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:9:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:10:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:11:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:12:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:13:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:14:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:15:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:16:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:17:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:18:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:19:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:20:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:21:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:22:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:23:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:24:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:25:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:26:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:27:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:28:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:29:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:30:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:31:flip_flop.i_CLK
i_RST => dff_MS:GENFOR:0:flip_flop.i_RST
i_RST => dff_MS:GENFOR:1:flip_flop.i_RST
i_RST => dff_MS:GENFOR:2:flip_flop.i_RST
i_RST => dff_MS:GENFOR:3:flip_flop.i_RST
i_RST => dff_MS:GENFOR:4:flip_flop.i_RST
i_RST => dff_MS:GENFOR:5:flip_flop.i_RST
i_RST => dff_MS:GENFOR:6:flip_flop.i_RST
i_RST => dff_MS:GENFOR:7:flip_flop.i_RST
i_RST => dff_MS:GENFOR:8:flip_flop.i_RST
i_RST => dff_MS:GENFOR:9:flip_flop.i_RST
i_RST => dff_MS:GENFOR:10:flip_flop.i_RST
i_RST => dff_MS:GENFOR:11:flip_flop.i_RST
i_RST => dff_MS:GENFOR:12:flip_flop.i_RST
i_RST => dff_MS:GENFOR:13:flip_flop.i_RST
i_RST => dff_MS:GENFOR:14:flip_flop.i_RST
i_RST => dff_MS:GENFOR:15:flip_flop.i_RST
i_RST => dff_MS:GENFOR:16:flip_flop.i_RST
i_RST => dff_MS:GENFOR:17:flip_flop.i_RST
i_RST => dff_MS:GENFOR:18:flip_flop.i_RST
i_RST => dff_MS:GENFOR:19:flip_flop.i_RST
i_RST => dff_MS:GENFOR:20:flip_flop.i_RST
i_RST => dff_MS:GENFOR:21:flip_flop.i_RST
i_RST => dff_MS:GENFOR:22:flip_flop.i_RST
i_RST => dff_MS:GENFOR:23:flip_flop.i_RST
i_RST => dff_MS:GENFOR:24:flip_flop.i_RST
i_RST => dff_MS:GENFOR:25:flip_flop.i_RST
i_RST => dff_MS:GENFOR:26:flip_flop.i_RST
i_RST => dff_MS:GENFOR:27:flip_flop.i_RST
i_RST => dff_MS:GENFOR:28:flip_flop.i_RST
i_RST => dff_MS:GENFOR:29:flip_flop.i_RST
i_RST => dff_MS:GENFOR:30:flip_flop.i_RST
i_RST => dff_MS:GENFOR:31:flip_flop.i_RST
i_WD[0] => dff_MS:GENFOR:0:flip_flop.i_D
i_WD[1] => dff_MS:GENFOR:1:flip_flop.i_D
i_WD[2] => dff_MS:GENFOR:2:flip_flop.i_D
i_WD[3] => dff_MS:GENFOR:3:flip_flop.i_D
i_WD[4] => dff_MS:GENFOR:4:flip_flop.i_D
i_WD[5] => dff_MS:GENFOR:5:flip_flop.i_D
i_WD[6] => dff_MS:GENFOR:6:flip_flop.i_D
i_WD[7] => dff_MS:GENFOR:7:flip_flop.i_D
i_WD[8] => dff_MS:GENFOR:8:flip_flop.i_D
i_WD[9] => dff_MS:GENFOR:9:flip_flop.i_D
i_WD[10] => dff_MS:GENFOR:10:flip_flop.i_D
i_WD[11] => dff_MS:GENFOR:11:flip_flop.i_D
i_WD[12] => dff_MS:GENFOR:12:flip_flop.i_D
i_WD[13] => dff_MS:GENFOR:13:flip_flop.i_D
i_WD[14] => dff_MS:GENFOR:14:flip_flop.i_D
i_WD[15] => dff_MS:GENFOR:15:flip_flop.i_D
i_WD[16] => dff_MS:GENFOR:16:flip_flop.i_D
i_WD[17] => dff_MS:GENFOR:17:flip_flop.i_D
i_WD[18] => dff_MS:GENFOR:18:flip_flop.i_D
i_WD[19] => dff_MS:GENFOR:19:flip_flop.i_D
i_WD[20] => dff_MS:GENFOR:20:flip_flop.i_D
i_WD[21] => dff_MS:GENFOR:21:flip_flop.i_D
i_WD[22] => dff_MS:GENFOR:22:flip_flop.i_D
i_WD[23] => dff_MS:GENFOR:23:flip_flop.i_D
i_WD[24] => dff_MS:GENFOR:24:flip_flop.i_D
i_WD[25] => dff_MS:GENFOR:25:flip_flop.i_D
i_WD[26] => dff_MS:GENFOR:26:flip_flop.i_D
i_WD[27] => dff_MS:GENFOR:27:flip_flop.i_D
i_WD[28] => dff_MS:GENFOR:28:flip_flop.i_D
i_WD[29] => dff_MS:GENFOR:29:flip_flop.i_D
i_WD[30] => dff_MS:GENFOR:30:flip_flop.i_D
i_WD[31] => dff_MS:GENFOR:31:flip_flop.i_D
i_WE => dff_MS:GENFOR:0:flip_flop.i_WE
i_WE => dff_MS:GENFOR:1:flip_flop.i_WE
i_WE => dff_MS:GENFOR:2:flip_flop.i_WE
i_WE => dff_MS:GENFOR:3:flip_flop.i_WE
i_WE => dff_MS:GENFOR:4:flip_flop.i_WE
i_WE => dff_MS:GENFOR:5:flip_flop.i_WE
i_WE => dff_MS:GENFOR:6:flip_flop.i_WE
i_WE => dff_MS:GENFOR:7:flip_flop.i_WE
i_WE => dff_MS:GENFOR:8:flip_flop.i_WE
i_WE => dff_MS:GENFOR:9:flip_flop.i_WE
i_WE => dff_MS:GENFOR:10:flip_flop.i_WE
i_WE => dff_MS:GENFOR:11:flip_flop.i_WE
i_WE => dff_MS:GENFOR:12:flip_flop.i_WE
i_WE => dff_MS:GENFOR:13:flip_flop.i_WE
i_WE => dff_MS:GENFOR:14:flip_flop.i_WE
i_WE => dff_MS:GENFOR:15:flip_flop.i_WE
i_WE => dff_MS:GENFOR:16:flip_flop.i_WE
i_WE => dff_MS:GENFOR:17:flip_flop.i_WE
i_WE => dff_MS:GENFOR:18:flip_flop.i_WE
i_WE => dff_MS:GENFOR:19:flip_flop.i_WE
i_WE => dff_MS:GENFOR:20:flip_flop.i_WE
i_WE => dff_MS:GENFOR:21:flip_flop.i_WE
i_WE => dff_MS:GENFOR:22:flip_flop.i_WE
i_WE => dff_MS:GENFOR:23:flip_flop.i_WE
i_WE => dff_MS:GENFOR:24:flip_flop.i_WE
i_WE => dff_MS:GENFOR:25:flip_flop.i_WE
i_WE => dff_MS:GENFOR:26:flip_flop.i_WE
i_WE => dff_MS:GENFOR:27:flip_flop.i_WE
i_WE => dff_MS:GENFOR:28:flip_flop.i_WE
i_WE => dff_MS:GENFOR:29:flip_flop.i_WE
i_WE => dff_MS:GENFOR:30:flip_flop.i_WE
i_WE => dff_MS:GENFOR:31:flip_flop.i_WE
o_Q[0] <= dff_MS:GENFOR:0:flip_flop.o_Q
o_Q[1] <= dff_MS:GENFOR:1:flip_flop.o_Q
o_Q[2] <= dff_MS:GENFOR:2:flip_flop.o_Q
o_Q[3] <= dff_MS:GENFOR:3:flip_flop.o_Q
o_Q[4] <= dff_MS:GENFOR:4:flip_flop.o_Q
o_Q[5] <= dff_MS:GENFOR:5:flip_flop.o_Q
o_Q[6] <= dff_MS:GENFOR:6:flip_flop.o_Q
o_Q[7] <= dff_MS:GENFOR:7:flip_flop.o_Q
o_Q[8] <= dff_MS:GENFOR:8:flip_flop.o_Q
o_Q[9] <= dff_MS:GENFOR:9:flip_flop.o_Q
o_Q[10] <= dff_MS:GENFOR:10:flip_flop.o_Q
o_Q[11] <= dff_MS:GENFOR:11:flip_flop.o_Q
o_Q[12] <= dff_MS:GENFOR:12:flip_flop.o_Q
o_Q[13] <= dff_MS:GENFOR:13:flip_flop.o_Q
o_Q[14] <= dff_MS:GENFOR:14:flip_flop.o_Q
o_Q[15] <= dff_MS:GENFOR:15:flip_flop.o_Q
o_Q[16] <= dff_MS:GENFOR:16:flip_flop.o_Q
o_Q[17] <= dff_MS:GENFOR:17:flip_flop.o_Q
o_Q[18] <= dff_MS:GENFOR:18:flip_flop.o_Q
o_Q[19] <= dff_MS:GENFOR:19:flip_flop.o_Q
o_Q[20] <= dff_MS:GENFOR:20:flip_flop.o_Q
o_Q[21] <= dff_MS:GENFOR:21:flip_flop.o_Q
o_Q[22] <= dff_MS:GENFOR:22:flip_flop.o_Q
o_Q[23] <= dff_MS:GENFOR:23:flip_flop.o_Q
o_Q[24] <= dff_MS:GENFOR:24:flip_flop.o_Q
o_Q[25] <= dff_MS:GENFOR:25:flip_flop.o_Q
o_Q[26] <= dff_MS:GENFOR:26:flip_flop.o_Q
o_Q[27] <= dff_MS:GENFOR:27:flip_flop.o_Q
o_Q[28] <= dff_MS:GENFOR:28:flip_flop.o_Q
o_Q[29] <= dff_MS:GENFOR:29:flip_flop.o_Q
o_Q[30] <= dff_MS:GENFOR:30:flip_flop.o_Q
o_Q[31] <= dff_MS:GENFOR:31:flip_flop.o_Q


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:0:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:1:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:2:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:3:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:4:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:5:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:6:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:7:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:8:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:9:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:10:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:11:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:12:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:13:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:14:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:15:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:16:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:17:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:18:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:19:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:20:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:21:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:22:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:23:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:24:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:25:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:26:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:27:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:28:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:29:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:30:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:31:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|and2_MS:\generate_registers:13:do_write
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:13:register_32bit
i_CLK => dff_MS:GENFOR:0:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:1:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:2:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:3:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:4:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:5:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:6:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:7:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:8:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:9:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:10:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:11:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:12:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:13:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:14:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:15:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:16:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:17:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:18:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:19:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:20:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:21:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:22:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:23:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:24:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:25:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:26:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:27:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:28:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:29:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:30:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:31:flip_flop.i_CLK
i_RST => dff_MS:GENFOR:0:flip_flop.i_RST
i_RST => dff_MS:GENFOR:1:flip_flop.i_RST
i_RST => dff_MS:GENFOR:2:flip_flop.i_RST
i_RST => dff_MS:GENFOR:3:flip_flop.i_RST
i_RST => dff_MS:GENFOR:4:flip_flop.i_RST
i_RST => dff_MS:GENFOR:5:flip_flop.i_RST
i_RST => dff_MS:GENFOR:6:flip_flop.i_RST
i_RST => dff_MS:GENFOR:7:flip_flop.i_RST
i_RST => dff_MS:GENFOR:8:flip_flop.i_RST
i_RST => dff_MS:GENFOR:9:flip_flop.i_RST
i_RST => dff_MS:GENFOR:10:flip_flop.i_RST
i_RST => dff_MS:GENFOR:11:flip_flop.i_RST
i_RST => dff_MS:GENFOR:12:flip_flop.i_RST
i_RST => dff_MS:GENFOR:13:flip_flop.i_RST
i_RST => dff_MS:GENFOR:14:flip_flop.i_RST
i_RST => dff_MS:GENFOR:15:flip_flop.i_RST
i_RST => dff_MS:GENFOR:16:flip_flop.i_RST
i_RST => dff_MS:GENFOR:17:flip_flop.i_RST
i_RST => dff_MS:GENFOR:18:flip_flop.i_RST
i_RST => dff_MS:GENFOR:19:flip_flop.i_RST
i_RST => dff_MS:GENFOR:20:flip_flop.i_RST
i_RST => dff_MS:GENFOR:21:flip_flop.i_RST
i_RST => dff_MS:GENFOR:22:flip_flop.i_RST
i_RST => dff_MS:GENFOR:23:flip_flop.i_RST
i_RST => dff_MS:GENFOR:24:flip_flop.i_RST
i_RST => dff_MS:GENFOR:25:flip_flop.i_RST
i_RST => dff_MS:GENFOR:26:flip_flop.i_RST
i_RST => dff_MS:GENFOR:27:flip_flop.i_RST
i_RST => dff_MS:GENFOR:28:flip_flop.i_RST
i_RST => dff_MS:GENFOR:29:flip_flop.i_RST
i_RST => dff_MS:GENFOR:30:flip_flop.i_RST
i_RST => dff_MS:GENFOR:31:flip_flop.i_RST
i_WD[0] => dff_MS:GENFOR:0:flip_flop.i_D
i_WD[1] => dff_MS:GENFOR:1:flip_flop.i_D
i_WD[2] => dff_MS:GENFOR:2:flip_flop.i_D
i_WD[3] => dff_MS:GENFOR:3:flip_flop.i_D
i_WD[4] => dff_MS:GENFOR:4:flip_flop.i_D
i_WD[5] => dff_MS:GENFOR:5:flip_flop.i_D
i_WD[6] => dff_MS:GENFOR:6:flip_flop.i_D
i_WD[7] => dff_MS:GENFOR:7:flip_flop.i_D
i_WD[8] => dff_MS:GENFOR:8:flip_flop.i_D
i_WD[9] => dff_MS:GENFOR:9:flip_flop.i_D
i_WD[10] => dff_MS:GENFOR:10:flip_flop.i_D
i_WD[11] => dff_MS:GENFOR:11:flip_flop.i_D
i_WD[12] => dff_MS:GENFOR:12:flip_flop.i_D
i_WD[13] => dff_MS:GENFOR:13:flip_flop.i_D
i_WD[14] => dff_MS:GENFOR:14:flip_flop.i_D
i_WD[15] => dff_MS:GENFOR:15:flip_flop.i_D
i_WD[16] => dff_MS:GENFOR:16:flip_flop.i_D
i_WD[17] => dff_MS:GENFOR:17:flip_flop.i_D
i_WD[18] => dff_MS:GENFOR:18:flip_flop.i_D
i_WD[19] => dff_MS:GENFOR:19:flip_flop.i_D
i_WD[20] => dff_MS:GENFOR:20:flip_flop.i_D
i_WD[21] => dff_MS:GENFOR:21:flip_flop.i_D
i_WD[22] => dff_MS:GENFOR:22:flip_flop.i_D
i_WD[23] => dff_MS:GENFOR:23:flip_flop.i_D
i_WD[24] => dff_MS:GENFOR:24:flip_flop.i_D
i_WD[25] => dff_MS:GENFOR:25:flip_flop.i_D
i_WD[26] => dff_MS:GENFOR:26:flip_flop.i_D
i_WD[27] => dff_MS:GENFOR:27:flip_flop.i_D
i_WD[28] => dff_MS:GENFOR:28:flip_flop.i_D
i_WD[29] => dff_MS:GENFOR:29:flip_flop.i_D
i_WD[30] => dff_MS:GENFOR:30:flip_flop.i_D
i_WD[31] => dff_MS:GENFOR:31:flip_flop.i_D
i_WE => dff_MS:GENFOR:0:flip_flop.i_WE
i_WE => dff_MS:GENFOR:1:flip_flop.i_WE
i_WE => dff_MS:GENFOR:2:flip_flop.i_WE
i_WE => dff_MS:GENFOR:3:flip_flop.i_WE
i_WE => dff_MS:GENFOR:4:flip_flop.i_WE
i_WE => dff_MS:GENFOR:5:flip_flop.i_WE
i_WE => dff_MS:GENFOR:6:flip_flop.i_WE
i_WE => dff_MS:GENFOR:7:flip_flop.i_WE
i_WE => dff_MS:GENFOR:8:flip_flop.i_WE
i_WE => dff_MS:GENFOR:9:flip_flop.i_WE
i_WE => dff_MS:GENFOR:10:flip_flop.i_WE
i_WE => dff_MS:GENFOR:11:flip_flop.i_WE
i_WE => dff_MS:GENFOR:12:flip_flop.i_WE
i_WE => dff_MS:GENFOR:13:flip_flop.i_WE
i_WE => dff_MS:GENFOR:14:flip_flop.i_WE
i_WE => dff_MS:GENFOR:15:flip_flop.i_WE
i_WE => dff_MS:GENFOR:16:flip_flop.i_WE
i_WE => dff_MS:GENFOR:17:flip_flop.i_WE
i_WE => dff_MS:GENFOR:18:flip_flop.i_WE
i_WE => dff_MS:GENFOR:19:flip_flop.i_WE
i_WE => dff_MS:GENFOR:20:flip_flop.i_WE
i_WE => dff_MS:GENFOR:21:flip_flop.i_WE
i_WE => dff_MS:GENFOR:22:flip_flop.i_WE
i_WE => dff_MS:GENFOR:23:flip_flop.i_WE
i_WE => dff_MS:GENFOR:24:flip_flop.i_WE
i_WE => dff_MS:GENFOR:25:flip_flop.i_WE
i_WE => dff_MS:GENFOR:26:flip_flop.i_WE
i_WE => dff_MS:GENFOR:27:flip_flop.i_WE
i_WE => dff_MS:GENFOR:28:flip_flop.i_WE
i_WE => dff_MS:GENFOR:29:flip_flop.i_WE
i_WE => dff_MS:GENFOR:30:flip_flop.i_WE
i_WE => dff_MS:GENFOR:31:flip_flop.i_WE
o_Q[0] <= dff_MS:GENFOR:0:flip_flop.o_Q
o_Q[1] <= dff_MS:GENFOR:1:flip_flop.o_Q
o_Q[2] <= dff_MS:GENFOR:2:flip_flop.o_Q
o_Q[3] <= dff_MS:GENFOR:3:flip_flop.o_Q
o_Q[4] <= dff_MS:GENFOR:4:flip_flop.o_Q
o_Q[5] <= dff_MS:GENFOR:5:flip_flop.o_Q
o_Q[6] <= dff_MS:GENFOR:6:flip_flop.o_Q
o_Q[7] <= dff_MS:GENFOR:7:flip_flop.o_Q
o_Q[8] <= dff_MS:GENFOR:8:flip_flop.o_Q
o_Q[9] <= dff_MS:GENFOR:9:flip_flop.o_Q
o_Q[10] <= dff_MS:GENFOR:10:flip_flop.o_Q
o_Q[11] <= dff_MS:GENFOR:11:flip_flop.o_Q
o_Q[12] <= dff_MS:GENFOR:12:flip_flop.o_Q
o_Q[13] <= dff_MS:GENFOR:13:flip_flop.o_Q
o_Q[14] <= dff_MS:GENFOR:14:flip_flop.o_Q
o_Q[15] <= dff_MS:GENFOR:15:flip_flop.o_Q
o_Q[16] <= dff_MS:GENFOR:16:flip_flop.o_Q
o_Q[17] <= dff_MS:GENFOR:17:flip_flop.o_Q
o_Q[18] <= dff_MS:GENFOR:18:flip_flop.o_Q
o_Q[19] <= dff_MS:GENFOR:19:flip_flop.o_Q
o_Q[20] <= dff_MS:GENFOR:20:flip_flop.o_Q
o_Q[21] <= dff_MS:GENFOR:21:flip_flop.o_Q
o_Q[22] <= dff_MS:GENFOR:22:flip_flop.o_Q
o_Q[23] <= dff_MS:GENFOR:23:flip_flop.o_Q
o_Q[24] <= dff_MS:GENFOR:24:flip_flop.o_Q
o_Q[25] <= dff_MS:GENFOR:25:flip_flop.o_Q
o_Q[26] <= dff_MS:GENFOR:26:flip_flop.o_Q
o_Q[27] <= dff_MS:GENFOR:27:flip_flop.o_Q
o_Q[28] <= dff_MS:GENFOR:28:flip_flop.o_Q
o_Q[29] <= dff_MS:GENFOR:29:flip_flop.o_Q
o_Q[30] <= dff_MS:GENFOR:30:flip_flop.o_Q
o_Q[31] <= dff_MS:GENFOR:31:flip_flop.o_Q


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:13:register_32bit|dff_MS:\GENFOR:0:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:13:register_32bit|dff_MS:\GENFOR:1:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:13:register_32bit|dff_MS:\GENFOR:2:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:13:register_32bit|dff_MS:\GENFOR:3:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:13:register_32bit|dff_MS:\GENFOR:4:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:13:register_32bit|dff_MS:\GENFOR:5:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:13:register_32bit|dff_MS:\GENFOR:6:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:13:register_32bit|dff_MS:\GENFOR:7:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:13:register_32bit|dff_MS:\GENFOR:8:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:13:register_32bit|dff_MS:\GENFOR:9:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:13:register_32bit|dff_MS:\GENFOR:10:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:13:register_32bit|dff_MS:\GENFOR:11:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:13:register_32bit|dff_MS:\GENFOR:12:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:13:register_32bit|dff_MS:\GENFOR:13:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:13:register_32bit|dff_MS:\GENFOR:14:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:13:register_32bit|dff_MS:\GENFOR:15:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:13:register_32bit|dff_MS:\GENFOR:16:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:13:register_32bit|dff_MS:\GENFOR:17:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:13:register_32bit|dff_MS:\GENFOR:18:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:13:register_32bit|dff_MS:\GENFOR:19:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:13:register_32bit|dff_MS:\GENFOR:20:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:13:register_32bit|dff_MS:\GENFOR:21:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:13:register_32bit|dff_MS:\GENFOR:22:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:13:register_32bit|dff_MS:\GENFOR:23:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:13:register_32bit|dff_MS:\GENFOR:24:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:13:register_32bit|dff_MS:\GENFOR:25:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:13:register_32bit|dff_MS:\GENFOR:26:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:13:register_32bit|dff_MS:\GENFOR:27:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:13:register_32bit|dff_MS:\GENFOR:28:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:13:register_32bit|dff_MS:\GENFOR:29:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:13:register_32bit|dff_MS:\GENFOR:30:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:13:register_32bit|dff_MS:\GENFOR:31:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|and2_MS:\generate_registers:14:do_write
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:14:register_32bit
i_CLK => dff_MS:GENFOR:0:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:1:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:2:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:3:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:4:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:5:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:6:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:7:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:8:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:9:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:10:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:11:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:12:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:13:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:14:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:15:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:16:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:17:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:18:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:19:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:20:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:21:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:22:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:23:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:24:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:25:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:26:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:27:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:28:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:29:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:30:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:31:flip_flop.i_CLK
i_RST => dff_MS:GENFOR:0:flip_flop.i_RST
i_RST => dff_MS:GENFOR:1:flip_flop.i_RST
i_RST => dff_MS:GENFOR:2:flip_flop.i_RST
i_RST => dff_MS:GENFOR:3:flip_flop.i_RST
i_RST => dff_MS:GENFOR:4:flip_flop.i_RST
i_RST => dff_MS:GENFOR:5:flip_flop.i_RST
i_RST => dff_MS:GENFOR:6:flip_flop.i_RST
i_RST => dff_MS:GENFOR:7:flip_flop.i_RST
i_RST => dff_MS:GENFOR:8:flip_flop.i_RST
i_RST => dff_MS:GENFOR:9:flip_flop.i_RST
i_RST => dff_MS:GENFOR:10:flip_flop.i_RST
i_RST => dff_MS:GENFOR:11:flip_flop.i_RST
i_RST => dff_MS:GENFOR:12:flip_flop.i_RST
i_RST => dff_MS:GENFOR:13:flip_flop.i_RST
i_RST => dff_MS:GENFOR:14:flip_flop.i_RST
i_RST => dff_MS:GENFOR:15:flip_flop.i_RST
i_RST => dff_MS:GENFOR:16:flip_flop.i_RST
i_RST => dff_MS:GENFOR:17:flip_flop.i_RST
i_RST => dff_MS:GENFOR:18:flip_flop.i_RST
i_RST => dff_MS:GENFOR:19:flip_flop.i_RST
i_RST => dff_MS:GENFOR:20:flip_flop.i_RST
i_RST => dff_MS:GENFOR:21:flip_flop.i_RST
i_RST => dff_MS:GENFOR:22:flip_flop.i_RST
i_RST => dff_MS:GENFOR:23:flip_flop.i_RST
i_RST => dff_MS:GENFOR:24:flip_flop.i_RST
i_RST => dff_MS:GENFOR:25:flip_flop.i_RST
i_RST => dff_MS:GENFOR:26:flip_flop.i_RST
i_RST => dff_MS:GENFOR:27:flip_flop.i_RST
i_RST => dff_MS:GENFOR:28:flip_flop.i_RST
i_RST => dff_MS:GENFOR:29:flip_flop.i_RST
i_RST => dff_MS:GENFOR:30:flip_flop.i_RST
i_RST => dff_MS:GENFOR:31:flip_flop.i_RST
i_WD[0] => dff_MS:GENFOR:0:flip_flop.i_D
i_WD[1] => dff_MS:GENFOR:1:flip_flop.i_D
i_WD[2] => dff_MS:GENFOR:2:flip_flop.i_D
i_WD[3] => dff_MS:GENFOR:3:flip_flop.i_D
i_WD[4] => dff_MS:GENFOR:4:flip_flop.i_D
i_WD[5] => dff_MS:GENFOR:5:flip_flop.i_D
i_WD[6] => dff_MS:GENFOR:6:flip_flop.i_D
i_WD[7] => dff_MS:GENFOR:7:flip_flop.i_D
i_WD[8] => dff_MS:GENFOR:8:flip_flop.i_D
i_WD[9] => dff_MS:GENFOR:9:flip_flop.i_D
i_WD[10] => dff_MS:GENFOR:10:flip_flop.i_D
i_WD[11] => dff_MS:GENFOR:11:flip_flop.i_D
i_WD[12] => dff_MS:GENFOR:12:flip_flop.i_D
i_WD[13] => dff_MS:GENFOR:13:flip_flop.i_D
i_WD[14] => dff_MS:GENFOR:14:flip_flop.i_D
i_WD[15] => dff_MS:GENFOR:15:flip_flop.i_D
i_WD[16] => dff_MS:GENFOR:16:flip_flop.i_D
i_WD[17] => dff_MS:GENFOR:17:flip_flop.i_D
i_WD[18] => dff_MS:GENFOR:18:flip_flop.i_D
i_WD[19] => dff_MS:GENFOR:19:flip_flop.i_D
i_WD[20] => dff_MS:GENFOR:20:flip_flop.i_D
i_WD[21] => dff_MS:GENFOR:21:flip_flop.i_D
i_WD[22] => dff_MS:GENFOR:22:flip_flop.i_D
i_WD[23] => dff_MS:GENFOR:23:flip_flop.i_D
i_WD[24] => dff_MS:GENFOR:24:flip_flop.i_D
i_WD[25] => dff_MS:GENFOR:25:flip_flop.i_D
i_WD[26] => dff_MS:GENFOR:26:flip_flop.i_D
i_WD[27] => dff_MS:GENFOR:27:flip_flop.i_D
i_WD[28] => dff_MS:GENFOR:28:flip_flop.i_D
i_WD[29] => dff_MS:GENFOR:29:flip_flop.i_D
i_WD[30] => dff_MS:GENFOR:30:flip_flop.i_D
i_WD[31] => dff_MS:GENFOR:31:flip_flop.i_D
i_WE => dff_MS:GENFOR:0:flip_flop.i_WE
i_WE => dff_MS:GENFOR:1:flip_flop.i_WE
i_WE => dff_MS:GENFOR:2:flip_flop.i_WE
i_WE => dff_MS:GENFOR:3:flip_flop.i_WE
i_WE => dff_MS:GENFOR:4:flip_flop.i_WE
i_WE => dff_MS:GENFOR:5:flip_flop.i_WE
i_WE => dff_MS:GENFOR:6:flip_flop.i_WE
i_WE => dff_MS:GENFOR:7:flip_flop.i_WE
i_WE => dff_MS:GENFOR:8:flip_flop.i_WE
i_WE => dff_MS:GENFOR:9:flip_flop.i_WE
i_WE => dff_MS:GENFOR:10:flip_flop.i_WE
i_WE => dff_MS:GENFOR:11:flip_flop.i_WE
i_WE => dff_MS:GENFOR:12:flip_flop.i_WE
i_WE => dff_MS:GENFOR:13:flip_flop.i_WE
i_WE => dff_MS:GENFOR:14:flip_flop.i_WE
i_WE => dff_MS:GENFOR:15:flip_flop.i_WE
i_WE => dff_MS:GENFOR:16:flip_flop.i_WE
i_WE => dff_MS:GENFOR:17:flip_flop.i_WE
i_WE => dff_MS:GENFOR:18:flip_flop.i_WE
i_WE => dff_MS:GENFOR:19:flip_flop.i_WE
i_WE => dff_MS:GENFOR:20:flip_flop.i_WE
i_WE => dff_MS:GENFOR:21:flip_flop.i_WE
i_WE => dff_MS:GENFOR:22:flip_flop.i_WE
i_WE => dff_MS:GENFOR:23:flip_flop.i_WE
i_WE => dff_MS:GENFOR:24:flip_flop.i_WE
i_WE => dff_MS:GENFOR:25:flip_flop.i_WE
i_WE => dff_MS:GENFOR:26:flip_flop.i_WE
i_WE => dff_MS:GENFOR:27:flip_flop.i_WE
i_WE => dff_MS:GENFOR:28:flip_flop.i_WE
i_WE => dff_MS:GENFOR:29:flip_flop.i_WE
i_WE => dff_MS:GENFOR:30:flip_flop.i_WE
i_WE => dff_MS:GENFOR:31:flip_flop.i_WE
o_Q[0] <= dff_MS:GENFOR:0:flip_flop.o_Q
o_Q[1] <= dff_MS:GENFOR:1:flip_flop.o_Q
o_Q[2] <= dff_MS:GENFOR:2:flip_flop.o_Q
o_Q[3] <= dff_MS:GENFOR:3:flip_flop.o_Q
o_Q[4] <= dff_MS:GENFOR:4:flip_flop.o_Q
o_Q[5] <= dff_MS:GENFOR:5:flip_flop.o_Q
o_Q[6] <= dff_MS:GENFOR:6:flip_flop.o_Q
o_Q[7] <= dff_MS:GENFOR:7:flip_flop.o_Q
o_Q[8] <= dff_MS:GENFOR:8:flip_flop.o_Q
o_Q[9] <= dff_MS:GENFOR:9:flip_flop.o_Q
o_Q[10] <= dff_MS:GENFOR:10:flip_flop.o_Q
o_Q[11] <= dff_MS:GENFOR:11:flip_flop.o_Q
o_Q[12] <= dff_MS:GENFOR:12:flip_flop.o_Q
o_Q[13] <= dff_MS:GENFOR:13:flip_flop.o_Q
o_Q[14] <= dff_MS:GENFOR:14:flip_flop.o_Q
o_Q[15] <= dff_MS:GENFOR:15:flip_flop.o_Q
o_Q[16] <= dff_MS:GENFOR:16:flip_flop.o_Q
o_Q[17] <= dff_MS:GENFOR:17:flip_flop.o_Q
o_Q[18] <= dff_MS:GENFOR:18:flip_flop.o_Q
o_Q[19] <= dff_MS:GENFOR:19:flip_flop.o_Q
o_Q[20] <= dff_MS:GENFOR:20:flip_flop.o_Q
o_Q[21] <= dff_MS:GENFOR:21:flip_flop.o_Q
o_Q[22] <= dff_MS:GENFOR:22:flip_flop.o_Q
o_Q[23] <= dff_MS:GENFOR:23:flip_flop.o_Q
o_Q[24] <= dff_MS:GENFOR:24:flip_flop.o_Q
o_Q[25] <= dff_MS:GENFOR:25:flip_flop.o_Q
o_Q[26] <= dff_MS:GENFOR:26:flip_flop.o_Q
o_Q[27] <= dff_MS:GENFOR:27:flip_flop.o_Q
o_Q[28] <= dff_MS:GENFOR:28:flip_flop.o_Q
o_Q[29] <= dff_MS:GENFOR:29:flip_flop.o_Q
o_Q[30] <= dff_MS:GENFOR:30:flip_flop.o_Q
o_Q[31] <= dff_MS:GENFOR:31:flip_flop.o_Q


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:0:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:1:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:2:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:3:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:4:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:5:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:6:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:7:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:8:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:9:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:10:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:11:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:12:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:13:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:14:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:15:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:16:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:17:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:18:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:19:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:20:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:21:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:22:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:23:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:24:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:25:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:26:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:27:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:28:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:29:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:30:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:31:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|and2_MS:\generate_registers:15:do_write
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:15:register_32bit
i_CLK => dff_MS:GENFOR:0:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:1:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:2:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:3:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:4:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:5:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:6:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:7:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:8:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:9:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:10:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:11:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:12:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:13:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:14:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:15:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:16:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:17:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:18:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:19:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:20:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:21:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:22:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:23:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:24:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:25:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:26:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:27:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:28:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:29:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:30:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:31:flip_flop.i_CLK
i_RST => dff_MS:GENFOR:0:flip_flop.i_RST
i_RST => dff_MS:GENFOR:1:flip_flop.i_RST
i_RST => dff_MS:GENFOR:2:flip_flop.i_RST
i_RST => dff_MS:GENFOR:3:flip_flop.i_RST
i_RST => dff_MS:GENFOR:4:flip_flop.i_RST
i_RST => dff_MS:GENFOR:5:flip_flop.i_RST
i_RST => dff_MS:GENFOR:6:flip_flop.i_RST
i_RST => dff_MS:GENFOR:7:flip_flop.i_RST
i_RST => dff_MS:GENFOR:8:flip_flop.i_RST
i_RST => dff_MS:GENFOR:9:flip_flop.i_RST
i_RST => dff_MS:GENFOR:10:flip_flop.i_RST
i_RST => dff_MS:GENFOR:11:flip_flop.i_RST
i_RST => dff_MS:GENFOR:12:flip_flop.i_RST
i_RST => dff_MS:GENFOR:13:flip_flop.i_RST
i_RST => dff_MS:GENFOR:14:flip_flop.i_RST
i_RST => dff_MS:GENFOR:15:flip_flop.i_RST
i_RST => dff_MS:GENFOR:16:flip_flop.i_RST
i_RST => dff_MS:GENFOR:17:flip_flop.i_RST
i_RST => dff_MS:GENFOR:18:flip_flop.i_RST
i_RST => dff_MS:GENFOR:19:flip_flop.i_RST
i_RST => dff_MS:GENFOR:20:flip_flop.i_RST
i_RST => dff_MS:GENFOR:21:flip_flop.i_RST
i_RST => dff_MS:GENFOR:22:flip_flop.i_RST
i_RST => dff_MS:GENFOR:23:flip_flop.i_RST
i_RST => dff_MS:GENFOR:24:flip_flop.i_RST
i_RST => dff_MS:GENFOR:25:flip_flop.i_RST
i_RST => dff_MS:GENFOR:26:flip_flop.i_RST
i_RST => dff_MS:GENFOR:27:flip_flop.i_RST
i_RST => dff_MS:GENFOR:28:flip_flop.i_RST
i_RST => dff_MS:GENFOR:29:flip_flop.i_RST
i_RST => dff_MS:GENFOR:30:flip_flop.i_RST
i_RST => dff_MS:GENFOR:31:flip_flop.i_RST
i_WD[0] => dff_MS:GENFOR:0:flip_flop.i_D
i_WD[1] => dff_MS:GENFOR:1:flip_flop.i_D
i_WD[2] => dff_MS:GENFOR:2:flip_flop.i_D
i_WD[3] => dff_MS:GENFOR:3:flip_flop.i_D
i_WD[4] => dff_MS:GENFOR:4:flip_flop.i_D
i_WD[5] => dff_MS:GENFOR:5:flip_flop.i_D
i_WD[6] => dff_MS:GENFOR:6:flip_flop.i_D
i_WD[7] => dff_MS:GENFOR:7:flip_flop.i_D
i_WD[8] => dff_MS:GENFOR:8:flip_flop.i_D
i_WD[9] => dff_MS:GENFOR:9:flip_flop.i_D
i_WD[10] => dff_MS:GENFOR:10:flip_flop.i_D
i_WD[11] => dff_MS:GENFOR:11:flip_flop.i_D
i_WD[12] => dff_MS:GENFOR:12:flip_flop.i_D
i_WD[13] => dff_MS:GENFOR:13:flip_flop.i_D
i_WD[14] => dff_MS:GENFOR:14:flip_flop.i_D
i_WD[15] => dff_MS:GENFOR:15:flip_flop.i_D
i_WD[16] => dff_MS:GENFOR:16:flip_flop.i_D
i_WD[17] => dff_MS:GENFOR:17:flip_flop.i_D
i_WD[18] => dff_MS:GENFOR:18:flip_flop.i_D
i_WD[19] => dff_MS:GENFOR:19:flip_flop.i_D
i_WD[20] => dff_MS:GENFOR:20:flip_flop.i_D
i_WD[21] => dff_MS:GENFOR:21:flip_flop.i_D
i_WD[22] => dff_MS:GENFOR:22:flip_flop.i_D
i_WD[23] => dff_MS:GENFOR:23:flip_flop.i_D
i_WD[24] => dff_MS:GENFOR:24:flip_flop.i_D
i_WD[25] => dff_MS:GENFOR:25:flip_flop.i_D
i_WD[26] => dff_MS:GENFOR:26:flip_flop.i_D
i_WD[27] => dff_MS:GENFOR:27:flip_flop.i_D
i_WD[28] => dff_MS:GENFOR:28:flip_flop.i_D
i_WD[29] => dff_MS:GENFOR:29:flip_flop.i_D
i_WD[30] => dff_MS:GENFOR:30:flip_flop.i_D
i_WD[31] => dff_MS:GENFOR:31:flip_flop.i_D
i_WE => dff_MS:GENFOR:0:flip_flop.i_WE
i_WE => dff_MS:GENFOR:1:flip_flop.i_WE
i_WE => dff_MS:GENFOR:2:flip_flop.i_WE
i_WE => dff_MS:GENFOR:3:flip_flop.i_WE
i_WE => dff_MS:GENFOR:4:flip_flop.i_WE
i_WE => dff_MS:GENFOR:5:flip_flop.i_WE
i_WE => dff_MS:GENFOR:6:flip_flop.i_WE
i_WE => dff_MS:GENFOR:7:flip_flop.i_WE
i_WE => dff_MS:GENFOR:8:flip_flop.i_WE
i_WE => dff_MS:GENFOR:9:flip_flop.i_WE
i_WE => dff_MS:GENFOR:10:flip_flop.i_WE
i_WE => dff_MS:GENFOR:11:flip_flop.i_WE
i_WE => dff_MS:GENFOR:12:flip_flop.i_WE
i_WE => dff_MS:GENFOR:13:flip_flop.i_WE
i_WE => dff_MS:GENFOR:14:flip_flop.i_WE
i_WE => dff_MS:GENFOR:15:flip_flop.i_WE
i_WE => dff_MS:GENFOR:16:flip_flop.i_WE
i_WE => dff_MS:GENFOR:17:flip_flop.i_WE
i_WE => dff_MS:GENFOR:18:flip_flop.i_WE
i_WE => dff_MS:GENFOR:19:flip_flop.i_WE
i_WE => dff_MS:GENFOR:20:flip_flop.i_WE
i_WE => dff_MS:GENFOR:21:flip_flop.i_WE
i_WE => dff_MS:GENFOR:22:flip_flop.i_WE
i_WE => dff_MS:GENFOR:23:flip_flop.i_WE
i_WE => dff_MS:GENFOR:24:flip_flop.i_WE
i_WE => dff_MS:GENFOR:25:flip_flop.i_WE
i_WE => dff_MS:GENFOR:26:flip_flop.i_WE
i_WE => dff_MS:GENFOR:27:flip_flop.i_WE
i_WE => dff_MS:GENFOR:28:flip_flop.i_WE
i_WE => dff_MS:GENFOR:29:flip_flop.i_WE
i_WE => dff_MS:GENFOR:30:flip_flop.i_WE
i_WE => dff_MS:GENFOR:31:flip_flop.i_WE
o_Q[0] <= dff_MS:GENFOR:0:flip_flop.o_Q
o_Q[1] <= dff_MS:GENFOR:1:flip_flop.o_Q
o_Q[2] <= dff_MS:GENFOR:2:flip_flop.o_Q
o_Q[3] <= dff_MS:GENFOR:3:flip_flop.o_Q
o_Q[4] <= dff_MS:GENFOR:4:flip_flop.o_Q
o_Q[5] <= dff_MS:GENFOR:5:flip_flop.o_Q
o_Q[6] <= dff_MS:GENFOR:6:flip_flop.o_Q
o_Q[7] <= dff_MS:GENFOR:7:flip_flop.o_Q
o_Q[8] <= dff_MS:GENFOR:8:flip_flop.o_Q
o_Q[9] <= dff_MS:GENFOR:9:flip_flop.o_Q
o_Q[10] <= dff_MS:GENFOR:10:flip_flop.o_Q
o_Q[11] <= dff_MS:GENFOR:11:flip_flop.o_Q
o_Q[12] <= dff_MS:GENFOR:12:flip_flop.o_Q
o_Q[13] <= dff_MS:GENFOR:13:flip_flop.o_Q
o_Q[14] <= dff_MS:GENFOR:14:flip_flop.o_Q
o_Q[15] <= dff_MS:GENFOR:15:flip_flop.o_Q
o_Q[16] <= dff_MS:GENFOR:16:flip_flop.o_Q
o_Q[17] <= dff_MS:GENFOR:17:flip_flop.o_Q
o_Q[18] <= dff_MS:GENFOR:18:flip_flop.o_Q
o_Q[19] <= dff_MS:GENFOR:19:flip_flop.o_Q
o_Q[20] <= dff_MS:GENFOR:20:flip_flop.o_Q
o_Q[21] <= dff_MS:GENFOR:21:flip_flop.o_Q
o_Q[22] <= dff_MS:GENFOR:22:flip_flop.o_Q
o_Q[23] <= dff_MS:GENFOR:23:flip_flop.o_Q
o_Q[24] <= dff_MS:GENFOR:24:flip_flop.o_Q
o_Q[25] <= dff_MS:GENFOR:25:flip_flop.o_Q
o_Q[26] <= dff_MS:GENFOR:26:flip_flop.o_Q
o_Q[27] <= dff_MS:GENFOR:27:flip_flop.o_Q
o_Q[28] <= dff_MS:GENFOR:28:flip_flop.o_Q
o_Q[29] <= dff_MS:GENFOR:29:flip_flop.o_Q
o_Q[30] <= dff_MS:GENFOR:30:flip_flop.o_Q
o_Q[31] <= dff_MS:GENFOR:31:flip_flop.o_Q


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:15:register_32bit|dff_MS:\GENFOR:0:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:15:register_32bit|dff_MS:\GENFOR:1:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:15:register_32bit|dff_MS:\GENFOR:2:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:15:register_32bit|dff_MS:\GENFOR:3:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:15:register_32bit|dff_MS:\GENFOR:4:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:15:register_32bit|dff_MS:\GENFOR:5:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:15:register_32bit|dff_MS:\GENFOR:6:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:15:register_32bit|dff_MS:\GENFOR:7:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:15:register_32bit|dff_MS:\GENFOR:8:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:15:register_32bit|dff_MS:\GENFOR:9:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:15:register_32bit|dff_MS:\GENFOR:10:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:15:register_32bit|dff_MS:\GENFOR:11:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:15:register_32bit|dff_MS:\GENFOR:12:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:15:register_32bit|dff_MS:\GENFOR:13:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:15:register_32bit|dff_MS:\GENFOR:14:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:15:register_32bit|dff_MS:\GENFOR:15:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:15:register_32bit|dff_MS:\GENFOR:16:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:15:register_32bit|dff_MS:\GENFOR:17:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:15:register_32bit|dff_MS:\GENFOR:18:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:15:register_32bit|dff_MS:\GENFOR:19:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:15:register_32bit|dff_MS:\GENFOR:20:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:15:register_32bit|dff_MS:\GENFOR:21:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:15:register_32bit|dff_MS:\GENFOR:22:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:15:register_32bit|dff_MS:\GENFOR:23:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:15:register_32bit|dff_MS:\GENFOR:24:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:15:register_32bit|dff_MS:\GENFOR:25:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:15:register_32bit|dff_MS:\GENFOR:26:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:15:register_32bit|dff_MS:\GENFOR:27:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:15:register_32bit|dff_MS:\GENFOR:28:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:15:register_32bit|dff_MS:\GENFOR:29:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:15:register_32bit|dff_MS:\GENFOR:30:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:15:register_32bit|dff_MS:\GENFOR:31:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|and2_MS:\generate_registers:16:do_write
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:16:register_32bit
i_CLK => dff_MS:GENFOR:0:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:1:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:2:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:3:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:4:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:5:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:6:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:7:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:8:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:9:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:10:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:11:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:12:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:13:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:14:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:15:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:16:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:17:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:18:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:19:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:20:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:21:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:22:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:23:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:24:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:25:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:26:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:27:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:28:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:29:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:30:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:31:flip_flop.i_CLK
i_RST => dff_MS:GENFOR:0:flip_flop.i_RST
i_RST => dff_MS:GENFOR:1:flip_flop.i_RST
i_RST => dff_MS:GENFOR:2:flip_flop.i_RST
i_RST => dff_MS:GENFOR:3:flip_flop.i_RST
i_RST => dff_MS:GENFOR:4:flip_flop.i_RST
i_RST => dff_MS:GENFOR:5:flip_flop.i_RST
i_RST => dff_MS:GENFOR:6:flip_flop.i_RST
i_RST => dff_MS:GENFOR:7:flip_flop.i_RST
i_RST => dff_MS:GENFOR:8:flip_flop.i_RST
i_RST => dff_MS:GENFOR:9:flip_flop.i_RST
i_RST => dff_MS:GENFOR:10:flip_flop.i_RST
i_RST => dff_MS:GENFOR:11:flip_flop.i_RST
i_RST => dff_MS:GENFOR:12:flip_flop.i_RST
i_RST => dff_MS:GENFOR:13:flip_flop.i_RST
i_RST => dff_MS:GENFOR:14:flip_flop.i_RST
i_RST => dff_MS:GENFOR:15:flip_flop.i_RST
i_RST => dff_MS:GENFOR:16:flip_flop.i_RST
i_RST => dff_MS:GENFOR:17:flip_flop.i_RST
i_RST => dff_MS:GENFOR:18:flip_flop.i_RST
i_RST => dff_MS:GENFOR:19:flip_flop.i_RST
i_RST => dff_MS:GENFOR:20:flip_flop.i_RST
i_RST => dff_MS:GENFOR:21:flip_flop.i_RST
i_RST => dff_MS:GENFOR:22:flip_flop.i_RST
i_RST => dff_MS:GENFOR:23:flip_flop.i_RST
i_RST => dff_MS:GENFOR:24:flip_flop.i_RST
i_RST => dff_MS:GENFOR:25:flip_flop.i_RST
i_RST => dff_MS:GENFOR:26:flip_flop.i_RST
i_RST => dff_MS:GENFOR:27:flip_flop.i_RST
i_RST => dff_MS:GENFOR:28:flip_flop.i_RST
i_RST => dff_MS:GENFOR:29:flip_flop.i_RST
i_RST => dff_MS:GENFOR:30:flip_flop.i_RST
i_RST => dff_MS:GENFOR:31:flip_flop.i_RST
i_WD[0] => dff_MS:GENFOR:0:flip_flop.i_D
i_WD[1] => dff_MS:GENFOR:1:flip_flop.i_D
i_WD[2] => dff_MS:GENFOR:2:flip_flop.i_D
i_WD[3] => dff_MS:GENFOR:3:flip_flop.i_D
i_WD[4] => dff_MS:GENFOR:4:flip_flop.i_D
i_WD[5] => dff_MS:GENFOR:5:flip_flop.i_D
i_WD[6] => dff_MS:GENFOR:6:flip_flop.i_D
i_WD[7] => dff_MS:GENFOR:7:flip_flop.i_D
i_WD[8] => dff_MS:GENFOR:8:flip_flop.i_D
i_WD[9] => dff_MS:GENFOR:9:flip_flop.i_D
i_WD[10] => dff_MS:GENFOR:10:flip_flop.i_D
i_WD[11] => dff_MS:GENFOR:11:flip_flop.i_D
i_WD[12] => dff_MS:GENFOR:12:flip_flop.i_D
i_WD[13] => dff_MS:GENFOR:13:flip_flop.i_D
i_WD[14] => dff_MS:GENFOR:14:flip_flop.i_D
i_WD[15] => dff_MS:GENFOR:15:flip_flop.i_D
i_WD[16] => dff_MS:GENFOR:16:flip_flop.i_D
i_WD[17] => dff_MS:GENFOR:17:flip_flop.i_D
i_WD[18] => dff_MS:GENFOR:18:flip_flop.i_D
i_WD[19] => dff_MS:GENFOR:19:flip_flop.i_D
i_WD[20] => dff_MS:GENFOR:20:flip_flop.i_D
i_WD[21] => dff_MS:GENFOR:21:flip_flop.i_D
i_WD[22] => dff_MS:GENFOR:22:flip_flop.i_D
i_WD[23] => dff_MS:GENFOR:23:flip_flop.i_D
i_WD[24] => dff_MS:GENFOR:24:flip_flop.i_D
i_WD[25] => dff_MS:GENFOR:25:flip_flop.i_D
i_WD[26] => dff_MS:GENFOR:26:flip_flop.i_D
i_WD[27] => dff_MS:GENFOR:27:flip_flop.i_D
i_WD[28] => dff_MS:GENFOR:28:flip_flop.i_D
i_WD[29] => dff_MS:GENFOR:29:flip_flop.i_D
i_WD[30] => dff_MS:GENFOR:30:flip_flop.i_D
i_WD[31] => dff_MS:GENFOR:31:flip_flop.i_D
i_WE => dff_MS:GENFOR:0:flip_flop.i_WE
i_WE => dff_MS:GENFOR:1:flip_flop.i_WE
i_WE => dff_MS:GENFOR:2:flip_flop.i_WE
i_WE => dff_MS:GENFOR:3:flip_flop.i_WE
i_WE => dff_MS:GENFOR:4:flip_flop.i_WE
i_WE => dff_MS:GENFOR:5:flip_flop.i_WE
i_WE => dff_MS:GENFOR:6:flip_flop.i_WE
i_WE => dff_MS:GENFOR:7:flip_flop.i_WE
i_WE => dff_MS:GENFOR:8:flip_flop.i_WE
i_WE => dff_MS:GENFOR:9:flip_flop.i_WE
i_WE => dff_MS:GENFOR:10:flip_flop.i_WE
i_WE => dff_MS:GENFOR:11:flip_flop.i_WE
i_WE => dff_MS:GENFOR:12:flip_flop.i_WE
i_WE => dff_MS:GENFOR:13:flip_flop.i_WE
i_WE => dff_MS:GENFOR:14:flip_flop.i_WE
i_WE => dff_MS:GENFOR:15:flip_flop.i_WE
i_WE => dff_MS:GENFOR:16:flip_flop.i_WE
i_WE => dff_MS:GENFOR:17:flip_flop.i_WE
i_WE => dff_MS:GENFOR:18:flip_flop.i_WE
i_WE => dff_MS:GENFOR:19:flip_flop.i_WE
i_WE => dff_MS:GENFOR:20:flip_flop.i_WE
i_WE => dff_MS:GENFOR:21:flip_flop.i_WE
i_WE => dff_MS:GENFOR:22:flip_flop.i_WE
i_WE => dff_MS:GENFOR:23:flip_flop.i_WE
i_WE => dff_MS:GENFOR:24:flip_flop.i_WE
i_WE => dff_MS:GENFOR:25:flip_flop.i_WE
i_WE => dff_MS:GENFOR:26:flip_flop.i_WE
i_WE => dff_MS:GENFOR:27:flip_flop.i_WE
i_WE => dff_MS:GENFOR:28:flip_flop.i_WE
i_WE => dff_MS:GENFOR:29:flip_flop.i_WE
i_WE => dff_MS:GENFOR:30:flip_flop.i_WE
i_WE => dff_MS:GENFOR:31:flip_flop.i_WE
o_Q[0] <= dff_MS:GENFOR:0:flip_flop.o_Q
o_Q[1] <= dff_MS:GENFOR:1:flip_flop.o_Q
o_Q[2] <= dff_MS:GENFOR:2:flip_flop.o_Q
o_Q[3] <= dff_MS:GENFOR:3:flip_flop.o_Q
o_Q[4] <= dff_MS:GENFOR:4:flip_flop.o_Q
o_Q[5] <= dff_MS:GENFOR:5:flip_flop.o_Q
o_Q[6] <= dff_MS:GENFOR:6:flip_flop.o_Q
o_Q[7] <= dff_MS:GENFOR:7:flip_flop.o_Q
o_Q[8] <= dff_MS:GENFOR:8:flip_flop.o_Q
o_Q[9] <= dff_MS:GENFOR:9:flip_flop.o_Q
o_Q[10] <= dff_MS:GENFOR:10:flip_flop.o_Q
o_Q[11] <= dff_MS:GENFOR:11:flip_flop.o_Q
o_Q[12] <= dff_MS:GENFOR:12:flip_flop.o_Q
o_Q[13] <= dff_MS:GENFOR:13:flip_flop.o_Q
o_Q[14] <= dff_MS:GENFOR:14:flip_flop.o_Q
o_Q[15] <= dff_MS:GENFOR:15:flip_flop.o_Q
o_Q[16] <= dff_MS:GENFOR:16:flip_flop.o_Q
o_Q[17] <= dff_MS:GENFOR:17:flip_flop.o_Q
o_Q[18] <= dff_MS:GENFOR:18:flip_flop.o_Q
o_Q[19] <= dff_MS:GENFOR:19:flip_flop.o_Q
o_Q[20] <= dff_MS:GENFOR:20:flip_flop.o_Q
o_Q[21] <= dff_MS:GENFOR:21:flip_flop.o_Q
o_Q[22] <= dff_MS:GENFOR:22:flip_flop.o_Q
o_Q[23] <= dff_MS:GENFOR:23:flip_flop.o_Q
o_Q[24] <= dff_MS:GENFOR:24:flip_flop.o_Q
o_Q[25] <= dff_MS:GENFOR:25:flip_flop.o_Q
o_Q[26] <= dff_MS:GENFOR:26:flip_flop.o_Q
o_Q[27] <= dff_MS:GENFOR:27:flip_flop.o_Q
o_Q[28] <= dff_MS:GENFOR:28:flip_flop.o_Q
o_Q[29] <= dff_MS:GENFOR:29:flip_flop.o_Q
o_Q[30] <= dff_MS:GENFOR:30:flip_flop.o_Q
o_Q[31] <= dff_MS:GENFOR:31:flip_flop.o_Q


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:16:register_32bit|dff_MS:\GENFOR:0:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:16:register_32bit|dff_MS:\GENFOR:1:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:16:register_32bit|dff_MS:\GENFOR:2:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:16:register_32bit|dff_MS:\GENFOR:3:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:16:register_32bit|dff_MS:\GENFOR:4:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:16:register_32bit|dff_MS:\GENFOR:5:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:16:register_32bit|dff_MS:\GENFOR:6:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:16:register_32bit|dff_MS:\GENFOR:7:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:16:register_32bit|dff_MS:\GENFOR:8:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:16:register_32bit|dff_MS:\GENFOR:9:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:16:register_32bit|dff_MS:\GENFOR:10:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:16:register_32bit|dff_MS:\GENFOR:11:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:16:register_32bit|dff_MS:\GENFOR:12:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:16:register_32bit|dff_MS:\GENFOR:13:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:16:register_32bit|dff_MS:\GENFOR:14:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:16:register_32bit|dff_MS:\GENFOR:15:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:16:register_32bit|dff_MS:\GENFOR:16:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:16:register_32bit|dff_MS:\GENFOR:17:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:16:register_32bit|dff_MS:\GENFOR:18:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:16:register_32bit|dff_MS:\GENFOR:19:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:16:register_32bit|dff_MS:\GENFOR:20:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:16:register_32bit|dff_MS:\GENFOR:21:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:16:register_32bit|dff_MS:\GENFOR:22:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:16:register_32bit|dff_MS:\GENFOR:23:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:16:register_32bit|dff_MS:\GENFOR:24:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:16:register_32bit|dff_MS:\GENFOR:25:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:16:register_32bit|dff_MS:\GENFOR:26:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:16:register_32bit|dff_MS:\GENFOR:27:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:16:register_32bit|dff_MS:\GENFOR:28:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:16:register_32bit|dff_MS:\GENFOR:29:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:16:register_32bit|dff_MS:\GENFOR:30:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:16:register_32bit|dff_MS:\GENFOR:31:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|and2_MS:\generate_registers:17:do_write
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:17:register_32bit
i_CLK => dff_MS:GENFOR:0:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:1:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:2:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:3:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:4:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:5:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:6:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:7:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:8:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:9:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:10:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:11:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:12:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:13:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:14:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:15:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:16:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:17:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:18:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:19:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:20:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:21:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:22:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:23:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:24:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:25:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:26:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:27:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:28:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:29:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:30:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:31:flip_flop.i_CLK
i_RST => dff_MS:GENFOR:0:flip_flop.i_RST
i_RST => dff_MS:GENFOR:1:flip_flop.i_RST
i_RST => dff_MS:GENFOR:2:flip_flop.i_RST
i_RST => dff_MS:GENFOR:3:flip_flop.i_RST
i_RST => dff_MS:GENFOR:4:flip_flop.i_RST
i_RST => dff_MS:GENFOR:5:flip_flop.i_RST
i_RST => dff_MS:GENFOR:6:flip_flop.i_RST
i_RST => dff_MS:GENFOR:7:flip_flop.i_RST
i_RST => dff_MS:GENFOR:8:flip_flop.i_RST
i_RST => dff_MS:GENFOR:9:flip_flop.i_RST
i_RST => dff_MS:GENFOR:10:flip_flop.i_RST
i_RST => dff_MS:GENFOR:11:flip_flop.i_RST
i_RST => dff_MS:GENFOR:12:flip_flop.i_RST
i_RST => dff_MS:GENFOR:13:flip_flop.i_RST
i_RST => dff_MS:GENFOR:14:flip_flop.i_RST
i_RST => dff_MS:GENFOR:15:flip_flop.i_RST
i_RST => dff_MS:GENFOR:16:flip_flop.i_RST
i_RST => dff_MS:GENFOR:17:flip_flop.i_RST
i_RST => dff_MS:GENFOR:18:flip_flop.i_RST
i_RST => dff_MS:GENFOR:19:flip_flop.i_RST
i_RST => dff_MS:GENFOR:20:flip_flop.i_RST
i_RST => dff_MS:GENFOR:21:flip_flop.i_RST
i_RST => dff_MS:GENFOR:22:flip_flop.i_RST
i_RST => dff_MS:GENFOR:23:flip_flop.i_RST
i_RST => dff_MS:GENFOR:24:flip_flop.i_RST
i_RST => dff_MS:GENFOR:25:flip_flop.i_RST
i_RST => dff_MS:GENFOR:26:flip_flop.i_RST
i_RST => dff_MS:GENFOR:27:flip_flop.i_RST
i_RST => dff_MS:GENFOR:28:flip_flop.i_RST
i_RST => dff_MS:GENFOR:29:flip_flop.i_RST
i_RST => dff_MS:GENFOR:30:flip_flop.i_RST
i_RST => dff_MS:GENFOR:31:flip_flop.i_RST
i_WD[0] => dff_MS:GENFOR:0:flip_flop.i_D
i_WD[1] => dff_MS:GENFOR:1:flip_flop.i_D
i_WD[2] => dff_MS:GENFOR:2:flip_flop.i_D
i_WD[3] => dff_MS:GENFOR:3:flip_flop.i_D
i_WD[4] => dff_MS:GENFOR:4:flip_flop.i_D
i_WD[5] => dff_MS:GENFOR:5:flip_flop.i_D
i_WD[6] => dff_MS:GENFOR:6:flip_flop.i_D
i_WD[7] => dff_MS:GENFOR:7:flip_flop.i_D
i_WD[8] => dff_MS:GENFOR:8:flip_flop.i_D
i_WD[9] => dff_MS:GENFOR:9:flip_flop.i_D
i_WD[10] => dff_MS:GENFOR:10:flip_flop.i_D
i_WD[11] => dff_MS:GENFOR:11:flip_flop.i_D
i_WD[12] => dff_MS:GENFOR:12:flip_flop.i_D
i_WD[13] => dff_MS:GENFOR:13:flip_flop.i_D
i_WD[14] => dff_MS:GENFOR:14:flip_flop.i_D
i_WD[15] => dff_MS:GENFOR:15:flip_flop.i_D
i_WD[16] => dff_MS:GENFOR:16:flip_flop.i_D
i_WD[17] => dff_MS:GENFOR:17:flip_flop.i_D
i_WD[18] => dff_MS:GENFOR:18:flip_flop.i_D
i_WD[19] => dff_MS:GENFOR:19:flip_flop.i_D
i_WD[20] => dff_MS:GENFOR:20:flip_flop.i_D
i_WD[21] => dff_MS:GENFOR:21:flip_flop.i_D
i_WD[22] => dff_MS:GENFOR:22:flip_flop.i_D
i_WD[23] => dff_MS:GENFOR:23:flip_flop.i_D
i_WD[24] => dff_MS:GENFOR:24:flip_flop.i_D
i_WD[25] => dff_MS:GENFOR:25:flip_flop.i_D
i_WD[26] => dff_MS:GENFOR:26:flip_flop.i_D
i_WD[27] => dff_MS:GENFOR:27:flip_flop.i_D
i_WD[28] => dff_MS:GENFOR:28:flip_flop.i_D
i_WD[29] => dff_MS:GENFOR:29:flip_flop.i_D
i_WD[30] => dff_MS:GENFOR:30:flip_flop.i_D
i_WD[31] => dff_MS:GENFOR:31:flip_flop.i_D
i_WE => dff_MS:GENFOR:0:flip_flop.i_WE
i_WE => dff_MS:GENFOR:1:flip_flop.i_WE
i_WE => dff_MS:GENFOR:2:flip_flop.i_WE
i_WE => dff_MS:GENFOR:3:flip_flop.i_WE
i_WE => dff_MS:GENFOR:4:flip_flop.i_WE
i_WE => dff_MS:GENFOR:5:flip_flop.i_WE
i_WE => dff_MS:GENFOR:6:flip_flop.i_WE
i_WE => dff_MS:GENFOR:7:flip_flop.i_WE
i_WE => dff_MS:GENFOR:8:flip_flop.i_WE
i_WE => dff_MS:GENFOR:9:flip_flop.i_WE
i_WE => dff_MS:GENFOR:10:flip_flop.i_WE
i_WE => dff_MS:GENFOR:11:flip_flop.i_WE
i_WE => dff_MS:GENFOR:12:flip_flop.i_WE
i_WE => dff_MS:GENFOR:13:flip_flop.i_WE
i_WE => dff_MS:GENFOR:14:flip_flop.i_WE
i_WE => dff_MS:GENFOR:15:flip_flop.i_WE
i_WE => dff_MS:GENFOR:16:flip_flop.i_WE
i_WE => dff_MS:GENFOR:17:flip_flop.i_WE
i_WE => dff_MS:GENFOR:18:flip_flop.i_WE
i_WE => dff_MS:GENFOR:19:flip_flop.i_WE
i_WE => dff_MS:GENFOR:20:flip_flop.i_WE
i_WE => dff_MS:GENFOR:21:flip_flop.i_WE
i_WE => dff_MS:GENFOR:22:flip_flop.i_WE
i_WE => dff_MS:GENFOR:23:flip_flop.i_WE
i_WE => dff_MS:GENFOR:24:flip_flop.i_WE
i_WE => dff_MS:GENFOR:25:flip_flop.i_WE
i_WE => dff_MS:GENFOR:26:flip_flop.i_WE
i_WE => dff_MS:GENFOR:27:flip_flop.i_WE
i_WE => dff_MS:GENFOR:28:flip_flop.i_WE
i_WE => dff_MS:GENFOR:29:flip_flop.i_WE
i_WE => dff_MS:GENFOR:30:flip_flop.i_WE
i_WE => dff_MS:GENFOR:31:flip_flop.i_WE
o_Q[0] <= dff_MS:GENFOR:0:flip_flop.o_Q
o_Q[1] <= dff_MS:GENFOR:1:flip_flop.o_Q
o_Q[2] <= dff_MS:GENFOR:2:flip_flop.o_Q
o_Q[3] <= dff_MS:GENFOR:3:flip_flop.o_Q
o_Q[4] <= dff_MS:GENFOR:4:flip_flop.o_Q
o_Q[5] <= dff_MS:GENFOR:5:flip_flop.o_Q
o_Q[6] <= dff_MS:GENFOR:6:flip_flop.o_Q
o_Q[7] <= dff_MS:GENFOR:7:flip_flop.o_Q
o_Q[8] <= dff_MS:GENFOR:8:flip_flop.o_Q
o_Q[9] <= dff_MS:GENFOR:9:flip_flop.o_Q
o_Q[10] <= dff_MS:GENFOR:10:flip_flop.o_Q
o_Q[11] <= dff_MS:GENFOR:11:flip_flop.o_Q
o_Q[12] <= dff_MS:GENFOR:12:flip_flop.o_Q
o_Q[13] <= dff_MS:GENFOR:13:flip_flop.o_Q
o_Q[14] <= dff_MS:GENFOR:14:flip_flop.o_Q
o_Q[15] <= dff_MS:GENFOR:15:flip_flop.o_Q
o_Q[16] <= dff_MS:GENFOR:16:flip_flop.o_Q
o_Q[17] <= dff_MS:GENFOR:17:flip_flop.o_Q
o_Q[18] <= dff_MS:GENFOR:18:flip_flop.o_Q
o_Q[19] <= dff_MS:GENFOR:19:flip_flop.o_Q
o_Q[20] <= dff_MS:GENFOR:20:flip_flop.o_Q
o_Q[21] <= dff_MS:GENFOR:21:flip_flop.o_Q
o_Q[22] <= dff_MS:GENFOR:22:flip_flop.o_Q
o_Q[23] <= dff_MS:GENFOR:23:flip_flop.o_Q
o_Q[24] <= dff_MS:GENFOR:24:flip_flop.o_Q
o_Q[25] <= dff_MS:GENFOR:25:flip_flop.o_Q
o_Q[26] <= dff_MS:GENFOR:26:flip_flop.o_Q
o_Q[27] <= dff_MS:GENFOR:27:flip_flop.o_Q
o_Q[28] <= dff_MS:GENFOR:28:flip_flop.o_Q
o_Q[29] <= dff_MS:GENFOR:29:flip_flop.o_Q
o_Q[30] <= dff_MS:GENFOR:30:flip_flop.o_Q
o_Q[31] <= dff_MS:GENFOR:31:flip_flop.o_Q


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:17:register_32bit|dff_MS:\GENFOR:0:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:17:register_32bit|dff_MS:\GENFOR:1:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:17:register_32bit|dff_MS:\GENFOR:2:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:17:register_32bit|dff_MS:\GENFOR:3:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:17:register_32bit|dff_MS:\GENFOR:4:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:17:register_32bit|dff_MS:\GENFOR:5:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:17:register_32bit|dff_MS:\GENFOR:6:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:17:register_32bit|dff_MS:\GENFOR:7:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:17:register_32bit|dff_MS:\GENFOR:8:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:17:register_32bit|dff_MS:\GENFOR:9:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:17:register_32bit|dff_MS:\GENFOR:10:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:17:register_32bit|dff_MS:\GENFOR:11:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:17:register_32bit|dff_MS:\GENFOR:12:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:17:register_32bit|dff_MS:\GENFOR:13:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:17:register_32bit|dff_MS:\GENFOR:14:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:17:register_32bit|dff_MS:\GENFOR:15:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:17:register_32bit|dff_MS:\GENFOR:16:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:17:register_32bit|dff_MS:\GENFOR:17:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:17:register_32bit|dff_MS:\GENFOR:18:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:17:register_32bit|dff_MS:\GENFOR:19:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:17:register_32bit|dff_MS:\GENFOR:20:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:17:register_32bit|dff_MS:\GENFOR:21:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:17:register_32bit|dff_MS:\GENFOR:22:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:17:register_32bit|dff_MS:\GENFOR:23:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:17:register_32bit|dff_MS:\GENFOR:24:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:17:register_32bit|dff_MS:\GENFOR:25:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:17:register_32bit|dff_MS:\GENFOR:26:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:17:register_32bit|dff_MS:\GENFOR:27:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:17:register_32bit|dff_MS:\GENFOR:28:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:17:register_32bit|dff_MS:\GENFOR:29:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:17:register_32bit|dff_MS:\GENFOR:30:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:17:register_32bit|dff_MS:\GENFOR:31:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|and2_MS:\generate_registers:18:do_write
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:18:register_32bit
i_CLK => dff_MS:GENFOR:0:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:1:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:2:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:3:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:4:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:5:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:6:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:7:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:8:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:9:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:10:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:11:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:12:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:13:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:14:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:15:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:16:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:17:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:18:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:19:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:20:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:21:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:22:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:23:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:24:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:25:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:26:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:27:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:28:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:29:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:30:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:31:flip_flop.i_CLK
i_RST => dff_MS:GENFOR:0:flip_flop.i_RST
i_RST => dff_MS:GENFOR:1:flip_flop.i_RST
i_RST => dff_MS:GENFOR:2:flip_flop.i_RST
i_RST => dff_MS:GENFOR:3:flip_flop.i_RST
i_RST => dff_MS:GENFOR:4:flip_flop.i_RST
i_RST => dff_MS:GENFOR:5:flip_flop.i_RST
i_RST => dff_MS:GENFOR:6:flip_flop.i_RST
i_RST => dff_MS:GENFOR:7:flip_flop.i_RST
i_RST => dff_MS:GENFOR:8:flip_flop.i_RST
i_RST => dff_MS:GENFOR:9:flip_flop.i_RST
i_RST => dff_MS:GENFOR:10:flip_flop.i_RST
i_RST => dff_MS:GENFOR:11:flip_flop.i_RST
i_RST => dff_MS:GENFOR:12:flip_flop.i_RST
i_RST => dff_MS:GENFOR:13:flip_flop.i_RST
i_RST => dff_MS:GENFOR:14:flip_flop.i_RST
i_RST => dff_MS:GENFOR:15:flip_flop.i_RST
i_RST => dff_MS:GENFOR:16:flip_flop.i_RST
i_RST => dff_MS:GENFOR:17:flip_flop.i_RST
i_RST => dff_MS:GENFOR:18:flip_flop.i_RST
i_RST => dff_MS:GENFOR:19:flip_flop.i_RST
i_RST => dff_MS:GENFOR:20:flip_flop.i_RST
i_RST => dff_MS:GENFOR:21:flip_flop.i_RST
i_RST => dff_MS:GENFOR:22:flip_flop.i_RST
i_RST => dff_MS:GENFOR:23:flip_flop.i_RST
i_RST => dff_MS:GENFOR:24:flip_flop.i_RST
i_RST => dff_MS:GENFOR:25:flip_flop.i_RST
i_RST => dff_MS:GENFOR:26:flip_flop.i_RST
i_RST => dff_MS:GENFOR:27:flip_flop.i_RST
i_RST => dff_MS:GENFOR:28:flip_flop.i_RST
i_RST => dff_MS:GENFOR:29:flip_flop.i_RST
i_RST => dff_MS:GENFOR:30:flip_flop.i_RST
i_RST => dff_MS:GENFOR:31:flip_flop.i_RST
i_WD[0] => dff_MS:GENFOR:0:flip_flop.i_D
i_WD[1] => dff_MS:GENFOR:1:flip_flop.i_D
i_WD[2] => dff_MS:GENFOR:2:flip_flop.i_D
i_WD[3] => dff_MS:GENFOR:3:flip_flop.i_D
i_WD[4] => dff_MS:GENFOR:4:flip_flop.i_D
i_WD[5] => dff_MS:GENFOR:5:flip_flop.i_D
i_WD[6] => dff_MS:GENFOR:6:flip_flop.i_D
i_WD[7] => dff_MS:GENFOR:7:flip_flop.i_D
i_WD[8] => dff_MS:GENFOR:8:flip_flop.i_D
i_WD[9] => dff_MS:GENFOR:9:flip_flop.i_D
i_WD[10] => dff_MS:GENFOR:10:flip_flop.i_D
i_WD[11] => dff_MS:GENFOR:11:flip_flop.i_D
i_WD[12] => dff_MS:GENFOR:12:flip_flop.i_D
i_WD[13] => dff_MS:GENFOR:13:flip_flop.i_D
i_WD[14] => dff_MS:GENFOR:14:flip_flop.i_D
i_WD[15] => dff_MS:GENFOR:15:flip_flop.i_D
i_WD[16] => dff_MS:GENFOR:16:flip_flop.i_D
i_WD[17] => dff_MS:GENFOR:17:flip_flop.i_D
i_WD[18] => dff_MS:GENFOR:18:flip_flop.i_D
i_WD[19] => dff_MS:GENFOR:19:flip_flop.i_D
i_WD[20] => dff_MS:GENFOR:20:flip_flop.i_D
i_WD[21] => dff_MS:GENFOR:21:flip_flop.i_D
i_WD[22] => dff_MS:GENFOR:22:flip_flop.i_D
i_WD[23] => dff_MS:GENFOR:23:flip_flop.i_D
i_WD[24] => dff_MS:GENFOR:24:flip_flop.i_D
i_WD[25] => dff_MS:GENFOR:25:flip_flop.i_D
i_WD[26] => dff_MS:GENFOR:26:flip_flop.i_D
i_WD[27] => dff_MS:GENFOR:27:flip_flop.i_D
i_WD[28] => dff_MS:GENFOR:28:flip_flop.i_D
i_WD[29] => dff_MS:GENFOR:29:flip_flop.i_D
i_WD[30] => dff_MS:GENFOR:30:flip_flop.i_D
i_WD[31] => dff_MS:GENFOR:31:flip_flop.i_D
i_WE => dff_MS:GENFOR:0:flip_flop.i_WE
i_WE => dff_MS:GENFOR:1:flip_flop.i_WE
i_WE => dff_MS:GENFOR:2:flip_flop.i_WE
i_WE => dff_MS:GENFOR:3:flip_flop.i_WE
i_WE => dff_MS:GENFOR:4:flip_flop.i_WE
i_WE => dff_MS:GENFOR:5:flip_flop.i_WE
i_WE => dff_MS:GENFOR:6:flip_flop.i_WE
i_WE => dff_MS:GENFOR:7:flip_flop.i_WE
i_WE => dff_MS:GENFOR:8:flip_flop.i_WE
i_WE => dff_MS:GENFOR:9:flip_flop.i_WE
i_WE => dff_MS:GENFOR:10:flip_flop.i_WE
i_WE => dff_MS:GENFOR:11:flip_flop.i_WE
i_WE => dff_MS:GENFOR:12:flip_flop.i_WE
i_WE => dff_MS:GENFOR:13:flip_flop.i_WE
i_WE => dff_MS:GENFOR:14:flip_flop.i_WE
i_WE => dff_MS:GENFOR:15:flip_flop.i_WE
i_WE => dff_MS:GENFOR:16:flip_flop.i_WE
i_WE => dff_MS:GENFOR:17:flip_flop.i_WE
i_WE => dff_MS:GENFOR:18:flip_flop.i_WE
i_WE => dff_MS:GENFOR:19:flip_flop.i_WE
i_WE => dff_MS:GENFOR:20:flip_flop.i_WE
i_WE => dff_MS:GENFOR:21:flip_flop.i_WE
i_WE => dff_MS:GENFOR:22:flip_flop.i_WE
i_WE => dff_MS:GENFOR:23:flip_flop.i_WE
i_WE => dff_MS:GENFOR:24:flip_flop.i_WE
i_WE => dff_MS:GENFOR:25:flip_flop.i_WE
i_WE => dff_MS:GENFOR:26:flip_flop.i_WE
i_WE => dff_MS:GENFOR:27:flip_flop.i_WE
i_WE => dff_MS:GENFOR:28:flip_flop.i_WE
i_WE => dff_MS:GENFOR:29:flip_flop.i_WE
i_WE => dff_MS:GENFOR:30:flip_flop.i_WE
i_WE => dff_MS:GENFOR:31:flip_flop.i_WE
o_Q[0] <= dff_MS:GENFOR:0:flip_flop.o_Q
o_Q[1] <= dff_MS:GENFOR:1:flip_flop.o_Q
o_Q[2] <= dff_MS:GENFOR:2:flip_flop.o_Q
o_Q[3] <= dff_MS:GENFOR:3:flip_flop.o_Q
o_Q[4] <= dff_MS:GENFOR:4:flip_flop.o_Q
o_Q[5] <= dff_MS:GENFOR:5:flip_flop.o_Q
o_Q[6] <= dff_MS:GENFOR:6:flip_flop.o_Q
o_Q[7] <= dff_MS:GENFOR:7:flip_flop.o_Q
o_Q[8] <= dff_MS:GENFOR:8:flip_flop.o_Q
o_Q[9] <= dff_MS:GENFOR:9:flip_flop.o_Q
o_Q[10] <= dff_MS:GENFOR:10:flip_flop.o_Q
o_Q[11] <= dff_MS:GENFOR:11:flip_flop.o_Q
o_Q[12] <= dff_MS:GENFOR:12:flip_flop.o_Q
o_Q[13] <= dff_MS:GENFOR:13:flip_flop.o_Q
o_Q[14] <= dff_MS:GENFOR:14:flip_flop.o_Q
o_Q[15] <= dff_MS:GENFOR:15:flip_flop.o_Q
o_Q[16] <= dff_MS:GENFOR:16:flip_flop.o_Q
o_Q[17] <= dff_MS:GENFOR:17:flip_flop.o_Q
o_Q[18] <= dff_MS:GENFOR:18:flip_flop.o_Q
o_Q[19] <= dff_MS:GENFOR:19:flip_flop.o_Q
o_Q[20] <= dff_MS:GENFOR:20:flip_flop.o_Q
o_Q[21] <= dff_MS:GENFOR:21:flip_flop.o_Q
o_Q[22] <= dff_MS:GENFOR:22:flip_flop.o_Q
o_Q[23] <= dff_MS:GENFOR:23:flip_flop.o_Q
o_Q[24] <= dff_MS:GENFOR:24:flip_flop.o_Q
o_Q[25] <= dff_MS:GENFOR:25:flip_flop.o_Q
o_Q[26] <= dff_MS:GENFOR:26:flip_flop.o_Q
o_Q[27] <= dff_MS:GENFOR:27:flip_flop.o_Q
o_Q[28] <= dff_MS:GENFOR:28:flip_flop.o_Q
o_Q[29] <= dff_MS:GENFOR:29:flip_flop.o_Q
o_Q[30] <= dff_MS:GENFOR:30:flip_flop.o_Q
o_Q[31] <= dff_MS:GENFOR:31:flip_flop.o_Q


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:18:register_32bit|dff_MS:\GENFOR:0:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:18:register_32bit|dff_MS:\GENFOR:1:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:18:register_32bit|dff_MS:\GENFOR:2:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:18:register_32bit|dff_MS:\GENFOR:3:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:18:register_32bit|dff_MS:\GENFOR:4:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:18:register_32bit|dff_MS:\GENFOR:5:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:18:register_32bit|dff_MS:\GENFOR:6:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:18:register_32bit|dff_MS:\GENFOR:7:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:18:register_32bit|dff_MS:\GENFOR:8:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:18:register_32bit|dff_MS:\GENFOR:9:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:18:register_32bit|dff_MS:\GENFOR:10:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:18:register_32bit|dff_MS:\GENFOR:11:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:18:register_32bit|dff_MS:\GENFOR:12:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:18:register_32bit|dff_MS:\GENFOR:13:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:18:register_32bit|dff_MS:\GENFOR:14:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:18:register_32bit|dff_MS:\GENFOR:15:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:18:register_32bit|dff_MS:\GENFOR:16:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:18:register_32bit|dff_MS:\GENFOR:17:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:18:register_32bit|dff_MS:\GENFOR:18:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:18:register_32bit|dff_MS:\GENFOR:19:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:18:register_32bit|dff_MS:\GENFOR:20:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:18:register_32bit|dff_MS:\GENFOR:21:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:18:register_32bit|dff_MS:\GENFOR:22:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:18:register_32bit|dff_MS:\GENFOR:23:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:18:register_32bit|dff_MS:\GENFOR:24:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:18:register_32bit|dff_MS:\GENFOR:25:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:18:register_32bit|dff_MS:\GENFOR:26:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:18:register_32bit|dff_MS:\GENFOR:27:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:18:register_32bit|dff_MS:\GENFOR:28:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:18:register_32bit|dff_MS:\GENFOR:29:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:18:register_32bit|dff_MS:\GENFOR:30:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:18:register_32bit|dff_MS:\GENFOR:31:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|and2_MS:\generate_registers:19:do_write
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:19:register_32bit
i_CLK => dff_MS:GENFOR:0:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:1:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:2:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:3:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:4:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:5:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:6:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:7:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:8:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:9:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:10:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:11:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:12:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:13:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:14:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:15:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:16:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:17:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:18:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:19:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:20:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:21:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:22:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:23:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:24:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:25:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:26:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:27:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:28:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:29:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:30:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:31:flip_flop.i_CLK
i_RST => dff_MS:GENFOR:0:flip_flop.i_RST
i_RST => dff_MS:GENFOR:1:flip_flop.i_RST
i_RST => dff_MS:GENFOR:2:flip_flop.i_RST
i_RST => dff_MS:GENFOR:3:flip_flop.i_RST
i_RST => dff_MS:GENFOR:4:flip_flop.i_RST
i_RST => dff_MS:GENFOR:5:flip_flop.i_RST
i_RST => dff_MS:GENFOR:6:flip_flop.i_RST
i_RST => dff_MS:GENFOR:7:flip_flop.i_RST
i_RST => dff_MS:GENFOR:8:flip_flop.i_RST
i_RST => dff_MS:GENFOR:9:flip_flop.i_RST
i_RST => dff_MS:GENFOR:10:flip_flop.i_RST
i_RST => dff_MS:GENFOR:11:flip_flop.i_RST
i_RST => dff_MS:GENFOR:12:flip_flop.i_RST
i_RST => dff_MS:GENFOR:13:flip_flop.i_RST
i_RST => dff_MS:GENFOR:14:flip_flop.i_RST
i_RST => dff_MS:GENFOR:15:flip_flop.i_RST
i_RST => dff_MS:GENFOR:16:flip_flop.i_RST
i_RST => dff_MS:GENFOR:17:flip_flop.i_RST
i_RST => dff_MS:GENFOR:18:flip_flop.i_RST
i_RST => dff_MS:GENFOR:19:flip_flop.i_RST
i_RST => dff_MS:GENFOR:20:flip_flop.i_RST
i_RST => dff_MS:GENFOR:21:flip_flop.i_RST
i_RST => dff_MS:GENFOR:22:flip_flop.i_RST
i_RST => dff_MS:GENFOR:23:flip_flop.i_RST
i_RST => dff_MS:GENFOR:24:flip_flop.i_RST
i_RST => dff_MS:GENFOR:25:flip_flop.i_RST
i_RST => dff_MS:GENFOR:26:flip_flop.i_RST
i_RST => dff_MS:GENFOR:27:flip_flop.i_RST
i_RST => dff_MS:GENFOR:28:flip_flop.i_RST
i_RST => dff_MS:GENFOR:29:flip_flop.i_RST
i_RST => dff_MS:GENFOR:30:flip_flop.i_RST
i_RST => dff_MS:GENFOR:31:flip_flop.i_RST
i_WD[0] => dff_MS:GENFOR:0:flip_flop.i_D
i_WD[1] => dff_MS:GENFOR:1:flip_flop.i_D
i_WD[2] => dff_MS:GENFOR:2:flip_flop.i_D
i_WD[3] => dff_MS:GENFOR:3:flip_flop.i_D
i_WD[4] => dff_MS:GENFOR:4:flip_flop.i_D
i_WD[5] => dff_MS:GENFOR:5:flip_flop.i_D
i_WD[6] => dff_MS:GENFOR:6:flip_flop.i_D
i_WD[7] => dff_MS:GENFOR:7:flip_flop.i_D
i_WD[8] => dff_MS:GENFOR:8:flip_flop.i_D
i_WD[9] => dff_MS:GENFOR:9:flip_flop.i_D
i_WD[10] => dff_MS:GENFOR:10:flip_flop.i_D
i_WD[11] => dff_MS:GENFOR:11:flip_flop.i_D
i_WD[12] => dff_MS:GENFOR:12:flip_flop.i_D
i_WD[13] => dff_MS:GENFOR:13:flip_flop.i_D
i_WD[14] => dff_MS:GENFOR:14:flip_flop.i_D
i_WD[15] => dff_MS:GENFOR:15:flip_flop.i_D
i_WD[16] => dff_MS:GENFOR:16:flip_flop.i_D
i_WD[17] => dff_MS:GENFOR:17:flip_flop.i_D
i_WD[18] => dff_MS:GENFOR:18:flip_flop.i_D
i_WD[19] => dff_MS:GENFOR:19:flip_flop.i_D
i_WD[20] => dff_MS:GENFOR:20:flip_flop.i_D
i_WD[21] => dff_MS:GENFOR:21:flip_flop.i_D
i_WD[22] => dff_MS:GENFOR:22:flip_flop.i_D
i_WD[23] => dff_MS:GENFOR:23:flip_flop.i_D
i_WD[24] => dff_MS:GENFOR:24:flip_flop.i_D
i_WD[25] => dff_MS:GENFOR:25:flip_flop.i_D
i_WD[26] => dff_MS:GENFOR:26:flip_flop.i_D
i_WD[27] => dff_MS:GENFOR:27:flip_flop.i_D
i_WD[28] => dff_MS:GENFOR:28:flip_flop.i_D
i_WD[29] => dff_MS:GENFOR:29:flip_flop.i_D
i_WD[30] => dff_MS:GENFOR:30:flip_flop.i_D
i_WD[31] => dff_MS:GENFOR:31:flip_flop.i_D
i_WE => dff_MS:GENFOR:0:flip_flop.i_WE
i_WE => dff_MS:GENFOR:1:flip_flop.i_WE
i_WE => dff_MS:GENFOR:2:flip_flop.i_WE
i_WE => dff_MS:GENFOR:3:flip_flop.i_WE
i_WE => dff_MS:GENFOR:4:flip_flop.i_WE
i_WE => dff_MS:GENFOR:5:flip_flop.i_WE
i_WE => dff_MS:GENFOR:6:flip_flop.i_WE
i_WE => dff_MS:GENFOR:7:flip_flop.i_WE
i_WE => dff_MS:GENFOR:8:flip_flop.i_WE
i_WE => dff_MS:GENFOR:9:flip_flop.i_WE
i_WE => dff_MS:GENFOR:10:flip_flop.i_WE
i_WE => dff_MS:GENFOR:11:flip_flop.i_WE
i_WE => dff_MS:GENFOR:12:flip_flop.i_WE
i_WE => dff_MS:GENFOR:13:flip_flop.i_WE
i_WE => dff_MS:GENFOR:14:flip_flop.i_WE
i_WE => dff_MS:GENFOR:15:flip_flop.i_WE
i_WE => dff_MS:GENFOR:16:flip_flop.i_WE
i_WE => dff_MS:GENFOR:17:flip_flop.i_WE
i_WE => dff_MS:GENFOR:18:flip_flop.i_WE
i_WE => dff_MS:GENFOR:19:flip_flop.i_WE
i_WE => dff_MS:GENFOR:20:flip_flop.i_WE
i_WE => dff_MS:GENFOR:21:flip_flop.i_WE
i_WE => dff_MS:GENFOR:22:flip_flop.i_WE
i_WE => dff_MS:GENFOR:23:flip_flop.i_WE
i_WE => dff_MS:GENFOR:24:flip_flop.i_WE
i_WE => dff_MS:GENFOR:25:flip_flop.i_WE
i_WE => dff_MS:GENFOR:26:flip_flop.i_WE
i_WE => dff_MS:GENFOR:27:flip_flop.i_WE
i_WE => dff_MS:GENFOR:28:flip_flop.i_WE
i_WE => dff_MS:GENFOR:29:flip_flop.i_WE
i_WE => dff_MS:GENFOR:30:flip_flop.i_WE
i_WE => dff_MS:GENFOR:31:flip_flop.i_WE
o_Q[0] <= dff_MS:GENFOR:0:flip_flop.o_Q
o_Q[1] <= dff_MS:GENFOR:1:flip_flop.o_Q
o_Q[2] <= dff_MS:GENFOR:2:flip_flop.o_Q
o_Q[3] <= dff_MS:GENFOR:3:flip_flop.o_Q
o_Q[4] <= dff_MS:GENFOR:4:flip_flop.o_Q
o_Q[5] <= dff_MS:GENFOR:5:flip_flop.o_Q
o_Q[6] <= dff_MS:GENFOR:6:flip_flop.o_Q
o_Q[7] <= dff_MS:GENFOR:7:flip_flop.o_Q
o_Q[8] <= dff_MS:GENFOR:8:flip_flop.o_Q
o_Q[9] <= dff_MS:GENFOR:9:flip_flop.o_Q
o_Q[10] <= dff_MS:GENFOR:10:flip_flop.o_Q
o_Q[11] <= dff_MS:GENFOR:11:flip_flop.o_Q
o_Q[12] <= dff_MS:GENFOR:12:flip_flop.o_Q
o_Q[13] <= dff_MS:GENFOR:13:flip_flop.o_Q
o_Q[14] <= dff_MS:GENFOR:14:flip_flop.o_Q
o_Q[15] <= dff_MS:GENFOR:15:flip_flop.o_Q
o_Q[16] <= dff_MS:GENFOR:16:flip_flop.o_Q
o_Q[17] <= dff_MS:GENFOR:17:flip_flop.o_Q
o_Q[18] <= dff_MS:GENFOR:18:flip_flop.o_Q
o_Q[19] <= dff_MS:GENFOR:19:flip_flop.o_Q
o_Q[20] <= dff_MS:GENFOR:20:flip_flop.o_Q
o_Q[21] <= dff_MS:GENFOR:21:flip_flop.o_Q
o_Q[22] <= dff_MS:GENFOR:22:flip_flop.o_Q
o_Q[23] <= dff_MS:GENFOR:23:flip_flop.o_Q
o_Q[24] <= dff_MS:GENFOR:24:flip_flop.o_Q
o_Q[25] <= dff_MS:GENFOR:25:flip_flop.o_Q
o_Q[26] <= dff_MS:GENFOR:26:flip_flop.o_Q
o_Q[27] <= dff_MS:GENFOR:27:flip_flop.o_Q
o_Q[28] <= dff_MS:GENFOR:28:flip_flop.o_Q
o_Q[29] <= dff_MS:GENFOR:29:flip_flop.o_Q
o_Q[30] <= dff_MS:GENFOR:30:flip_flop.o_Q
o_Q[31] <= dff_MS:GENFOR:31:flip_flop.o_Q


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:19:register_32bit|dff_MS:\GENFOR:0:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:19:register_32bit|dff_MS:\GENFOR:1:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:19:register_32bit|dff_MS:\GENFOR:2:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:19:register_32bit|dff_MS:\GENFOR:3:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:19:register_32bit|dff_MS:\GENFOR:4:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:19:register_32bit|dff_MS:\GENFOR:5:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:19:register_32bit|dff_MS:\GENFOR:6:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:19:register_32bit|dff_MS:\GENFOR:7:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:19:register_32bit|dff_MS:\GENFOR:8:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:19:register_32bit|dff_MS:\GENFOR:9:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:19:register_32bit|dff_MS:\GENFOR:10:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:19:register_32bit|dff_MS:\GENFOR:11:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:19:register_32bit|dff_MS:\GENFOR:12:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:19:register_32bit|dff_MS:\GENFOR:13:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:19:register_32bit|dff_MS:\GENFOR:14:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:19:register_32bit|dff_MS:\GENFOR:15:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:19:register_32bit|dff_MS:\GENFOR:16:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:19:register_32bit|dff_MS:\GENFOR:17:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:19:register_32bit|dff_MS:\GENFOR:18:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:19:register_32bit|dff_MS:\GENFOR:19:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:19:register_32bit|dff_MS:\GENFOR:20:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:19:register_32bit|dff_MS:\GENFOR:21:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:19:register_32bit|dff_MS:\GENFOR:22:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:19:register_32bit|dff_MS:\GENFOR:23:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:19:register_32bit|dff_MS:\GENFOR:24:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:19:register_32bit|dff_MS:\GENFOR:25:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:19:register_32bit|dff_MS:\GENFOR:26:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:19:register_32bit|dff_MS:\GENFOR:27:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:19:register_32bit|dff_MS:\GENFOR:28:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:19:register_32bit|dff_MS:\GENFOR:29:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:19:register_32bit|dff_MS:\GENFOR:30:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:19:register_32bit|dff_MS:\GENFOR:31:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|and2_MS:\generate_registers:20:do_write
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:20:register_32bit
i_CLK => dff_MS:GENFOR:0:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:1:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:2:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:3:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:4:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:5:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:6:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:7:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:8:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:9:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:10:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:11:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:12:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:13:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:14:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:15:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:16:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:17:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:18:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:19:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:20:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:21:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:22:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:23:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:24:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:25:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:26:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:27:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:28:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:29:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:30:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:31:flip_flop.i_CLK
i_RST => dff_MS:GENFOR:0:flip_flop.i_RST
i_RST => dff_MS:GENFOR:1:flip_flop.i_RST
i_RST => dff_MS:GENFOR:2:flip_flop.i_RST
i_RST => dff_MS:GENFOR:3:flip_flop.i_RST
i_RST => dff_MS:GENFOR:4:flip_flop.i_RST
i_RST => dff_MS:GENFOR:5:flip_flop.i_RST
i_RST => dff_MS:GENFOR:6:flip_flop.i_RST
i_RST => dff_MS:GENFOR:7:flip_flop.i_RST
i_RST => dff_MS:GENFOR:8:flip_flop.i_RST
i_RST => dff_MS:GENFOR:9:flip_flop.i_RST
i_RST => dff_MS:GENFOR:10:flip_flop.i_RST
i_RST => dff_MS:GENFOR:11:flip_flop.i_RST
i_RST => dff_MS:GENFOR:12:flip_flop.i_RST
i_RST => dff_MS:GENFOR:13:flip_flop.i_RST
i_RST => dff_MS:GENFOR:14:flip_flop.i_RST
i_RST => dff_MS:GENFOR:15:flip_flop.i_RST
i_RST => dff_MS:GENFOR:16:flip_flop.i_RST
i_RST => dff_MS:GENFOR:17:flip_flop.i_RST
i_RST => dff_MS:GENFOR:18:flip_flop.i_RST
i_RST => dff_MS:GENFOR:19:flip_flop.i_RST
i_RST => dff_MS:GENFOR:20:flip_flop.i_RST
i_RST => dff_MS:GENFOR:21:flip_flop.i_RST
i_RST => dff_MS:GENFOR:22:flip_flop.i_RST
i_RST => dff_MS:GENFOR:23:flip_flop.i_RST
i_RST => dff_MS:GENFOR:24:flip_flop.i_RST
i_RST => dff_MS:GENFOR:25:flip_flop.i_RST
i_RST => dff_MS:GENFOR:26:flip_flop.i_RST
i_RST => dff_MS:GENFOR:27:flip_flop.i_RST
i_RST => dff_MS:GENFOR:28:flip_flop.i_RST
i_RST => dff_MS:GENFOR:29:flip_flop.i_RST
i_RST => dff_MS:GENFOR:30:flip_flop.i_RST
i_RST => dff_MS:GENFOR:31:flip_flop.i_RST
i_WD[0] => dff_MS:GENFOR:0:flip_flop.i_D
i_WD[1] => dff_MS:GENFOR:1:flip_flop.i_D
i_WD[2] => dff_MS:GENFOR:2:flip_flop.i_D
i_WD[3] => dff_MS:GENFOR:3:flip_flop.i_D
i_WD[4] => dff_MS:GENFOR:4:flip_flop.i_D
i_WD[5] => dff_MS:GENFOR:5:flip_flop.i_D
i_WD[6] => dff_MS:GENFOR:6:flip_flop.i_D
i_WD[7] => dff_MS:GENFOR:7:flip_flop.i_D
i_WD[8] => dff_MS:GENFOR:8:flip_flop.i_D
i_WD[9] => dff_MS:GENFOR:9:flip_flop.i_D
i_WD[10] => dff_MS:GENFOR:10:flip_flop.i_D
i_WD[11] => dff_MS:GENFOR:11:flip_flop.i_D
i_WD[12] => dff_MS:GENFOR:12:flip_flop.i_D
i_WD[13] => dff_MS:GENFOR:13:flip_flop.i_D
i_WD[14] => dff_MS:GENFOR:14:flip_flop.i_D
i_WD[15] => dff_MS:GENFOR:15:flip_flop.i_D
i_WD[16] => dff_MS:GENFOR:16:flip_flop.i_D
i_WD[17] => dff_MS:GENFOR:17:flip_flop.i_D
i_WD[18] => dff_MS:GENFOR:18:flip_flop.i_D
i_WD[19] => dff_MS:GENFOR:19:flip_flop.i_D
i_WD[20] => dff_MS:GENFOR:20:flip_flop.i_D
i_WD[21] => dff_MS:GENFOR:21:flip_flop.i_D
i_WD[22] => dff_MS:GENFOR:22:flip_flop.i_D
i_WD[23] => dff_MS:GENFOR:23:flip_flop.i_D
i_WD[24] => dff_MS:GENFOR:24:flip_flop.i_D
i_WD[25] => dff_MS:GENFOR:25:flip_flop.i_D
i_WD[26] => dff_MS:GENFOR:26:flip_flop.i_D
i_WD[27] => dff_MS:GENFOR:27:flip_flop.i_D
i_WD[28] => dff_MS:GENFOR:28:flip_flop.i_D
i_WD[29] => dff_MS:GENFOR:29:flip_flop.i_D
i_WD[30] => dff_MS:GENFOR:30:flip_flop.i_D
i_WD[31] => dff_MS:GENFOR:31:flip_flop.i_D
i_WE => dff_MS:GENFOR:0:flip_flop.i_WE
i_WE => dff_MS:GENFOR:1:flip_flop.i_WE
i_WE => dff_MS:GENFOR:2:flip_flop.i_WE
i_WE => dff_MS:GENFOR:3:flip_flop.i_WE
i_WE => dff_MS:GENFOR:4:flip_flop.i_WE
i_WE => dff_MS:GENFOR:5:flip_flop.i_WE
i_WE => dff_MS:GENFOR:6:flip_flop.i_WE
i_WE => dff_MS:GENFOR:7:flip_flop.i_WE
i_WE => dff_MS:GENFOR:8:flip_flop.i_WE
i_WE => dff_MS:GENFOR:9:flip_flop.i_WE
i_WE => dff_MS:GENFOR:10:flip_flop.i_WE
i_WE => dff_MS:GENFOR:11:flip_flop.i_WE
i_WE => dff_MS:GENFOR:12:flip_flop.i_WE
i_WE => dff_MS:GENFOR:13:flip_flop.i_WE
i_WE => dff_MS:GENFOR:14:flip_flop.i_WE
i_WE => dff_MS:GENFOR:15:flip_flop.i_WE
i_WE => dff_MS:GENFOR:16:flip_flop.i_WE
i_WE => dff_MS:GENFOR:17:flip_flop.i_WE
i_WE => dff_MS:GENFOR:18:flip_flop.i_WE
i_WE => dff_MS:GENFOR:19:flip_flop.i_WE
i_WE => dff_MS:GENFOR:20:flip_flop.i_WE
i_WE => dff_MS:GENFOR:21:flip_flop.i_WE
i_WE => dff_MS:GENFOR:22:flip_flop.i_WE
i_WE => dff_MS:GENFOR:23:flip_flop.i_WE
i_WE => dff_MS:GENFOR:24:flip_flop.i_WE
i_WE => dff_MS:GENFOR:25:flip_flop.i_WE
i_WE => dff_MS:GENFOR:26:flip_flop.i_WE
i_WE => dff_MS:GENFOR:27:flip_flop.i_WE
i_WE => dff_MS:GENFOR:28:flip_flop.i_WE
i_WE => dff_MS:GENFOR:29:flip_flop.i_WE
i_WE => dff_MS:GENFOR:30:flip_flop.i_WE
i_WE => dff_MS:GENFOR:31:flip_flop.i_WE
o_Q[0] <= dff_MS:GENFOR:0:flip_flop.o_Q
o_Q[1] <= dff_MS:GENFOR:1:flip_flop.o_Q
o_Q[2] <= dff_MS:GENFOR:2:flip_flop.o_Q
o_Q[3] <= dff_MS:GENFOR:3:flip_flop.o_Q
o_Q[4] <= dff_MS:GENFOR:4:flip_flop.o_Q
o_Q[5] <= dff_MS:GENFOR:5:flip_flop.o_Q
o_Q[6] <= dff_MS:GENFOR:6:flip_flop.o_Q
o_Q[7] <= dff_MS:GENFOR:7:flip_flop.o_Q
o_Q[8] <= dff_MS:GENFOR:8:flip_flop.o_Q
o_Q[9] <= dff_MS:GENFOR:9:flip_flop.o_Q
o_Q[10] <= dff_MS:GENFOR:10:flip_flop.o_Q
o_Q[11] <= dff_MS:GENFOR:11:flip_flop.o_Q
o_Q[12] <= dff_MS:GENFOR:12:flip_flop.o_Q
o_Q[13] <= dff_MS:GENFOR:13:flip_flop.o_Q
o_Q[14] <= dff_MS:GENFOR:14:flip_flop.o_Q
o_Q[15] <= dff_MS:GENFOR:15:flip_flop.o_Q
o_Q[16] <= dff_MS:GENFOR:16:flip_flop.o_Q
o_Q[17] <= dff_MS:GENFOR:17:flip_flop.o_Q
o_Q[18] <= dff_MS:GENFOR:18:flip_flop.o_Q
o_Q[19] <= dff_MS:GENFOR:19:flip_flop.o_Q
o_Q[20] <= dff_MS:GENFOR:20:flip_flop.o_Q
o_Q[21] <= dff_MS:GENFOR:21:flip_flop.o_Q
o_Q[22] <= dff_MS:GENFOR:22:flip_flop.o_Q
o_Q[23] <= dff_MS:GENFOR:23:flip_flop.o_Q
o_Q[24] <= dff_MS:GENFOR:24:flip_flop.o_Q
o_Q[25] <= dff_MS:GENFOR:25:flip_flop.o_Q
o_Q[26] <= dff_MS:GENFOR:26:flip_flop.o_Q
o_Q[27] <= dff_MS:GENFOR:27:flip_flop.o_Q
o_Q[28] <= dff_MS:GENFOR:28:flip_flop.o_Q
o_Q[29] <= dff_MS:GENFOR:29:flip_flop.o_Q
o_Q[30] <= dff_MS:GENFOR:30:flip_flop.o_Q
o_Q[31] <= dff_MS:GENFOR:31:flip_flop.o_Q


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:20:register_32bit|dff_MS:\GENFOR:0:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:20:register_32bit|dff_MS:\GENFOR:1:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:20:register_32bit|dff_MS:\GENFOR:2:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:20:register_32bit|dff_MS:\GENFOR:3:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:20:register_32bit|dff_MS:\GENFOR:4:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:20:register_32bit|dff_MS:\GENFOR:5:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:20:register_32bit|dff_MS:\GENFOR:6:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:20:register_32bit|dff_MS:\GENFOR:7:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:20:register_32bit|dff_MS:\GENFOR:8:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:20:register_32bit|dff_MS:\GENFOR:9:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:20:register_32bit|dff_MS:\GENFOR:10:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:20:register_32bit|dff_MS:\GENFOR:11:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:20:register_32bit|dff_MS:\GENFOR:12:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:20:register_32bit|dff_MS:\GENFOR:13:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:20:register_32bit|dff_MS:\GENFOR:14:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:20:register_32bit|dff_MS:\GENFOR:15:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:20:register_32bit|dff_MS:\GENFOR:16:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:20:register_32bit|dff_MS:\GENFOR:17:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:20:register_32bit|dff_MS:\GENFOR:18:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:20:register_32bit|dff_MS:\GENFOR:19:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:20:register_32bit|dff_MS:\GENFOR:20:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:20:register_32bit|dff_MS:\GENFOR:21:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:20:register_32bit|dff_MS:\GENFOR:22:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:20:register_32bit|dff_MS:\GENFOR:23:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:20:register_32bit|dff_MS:\GENFOR:24:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:20:register_32bit|dff_MS:\GENFOR:25:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:20:register_32bit|dff_MS:\GENFOR:26:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:20:register_32bit|dff_MS:\GENFOR:27:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:20:register_32bit|dff_MS:\GENFOR:28:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:20:register_32bit|dff_MS:\GENFOR:29:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:20:register_32bit|dff_MS:\GENFOR:30:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:20:register_32bit|dff_MS:\GENFOR:31:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|and2_MS:\generate_registers:21:do_write
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:21:register_32bit
i_CLK => dff_MS:GENFOR:0:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:1:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:2:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:3:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:4:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:5:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:6:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:7:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:8:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:9:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:10:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:11:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:12:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:13:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:14:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:15:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:16:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:17:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:18:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:19:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:20:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:21:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:22:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:23:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:24:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:25:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:26:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:27:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:28:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:29:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:30:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:31:flip_flop.i_CLK
i_RST => dff_MS:GENFOR:0:flip_flop.i_RST
i_RST => dff_MS:GENFOR:1:flip_flop.i_RST
i_RST => dff_MS:GENFOR:2:flip_flop.i_RST
i_RST => dff_MS:GENFOR:3:flip_flop.i_RST
i_RST => dff_MS:GENFOR:4:flip_flop.i_RST
i_RST => dff_MS:GENFOR:5:flip_flop.i_RST
i_RST => dff_MS:GENFOR:6:flip_flop.i_RST
i_RST => dff_MS:GENFOR:7:flip_flop.i_RST
i_RST => dff_MS:GENFOR:8:flip_flop.i_RST
i_RST => dff_MS:GENFOR:9:flip_flop.i_RST
i_RST => dff_MS:GENFOR:10:flip_flop.i_RST
i_RST => dff_MS:GENFOR:11:flip_flop.i_RST
i_RST => dff_MS:GENFOR:12:flip_flop.i_RST
i_RST => dff_MS:GENFOR:13:flip_flop.i_RST
i_RST => dff_MS:GENFOR:14:flip_flop.i_RST
i_RST => dff_MS:GENFOR:15:flip_flop.i_RST
i_RST => dff_MS:GENFOR:16:flip_flop.i_RST
i_RST => dff_MS:GENFOR:17:flip_flop.i_RST
i_RST => dff_MS:GENFOR:18:flip_flop.i_RST
i_RST => dff_MS:GENFOR:19:flip_flop.i_RST
i_RST => dff_MS:GENFOR:20:flip_flop.i_RST
i_RST => dff_MS:GENFOR:21:flip_flop.i_RST
i_RST => dff_MS:GENFOR:22:flip_flop.i_RST
i_RST => dff_MS:GENFOR:23:flip_flop.i_RST
i_RST => dff_MS:GENFOR:24:flip_flop.i_RST
i_RST => dff_MS:GENFOR:25:flip_flop.i_RST
i_RST => dff_MS:GENFOR:26:flip_flop.i_RST
i_RST => dff_MS:GENFOR:27:flip_flop.i_RST
i_RST => dff_MS:GENFOR:28:flip_flop.i_RST
i_RST => dff_MS:GENFOR:29:flip_flop.i_RST
i_RST => dff_MS:GENFOR:30:flip_flop.i_RST
i_RST => dff_MS:GENFOR:31:flip_flop.i_RST
i_WD[0] => dff_MS:GENFOR:0:flip_flop.i_D
i_WD[1] => dff_MS:GENFOR:1:flip_flop.i_D
i_WD[2] => dff_MS:GENFOR:2:flip_flop.i_D
i_WD[3] => dff_MS:GENFOR:3:flip_flop.i_D
i_WD[4] => dff_MS:GENFOR:4:flip_flop.i_D
i_WD[5] => dff_MS:GENFOR:5:flip_flop.i_D
i_WD[6] => dff_MS:GENFOR:6:flip_flop.i_D
i_WD[7] => dff_MS:GENFOR:7:flip_flop.i_D
i_WD[8] => dff_MS:GENFOR:8:flip_flop.i_D
i_WD[9] => dff_MS:GENFOR:9:flip_flop.i_D
i_WD[10] => dff_MS:GENFOR:10:flip_flop.i_D
i_WD[11] => dff_MS:GENFOR:11:flip_flop.i_D
i_WD[12] => dff_MS:GENFOR:12:flip_flop.i_D
i_WD[13] => dff_MS:GENFOR:13:flip_flop.i_D
i_WD[14] => dff_MS:GENFOR:14:flip_flop.i_D
i_WD[15] => dff_MS:GENFOR:15:flip_flop.i_D
i_WD[16] => dff_MS:GENFOR:16:flip_flop.i_D
i_WD[17] => dff_MS:GENFOR:17:flip_flop.i_D
i_WD[18] => dff_MS:GENFOR:18:flip_flop.i_D
i_WD[19] => dff_MS:GENFOR:19:flip_flop.i_D
i_WD[20] => dff_MS:GENFOR:20:flip_flop.i_D
i_WD[21] => dff_MS:GENFOR:21:flip_flop.i_D
i_WD[22] => dff_MS:GENFOR:22:flip_flop.i_D
i_WD[23] => dff_MS:GENFOR:23:flip_flop.i_D
i_WD[24] => dff_MS:GENFOR:24:flip_flop.i_D
i_WD[25] => dff_MS:GENFOR:25:flip_flop.i_D
i_WD[26] => dff_MS:GENFOR:26:flip_flop.i_D
i_WD[27] => dff_MS:GENFOR:27:flip_flop.i_D
i_WD[28] => dff_MS:GENFOR:28:flip_flop.i_D
i_WD[29] => dff_MS:GENFOR:29:flip_flop.i_D
i_WD[30] => dff_MS:GENFOR:30:flip_flop.i_D
i_WD[31] => dff_MS:GENFOR:31:flip_flop.i_D
i_WE => dff_MS:GENFOR:0:flip_flop.i_WE
i_WE => dff_MS:GENFOR:1:flip_flop.i_WE
i_WE => dff_MS:GENFOR:2:flip_flop.i_WE
i_WE => dff_MS:GENFOR:3:flip_flop.i_WE
i_WE => dff_MS:GENFOR:4:flip_flop.i_WE
i_WE => dff_MS:GENFOR:5:flip_flop.i_WE
i_WE => dff_MS:GENFOR:6:flip_flop.i_WE
i_WE => dff_MS:GENFOR:7:flip_flop.i_WE
i_WE => dff_MS:GENFOR:8:flip_flop.i_WE
i_WE => dff_MS:GENFOR:9:flip_flop.i_WE
i_WE => dff_MS:GENFOR:10:flip_flop.i_WE
i_WE => dff_MS:GENFOR:11:flip_flop.i_WE
i_WE => dff_MS:GENFOR:12:flip_flop.i_WE
i_WE => dff_MS:GENFOR:13:flip_flop.i_WE
i_WE => dff_MS:GENFOR:14:flip_flop.i_WE
i_WE => dff_MS:GENFOR:15:flip_flop.i_WE
i_WE => dff_MS:GENFOR:16:flip_flop.i_WE
i_WE => dff_MS:GENFOR:17:flip_flop.i_WE
i_WE => dff_MS:GENFOR:18:flip_flop.i_WE
i_WE => dff_MS:GENFOR:19:flip_flop.i_WE
i_WE => dff_MS:GENFOR:20:flip_flop.i_WE
i_WE => dff_MS:GENFOR:21:flip_flop.i_WE
i_WE => dff_MS:GENFOR:22:flip_flop.i_WE
i_WE => dff_MS:GENFOR:23:flip_flop.i_WE
i_WE => dff_MS:GENFOR:24:flip_flop.i_WE
i_WE => dff_MS:GENFOR:25:flip_flop.i_WE
i_WE => dff_MS:GENFOR:26:flip_flop.i_WE
i_WE => dff_MS:GENFOR:27:flip_flop.i_WE
i_WE => dff_MS:GENFOR:28:flip_flop.i_WE
i_WE => dff_MS:GENFOR:29:flip_flop.i_WE
i_WE => dff_MS:GENFOR:30:flip_flop.i_WE
i_WE => dff_MS:GENFOR:31:flip_flop.i_WE
o_Q[0] <= dff_MS:GENFOR:0:flip_flop.o_Q
o_Q[1] <= dff_MS:GENFOR:1:flip_flop.o_Q
o_Q[2] <= dff_MS:GENFOR:2:flip_flop.o_Q
o_Q[3] <= dff_MS:GENFOR:3:flip_flop.o_Q
o_Q[4] <= dff_MS:GENFOR:4:flip_flop.o_Q
o_Q[5] <= dff_MS:GENFOR:5:flip_flop.o_Q
o_Q[6] <= dff_MS:GENFOR:6:flip_flop.o_Q
o_Q[7] <= dff_MS:GENFOR:7:flip_flop.o_Q
o_Q[8] <= dff_MS:GENFOR:8:flip_flop.o_Q
o_Q[9] <= dff_MS:GENFOR:9:flip_flop.o_Q
o_Q[10] <= dff_MS:GENFOR:10:flip_flop.o_Q
o_Q[11] <= dff_MS:GENFOR:11:flip_flop.o_Q
o_Q[12] <= dff_MS:GENFOR:12:flip_flop.o_Q
o_Q[13] <= dff_MS:GENFOR:13:flip_flop.o_Q
o_Q[14] <= dff_MS:GENFOR:14:flip_flop.o_Q
o_Q[15] <= dff_MS:GENFOR:15:flip_flop.o_Q
o_Q[16] <= dff_MS:GENFOR:16:flip_flop.o_Q
o_Q[17] <= dff_MS:GENFOR:17:flip_flop.o_Q
o_Q[18] <= dff_MS:GENFOR:18:flip_flop.o_Q
o_Q[19] <= dff_MS:GENFOR:19:flip_flop.o_Q
o_Q[20] <= dff_MS:GENFOR:20:flip_flop.o_Q
o_Q[21] <= dff_MS:GENFOR:21:flip_flop.o_Q
o_Q[22] <= dff_MS:GENFOR:22:flip_flop.o_Q
o_Q[23] <= dff_MS:GENFOR:23:flip_flop.o_Q
o_Q[24] <= dff_MS:GENFOR:24:flip_flop.o_Q
o_Q[25] <= dff_MS:GENFOR:25:flip_flop.o_Q
o_Q[26] <= dff_MS:GENFOR:26:flip_flop.o_Q
o_Q[27] <= dff_MS:GENFOR:27:flip_flop.o_Q
o_Q[28] <= dff_MS:GENFOR:28:flip_flop.o_Q
o_Q[29] <= dff_MS:GENFOR:29:flip_flop.o_Q
o_Q[30] <= dff_MS:GENFOR:30:flip_flop.o_Q
o_Q[31] <= dff_MS:GENFOR:31:flip_flop.o_Q


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:21:register_32bit|dff_MS:\GENFOR:0:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:21:register_32bit|dff_MS:\GENFOR:1:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:21:register_32bit|dff_MS:\GENFOR:2:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:21:register_32bit|dff_MS:\GENFOR:3:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:21:register_32bit|dff_MS:\GENFOR:4:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:21:register_32bit|dff_MS:\GENFOR:5:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:21:register_32bit|dff_MS:\GENFOR:6:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:21:register_32bit|dff_MS:\GENFOR:7:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:21:register_32bit|dff_MS:\GENFOR:8:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:21:register_32bit|dff_MS:\GENFOR:9:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:21:register_32bit|dff_MS:\GENFOR:10:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:21:register_32bit|dff_MS:\GENFOR:11:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:21:register_32bit|dff_MS:\GENFOR:12:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:21:register_32bit|dff_MS:\GENFOR:13:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:21:register_32bit|dff_MS:\GENFOR:14:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:21:register_32bit|dff_MS:\GENFOR:15:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:21:register_32bit|dff_MS:\GENFOR:16:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:21:register_32bit|dff_MS:\GENFOR:17:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:21:register_32bit|dff_MS:\GENFOR:18:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:21:register_32bit|dff_MS:\GENFOR:19:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:21:register_32bit|dff_MS:\GENFOR:20:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:21:register_32bit|dff_MS:\GENFOR:21:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:21:register_32bit|dff_MS:\GENFOR:22:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:21:register_32bit|dff_MS:\GENFOR:23:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:21:register_32bit|dff_MS:\GENFOR:24:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:21:register_32bit|dff_MS:\GENFOR:25:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:21:register_32bit|dff_MS:\GENFOR:26:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:21:register_32bit|dff_MS:\GENFOR:27:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:21:register_32bit|dff_MS:\GENFOR:28:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:21:register_32bit|dff_MS:\GENFOR:29:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:21:register_32bit|dff_MS:\GENFOR:30:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:21:register_32bit|dff_MS:\GENFOR:31:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|and2_MS:\generate_registers:22:do_write
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:22:register_32bit
i_CLK => dff_MS:GENFOR:0:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:1:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:2:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:3:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:4:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:5:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:6:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:7:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:8:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:9:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:10:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:11:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:12:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:13:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:14:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:15:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:16:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:17:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:18:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:19:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:20:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:21:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:22:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:23:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:24:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:25:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:26:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:27:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:28:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:29:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:30:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:31:flip_flop.i_CLK
i_RST => dff_MS:GENFOR:0:flip_flop.i_RST
i_RST => dff_MS:GENFOR:1:flip_flop.i_RST
i_RST => dff_MS:GENFOR:2:flip_flop.i_RST
i_RST => dff_MS:GENFOR:3:flip_flop.i_RST
i_RST => dff_MS:GENFOR:4:flip_flop.i_RST
i_RST => dff_MS:GENFOR:5:flip_flop.i_RST
i_RST => dff_MS:GENFOR:6:flip_flop.i_RST
i_RST => dff_MS:GENFOR:7:flip_flop.i_RST
i_RST => dff_MS:GENFOR:8:flip_flop.i_RST
i_RST => dff_MS:GENFOR:9:flip_flop.i_RST
i_RST => dff_MS:GENFOR:10:flip_flop.i_RST
i_RST => dff_MS:GENFOR:11:flip_flop.i_RST
i_RST => dff_MS:GENFOR:12:flip_flop.i_RST
i_RST => dff_MS:GENFOR:13:flip_flop.i_RST
i_RST => dff_MS:GENFOR:14:flip_flop.i_RST
i_RST => dff_MS:GENFOR:15:flip_flop.i_RST
i_RST => dff_MS:GENFOR:16:flip_flop.i_RST
i_RST => dff_MS:GENFOR:17:flip_flop.i_RST
i_RST => dff_MS:GENFOR:18:flip_flop.i_RST
i_RST => dff_MS:GENFOR:19:flip_flop.i_RST
i_RST => dff_MS:GENFOR:20:flip_flop.i_RST
i_RST => dff_MS:GENFOR:21:flip_flop.i_RST
i_RST => dff_MS:GENFOR:22:flip_flop.i_RST
i_RST => dff_MS:GENFOR:23:flip_flop.i_RST
i_RST => dff_MS:GENFOR:24:flip_flop.i_RST
i_RST => dff_MS:GENFOR:25:flip_flop.i_RST
i_RST => dff_MS:GENFOR:26:flip_flop.i_RST
i_RST => dff_MS:GENFOR:27:flip_flop.i_RST
i_RST => dff_MS:GENFOR:28:flip_flop.i_RST
i_RST => dff_MS:GENFOR:29:flip_flop.i_RST
i_RST => dff_MS:GENFOR:30:flip_flop.i_RST
i_RST => dff_MS:GENFOR:31:flip_flop.i_RST
i_WD[0] => dff_MS:GENFOR:0:flip_flop.i_D
i_WD[1] => dff_MS:GENFOR:1:flip_flop.i_D
i_WD[2] => dff_MS:GENFOR:2:flip_flop.i_D
i_WD[3] => dff_MS:GENFOR:3:flip_flop.i_D
i_WD[4] => dff_MS:GENFOR:4:flip_flop.i_D
i_WD[5] => dff_MS:GENFOR:5:flip_flop.i_D
i_WD[6] => dff_MS:GENFOR:6:flip_flop.i_D
i_WD[7] => dff_MS:GENFOR:7:flip_flop.i_D
i_WD[8] => dff_MS:GENFOR:8:flip_flop.i_D
i_WD[9] => dff_MS:GENFOR:9:flip_flop.i_D
i_WD[10] => dff_MS:GENFOR:10:flip_flop.i_D
i_WD[11] => dff_MS:GENFOR:11:flip_flop.i_D
i_WD[12] => dff_MS:GENFOR:12:flip_flop.i_D
i_WD[13] => dff_MS:GENFOR:13:flip_flop.i_D
i_WD[14] => dff_MS:GENFOR:14:flip_flop.i_D
i_WD[15] => dff_MS:GENFOR:15:flip_flop.i_D
i_WD[16] => dff_MS:GENFOR:16:flip_flop.i_D
i_WD[17] => dff_MS:GENFOR:17:flip_flop.i_D
i_WD[18] => dff_MS:GENFOR:18:flip_flop.i_D
i_WD[19] => dff_MS:GENFOR:19:flip_flop.i_D
i_WD[20] => dff_MS:GENFOR:20:flip_flop.i_D
i_WD[21] => dff_MS:GENFOR:21:flip_flop.i_D
i_WD[22] => dff_MS:GENFOR:22:flip_flop.i_D
i_WD[23] => dff_MS:GENFOR:23:flip_flop.i_D
i_WD[24] => dff_MS:GENFOR:24:flip_flop.i_D
i_WD[25] => dff_MS:GENFOR:25:flip_flop.i_D
i_WD[26] => dff_MS:GENFOR:26:flip_flop.i_D
i_WD[27] => dff_MS:GENFOR:27:flip_flop.i_D
i_WD[28] => dff_MS:GENFOR:28:flip_flop.i_D
i_WD[29] => dff_MS:GENFOR:29:flip_flop.i_D
i_WD[30] => dff_MS:GENFOR:30:flip_flop.i_D
i_WD[31] => dff_MS:GENFOR:31:flip_flop.i_D
i_WE => dff_MS:GENFOR:0:flip_flop.i_WE
i_WE => dff_MS:GENFOR:1:flip_flop.i_WE
i_WE => dff_MS:GENFOR:2:flip_flop.i_WE
i_WE => dff_MS:GENFOR:3:flip_flop.i_WE
i_WE => dff_MS:GENFOR:4:flip_flop.i_WE
i_WE => dff_MS:GENFOR:5:flip_flop.i_WE
i_WE => dff_MS:GENFOR:6:flip_flop.i_WE
i_WE => dff_MS:GENFOR:7:flip_flop.i_WE
i_WE => dff_MS:GENFOR:8:flip_flop.i_WE
i_WE => dff_MS:GENFOR:9:flip_flop.i_WE
i_WE => dff_MS:GENFOR:10:flip_flop.i_WE
i_WE => dff_MS:GENFOR:11:flip_flop.i_WE
i_WE => dff_MS:GENFOR:12:flip_flop.i_WE
i_WE => dff_MS:GENFOR:13:flip_flop.i_WE
i_WE => dff_MS:GENFOR:14:flip_flop.i_WE
i_WE => dff_MS:GENFOR:15:flip_flop.i_WE
i_WE => dff_MS:GENFOR:16:flip_flop.i_WE
i_WE => dff_MS:GENFOR:17:flip_flop.i_WE
i_WE => dff_MS:GENFOR:18:flip_flop.i_WE
i_WE => dff_MS:GENFOR:19:flip_flop.i_WE
i_WE => dff_MS:GENFOR:20:flip_flop.i_WE
i_WE => dff_MS:GENFOR:21:flip_flop.i_WE
i_WE => dff_MS:GENFOR:22:flip_flop.i_WE
i_WE => dff_MS:GENFOR:23:flip_flop.i_WE
i_WE => dff_MS:GENFOR:24:flip_flop.i_WE
i_WE => dff_MS:GENFOR:25:flip_flop.i_WE
i_WE => dff_MS:GENFOR:26:flip_flop.i_WE
i_WE => dff_MS:GENFOR:27:flip_flop.i_WE
i_WE => dff_MS:GENFOR:28:flip_flop.i_WE
i_WE => dff_MS:GENFOR:29:flip_flop.i_WE
i_WE => dff_MS:GENFOR:30:flip_flop.i_WE
i_WE => dff_MS:GENFOR:31:flip_flop.i_WE
o_Q[0] <= dff_MS:GENFOR:0:flip_flop.o_Q
o_Q[1] <= dff_MS:GENFOR:1:flip_flop.o_Q
o_Q[2] <= dff_MS:GENFOR:2:flip_flop.o_Q
o_Q[3] <= dff_MS:GENFOR:3:flip_flop.o_Q
o_Q[4] <= dff_MS:GENFOR:4:flip_flop.o_Q
o_Q[5] <= dff_MS:GENFOR:5:flip_flop.o_Q
o_Q[6] <= dff_MS:GENFOR:6:flip_flop.o_Q
o_Q[7] <= dff_MS:GENFOR:7:flip_flop.o_Q
o_Q[8] <= dff_MS:GENFOR:8:flip_flop.o_Q
o_Q[9] <= dff_MS:GENFOR:9:flip_flop.o_Q
o_Q[10] <= dff_MS:GENFOR:10:flip_flop.o_Q
o_Q[11] <= dff_MS:GENFOR:11:flip_flop.o_Q
o_Q[12] <= dff_MS:GENFOR:12:flip_flop.o_Q
o_Q[13] <= dff_MS:GENFOR:13:flip_flop.o_Q
o_Q[14] <= dff_MS:GENFOR:14:flip_flop.o_Q
o_Q[15] <= dff_MS:GENFOR:15:flip_flop.o_Q
o_Q[16] <= dff_MS:GENFOR:16:flip_flop.o_Q
o_Q[17] <= dff_MS:GENFOR:17:flip_flop.o_Q
o_Q[18] <= dff_MS:GENFOR:18:flip_flop.o_Q
o_Q[19] <= dff_MS:GENFOR:19:flip_flop.o_Q
o_Q[20] <= dff_MS:GENFOR:20:flip_flop.o_Q
o_Q[21] <= dff_MS:GENFOR:21:flip_flop.o_Q
o_Q[22] <= dff_MS:GENFOR:22:flip_flop.o_Q
o_Q[23] <= dff_MS:GENFOR:23:flip_flop.o_Q
o_Q[24] <= dff_MS:GENFOR:24:flip_flop.o_Q
o_Q[25] <= dff_MS:GENFOR:25:flip_flop.o_Q
o_Q[26] <= dff_MS:GENFOR:26:flip_flop.o_Q
o_Q[27] <= dff_MS:GENFOR:27:flip_flop.o_Q
o_Q[28] <= dff_MS:GENFOR:28:flip_flop.o_Q
o_Q[29] <= dff_MS:GENFOR:29:flip_flop.o_Q
o_Q[30] <= dff_MS:GENFOR:30:flip_flop.o_Q
o_Q[31] <= dff_MS:GENFOR:31:flip_flop.o_Q


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:22:register_32bit|dff_MS:\GENFOR:0:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:22:register_32bit|dff_MS:\GENFOR:1:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:22:register_32bit|dff_MS:\GENFOR:2:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:22:register_32bit|dff_MS:\GENFOR:3:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:22:register_32bit|dff_MS:\GENFOR:4:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:22:register_32bit|dff_MS:\GENFOR:5:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:22:register_32bit|dff_MS:\GENFOR:6:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:22:register_32bit|dff_MS:\GENFOR:7:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:22:register_32bit|dff_MS:\GENFOR:8:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:22:register_32bit|dff_MS:\GENFOR:9:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:22:register_32bit|dff_MS:\GENFOR:10:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:22:register_32bit|dff_MS:\GENFOR:11:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:22:register_32bit|dff_MS:\GENFOR:12:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:22:register_32bit|dff_MS:\GENFOR:13:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:22:register_32bit|dff_MS:\GENFOR:14:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:22:register_32bit|dff_MS:\GENFOR:15:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:22:register_32bit|dff_MS:\GENFOR:16:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:22:register_32bit|dff_MS:\GENFOR:17:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:22:register_32bit|dff_MS:\GENFOR:18:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:22:register_32bit|dff_MS:\GENFOR:19:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:22:register_32bit|dff_MS:\GENFOR:20:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:22:register_32bit|dff_MS:\GENFOR:21:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:22:register_32bit|dff_MS:\GENFOR:22:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:22:register_32bit|dff_MS:\GENFOR:23:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:22:register_32bit|dff_MS:\GENFOR:24:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:22:register_32bit|dff_MS:\GENFOR:25:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:22:register_32bit|dff_MS:\GENFOR:26:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:22:register_32bit|dff_MS:\GENFOR:27:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:22:register_32bit|dff_MS:\GENFOR:28:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:22:register_32bit|dff_MS:\GENFOR:29:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:22:register_32bit|dff_MS:\GENFOR:30:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:22:register_32bit|dff_MS:\GENFOR:31:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|and2_MS:\generate_registers:23:do_write
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:23:register_32bit
i_CLK => dff_MS:GENFOR:0:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:1:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:2:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:3:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:4:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:5:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:6:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:7:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:8:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:9:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:10:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:11:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:12:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:13:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:14:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:15:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:16:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:17:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:18:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:19:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:20:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:21:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:22:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:23:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:24:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:25:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:26:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:27:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:28:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:29:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:30:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:31:flip_flop.i_CLK
i_RST => dff_MS:GENFOR:0:flip_flop.i_RST
i_RST => dff_MS:GENFOR:1:flip_flop.i_RST
i_RST => dff_MS:GENFOR:2:flip_flop.i_RST
i_RST => dff_MS:GENFOR:3:flip_flop.i_RST
i_RST => dff_MS:GENFOR:4:flip_flop.i_RST
i_RST => dff_MS:GENFOR:5:flip_flop.i_RST
i_RST => dff_MS:GENFOR:6:flip_flop.i_RST
i_RST => dff_MS:GENFOR:7:flip_flop.i_RST
i_RST => dff_MS:GENFOR:8:flip_flop.i_RST
i_RST => dff_MS:GENFOR:9:flip_flop.i_RST
i_RST => dff_MS:GENFOR:10:flip_flop.i_RST
i_RST => dff_MS:GENFOR:11:flip_flop.i_RST
i_RST => dff_MS:GENFOR:12:flip_flop.i_RST
i_RST => dff_MS:GENFOR:13:flip_flop.i_RST
i_RST => dff_MS:GENFOR:14:flip_flop.i_RST
i_RST => dff_MS:GENFOR:15:flip_flop.i_RST
i_RST => dff_MS:GENFOR:16:flip_flop.i_RST
i_RST => dff_MS:GENFOR:17:flip_flop.i_RST
i_RST => dff_MS:GENFOR:18:flip_flop.i_RST
i_RST => dff_MS:GENFOR:19:flip_flop.i_RST
i_RST => dff_MS:GENFOR:20:flip_flop.i_RST
i_RST => dff_MS:GENFOR:21:flip_flop.i_RST
i_RST => dff_MS:GENFOR:22:flip_flop.i_RST
i_RST => dff_MS:GENFOR:23:flip_flop.i_RST
i_RST => dff_MS:GENFOR:24:flip_flop.i_RST
i_RST => dff_MS:GENFOR:25:flip_flop.i_RST
i_RST => dff_MS:GENFOR:26:flip_flop.i_RST
i_RST => dff_MS:GENFOR:27:flip_flop.i_RST
i_RST => dff_MS:GENFOR:28:flip_flop.i_RST
i_RST => dff_MS:GENFOR:29:flip_flop.i_RST
i_RST => dff_MS:GENFOR:30:flip_flop.i_RST
i_RST => dff_MS:GENFOR:31:flip_flop.i_RST
i_WD[0] => dff_MS:GENFOR:0:flip_flop.i_D
i_WD[1] => dff_MS:GENFOR:1:flip_flop.i_D
i_WD[2] => dff_MS:GENFOR:2:flip_flop.i_D
i_WD[3] => dff_MS:GENFOR:3:flip_flop.i_D
i_WD[4] => dff_MS:GENFOR:4:flip_flop.i_D
i_WD[5] => dff_MS:GENFOR:5:flip_flop.i_D
i_WD[6] => dff_MS:GENFOR:6:flip_flop.i_D
i_WD[7] => dff_MS:GENFOR:7:flip_flop.i_D
i_WD[8] => dff_MS:GENFOR:8:flip_flop.i_D
i_WD[9] => dff_MS:GENFOR:9:flip_flop.i_D
i_WD[10] => dff_MS:GENFOR:10:flip_flop.i_D
i_WD[11] => dff_MS:GENFOR:11:flip_flop.i_D
i_WD[12] => dff_MS:GENFOR:12:flip_flop.i_D
i_WD[13] => dff_MS:GENFOR:13:flip_flop.i_D
i_WD[14] => dff_MS:GENFOR:14:flip_flop.i_D
i_WD[15] => dff_MS:GENFOR:15:flip_flop.i_D
i_WD[16] => dff_MS:GENFOR:16:flip_flop.i_D
i_WD[17] => dff_MS:GENFOR:17:flip_flop.i_D
i_WD[18] => dff_MS:GENFOR:18:flip_flop.i_D
i_WD[19] => dff_MS:GENFOR:19:flip_flop.i_D
i_WD[20] => dff_MS:GENFOR:20:flip_flop.i_D
i_WD[21] => dff_MS:GENFOR:21:flip_flop.i_D
i_WD[22] => dff_MS:GENFOR:22:flip_flop.i_D
i_WD[23] => dff_MS:GENFOR:23:flip_flop.i_D
i_WD[24] => dff_MS:GENFOR:24:flip_flop.i_D
i_WD[25] => dff_MS:GENFOR:25:flip_flop.i_D
i_WD[26] => dff_MS:GENFOR:26:flip_flop.i_D
i_WD[27] => dff_MS:GENFOR:27:flip_flop.i_D
i_WD[28] => dff_MS:GENFOR:28:flip_flop.i_D
i_WD[29] => dff_MS:GENFOR:29:flip_flop.i_D
i_WD[30] => dff_MS:GENFOR:30:flip_flop.i_D
i_WD[31] => dff_MS:GENFOR:31:flip_flop.i_D
i_WE => dff_MS:GENFOR:0:flip_flop.i_WE
i_WE => dff_MS:GENFOR:1:flip_flop.i_WE
i_WE => dff_MS:GENFOR:2:flip_flop.i_WE
i_WE => dff_MS:GENFOR:3:flip_flop.i_WE
i_WE => dff_MS:GENFOR:4:flip_flop.i_WE
i_WE => dff_MS:GENFOR:5:flip_flop.i_WE
i_WE => dff_MS:GENFOR:6:flip_flop.i_WE
i_WE => dff_MS:GENFOR:7:flip_flop.i_WE
i_WE => dff_MS:GENFOR:8:flip_flop.i_WE
i_WE => dff_MS:GENFOR:9:flip_flop.i_WE
i_WE => dff_MS:GENFOR:10:flip_flop.i_WE
i_WE => dff_MS:GENFOR:11:flip_flop.i_WE
i_WE => dff_MS:GENFOR:12:flip_flop.i_WE
i_WE => dff_MS:GENFOR:13:flip_flop.i_WE
i_WE => dff_MS:GENFOR:14:flip_flop.i_WE
i_WE => dff_MS:GENFOR:15:flip_flop.i_WE
i_WE => dff_MS:GENFOR:16:flip_flop.i_WE
i_WE => dff_MS:GENFOR:17:flip_flop.i_WE
i_WE => dff_MS:GENFOR:18:flip_flop.i_WE
i_WE => dff_MS:GENFOR:19:flip_flop.i_WE
i_WE => dff_MS:GENFOR:20:flip_flop.i_WE
i_WE => dff_MS:GENFOR:21:flip_flop.i_WE
i_WE => dff_MS:GENFOR:22:flip_flop.i_WE
i_WE => dff_MS:GENFOR:23:flip_flop.i_WE
i_WE => dff_MS:GENFOR:24:flip_flop.i_WE
i_WE => dff_MS:GENFOR:25:flip_flop.i_WE
i_WE => dff_MS:GENFOR:26:flip_flop.i_WE
i_WE => dff_MS:GENFOR:27:flip_flop.i_WE
i_WE => dff_MS:GENFOR:28:flip_flop.i_WE
i_WE => dff_MS:GENFOR:29:flip_flop.i_WE
i_WE => dff_MS:GENFOR:30:flip_flop.i_WE
i_WE => dff_MS:GENFOR:31:flip_flop.i_WE
o_Q[0] <= dff_MS:GENFOR:0:flip_flop.o_Q
o_Q[1] <= dff_MS:GENFOR:1:flip_flop.o_Q
o_Q[2] <= dff_MS:GENFOR:2:flip_flop.o_Q
o_Q[3] <= dff_MS:GENFOR:3:flip_flop.o_Q
o_Q[4] <= dff_MS:GENFOR:4:flip_flop.o_Q
o_Q[5] <= dff_MS:GENFOR:5:flip_flop.o_Q
o_Q[6] <= dff_MS:GENFOR:6:flip_flop.o_Q
o_Q[7] <= dff_MS:GENFOR:7:flip_flop.o_Q
o_Q[8] <= dff_MS:GENFOR:8:flip_flop.o_Q
o_Q[9] <= dff_MS:GENFOR:9:flip_flop.o_Q
o_Q[10] <= dff_MS:GENFOR:10:flip_flop.o_Q
o_Q[11] <= dff_MS:GENFOR:11:flip_flop.o_Q
o_Q[12] <= dff_MS:GENFOR:12:flip_flop.o_Q
o_Q[13] <= dff_MS:GENFOR:13:flip_flop.o_Q
o_Q[14] <= dff_MS:GENFOR:14:flip_flop.o_Q
o_Q[15] <= dff_MS:GENFOR:15:flip_flop.o_Q
o_Q[16] <= dff_MS:GENFOR:16:flip_flop.o_Q
o_Q[17] <= dff_MS:GENFOR:17:flip_flop.o_Q
o_Q[18] <= dff_MS:GENFOR:18:flip_flop.o_Q
o_Q[19] <= dff_MS:GENFOR:19:flip_flop.o_Q
o_Q[20] <= dff_MS:GENFOR:20:flip_flop.o_Q
o_Q[21] <= dff_MS:GENFOR:21:flip_flop.o_Q
o_Q[22] <= dff_MS:GENFOR:22:flip_flop.o_Q
o_Q[23] <= dff_MS:GENFOR:23:flip_flop.o_Q
o_Q[24] <= dff_MS:GENFOR:24:flip_flop.o_Q
o_Q[25] <= dff_MS:GENFOR:25:flip_flop.o_Q
o_Q[26] <= dff_MS:GENFOR:26:flip_flop.o_Q
o_Q[27] <= dff_MS:GENFOR:27:flip_flop.o_Q
o_Q[28] <= dff_MS:GENFOR:28:flip_flop.o_Q
o_Q[29] <= dff_MS:GENFOR:29:flip_flop.o_Q
o_Q[30] <= dff_MS:GENFOR:30:flip_flop.o_Q
o_Q[31] <= dff_MS:GENFOR:31:flip_flop.o_Q


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:23:register_32bit|dff_MS:\GENFOR:0:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:23:register_32bit|dff_MS:\GENFOR:1:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:23:register_32bit|dff_MS:\GENFOR:2:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:23:register_32bit|dff_MS:\GENFOR:3:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:23:register_32bit|dff_MS:\GENFOR:4:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:23:register_32bit|dff_MS:\GENFOR:5:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:23:register_32bit|dff_MS:\GENFOR:6:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:23:register_32bit|dff_MS:\GENFOR:7:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:23:register_32bit|dff_MS:\GENFOR:8:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:23:register_32bit|dff_MS:\GENFOR:9:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:23:register_32bit|dff_MS:\GENFOR:10:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:23:register_32bit|dff_MS:\GENFOR:11:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:23:register_32bit|dff_MS:\GENFOR:12:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:23:register_32bit|dff_MS:\GENFOR:13:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:23:register_32bit|dff_MS:\GENFOR:14:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:23:register_32bit|dff_MS:\GENFOR:15:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:23:register_32bit|dff_MS:\GENFOR:16:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:23:register_32bit|dff_MS:\GENFOR:17:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:23:register_32bit|dff_MS:\GENFOR:18:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:23:register_32bit|dff_MS:\GENFOR:19:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:23:register_32bit|dff_MS:\GENFOR:20:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:23:register_32bit|dff_MS:\GENFOR:21:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:23:register_32bit|dff_MS:\GENFOR:22:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:23:register_32bit|dff_MS:\GENFOR:23:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:23:register_32bit|dff_MS:\GENFOR:24:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:23:register_32bit|dff_MS:\GENFOR:25:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:23:register_32bit|dff_MS:\GENFOR:26:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:23:register_32bit|dff_MS:\GENFOR:27:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:23:register_32bit|dff_MS:\GENFOR:28:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:23:register_32bit|dff_MS:\GENFOR:29:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:23:register_32bit|dff_MS:\GENFOR:30:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:23:register_32bit|dff_MS:\GENFOR:31:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|and2_MS:\generate_registers:24:do_write
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:24:register_32bit
i_CLK => dff_MS:GENFOR:0:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:1:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:2:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:3:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:4:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:5:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:6:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:7:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:8:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:9:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:10:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:11:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:12:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:13:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:14:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:15:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:16:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:17:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:18:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:19:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:20:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:21:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:22:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:23:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:24:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:25:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:26:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:27:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:28:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:29:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:30:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:31:flip_flop.i_CLK
i_RST => dff_MS:GENFOR:0:flip_flop.i_RST
i_RST => dff_MS:GENFOR:1:flip_flop.i_RST
i_RST => dff_MS:GENFOR:2:flip_flop.i_RST
i_RST => dff_MS:GENFOR:3:flip_flop.i_RST
i_RST => dff_MS:GENFOR:4:flip_flop.i_RST
i_RST => dff_MS:GENFOR:5:flip_flop.i_RST
i_RST => dff_MS:GENFOR:6:flip_flop.i_RST
i_RST => dff_MS:GENFOR:7:flip_flop.i_RST
i_RST => dff_MS:GENFOR:8:flip_flop.i_RST
i_RST => dff_MS:GENFOR:9:flip_flop.i_RST
i_RST => dff_MS:GENFOR:10:flip_flop.i_RST
i_RST => dff_MS:GENFOR:11:flip_flop.i_RST
i_RST => dff_MS:GENFOR:12:flip_flop.i_RST
i_RST => dff_MS:GENFOR:13:flip_flop.i_RST
i_RST => dff_MS:GENFOR:14:flip_flop.i_RST
i_RST => dff_MS:GENFOR:15:flip_flop.i_RST
i_RST => dff_MS:GENFOR:16:flip_flop.i_RST
i_RST => dff_MS:GENFOR:17:flip_flop.i_RST
i_RST => dff_MS:GENFOR:18:flip_flop.i_RST
i_RST => dff_MS:GENFOR:19:flip_flop.i_RST
i_RST => dff_MS:GENFOR:20:flip_flop.i_RST
i_RST => dff_MS:GENFOR:21:flip_flop.i_RST
i_RST => dff_MS:GENFOR:22:flip_flop.i_RST
i_RST => dff_MS:GENFOR:23:flip_flop.i_RST
i_RST => dff_MS:GENFOR:24:flip_flop.i_RST
i_RST => dff_MS:GENFOR:25:flip_flop.i_RST
i_RST => dff_MS:GENFOR:26:flip_flop.i_RST
i_RST => dff_MS:GENFOR:27:flip_flop.i_RST
i_RST => dff_MS:GENFOR:28:flip_flop.i_RST
i_RST => dff_MS:GENFOR:29:flip_flop.i_RST
i_RST => dff_MS:GENFOR:30:flip_flop.i_RST
i_RST => dff_MS:GENFOR:31:flip_flop.i_RST
i_WD[0] => dff_MS:GENFOR:0:flip_flop.i_D
i_WD[1] => dff_MS:GENFOR:1:flip_flop.i_D
i_WD[2] => dff_MS:GENFOR:2:flip_flop.i_D
i_WD[3] => dff_MS:GENFOR:3:flip_flop.i_D
i_WD[4] => dff_MS:GENFOR:4:flip_flop.i_D
i_WD[5] => dff_MS:GENFOR:5:flip_flop.i_D
i_WD[6] => dff_MS:GENFOR:6:flip_flop.i_D
i_WD[7] => dff_MS:GENFOR:7:flip_flop.i_D
i_WD[8] => dff_MS:GENFOR:8:flip_flop.i_D
i_WD[9] => dff_MS:GENFOR:9:flip_flop.i_D
i_WD[10] => dff_MS:GENFOR:10:flip_flop.i_D
i_WD[11] => dff_MS:GENFOR:11:flip_flop.i_D
i_WD[12] => dff_MS:GENFOR:12:flip_flop.i_D
i_WD[13] => dff_MS:GENFOR:13:flip_flop.i_D
i_WD[14] => dff_MS:GENFOR:14:flip_flop.i_D
i_WD[15] => dff_MS:GENFOR:15:flip_flop.i_D
i_WD[16] => dff_MS:GENFOR:16:flip_flop.i_D
i_WD[17] => dff_MS:GENFOR:17:flip_flop.i_D
i_WD[18] => dff_MS:GENFOR:18:flip_flop.i_D
i_WD[19] => dff_MS:GENFOR:19:flip_flop.i_D
i_WD[20] => dff_MS:GENFOR:20:flip_flop.i_D
i_WD[21] => dff_MS:GENFOR:21:flip_flop.i_D
i_WD[22] => dff_MS:GENFOR:22:flip_flop.i_D
i_WD[23] => dff_MS:GENFOR:23:flip_flop.i_D
i_WD[24] => dff_MS:GENFOR:24:flip_flop.i_D
i_WD[25] => dff_MS:GENFOR:25:flip_flop.i_D
i_WD[26] => dff_MS:GENFOR:26:flip_flop.i_D
i_WD[27] => dff_MS:GENFOR:27:flip_flop.i_D
i_WD[28] => dff_MS:GENFOR:28:flip_flop.i_D
i_WD[29] => dff_MS:GENFOR:29:flip_flop.i_D
i_WD[30] => dff_MS:GENFOR:30:flip_flop.i_D
i_WD[31] => dff_MS:GENFOR:31:flip_flop.i_D
i_WE => dff_MS:GENFOR:0:flip_flop.i_WE
i_WE => dff_MS:GENFOR:1:flip_flop.i_WE
i_WE => dff_MS:GENFOR:2:flip_flop.i_WE
i_WE => dff_MS:GENFOR:3:flip_flop.i_WE
i_WE => dff_MS:GENFOR:4:flip_flop.i_WE
i_WE => dff_MS:GENFOR:5:flip_flop.i_WE
i_WE => dff_MS:GENFOR:6:flip_flop.i_WE
i_WE => dff_MS:GENFOR:7:flip_flop.i_WE
i_WE => dff_MS:GENFOR:8:flip_flop.i_WE
i_WE => dff_MS:GENFOR:9:flip_flop.i_WE
i_WE => dff_MS:GENFOR:10:flip_flop.i_WE
i_WE => dff_MS:GENFOR:11:flip_flop.i_WE
i_WE => dff_MS:GENFOR:12:flip_flop.i_WE
i_WE => dff_MS:GENFOR:13:flip_flop.i_WE
i_WE => dff_MS:GENFOR:14:flip_flop.i_WE
i_WE => dff_MS:GENFOR:15:flip_flop.i_WE
i_WE => dff_MS:GENFOR:16:flip_flop.i_WE
i_WE => dff_MS:GENFOR:17:flip_flop.i_WE
i_WE => dff_MS:GENFOR:18:flip_flop.i_WE
i_WE => dff_MS:GENFOR:19:flip_flop.i_WE
i_WE => dff_MS:GENFOR:20:flip_flop.i_WE
i_WE => dff_MS:GENFOR:21:flip_flop.i_WE
i_WE => dff_MS:GENFOR:22:flip_flop.i_WE
i_WE => dff_MS:GENFOR:23:flip_flop.i_WE
i_WE => dff_MS:GENFOR:24:flip_flop.i_WE
i_WE => dff_MS:GENFOR:25:flip_flop.i_WE
i_WE => dff_MS:GENFOR:26:flip_flop.i_WE
i_WE => dff_MS:GENFOR:27:flip_flop.i_WE
i_WE => dff_MS:GENFOR:28:flip_flop.i_WE
i_WE => dff_MS:GENFOR:29:flip_flop.i_WE
i_WE => dff_MS:GENFOR:30:flip_flop.i_WE
i_WE => dff_MS:GENFOR:31:flip_flop.i_WE
o_Q[0] <= dff_MS:GENFOR:0:flip_flop.o_Q
o_Q[1] <= dff_MS:GENFOR:1:flip_flop.o_Q
o_Q[2] <= dff_MS:GENFOR:2:flip_flop.o_Q
o_Q[3] <= dff_MS:GENFOR:3:flip_flop.o_Q
o_Q[4] <= dff_MS:GENFOR:4:flip_flop.o_Q
o_Q[5] <= dff_MS:GENFOR:5:flip_flop.o_Q
o_Q[6] <= dff_MS:GENFOR:6:flip_flop.o_Q
o_Q[7] <= dff_MS:GENFOR:7:flip_flop.o_Q
o_Q[8] <= dff_MS:GENFOR:8:flip_flop.o_Q
o_Q[9] <= dff_MS:GENFOR:9:flip_flop.o_Q
o_Q[10] <= dff_MS:GENFOR:10:flip_flop.o_Q
o_Q[11] <= dff_MS:GENFOR:11:flip_flop.o_Q
o_Q[12] <= dff_MS:GENFOR:12:flip_flop.o_Q
o_Q[13] <= dff_MS:GENFOR:13:flip_flop.o_Q
o_Q[14] <= dff_MS:GENFOR:14:flip_flop.o_Q
o_Q[15] <= dff_MS:GENFOR:15:flip_flop.o_Q
o_Q[16] <= dff_MS:GENFOR:16:flip_flop.o_Q
o_Q[17] <= dff_MS:GENFOR:17:flip_flop.o_Q
o_Q[18] <= dff_MS:GENFOR:18:flip_flop.o_Q
o_Q[19] <= dff_MS:GENFOR:19:flip_flop.o_Q
o_Q[20] <= dff_MS:GENFOR:20:flip_flop.o_Q
o_Q[21] <= dff_MS:GENFOR:21:flip_flop.o_Q
o_Q[22] <= dff_MS:GENFOR:22:flip_flop.o_Q
o_Q[23] <= dff_MS:GENFOR:23:flip_flop.o_Q
o_Q[24] <= dff_MS:GENFOR:24:flip_flop.o_Q
o_Q[25] <= dff_MS:GENFOR:25:flip_flop.o_Q
o_Q[26] <= dff_MS:GENFOR:26:flip_flop.o_Q
o_Q[27] <= dff_MS:GENFOR:27:flip_flop.o_Q
o_Q[28] <= dff_MS:GENFOR:28:flip_flop.o_Q
o_Q[29] <= dff_MS:GENFOR:29:flip_flop.o_Q
o_Q[30] <= dff_MS:GENFOR:30:flip_flop.o_Q
o_Q[31] <= dff_MS:GENFOR:31:flip_flop.o_Q


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:24:register_32bit|dff_MS:\GENFOR:0:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:24:register_32bit|dff_MS:\GENFOR:1:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:24:register_32bit|dff_MS:\GENFOR:2:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:24:register_32bit|dff_MS:\GENFOR:3:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:24:register_32bit|dff_MS:\GENFOR:4:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:24:register_32bit|dff_MS:\GENFOR:5:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:24:register_32bit|dff_MS:\GENFOR:6:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:24:register_32bit|dff_MS:\GENFOR:7:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:24:register_32bit|dff_MS:\GENFOR:8:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:24:register_32bit|dff_MS:\GENFOR:9:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:24:register_32bit|dff_MS:\GENFOR:10:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:24:register_32bit|dff_MS:\GENFOR:11:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:24:register_32bit|dff_MS:\GENFOR:12:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:24:register_32bit|dff_MS:\GENFOR:13:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:24:register_32bit|dff_MS:\GENFOR:14:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:24:register_32bit|dff_MS:\GENFOR:15:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:24:register_32bit|dff_MS:\GENFOR:16:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:24:register_32bit|dff_MS:\GENFOR:17:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:24:register_32bit|dff_MS:\GENFOR:18:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:24:register_32bit|dff_MS:\GENFOR:19:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:24:register_32bit|dff_MS:\GENFOR:20:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:24:register_32bit|dff_MS:\GENFOR:21:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:24:register_32bit|dff_MS:\GENFOR:22:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:24:register_32bit|dff_MS:\GENFOR:23:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:24:register_32bit|dff_MS:\GENFOR:24:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:24:register_32bit|dff_MS:\GENFOR:25:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:24:register_32bit|dff_MS:\GENFOR:26:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:24:register_32bit|dff_MS:\GENFOR:27:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:24:register_32bit|dff_MS:\GENFOR:28:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:24:register_32bit|dff_MS:\GENFOR:29:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:24:register_32bit|dff_MS:\GENFOR:30:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:24:register_32bit|dff_MS:\GENFOR:31:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|and2_MS:\generate_registers:25:do_write
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:25:register_32bit
i_CLK => dff_MS:GENFOR:0:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:1:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:2:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:3:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:4:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:5:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:6:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:7:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:8:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:9:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:10:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:11:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:12:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:13:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:14:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:15:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:16:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:17:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:18:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:19:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:20:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:21:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:22:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:23:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:24:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:25:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:26:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:27:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:28:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:29:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:30:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:31:flip_flop.i_CLK
i_RST => dff_MS:GENFOR:0:flip_flop.i_RST
i_RST => dff_MS:GENFOR:1:flip_flop.i_RST
i_RST => dff_MS:GENFOR:2:flip_flop.i_RST
i_RST => dff_MS:GENFOR:3:flip_flop.i_RST
i_RST => dff_MS:GENFOR:4:flip_flop.i_RST
i_RST => dff_MS:GENFOR:5:flip_flop.i_RST
i_RST => dff_MS:GENFOR:6:flip_flop.i_RST
i_RST => dff_MS:GENFOR:7:flip_flop.i_RST
i_RST => dff_MS:GENFOR:8:flip_flop.i_RST
i_RST => dff_MS:GENFOR:9:flip_flop.i_RST
i_RST => dff_MS:GENFOR:10:flip_flop.i_RST
i_RST => dff_MS:GENFOR:11:flip_flop.i_RST
i_RST => dff_MS:GENFOR:12:flip_flop.i_RST
i_RST => dff_MS:GENFOR:13:flip_flop.i_RST
i_RST => dff_MS:GENFOR:14:flip_flop.i_RST
i_RST => dff_MS:GENFOR:15:flip_flop.i_RST
i_RST => dff_MS:GENFOR:16:flip_flop.i_RST
i_RST => dff_MS:GENFOR:17:flip_flop.i_RST
i_RST => dff_MS:GENFOR:18:flip_flop.i_RST
i_RST => dff_MS:GENFOR:19:flip_flop.i_RST
i_RST => dff_MS:GENFOR:20:flip_flop.i_RST
i_RST => dff_MS:GENFOR:21:flip_flop.i_RST
i_RST => dff_MS:GENFOR:22:flip_flop.i_RST
i_RST => dff_MS:GENFOR:23:flip_flop.i_RST
i_RST => dff_MS:GENFOR:24:flip_flop.i_RST
i_RST => dff_MS:GENFOR:25:flip_flop.i_RST
i_RST => dff_MS:GENFOR:26:flip_flop.i_RST
i_RST => dff_MS:GENFOR:27:flip_flop.i_RST
i_RST => dff_MS:GENFOR:28:flip_flop.i_RST
i_RST => dff_MS:GENFOR:29:flip_flop.i_RST
i_RST => dff_MS:GENFOR:30:flip_flop.i_RST
i_RST => dff_MS:GENFOR:31:flip_flop.i_RST
i_WD[0] => dff_MS:GENFOR:0:flip_flop.i_D
i_WD[1] => dff_MS:GENFOR:1:flip_flop.i_D
i_WD[2] => dff_MS:GENFOR:2:flip_flop.i_D
i_WD[3] => dff_MS:GENFOR:3:flip_flop.i_D
i_WD[4] => dff_MS:GENFOR:4:flip_flop.i_D
i_WD[5] => dff_MS:GENFOR:5:flip_flop.i_D
i_WD[6] => dff_MS:GENFOR:6:flip_flop.i_D
i_WD[7] => dff_MS:GENFOR:7:flip_flop.i_D
i_WD[8] => dff_MS:GENFOR:8:flip_flop.i_D
i_WD[9] => dff_MS:GENFOR:9:flip_flop.i_D
i_WD[10] => dff_MS:GENFOR:10:flip_flop.i_D
i_WD[11] => dff_MS:GENFOR:11:flip_flop.i_D
i_WD[12] => dff_MS:GENFOR:12:flip_flop.i_D
i_WD[13] => dff_MS:GENFOR:13:flip_flop.i_D
i_WD[14] => dff_MS:GENFOR:14:flip_flop.i_D
i_WD[15] => dff_MS:GENFOR:15:flip_flop.i_D
i_WD[16] => dff_MS:GENFOR:16:flip_flop.i_D
i_WD[17] => dff_MS:GENFOR:17:flip_flop.i_D
i_WD[18] => dff_MS:GENFOR:18:flip_flop.i_D
i_WD[19] => dff_MS:GENFOR:19:flip_flop.i_D
i_WD[20] => dff_MS:GENFOR:20:flip_flop.i_D
i_WD[21] => dff_MS:GENFOR:21:flip_flop.i_D
i_WD[22] => dff_MS:GENFOR:22:flip_flop.i_D
i_WD[23] => dff_MS:GENFOR:23:flip_flop.i_D
i_WD[24] => dff_MS:GENFOR:24:flip_flop.i_D
i_WD[25] => dff_MS:GENFOR:25:flip_flop.i_D
i_WD[26] => dff_MS:GENFOR:26:flip_flop.i_D
i_WD[27] => dff_MS:GENFOR:27:flip_flop.i_D
i_WD[28] => dff_MS:GENFOR:28:flip_flop.i_D
i_WD[29] => dff_MS:GENFOR:29:flip_flop.i_D
i_WD[30] => dff_MS:GENFOR:30:flip_flop.i_D
i_WD[31] => dff_MS:GENFOR:31:flip_flop.i_D
i_WE => dff_MS:GENFOR:0:flip_flop.i_WE
i_WE => dff_MS:GENFOR:1:flip_flop.i_WE
i_WE => dff_MS:GENFOR:2:flip_flop.i_WE
i_WE => dff_MS:GENFOR:3:flip_flop.i_WE
i_WE => dff_MS:GENFOR:4:flip_flop.i_WE
i_WE => dff_MS:GENFOR:5:flip_flop.i_WE
i_WE => dff_MS:GENFOR:6:flip_flop.i_WE
i_WE => dff_MS:GENFOR:7:flip_flop.i_WE
i_WE => dff_MS:GENFOR:8:flip_flop.i_WE
i_WE => dff_MS:GENFOR:9:flip_flop.i_WE
i_WE => dff_MS:GENFOR:10:flip_flop.i_WE
i_WE => dff_MS:GENFOR:11:flip_flop.i_WE
i_WE => dff_MS:GENFOR:12:flip_flop.i_WE
i_WE => dff_MS:GENFOR:13:flip_flop.i_WE
i_WE => dff_MS:GENFOR:14:flip_flop.i_WE
i_WE => dff_MS:GENFOR:15:flip_flop.i_WE
i_WE => dff_MS:GENFOR:16:flip_flop.i_WE
i_WE => dff_MS:GENFOR:17:flip_flop.i_WE
i_WE => dff_MS:GENFOR:18:flip_flop.i_WE
i_WE => dff_MS:GENFOR:19:flip_flop.i_WE
i_WE => dff_MS:GENFOR:20:flip_flop.i_WE
i_WE => dff_MS:GENFOR:21:flip_flop.i_WE
i_WE => dff_MS:GENFOR:22:flip_flop.i_WE
i_WE => dff_MS:GENFOR:23:flip_flop.i_WE
i_WE => dff_MS:GENFOR:24:flip_flop.i_WE
i_WE => dff_MS:GENFOR:25:flip_flop.i_WE
i_WE => dff_MS:GENFOR:26:flip_flop.i_WE
i_WE => dff_MS:GENFOR:27:flip_flop.i_WE
i_WE => dff_MS:GENFOR:28:flip_flop.i_WE
i_WE => dff_MS:GENFOR:29:flip_flop.i_WE
i_WE => dff_MS:GENFOR:30:flip_flop.i_WE
i_WE => dff_MS:GENFOR:31:flip_flop.i_WE
o_Q[0] <= dff_MS:GENFOR:0:flip_flop.o_Q
o_Q[1] <= dff_MS:GENFOR:1:flip_flop.o_Q
o_Q[2] <= dff_MS:GENFOR:2:flip_flop.o_Q
o_Q[3] <= dff_MS:GENFOR:3:flip_flop.o_Q
o_Q[4] <= dff_MS:GENFOR:4:flip_flop.o_Q
o_Q[5] <= dff_MS:GENFOR:5:flip_flop.o_Q
o_Q[6] <= dff_MS:GENFOR:6:flip_flop.o_Q
o_Q[7] <= dff_MS:GENFOR:7:flip_flop.o_Q
o_Q[8] <= dff_MS:GENFOR:8:flip_flop.o_Q
o_Q[9] <= dff_MS:GENFOR:9:flip_flop.o_Q
o_Q[10] <= dff_MS:GENFOR:10:flip_flop.o_Q
o_Q[11] <= dff_MS:GENFOR:11:flip_flop.o_Q
o_Q[12] <= dff_MS:GENFOR:12:flip_flop.o_Q
o_Q[13] <= dff_MS:GENFOR:13:flip_flop.o_Q
o_Q[14] <= dff_MS:GENFOR:14:flip_flop.o_Q
o_Q[15] <= dff_MS:GENFOR:15:flip_flop.o_Q
o_Q[16] <= dff_MS:GENFOR:16:flip_flop.o_Q
o_Q[17] <= dff_MS:GENFOR:17:flip_flop.o_Q
o_Q[18] <= dff_MS:GENFOR:18:flip_flop.o_Q
o_Q[19] <= dff_MS:GENFOR:19:flip_flop.o_Q
o_Q[20] <= dff_MS:GENFOR:20:flip_flop.o_Q
o_Q[21] <= dff_MS:GENFOR:21:flip_flop.o_Q
o_Q[22] <= dff_MS:GENFOR:22:flip_flop.o_Q
o_Q[23] <= dff_MS:GENFOR:23:flip_flop.o_Q
o_Q[24] <= dff_MS:GENFOR:24:flip_flop.o_Q
o_Q[25] <= dff_MS:GENFOR:25:flip_flop.o_Q
o_Q[26] <= dff_MS:GENFOR:26:flip_flop.o_Q
o_Q[27] <= dff_MS:GENFOR:27:flip_flop.o_Q
o_Q[28] <= dff_MS:GENFOR:28:flip_flop.o_Q
o_Q[29] <= dff_MS:GENFOR:29:flip_flop.o_Q
o_Q[30] <= dff_MS:GENFOR:30:flip_flop.o_Q
o_Q[31] <= dff_MS:GENFOR:31:flip_flop.o_Q


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:25:register_32bit|dff_MS:\GENFOR:0:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:25:register_32bit|dff_MS:\GENFOR:1:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:25:register_32bit|dff_MS:\GENFOR:2:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:25:register_32bit|dff_MS:\GENFOR:3:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:25:register_32bit|dff_MS:\GENFOR:4:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:25:register_32bit|dff_MS:\GENFOR:5:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:25:register_32bit|dff_MS:\GENFOR:6:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:25:register_32bit|dff_MS:\GENFOR:7:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:25:register_32bit|dff_MS:\GENFOR:8:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:25:register_32bit|dff_MS:\GENFOR:9:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:25:register_32bit|dff_MS:\GENFOR:10:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:25:register_32bit|dff_MS:\GENFOR:11:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:25:register_32bit|dff_MS:\GENFOR:12:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:25:register_32bit|dff_MS:\GENFOR:13:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:25:register_32bit|dff_MS:\GENFOR:14:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:25:register_32bit|dff_MS:\GENFOR:15:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:25:register_32bit|dff_MS:\GENFOR:16:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:25:register_32bit|dff_MS:\GENFOR:17:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:25:register_32bit|dff_MS:\GENFOR:18:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:25:register_32bit|dff_MS:\GENFOR:19:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:25:register_32bit|dff_MS:\GENFOR:20:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:25:register_32bit|dff_MS:\GENFOR:21:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:25:register_32bit|dff_MS:\GENFOR:22:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:25:register_32bit|dff_MS:\GENFOR:23:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:25:register_32bit|dff_MS:\GENFOR:24:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:25:register_32bit|dff_MS:\GENFOR:25:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:25:register_32bit|dff_MS:\GENFOR:26:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:25:register_32bit|dff_MS:\GENFOR:27:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:25:register_32bit|dff_MS:\GENFOR:28:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:25:register_32bit|dff_MS:\GENFOR:29:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:25:register_32bit|dff_MS:\GENFOR:30:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:25:register_32bit|dff_MS:\GENFOR:31:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|and2_MS:\generate_registers:26:do_write
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:26:register_32bit
i_CLK => dff_MS:GENFOR:0:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:1:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:2:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:3:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:4:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:5:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:6:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:7:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:8:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:9:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:10:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:11:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:12:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:13:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:14:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:15:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:16:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:17:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:18:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:19:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:20:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:21:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:22:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:23:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:24:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:25:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:26:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:27:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:28:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:29:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:30:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:31:flip_flop.i_CLK
i_RST => dff_MS:GENFOR:0:flip_flop.i_RST
i_RST => dff_MS:GENFOR:1:flip_flop.i_RST
i_RST => dff_MS:GENFOR:2:flip_flop.i_RST
i_RST => dff_MS:GENFOR:3:flip_flop.i_RST
i_RST => dff_MS:GENFOR:4:flip_flop.i_RST
i_RST => dff_MS:GENFOR:5:flip_flop.i_RST
i_RST => dff_MS:GENFOR:6:flip_flop.i_RST
i_RST => dff_MS:GENFOR:7:flip_flop.i_RST
i_RST => dff_MS:GENFOR:8:flip_flop.i_RST
i_RST => dff_MS:GENFOR:9:flip_flop.i_RST
i_RST => dff_MS:GENFOR:10:flip_flop.i_RST
i_RST => dff_MS:GENFOR:11:flip_flop.i_RST
i_RST => dff_MS:GENFOR:12:flip_flop.i_RST
i_RST => dff_MS:GENFOR:13:flip_flop.i_RST
i_RST => dff_MS:GENFOR:14:flip_flop.i_RST
i_RST => dff_MS:GENFOR:15:flip_flop.i_RST
i_RST => dff_MS:GENFOR:16:flip_flop.i_RST
i_RST => dff_MS:GENFOR:17:flip_flop.i_RST
i_RST => dff_MS:GENFOR:18:flip_flop.i_RST
i_RST => dff_MS:GENFOR:19:flip_flop.i_RST
i_RST => dff_MS:GENFOR:20:flip_flop.i_RST
i_RST => dff_MS:GENFOR:21:flip_flop.i_RST
i_RST => dff_MS:GENFOR:22:flip_flop.i_RST
i_RST => dff_MS:GENFOR:23:flip_flop.i_RST
i_RST => dff_MS:GENFOR:24:flip_flop.i_RST
i_RST => dff_MS:GENFOR:25:flip_flop.i_RST
i_RST => dff_MS:GENFOR:26:flip_flop.i_RST
i_RST => dff_MS:GENFOR:27:flip_flop.i_RST
i_RST => dff_MS:GENFOR:28:flip_flop.i_RST
i_RST => dff_MS:GENFOR:29:flip_flop.i_RST
i_RST => dff_MS:GENFOR:30:flip_flop.i_RST
i_RST => dff_MS:GENFOR:31:flip_flop.i_RST
i_WD[0] => dff_MS:GENFOR:0:flip_flop.i_D
i_WD[1] => dff_MS:GENFOR:1:flip_flop.i_D
i_WD[2] => dff_MS:GENFOR:2:flip_flop.i_D
i_WD[3] => dff_MS:GENFOR:3:flip_flop.i_D
i_WD[4] => dff_MS:GENFOR:4:flip_flop.i_D
i_WD[5] => dff_MS:GENFOR:5:flip_flop.i_D
i_WD[6] => dff_MS:GENFOR:6:flip_flop.i_D
i_WD[7] => dff_MS:GENFOR:7:flip_flop.i_D
i_WD[8] => dff_MS:GENFOR:8:flip_flop.i_D
i_WD[9] => dff_MS:GENFOR:9:flip_flop.i_D
i_WD[10] => dff_MS:GENFOR:10:flip_flop.i_D
i_WD[11] => dff_MS:GENFOR:11:flip_flop.i_D
i_WD[12] => dff_MS:GENFOR:12:flip_flop.i_D
i_WD[13] => dff_MS:GENFOR:13:flip_flop.i_D
i_WD[14] => dff_MS:GENFOR:14:flip_flop.i_D
i_WD[15] => dff_MS:GENFOR:15:flip_flop.i_D
i_WD[16] => dff_MS:GENFOR:16:flip_flop.i_D
i_WD[17] => dff_MS:GENFOR:17:flip_flop.i_D
i_WD[18] => dff_MS:GENFOR:18:flip_flop.i_D
i_WD[19] => dff_MS:GENFOR:19:flip_flop.i_D
i_WD[20] => dff_MS:GENFOR:20:flip_flop.i_D
i_WD[21] => dff_MS:GENFOR:21:flip_flop.i_D
i_WD[22] => dff_MS:GENFOR:22:flip_flop.i_D
i_WD[23] => dff_MS:GENFOR:23:flip_flop.i_D
i_WD[24] => dff_MS:GENFOR:24:flip_flop.i_D
i_WD[25] => dff_MS:GENFOR:25:flip_flop.i_D
i_WD[26] => dff_MS:GENFOR:26:flip_flop.i_D
i_WD[27] => dff_MS:GENFOR:27:flip_flop.i_D
i_WD[28] => dff_MS:GENFOR:28:flip_flop.i_D
i_WD[29] => dff_MS:GENFOR:29:flip_flop.i_D
i_WD[30] => dff_MS:GENFOR:30:flip_flop.i_D
i_WD[31] => dff_MS:GENFOR:31:flip_flop.i_D
i_WE => dff_MS:GENFOR:0:flip_flop.i_WE
i_WE => dff_MS:GENFOR:1:flip_flop.i_WE
i_WE => dff_MS:GENFOR:2:flip_flop.i_WE
i_WE => dff_MS:GENFOR:3:flip_flop.i_WE
i_WE => dff_MS:GENFOR:4:flip_flop.i_WE
i_WE => dff_MS:GENFOR:5:flip_flop.i_WE
i_WE => dff_MS:GENFOR:6:flip_flop.i_WE
i_WE => dff_MS:GENFOR:7:flip_flop.i_WE
i_WE => dff_MS:GENFOR:8:flip_flop.i_WE
i_WE => dff_MS:GENFOR:9:flip_flop.i_WE
i_WE => dff_MS:GENFOR:10:flip_flop.i_WE
i_WE => dff_MS:GENFOR:11:flip_flop.i_WE
i_WE => dff_MS:GENFOR:12:flip_flop.i_WE
i_WE => dff_MS:GENFOR:13:flip_flop.i_WE
i_WE => dff_MS:GENFOR:14:flip_flop.i_WE
i_WE => dff_MS:GENFOR:15:flip_flop.i_WE
i_WE => dff_MS:GENFOR:16:flip_flop.i_WE
i_WE => dff_MS:GENFOR:17:flip_flop.i_WE
i_WE => dff_MS:GENFOR:18:flip_flop.i_WE
i_WE => dff_MS:GENFOR:19:flip_flop.i_WE
i_WE => dff_MS:GENFOR:20:flip_flop.i_WE
i_WE => dff_MS:GENFOR:21:flip_flop.i_WE
i_WE => dff_MS:GENFOR:22:flip_flop.i_WE
i_WE => dff_MS:GENFOR:23:flip_flop.i_WE
i_WE => dff_MS:GENFOR:24:flip_flop.i_WE
i_WE => dff_MS:GENFOR:25:flip_flop.i_WE
i_WE => dff_MS:GENFOR:26:flip_flop.i_WE
i_WE => dff_MS:GENFOR:27:flip_flop.i_WE
i_WE => dff_MS:GENFOR:28:flip_flop.i_WE
i_WE => dff_MS:GENFOR:29:flip_flop.i_WE
i_WE => dff_MS:GENFOR:30:flip_flop.i_WE
i_WE => dff_MS:GENFOR:31:flip_flop.i_WE
o_Q[0] <= dff_MS:GENFOR:0:flip_flop.o_Q
o_Q[1] <= dff_MS:GENFOR:1:flip_flop.o_Q
o_Q[2] <= dff_MS:GENFOR:2:flip_flop.o_Q
o_Q[3] <= dff_MS:GENFOR:3:flip_flop.o_Q
o_Q[4] <= dff_MS:GENFOR:4:flip_flop.o_Q
o_Q[5] <= dff_MS:GENFOR:5:flip_flop.o_Q
o_Q[6] <= dff_MS:GENFOR:6:flip_flop.o_Q
o_Q[7] <= dff_MS:GENFOR:7:flip_flop.o_Q
o_Q[8] <= dff_MS:GENFOR:8:flip_flop.o_Q
o_Q[9] <= dff_MS:GENFOR:9:flip_flop.o_Q
o_Q[10] <= dff_MS:GENFOR:10:flip_flop.o_Q
o_Q[11] <= dff_MS:GENFOR:11:flip_flop.o_Q
o_Q[12] <= dff_MS:GENFOR:12:flip_flop.o_Q
o_Q[13] <= dff_MS:GENFOR:13:flip_flop.o_Q
o_Q[14] <= dff_MS:GENFOR:14:flip_flop.o_Q
o_Q[15] <= dff_MS:GENFOR:15:flip_flop.o_Q
o_Q[16] <= dff_MS:GENFOR:16:flip_flop.o_Q
o_Q[17] <= dff_MS:GENFOR:17:flip_flop.o_Q
o_Q[18] <= dff_MS:GENFOR:18:flip_flop.o_Q
o_Q[19] <= dff_MS:GENFOR:19:flip_flop.o_Q
o_Q[20] <= dff_MS:GENFOR:20:flip_flop.o_Q
o_Q[21] <= dff_MS:GENFOR:21:flip_flop.o_Q
o_Q[22] <= dff_MS:GENFOR:22:flip_flop.o_Q
o_Q[23] <= dff_MS:GENFOR:23:flip_flop.o_Q
o_Q[24] <= dff_MS:GENFOR:24:flip_flop.o_Q
o_Q[25] <= dff_MS:GENFOR:25:flip_flop.o_Q
o_Q[26] <= dff_MS:GENFOR:26:flip_flop.o_Q
o_Q[27] <= dff_MS:GENFOR:27:flip_flop.o_Q
o_Q[28] <= dff_MS:GENFOR:28:flip_flop.o_Q
o_Q[29] <= dff_MS:GENFOR:29:flip_flop.o_Q
o_Q[30] <= dff_MS:GENFOR:30:flip_flop.o_Q
o_Q[31] <= dff_MS:GENFOR:31:flip_flop.o_Q


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:26:register_32bit|dff_MS:\GENFOR:0:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:26:register_32bit|dff_MS:\GENFOR:1:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:26:register_32bit|dff_MS:\GENFOR:2:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:26:register_32bit|dff_MS:\GENFOR:3:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:26:register_32bit|dff_MS:\GENFOR:4:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:26:register_32bit|dff_MS:\GENFOR:5:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:26:register_32bit|dff_MS:\GENFOR:6:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:26:register_32bit|dff_MS:\GENFOR:7:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:26:register_32bit|dff_MS:\GENFOR:8:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:26:register_32bit|dff_MS:\GENFOR:9:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:26:register_32bit|dff_MS:\GENFOR:10:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:26:register_32bit|dff_MS:\GENFOR:11:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:26:register_32bit|dff_MS:\GENFOR:12:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:26:register_32bit|dff_MS:\GENFOR:13:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:26:register_32bit|dff_MS:\GENFOR:14:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:26:register_32bit|dff_MS:\GENFOR:15:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:26:register_32bit|dff_MS:\GENFOR:16:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:26:register_32bit|dff_MS:\GENFOR:17:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:26:register_32bit|dff_MS:\GENFOR:18:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:26:register_32bit|dff_MS:\GENFOR:19:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:26:register_32bit|dff_MS:\GENFOR:20:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:26:register_32bit|dff_MS:\GENFOR:21:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:26:register_32bit|dff_MS:\GENFOR:22:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:26:register_32bit|dff_MS:\GENFOR:23:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:26:register_32bit|dff_MS:\GENFOR:24:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:26:register_32bit|dff_MS:\GENFOR:25:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:26:register_32bit|dff_MS:\GENFOR:26:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:26:register_32bit|dff_MS:\GENFOR:27:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:26:register_32bit|dff_MS:\GENFOR:28:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:26:register_32bit|dff_MS:\GENFOR:29:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:26:register_32bit|dff_MS:\GENFOR:30:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:26:register_32bit|dff_MS:\GENFOR:31:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|and2_MS:\generate_registers:27:do_write
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:27:register_32bit
i_CLK => dff_MS:GENFOR:0:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:1:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:2:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:3:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:4:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:5:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:6:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:7:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:8:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:9:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:10:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:11:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:12:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:13:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:14:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:15:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:16:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:17:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:18:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:19:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:20:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:21:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:22:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:23:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:24:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:25:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:26:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:27:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:28:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:29:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:30:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:31:flip_flop.i_CLK
i_RST => dff_MS:GENFOR:0:flip_flop.i_RST
i_RST => dff_MS:GENFOR:1:flip_flop.i_RST
i_RST => dff_MS:GENFOR:2:flip_flop.i_RST
i_RST => dff_MS:GENFOR:3:flip_flop.i_RST
i_RST => dff_MS:GENFOR:4:flip_flop.i_RST
i_RST => dff_MS:GENFOR:5:flip_flop.i_RST
i_RST => dff_MS:GENFOR:6:flip_flop.i_RST
i_RST => dff_MS:GENFOR:7:flip_flop.i_RST
i_RST => dff_MS:GENFOR:8:flip_flop.i_RST
i_RST => dff_MS:GENFOR:9:flip_flop.i_RST
i_RST => dff_MS:GENFOR:10:flip_flop.i_RST
i_RST => dff_MS:GENFOR:11:flip_flop.i_RST
i_RST => dff_MS:GENFOR:12:flip_flop.i_RST
i_RST => dff_MS:GENFOR:13:flip_flop.i_RST
i_RST => dff_MS:GENFOR:14:flip_flop.i_RST
i_RST => dff_MS:GENFOR:15:flip_flop.i_RST
i_RST => dff_MS:GENFOR:16:flip_flop.i_RST
i_RST => dff_MS:GENFOR:17:flip_flop.i_RST
i_RST => dff_MS:GENFOR:18:flip_flop.i_RST
i_RST => dff_MS:GENFOR:19:flip_flop.i_RST
i_RST => dff_MS:GENFOR:20:flip_flop.i_RST
i_RST => dff_MS:GENFOR:21:flip_flop.i_RST
i_RST => dff_MS:GENFOR:22:flip_flop.i_RST
i_RST => dff_MS:GENFOR:23:flip_flop.i_RST
i_RST => dff_MS:GENFOR:24:flip_flop.i_RST
i_RST => dff_MS:GENFOR:25:flip_flop.i_RST
i_RST => dff_MS:GENFOR:26:flip_flop.i_RST
i_RST => dff_MS:GENFOR:27:flip_flop.i_RST
i_RST => dff_MS:GENFOR:28:flip_flop.i_RST
i_RST => dff_MS:GENFOR:29:flip_flop.i_RST
i_RST => dff_MS:GENFOR:30:flip_flop.i_RST
i_RST => dff_MS:GENFOR:31:flip_flop.i_RST
i_WD[0] => dff_MS:GENFOR:0:flip_flop.i_D
i_WD[1] => dff_MS:GENFOR:1:flip_flop.i_D
i_WD[2] => dff_MS:GENFOR:2:flip_flop.i_D
i_WD[3] => dff_MS:GENFOR:3:flip_flop.i_D
i_WD[4] => dff_MS:GENFOR:4:flip_flop.i_D
i_WD[5] => dff_MS:GENFOR:5:flip_flop.i_D
i_WD[6] => dff_MS:GENFOR:6:flip_flop.i_D
i_WD[7] => dff_MS:GENFOR:7:flip_flop.i_D
i_WD[8] => dff_MS:GENFOR:8:flip_flop.i_D
i_WD[9] => dff_MS:GENFOR:9:flip_flop.i_D
i_WD[10] => dff_MS:GENFOR:10:flip_flop.i_D
i_WD[11] => dff_MS:GENFOR:11:flip_flop.i_D
i_WD[12] => dff_MS:GENFOR:12:flip_flop.i_D
i_WD[13] => dff_MS:GENFOR:13:flip_flop.i_D
i_WD[14] => dff_MS:GENFOR:14:flip_flop.i_D
i_WD[15] => dff_MS:GENFOR:15:flip_flop.i_D
i_WD[16] => dff_MS:GENFOR:16:flip_flop.i_D
i_WD[17] => dff_MS:GENFOR:17:flip_flop.i_D
i_WD[18] => dff_MS:GENFOR:18:flip_flop.i_D
i_WD[19] => dff_MS:GENFOR:19:flip_flop.i_D
i_WD[20] => dff_MS:GENFOR:20:flip_flop.i_D
i_WD[21] => dff_MS:GENFOR:21:flip_flop.i_D
i_WD[22] => dff_MS:GENFOR:22:flip_flop.i_D
i_WD[23] => dff_MS:GENFOR:23:flip_flop.i_D
i_WD[24] => dff_MS:GENFOR:24:flip_flop.i_D
i_WD[25] => dff_MS:GENFOR:25:flip_flop.i_D
i_WD[26] => dff_MS:GENFOR:26:flip_flop.i_D
i_WD[27] => dff_MS:GENFOR:27:flip_flop.i_D
i_WD[28] => dff_MS:GENFOR:28:flip_flop.i_D
i_WD[29] => dff_MS:GENFOR:29:flip_flop.i_D
i_WD[30] => dff_MS:GENFOR:30:flip_flop.i_D
i_WD[31] => dff_MS:GENFOR:31:flip_flop.i_D
i_WE => dff_MS:GENFOR:0:flip_flop.i_WE
i_WE => dff_MS:GENFOR:1:flip_flop.i_WE
i_WE => dff_MS:GENFOR:2:flip_flop.i_WE
i_WE => dff_MS:GENFOR:3:flip_flop.i_WE
i_WE => dff_MS:GENFOR:4:flip_flop.i_WE
i_WE => dff_MS:GENFOR:5:flip_flop.i_WE
i_WE => dff_MS:GENFOR:6:flip_flop.i_WE
i_WE => dff_MS:GENFOR:7:flip_flop.i_WE
i_WE => dff_MS:GENFOR:8:flip_flop.i_WE
i_WE => dff_MS:GENFOR:9:flip_flop.i_WE
i_WE => dff_MS:GENFOR:10:flip_flop.i_WE
i_WE => dff_MS:GENFOR:11:flip_flop.i_WE
i_WE => dff_MS:GENFOR:12:flip_flop.i_WE
i_WE => dff_MS:GENFOR:13:flip_flop.i_WE
i_WE => dff_MS:GENFOR:14:flip_flop.i_WE
i_WE => dff_MS:GENFOR:15:flip_flop.i_WE
i_WE => dff_MS:GENFOR:16:flip_flop.i_WE
i_WE => dff_MS:GENFOR:17:flip_flop.i_WE
i_WE => dff_MS:GENFOR:18:flip_flop.i_WE
i_WE => dff_MS:GENFOR:19:flip_flop.i_WE
i_WE => dff_MS:GENFOR:20:flip_flop.i_WE
i_WE => dff_MS:GENFOR:21:flip_flop.i_WE
i_WE => dff_MS:GENFOR:22:flip_flop.i_WE
i_WE => dff_MS:GENFOR:23:flip_flop.i_WE
i_WE => dff_MS:GENFOR:24:flip_flop.i_WE
i_WE => dff_MS:GENFOR:25:flip_flop.i_WE
i_WE => dff_MS:GENFOR:26:flip_flop.i_WE
i_WE => dff_MS:GENFOR:27:flip_flop.i_WE
i_WE => dff_MS:GENFOR:28:flip_flop.i_WE
i_WE => dff_MS:GENFOR:29:flip_flop.i_WE
i_WE => dff_MS:GENFOR:30:flip_flop.i_WE
i_WE => dff_MS:GENFOR:31:flip_flop.i_WE
o_Q[0] <= dff_MS:GENFOR:0:flip_flop.o_Q
o_Q[1] <= dff_MS:GENFOR:1:flip_flop.o_Q
o_Q[2] <= dff_MS:GENFOR:2:flip_flop.o_Q
o_Q[3] <= dff_MS:GENFOR:3:flip_flop.o_Q
o_Q[4] <= dff_MS:GENFOR:4:flip_flop.o_Q
o_Q[5] <= dff_MS:GENFOR:5:flip_flop.o_Q
o_Q[6] <= dff_MS:GENFOR:6:flip_flop.o_Q
o_Q[7] <= dff_MS:GENFOR:7:flip_flop.o_Q
o_Q[8] <= dff_MS:GENFOR:8:flip_flop.o_Q
o_Q[9] <= dff_MS:GENFOR:9:flip_flop.o_Q
o_Q[10] <= dff_MS:GENFOR:10:flip_flop.o_Q
o_Q[11] <= dff_MS:GENFOR:11:flip_flop.o_Q
o_Q[12] <= dff_MS:GENFOR:12:flip_flop.o_Q
o_Q[13] <= dff_MS:GENFOR:13:flip_flop.o_Q
o_Q[14] <= dff_MS:GENFOR:14:flip_flop.o_Q
o_Q[15] <= dff_MS:GENFOR:15:flip_flop.o_Q
o_Q[16] <= dff_MS:GENFOR:16:flip_flop.o_Q
o_Q[17] <= dff_MS:GENFOR:17:flip_flop.o_Q
o_Q[18] <= dff_MS:GENFOR:18:flip_flop.o_Q
o_Q[19] <= dff_MS:GENFOR:19:flip_flop.o_Q
o_Q[20] <= dff_MS:GENFOR:20:flip_flop.o_Q
o_Q[21] <= dff_MS:GENFOR:21:flip_flop.o_Q
o_Q[22] <= dff_MS:GENFOR:22:flip_flop.o_Q
o_Q[23] <= dff_MS:GENFOR:23:flip_flop.o_Q
o_Q[24] <= dff_MS:GENFOR:24:flip_flop.o_Q
o_Q[25] <= dff_MS:GENFOR:25:flip_flop.o_Q
o_Q[26] <= dff_MS:GENFOR:26:flip_flop.o_Q
o_Q[27] <= dff_MS:GENFOR:27:flip_flop.o_Q
o_Q[28] <= dff_MS:GENFOR:28:flip_flop.o_Q
o_Q[29] <= dff_MS:GENFOR:29:flip_flop.o_Q
o_Q[30] <= dff_MS:GENFOR:30:flip_flop.o_Q
o_Q[31] <= dff_MS:GENFOR:31:flip_flop.o_Q


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:27:register_32bit|dff_MS:\GENFOR:0:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:27:register_32bit|dff_MS:\GENFOR:1:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:27:register_32bit|dff_MS:\GENFOR:2:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:27:register_32bit|dff_MS:\GENFOR:3:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:27:register_32bit|dff_MS:\GENFOR:4:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:27:register_32bit|dff_MS:\GENFOR:5:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:27:register_32bit|dff_MS:\GENFOR:6:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:27:register_32bit|dff_MS:\GENFOR:7:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:27:register_32bit|dff_MS:\GENFOR:8:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:27:register_32bit|dff_MS:\GENFOR:9:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:27:register_32bit|dff_MS:\GENFOR:10:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:27:register_32bit|dff_MS:\GENFOR:11:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:27:register_32bit|dff_MS:\GENFOR:12:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:27:register_32bit|dff_MS:\GENFOR:13:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:27:register_32bit|dff_MS:\GENFOR:14:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:27:register_32bit|dff_MS:\GENFOR:15:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:27:register_32bit|dff_MS:\GENFOR:16:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:27:register_32bit|dff_MS:\GENFOR:17:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:27:register_32bit|dff_MS:\GENFOR:18:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:27:register_32bit|dff_MS:\GENFOR:19:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:27:register_32bit|dff_MS:\GENFOR:20:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:27:register_32bit|dff_MS:\GENFOR:21:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:27:register_32bit|dff_MS:\GENFOR:22:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:27:register_32bit|dff_MS:\GENFOR:23:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:27:register_32bit|dff_MS:\GENFOR:24:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:27:register_32bit|dff_MS:\GENFOR:25:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:27:register_32bit|dff_MS:\GENFOR:26:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:27:register_32bit|dff_MS:\GENFOR:27:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:27:register_32bit|dff_MS:\GENFOR:28:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:27:register_32bit|dff_MS:\GENFOR:29:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:27:register_32bit|dff_MS:\GENFOR:30:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:27:register_32bit|dff_MS:\GENFOR:31:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|and2_MS:\generate_registers:28:do_write
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:28:register_32bit
i_CLK => dff_MS:GENFOR:0:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:1:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:2:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:3:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:4:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:5:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:6:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:7:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:8:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:9:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:10:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:11:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:12:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:13:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:14:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:15:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:16:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:17:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:18:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:19:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:20:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:21:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:22:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:23:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:24:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:25:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:26:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:27:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:28:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:29:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:30:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:31:flip_flop.i_CLK
i_RST => dff_MS:GENFOR:0:flip_flop.i_RST
i_RST => dff_MS:GENFOR:1:flip_flop.i_RST
i_RST => dff_MS:GENFOR:2:flip_flop.i_RST
i_RST => dff_MS:GENFOR:3:flip_flop.i_RST
i_RST => dff_MS:GENFOR:4:flip_flop.i_RST
i_RST => dff_MS:GENFOR:5:flip_flop.i_RST
i_RST => dff_MS:GENFOR:6:flip_flop.i_RST
i_RST => dff_MS:GENFOR:7:flip_flop.i_RST
i_RST => dff_MS:GENFOR:8:flip_flop.i_RST
i_RST => dff_MS:GENFOR:9:flip_flop.i_RST
i_RST => dff_MS:GENFOR:10:flip_flop.i_RST
i_RST => dff_MS:GENFOR:11:flip_flop.i_RST
i_RST => dff_MS:GENFOR:12:flip_flop.i_RST
i_RST => dff_MS:GENFOR:13:flip_flop.i_RST
i_RST => dff_MS:GENFOR:14:flip_flop.i_RST
i_RST => dff_MS:GENFOR:15:flip_flop.i_RST
i_RST => dff_MS:GENFOR:16:flip_flop.i_RST
i_RST => dff_MS:GENFOR:17:flip_flop.i_RST
i_RST => dff_MS:GENFOR:18:flip_flop.i_RST
i_RST => dff_MS:GENFOR:19:flip_flop.i_RST
i_RST => dff_MS:GENFOR:20:flip_flop.i_RST
i_RST => dff_MS:GENFOR:21:flip_flop.i_RST
i_RST => dff_MS:GENFOR:22:flip_flop.i_RST
i_RST => dff_MS:GENFOR:23:flip_flop.i_RST
i_RST => dff_MS:GENFOR:24:flip_flop.i_RST
i_RST => dff_MS:GENFOR:25:flip_flop.i_RST
i_RST => dff_MS:GENFOR:26:flip_flop.i_RST
i_RST => dff_MS:GENFOR:27:flip_flop.i_RST
i_RST => dff_MS:GENFOR:28:flip_flop.i_RST
i_RST => dff_MS:GENFOR:29:flip_flop.i_RST
i_RST => dff_MS:GENFOR:30:flip_flop.i_RST
i_RST => dff_MS:GENFOR:31:flip_flop.i_RST
i_WD[0] => dff_MS:GENFOR:0:flip_flop.i_D
i_WD[1] => dff_MS:GENFOR:1:flip_flop.i_D
i_WD[2] => dff_MS:GENFOR:2:flip_flop.i_D
i_WD[3] => dff_MS:GENFOR:3:flip_flop.i_D
i_WD[4] => dff_MS:GENFOR:4:flip_flop.i_D
i_WD[5] => dff_MS:GENFOR:5:flip_flop.i_D
i_WD[6] => dff_MS:GENFOR:6:flip_flop.i_D
i_WD[7] => dff_MS:GENFOR:7:flip_flop.i_D
i_WD[8] => dff_MS:GENFOR:8:flip_flop.i_D
i_WD[9] => dff_MS:GENFOR:9:flip_flop.i_D
i_WD[10] => dff_MS:GENFOR:10:flip_flop.i_D
i_WD[11] => dff_MS:GENFOR:11:flip_flop.i_D
i_WD[12] => dff_MS:GENFOR:12:flip_flop.i_D
i_WD[13] => dff_MS:GENFOR:13:flip_flop.i_D
i_WD[14] => dff_MS:GENFOR:14:flip_flop.i_D
i_WD[15] => dff_MS:GENFOR:15:flip_flop.i_D
i_WD[16] => dff_MS:GENFOR:16:flip_flop.i_D
i_WD[17] => dff_MS:GENFOR:17:flip_flop.i_D
i_WD[18] => dff_MS:GENFOR:18:flip_flop.i_D
i_WD[19] => dff_MS:GENFOR:19:flip_flop.i_D
i_WD[20] => dff_MS:GENFOR:20:flip_flop.i_D
i_WD[21] => dff_MS:GENFOR:21:flip_flop.i_D
i_WD[22] => dff_MS:GENFOR:22:flip_flop.i_D
i_WD[23] => dff_MS:GENFOR:23:flip_flop.i_D
i_WD[24] => dff_MS:GENFOR:24:flip_flop.i_D
i_WD[25] => dff_MS:GENFOR:25:flip_flop.i_D
i_WD[26] => dff_MS:GENFOR:26:flip_flop.i_D
i_WD[27] => dff_MS:GENFOR:27:flip_flop.i_D
i_WD[28] => dff_MS:GENFOR:28:flip_flop.i_D
i_WD[29] => dff_MS:GENFOR:29:flip_flop.i_D
i_WD[30] => dff_MS:GENFOR:30:flip_flop.i_D
i_WD[31] => dff_MS:GENFOR:31:flip_flop.i_D
i_WE => dff_MS:GENFOR:0:flip_flop.i_WE
i_WE => dff_MS:GENFOR:1:flip_flop.i_WE
i_WE => dff_MS:GENFOR:2:flip_flop.i_WE
i_WE => dff_MS:GENFOR:3:flip_flop.i_WE
i_WE => dff_MS:GENFOR:4:flip_flop.i_WE
i_WE => dff_MS:GENFOR:5:flip_flop.i_WE
i_WE => dff_MS:GENFOR:6:flip_flop.i_WE
i_WE => dff_MS:GENFOR:7:flip_flop.i_WE
i_WE => dff_MS:GENFOR:8:flip_flop.i_WE
i_WE => dff_MS:GENFOR:9:flip_flop.i_WE
i_WE => dff_MS:GENFOR:10:flip_flop.i_WE
i_WE => dff_MS:GENFOR:11:flip_flop.i_WE
i_WE => dff_MS:GENFOR:12:flip_flop.i_WE
i_WE => dff_MS:GENFOR:13:flip_flop.i_WE
i_WE => dff_MS:GENFOR:14:flip_flop.i_WE
i_WE => dff_MS:GENFOR:15:flip_flop.i_WE
i_WE => dff_MS:GENFOR:16:flip_flop.i_WE
i_WE => dff_MS:GENFOR:17:flip_flop.i_WE
i_WE => dff_MS:GENFOR:18:flip_flop.i_WE
i_WE => dff_MS:GENFOR:19:flip_flop.i_WE
i_WE => dff_MS:GENFOR:20:flip_flop.i_WE
i_WE => dff_MS:GENFOR:21:flip_flop.i_WE
i_WE => dff_MS:GENFOR:22:flip_flop.i_WE
i_WE => dff_MS:GENFOR:23:flip_flop.i_WE
i_WE => dff_MS:GENFOR:24:flip_flop.i_WE
i_WE => dff_MS:GENFOR:25:flip_flop.i_WE
i_WE => dff_MS:GENFOR:26:flip_flop.i_WE
i_WE => dff_MS:GENFOR:27:flip_flop.i_WE
i_WE => dff_MS:GENFOR:28:flip_flop.i_WE
i_WE => dff_MS:GENFOR:29:flip_flop.i_WE
i_WE => dff_MS:GENFOR:30:flip_flop.i_WE
i_WE => dff_MS:GENFOR:31:flip_flop.i_WE
o_Q[0] <= dff_MS:GENFOR:0:flip_flop.o_Q
o_Q[1] <= dff_MS:GENFOR:1:flip_flop.o_Q
o_Q[2] <= dff_MS:GENFOR:2:flip_flop.o_Q
o_Q[3] <= dff_MS:GENFOR:3:flip_flop.o_Q
o_Q[4] <= dff_MS:GENFOR:4:flip_flop.o_Q
o_Q[5] <= dff_MS:GENFOR:5:flip_flop.o_Q
o_Q[6] <= dff_MS:GENFOR:6:flip_flop.o_Q
o_Q[7] <= dff_MS:GENFOR:7:flip_flop.o_Q
o_Q[8] <= dff_MS:GENFOR:8:flip_flop.o_Q
o_Q[9] <= dff_MS:GENFOR:9:flip_flop.o_Q
o_Q[10] <= dff_MS:GENFOR:10:flip_flop.o_Q
o_Q[11] <= dff_MS:GENFOR:11:flip_flop.o_Q
o_Q[12] <= dff_MS:GENFOR:12:flip_flop.o_Q
o_Q[13] <= dff_MS:GENFOR:13:flip_flop.o_Q
o_Q[14] <= dff_MS:GENFOR:14:flip_flop.o_Q
o_Q[15] <= dff_MS:GENFOR:15:flip_flop.o_Q
o_Q[16] <= dff_MS:GENFOR:16:flip_flop.o_Q
o_Q[17] <= dff_MS:GENFOR:17:flip_flop.o_Q
o_Q[18] <= dff_MS:GENFOR:18:flip_flop.o_Q
o_Q[19] <= dff_MS:GENFOR:19:flip_flop.o_Q
o_Q[20] <= dff_MS:GENFOR:20:flip_flop.o_Q
o_Q[21] <= dff_MS:GENFOR:21:flip_flop.o_Q
o_Q[22] <= dff_MS:GENFOR:22:flip_flop.o_Q
o_Q[23] <= dff_MS:GENFOR:23:flip_flop.o_Q
o_Q[24] <= dff_MS:GENFOR:24:flip_flop.o_Q
o_Q[25] <= dff_MS:GENFOR:25:flip_flop.o_Q
o_Q[26] <= dff_MS:GENFOR:26:flip_flop.o_Q
o_Q[27] <= dff_MS:GENFOR:27:flip_flop.o_Q
o_Q[28] <= dff_MS:GENFOR:28:flip_flop.o_Q
o_Q[29] <= dff_MS:GENFOR:29:flip_flop.o_Q
o_Q[30] <= dff_MS:GENFOR:30:flip_flop.o_Q
o_Q[31] <= dff_MS:GENFOR:31:flip_flop.o_Q


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:28:register_32bit|dff_MS:\GENFOR:0:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:28:register_32bit|dff_MS:\GENFOR:1:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:28:register_32bit|dff_MS:\GENFOR:2:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:28:register_32bit|dff_MS:\GENFOR:3:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:28:register_32bit|dff_MS:\GENFOR:4:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:28:register_32bit|dff_MS:\GENFOR:5:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:28:register_32bit|dff_MS:\GENFOR:6:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:28:register_32bit|dff_MS:\GENFOR:7:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:28:register_32bit|dff_MS:\GENFOR:8:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:28:register_32bit|dff_MS:\GENFOR:9:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:28:register_32bit|dff_MS:\GENFOR:10:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:28:register_32bit|dff_MS:\GENFOR:11:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:28:register_32bit|dff_MS:\GENFOR:12:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:28:register_32bit|dff_MS:\GENFOR:13:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:28:register_32bit|dff_MS:\GENFOR:14:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:28:register_32bit|dff_MS:\GENFOR:15:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:28:register_32bit|dff_MS:\GENFOR:16:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:28:register_32bit|dff_MS:\GENFOR:17:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:28:register_32bit|dff_MS:\GENFOR:18:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:28:register_32bit|dff_MS:\GENFOR:19:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:28:register_32bit|dff_MS:\GENFOR:20:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:28:register_32bit|dff_MS:\GENFOR:21:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:28:register_32bit|dff_MS:\GENFOR:22:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:28:register_32bit|dff_MS:\GENFOR:23:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:28:register_32bit|dff_MS:\GENFOR:24:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:28:register_32bit|dff_MS:\GENFOR:25:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:28:register_32bit|dff_MS:\GENFOR:26:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:28:register_32bit|dff_MS:\GENFOR:27:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:28:register_32bit|dff_MS:\GENFOR:28:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:28:register_32bit|dff_MS:\GENFOR:29:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:28:register_32bit|dff_MS:\GENFOR:30:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:28:register_32bit|dff_MS:\GENFOR:31:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|and2_MS:\generate_registers:29:do_write
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:29:register_32bit
i_CLK => dff_MS:GENFOR:0:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:1:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:2:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:3:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:4:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:5:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:6:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:7:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:8:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:9:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:10:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:11:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:12:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:13:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:14:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:15:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:16:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:17:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:18:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:19:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:20:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:21:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:22:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:23:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:24:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:25:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:26:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:27:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:28:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:29:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:30:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:31:flip_flop.i_CLK
i_RST => dff_MS:GENFOR:0:flip_flop.i_RST
i_RST => dff_MS:GENFOR:1:flip_flop.i_RST
i_RST => dff_MS:GENFOR:2:flip_flop.i_RST
i_RST => dff_MS:GENFOR:3:flip_flop.i_RST
i_RST => dff_MS:GENFOR:4:flip_flop.i_RST
i_RST => dff_MS:GENFOR:5:flip_flop.i_RST
i_RST => dff_MS:GENFOR:6:flip_flop.i_RST
i_RST => dff_MS:GENFOR:7:flip_flop.i_RST
i_RST => dff_MS:GENFOR:8:flip_flop.i_RST
i_RST => dff_MS:GENFOR:9:flip_flop.i_RST
i_RST => dff_MS:GENFOR:10:flip_flop.i_RST
i_RST => dff_MS:GENFOR:11:flip_flop.i_RST
i_RST => dff_MS:GENFOR:12:flip_flop.i_RST
i_RST => dff_MS:GENFOR:13:flip_flop.i_RST
i_RST => dff_MS:GENFOR:14:flip_flop.i_RST
i_RST => dff_MS:GENFOR:15:flip_flop.i_RST
i_RST => dff_MS:GENFOR:16:flip_flop.i_RST
i_RST => dff_MS:GENFOR:17:flip_flop.i_RST
i_RST => dff_MS:GENFOR:18:flip_flop.i_RST
i_RST => dff_MS:GENFOR:19:flip_flop.i_RST
i_RST => dff_MS:GENFOR:20:flip_flop.i_RST
i_RST => dff_MS:GENFOR:21:flip_flop.i_RST
i_RST => dff_MS:GENFOR:22:flip_flop.i_RST
i_RST => dff_MS:GENFOR:23:flip_flop.i_RST
i_RST => dff_MS:GENFOR:24:flip_flop.i_RST
i_RST => dff_MS:GENFOR:25:flip_flop.i_RST
i_RST => dff_MS:GENFOR:26:flip_flop.i_RST
i_RST => dff_MS:GENFOR:27:flip_flop.i_RST
i_RST => dff_MS:GENFOR:28:flip_flop.i_RST
i_RST => dff_MS:GENFOR:29:flip_flop.i_RST
i_RST => dff_MS:GENFOR:30:flip_flop.i_RST
i_RST => dff_MS:GENFOR:31:flip_flop.i_RST
i_WD[0] => dff_MS:GENFOR:0:flip_flop.i_D
i_WD[1] => dff_MS:GENFOR:1:flip_flop.i_D
i_WD[2] => dff_MS:GENFOR:2:flip_flop.i_D
i_WD[3] => dff_MS:GENFOR:3:flip_flop.i_D
i_WD[4] => dff_MS:GENFOR:4:flip_flop.i_D
i_WD[5] => dff_MS:GENFOR:5:flip_flop.i_D
i_WD[6] => dff_MS:GENFOR:6:flip_flop.i_D
i_WD[7] => dff_MS:GENFOR:7:flip_flop.i_D
i_WD[8] => dff_MS:GENFOR:8:flip_flop.i_D
i_WD[9] => dff_MS:GENFOR:9:flip_flop.i_D
i_WD[10] => dff_MS:GENFOR:10:flip_flop.i_D
i_WD[11] => dff_MS:GENFOR:11:flip_flop.i_D
i_WD[12] => dff_MS:GENFOR:12:flip_flop.i_D
i_WD[13] => dff_MS:GENFOR:13:flip_flop.i_D
i_WD[14] => dff_MS:GENFOR:14:flip_flop.i_D
i_WD[15] => dff_MS:GENFOR:15:flip_flop.i_D
i_WD[16] => dff_MS:GENFOR:16:flip_flop.i_D
i_WD[17] => dff_MS:GENFOR:17:flip_flop.i_D
i_WD[18] => dff_MS:GENFOR:18:flip_flop.i_D
i_WD[19] => dff_MS:GENFOR:19:flip_flop.i_D
i_WD[20] => dff_MS:GENFOR:20:flip_flop.i_D
i_WD[21] => dff_MS:GENFOR:21:flip_flop.i_D
i_WD[22] => dff_MS:GENFOR:22:flip_flop.i_D
i_WD[23] => dff_MS:GENFOR:23:flip_flop.i_D
i_WD[24] => dff_MS:GENFOR:24:flip_flop.i_D
i_WD[25] => dff_MS:GENFOR:25:flip_flop.i_D
i_WD[26] => dff_MS:GENFOR:26:flip_flop.i_D
i_WD[27] => dff_MS:GENFOR:27:flip_flop.i_D
i_WD[28] => dff_MS:GENFOR:28:flip_flop.i_D
i_WD[29] => dff_MS:GENFOR:29:flip_flop.i_D
i_WD[30] => dff_MS:GENFOR:30:flip_flop.i_D
i_WD[31] => dff_MS:GENFOR:31:flip_flop.i_D
i_WE => dff_MS:GENFOR:0:flip_flop.i_WE
i_WE => dff_MS:GENFOR:1:flip_flop.i_WE
i_WE => dff_MS:GENFOR:2:flip_flop.i_WE
i_WE => dff_MS:GENFOR:3:flip_flop.i_WE
i_WE => dff_MS:GENFOR:4:flip_flop.i_WE
i_WE => dff_MS:GENFOR:5:flip_flop.i_WE
i_WE => dff_MS:GENFOR:6:flip_flop.i_WE
i_WE => dff_MS:GENFOR:7:flip_flop.i_WE
i_WE => dff_MS:GENFOR:8:flip_flop.i_WE
i_WE => dff_MS:GENFOR:9:flip_flop.i_WE
i_WE => dff_MS:GENFOR:10:flip_flop.i_WE
i_WE => dff_MS:GENFOR:11:flip_flop.i_WE
i_WE => dff_MS:GENFOR:12:flip_flop.i_WE
i_WE => dff_MS:GENFOR:13:flip_flop.i_WE
i_WE => dff_MS:GENFOR:14:flip_flop.i_WE
i_WE => dff_MS:GENFOR:15:flip_flop.i_WE
i_WE => dff_MS:GENFOR:16:flip_flop.i_WE
i_WE => dff_MS:GENFOR:17:flip_flop.i_WE
i_WE => dff_MS:GENFOR:18:flip_flop.i_WE
i_WE => dff_MS:GENFOR:19:flip_flop.i_WE
i_WE => dff_MS:GENFOR:20:flip_flop.i_WE
i_WE => dff_MS:GENFOR:21:flip_flop.i_WE
i_WE => dff_MS:GENFOR:22:flip_flop.i_WE
i_WE => dff_MS:GENFOR:23:flip_flop.i_WE
i_WE => dff_MS:GENFOR:24:flip_flop.i_WE
i_WE => dff_MS:GENFOR:25:flip_flop.i_WE
i_WE => dff_MS:GENFOR:26:flip_flop.i_WE
i_WE => dff_MS:GENFOR:27:flip_flop.i_WE
i_WE => dff_MS:GENFOR:28:flip_flop.i_WE
i_WE => dff_MS:GENFOR:29:flip_flop.i_WE
i_WE => dff_MS:GENFOR:30:flip_flop.i_WE
i_WE => dff_MS:GENFOR:31:flip_flop.i_WE
o_Q[0] <= dff_MS:GENFOR:0:flip_flop.o_Q
o_Q[1] <= dff_MS:GENFOR:1:flip_flop.o_Q
o_Q[2] <= dff_MS:GENFOR:2:flip_flop.o_Q
o_Q[3] <= dff_MS:GENFOR:3:flip_flop.o_Q
o_Q[4] <= dff_MS:GENFOR:4:flip_flop.o_Q
o_Q[5] <= dff_MS:GENFOR:5:flip_flop.o_Q
o_Q[6] <= dff_MS:GENFOR:6:flip_flop.o_Q
o_Q[7] <= dff_MS:GENFOR:7:flip_flop.o_Q
o_Q[8] <= dff_MS:GENFOR:8:flip_flop.o_Q
o_Q[9] <= dff_MS:GENFOR:9:flip_flop.o_Q
o_Q[10] <= dff_MS:GENFOR:10:flip_flop.o_Q
o_Q[11] <= dff_MS:GENFOR:11:flip_flop.o_Q
o_Q[12] <= dff_MS:GENFOR:12:flip_flop.o_Q
o_Q[13] <= dff_MS:GENFOR:13:flip_flop.o_Q
o_Q[14] <= dff_MS:GENFOR:14:flip_flop.o_Q
o_Q[15] <= dff_MS:GENFOR:15:flip_flop.o_Q
o_Q[16] <= dff_MS:GENFOR:16:flip_flop.o_Q
o_Q[17] <= dff_MS:GENFOR:17:flip_flop.o_Q
o_Q[18] <= dff_MS:GENFOR:18:flip_flop.o_Q
o_Q[19] <= dff_MS:GENFOR:19:flip_flop.o_Q
o_Q[20] <= dff_MS:GENFOR:20:flip_flop.o_Q
o_Q[21] <= dff_MS:GENFOR:21:flip_flop.o_Q
o_Q[22] <= dff_MS:GENFOR:22:flip_flop.o_Q
o_Q[23] <= dff_MS:GENFOR:23:flip_flop.o_Q
o_Q[24] <= dff_MS:GENFOR:24:flip_flop.o_Q
o_Q[25] <= dff_MS:GENFOR:25:flip_flop.o_Q
o_Q[26] <= dff_MS:GENFOR:26:flip_flop.o_Q
o_Q[27] <= dff_MS:GENFOR:27:flip_flop.o_Q
o_Q[28] <= dff_MS:GENFOR:28:flip_flop.o_Q
o_Q[29] <= dff_MS:GENFOR:29:flip_flop.o_Q
o_Q[30] <= dff_MS:GENFOR:30:flip_flop.o_Q
o_Q[31] <= dff_MS:GENFOR:31:flip_flop.o_Q


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:29:register_32bit|dff_MS:\GENFOR:0:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:29:register_32bit|dff_MS:\GENFOR:1:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:29:register_32bit|dff_MS:\GENFOR:2:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:29:register_32bit|dff_MS:\GENFOR:3:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:29:register_32bit|dff_MS:\GENFOR:4:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:29:register_32bit|dff_MS:\GENFOR:5:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:29:register_32bit|dff_MS:\GENFOR:6:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:29:register_32bit|dff_MS:\GENFOR:7:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:29:register_32bit|dff_MS:\GENFOR:8:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:29:register_32bit|dff_MS:\GENFOR:9:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:29:register_32bit|dff_MS:\GENFOR:10:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:29:register_32bit|dff_MS:\GENFOR:11:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:29:register_32bit|dff_MS:\GENFOR:12:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:29:register_32bit|dff_MS:\GENFOR:13:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:29:register_32bit|dff_MS:\GENFOR:14:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:29:register_32bit|dff_MS:\GENFOR:15:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:29:register_32bit|dff_MS:\GENFOR:16:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:29:register_32bit|dff_MS:\GENFOR:17:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:29:register_32bit|dff_MS:\GENFOR:18:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:29:register_32bit|dff_MS:\GENFOR:19:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:29:register_32bit|dff_MS:\GENFOR:20:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:29:register_32bit|dff_MS:\GENFOR:21:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:29:register_32bit|dff_MS:\GENFOR:22:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:29:register_32bit|dff_MS:\GENFOR:23:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:29:register_32bit|dff_MS:\GENFOR:24:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:29:register_32bit|dff_MS:\GENFOR:25:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:29:register_32bit|dff_MS:\GENFOR:26:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:29:register_32bit|dff_MS:\GENFOR:27:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:29:register_32bit|dff_MS:\GENFOR:28:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:29:register_32bit|dff_MS:\GENFOR:29:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:29:register_32bit|dff_MS:\GENFOR:30:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:29:register_32bit|dff_MS:\GENFOR:31:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|and2_MS:\generate_registers:30:do_write
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:30:register_32bit
i_CLK => dff_MS:GENFOR:0:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:1:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:2:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:3:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:4:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:5:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:6:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:7:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:8:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:9:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:10:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:11:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:12:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:13:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:14:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:15:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:16:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:17:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:18:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:19:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:20:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:21:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:22:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:23:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:24:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:25:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:26:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:27:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:28:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:29:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:30:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:31:flip_flop.i_CLK
i_RST => dff_MS:GENFOR:0:flip_flop.i_RST
i_RST => dff_MS:GENFOR:1:flip_flop.i_RST
i_RST => dff_MS:GENFOR:2:flip_flop.i_RST
i_RST => dff_MS:GENFOR:3:flip_flop.i_RST
i_RST => dff_MS:GENFOR:4:flip_flop.i_RST
i_RST => dff_MS:GENFOR:5:flip_flop.i_RST
i_RST => dff_MS:GENFOR:6:flip_flop.i_RST
i_RST => dff_MS:GENFOR:7:flip_flop.i_RST
i_RST => dff_MS:GENFOR:8:flip_flop.i_RST
i_RST => dff_MS:GENFOR:9:flip_flop.i_RST
i_RST => dff_MS:GENFOR:10:flip_flop.i_RST
i_RST => dff_MS:GENFOR:11:flip_flop.i_RST
i_RST => dff_MS:GENFOR:12:flip_flop.i_RST
i_RST => dff_MS:GENFOR:13:flip_flop.i_RST
i_RST => dff_MS:GENFOR:14:flip_flop.i_RST
i_RST => dff_MS:GENFOR:15:flip_flop.i_RST
i_RST => dff_MS:GENFOR:16:flip_flop.i_RST
i_RST => dff_MS:GENFOR:17:flip_flop.i_RST
i_RST => dff_MS:GENFOR:18:flip_flop.i_RST
i_RST => dff_MS:GENFOR:19:flip_flop.i_RST
i_RST => dff_MS:GENFOR:20:flip_flop.i_RST
i_RST => dff_MS:GENFOR:21:flip_flop.i_RST
i_RST => dff_MS:GENFOR:22:flip_flop.i_RST
i_RST => dff_MS:GENFOR:23:flip_flop.i_RST
i_RST => dff_MS:GENFOR:24:flip_flop.i_RST
i_RST => dff_MS:GENFOR:25:flip_flop.i_RST
i_RST => dff_MS:GENFOR:26:flip_flop.i_RST
i_RST => dff_MS:GENFOR:27:flip_flop.i_RST
i_RST => dff_MS:GENFOR:28:flip_flop.i_RST
i_RST => dff_MS:GENFOR:29:flip_flop.i_RST
i_RST => dff_MS:GENFOR:30:flip_flop.i_RST
i_RST => dff_MS:GENFOR:31:flip_flop.i_RST
i_WD[0] => dff_MS:GENFOR:0:flip_flop.i_D
i_WD[1] => dff_MS:GENFOR:1:flip_flop.i_D
i_WD[2] => dff_MS:GENFOR:2:flip_flop.i_D
i_WD[3] => dff_MS:GENFOR:3:flip_flop.i_D
i_WD[4] => dff_MS:GENFOR:4:flip_flop.i_D
i_WD[5] => dff_MS:GENFOR:5:flip_flop.i_D
i_WD[6] => dff_MS:GENFOR:6:flip_flop.i_D
i_WD[7] => dff_MS:GENFOR:7:flip_flop.i_D
i_WD[8] => dff_MS:GENFOR:8:flip_flop.i_D
i_WD[9] => dff_MS:GENFOR:9:flip_flop.i_D
i_WD[10] => dff_MS:GENFOR:10:flip_flop.i_D
i_WD[11] => dff_MS:GENFOR:11:flip_flop.i_D
i_WD[12] => dff_MS:GENFOR:12:flip_flop.i_D
i_WD[13] => dff_MS:GENFOR:13:flip_flop.i_D
i_WD[14] => dff_MS:GENFOR:14:flip_flop.i_D
i_WD[15] => dff_MS:GENFOR:15:flip_flop.i_D
i_WD[16] => dff_MS:GENFOR:16:flip_flop.i_D
i_WD[17] => dff_MS:GENFOR:17:flip_flop.i_D
i_WD[18] => dff_MS:GENFOR:18:flip_flop.i_D
i_WD[19] => dff_MS:GENFOR:19:flip_flop.i_D
i_WD[20] => dff_MS:GENFOR:20:flip_flop.i_D
i_WD[21] => dff_MS:GENFOR:21:flip_flop.i_D
i_WD[22] => dff_MS:GENFOR:22:flip_flop.i_D
i_WD[23] => dff_MS:GENFOR:23:flip_flop.i_D
i_WD[24] => dff_MS:GENFOR:24:flip_flop.i_D
i_WD[25] => dff_MS:GENFOR:25:flip_flop.i_D
i_WD[26] => dff_MS:GENFOR:26:flip_flop.i_D
i_WD[27] => dff_MS:GENFOR:27:flip_flop.i_D
i_WD[28] => dff_MS:GENFOR:28:flip_flop.i_D
i_WD[29] => dff_MS:GENFOR:29:flip_flop.i_D
i_WD[30] => dff_MS:GENFOR:30:flip_flop.i_D
i_WD[31] => dff_MS:GENFOR:31:flip_flop.i_D
i_WE => dff_MS:GENFOR:0:flip_flop.i_WE
i_WE => dff_MS:GENFOR:1:flip_flop.i_WE
i_WE => dff_MS:GENFOR:2:flip_flop.i_WE
i_WE => dff_MS:GENFOR:3:flip_flop.i_WE
i_WE => dff_MS:GENFOR:4:flip_flop.i_WE
i_WE => dff_MS:GENFOR:5:flip_flop.i_WE
i_WE => dff_MS:GENFOR:6:flip_flop.i_WE
i_WE => dff_MS:GENFOR:7:flip_flop.i_WE
i_WE => dff_MS:GENFOR:8:flip_flop.i_WE
i_WE => dff_MS:GENFOR:9:flip_flop.i_WE
i_WE => dff_MS:GENFOR:10:flip_flop.i_WE
i_WE => dff_MS:GENFOR:11:flip_flop.i_WE
i_WE => dff_MS:GENFOR:12:flip_flop.i_WE
i_WE => dff_MS:GENFOR:13:flip_flop.i_WE
i_WE => dff_MS:GENFOR:14:flip_flop.i_WE
i_WE => dff_MS:GENFOR:15:flip_flop.i_WE
i_WE => dff_MS:GENFOR:16:flip_flop.i_WE
i_WE => dff_MS:GENFOR:17:flip_flop.i_WE
i_WE => dff_MS:GENFOR:18:flip_flop.i_WE
i_WE => dff_MS:GENFOR:19:flip_flop.i_WE
i_WE => dff_MS:GENFOR:20:flip_flop.i_WE
i_WE => dff_MS:GENFOR:21:flip_flop.i_WE
i_WE => dff_MS:GENFOR:22:flip_flop.i_WE
i_WE => dff_MS:GENFOR:23:flip_flop.i_WE
i_WE => dff_MS:GENFOR:24:flip_flop.i_WE
i_WE => dff_MS:GENFOR:25:flip_flop.i_WE
i_WE => dff_MS:GENFOR:26:flip_flop.i_WE
i_WE => dff_MS:GENFOR:27:flip_flop.i_WE
i_WE => dff_MS:GENFOR:28:flip_flop.i_WE
i_WE => dff_MS:GENFOR:29:flip_flop.i_WE
i_WE => dff_MS:GENFOR:30:flip_flop.i_WE
i_WE => dff_MS:GENFOR:31:flip_flop.i_WE
o_Q[0] <= dff_MS:GENFOR:0:flip_flop.o_Q
o_Q[1] <= dff_MS:GENFOR:1:flip_flop.o_Q
o_Q[2] <= dff_MS:GENFOR:2:flip_flop.o_Q
o_Q[3] <= dff_MS:GENFOR:3:flip_flop.o_Q
o_Q[4] <= dff_MS:GENFOR:4:flip_flop.o_Q
o_Q[5] <= dff_MS:GENFOR:5:flip_flop.o_Q
o_Q[6] <= dff_MS:GENFOR:6:flip_flop.o_Q
o_Q[7] <= dff_MS:GENFOR:7:flip_flop.o_Q
o_Q[8] <= dff_MS:GENFOR:8:flip_flop.o_Q
o_Q[9] <= dff_MS:GENFOR:9:flip_flop.o_Q
o_Q[10] <= dff_MS:GENFOR:10:flip_flop.o_Q
o_Q[11] <= dff_MS:GENFOR:11:flip_flop.o_Q
o_Q[12] <= dff_MS:GENFOR:12:flip_flop.o_Q
o_Q[13] <= dff_MS:GENFOR:13:flip_flop.o_Q
o_Q[14] <= dff_MS:GENFOR:14:flip_flop.o_Q
o_Q[15] <= dff_MS:GENFOR:15:flip_flop.o_Q
o_Q[16] <= dff_MS:GENFOR:16:flip_flop.o_Q
o_Q[17] <= dff_MS:GENFOR:17:flip_flop.o_Q
o_Q[18] <= dff_MS:GENFOR:18:flip_flop.o_Q
o_Q[19] <= dff_MS:GENFOR:19:flip_flop.o_Q
o_Q[20] <= dff_MS:GENFOR:20:flip_flop.o_Q
o_Q[21] <= dff_MS:GENFOR:21:flip_flop.o_Q
o_Q[22] <= dff_MS:GENFOR:22:flip_flop.o_Q
o_Q[23] <= dff_MS:GENFOR:23:flip_flop.o_Q
o_Q[24] <= dff_MS:GENFOR:24:flip_flop.o_Q
o_Q[25] <= dff_MS:GENFOR:25:flip_flop.o_Q
o_Q[26] <= dff_MS:GENFOR:26:flip_flop.o_Q
o_Q[27] <= dff_MS:GENFOR:27:flip_flop.o_Q
o_Q[28] <= dff_MS:GENFOR:28:flip_flop.o_Q
o_Q[29] <= dff_MS:GENFOR:29:flip_flop.o_Q
o_Q[30] <= dff_MS:GENFOR:30:flip_flop.o_Q
o_Q[31] <= dff_MS:GENFOR:31:flip_flop.o_Q


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:30:register_32bit|dff_MS:\GENFOR:0:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:30:register_32bit|dff_MS:\GENFOR:1:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:30:register_32bit|dff_MS:\GENFOR:2:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:30:register_32bit|dff_MS:\GENFOR:3:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:30:register_32bit|dff_MS:\GENFOR:4:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:30:register_32bit|dff_MS:\GENFOR:5:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:30:register_32bit|dff_MS:\GENFOR:6:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:30:register_32bit|dff_MS:\GENFOR:7:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:30:register_32bit|dff_MS:\GENFOR:8:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:30:register_32bit|dff_MS:\GENFOR:9:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:30:register_32bit|dff_MS:\GENFOR:10:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:30:register_32bit|dff_MS:\GENFOR:11:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:30:register_32bit|dff_MS:\GENFOR:12:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:30:register_32bit|dff_MS:\GENFOR:13:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:30:register_32bit|dff_MS:\GENFOR:14:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:30:register_32bit|dff_MS:\GENFOR:15:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:30:register_32bit|dff_MS:\GENFOR:16:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:30:register_32bit|dff_MS:\GENFOR:17:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:30:register_32bit|dff_MS:\GENFOR:18:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:30:register_32bit|dff_MS:\GENFOR:19:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:30:register_32bit|dff_MS:\GENFOR:20:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:30:register_32bit|dff_MS:\GENFOR:21:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:30:register_32bit|dff_MS:\GENFOR:22:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:30:register_32bit|dff_MS:\GENFOR:23:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:30:register_32bit|dff_MS:\GENFOR:24:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:30:register_32bit|dff_MS:\GENFOR:25:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:30:register_32bit|dff_MS:\GENFOR:26:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:30:register_32bit|dff_MS:\GENFOR:27:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:30:register_32bit|dff_MS:\GENFOR:28:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:30:register_32bit|dff_MS:\GENFOR:29:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:30:register_32bit|dff_MS:\GENFOR:30:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:30:register_32bit|dff_MS:\GENFOR:31:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|and2_MS:\generate_registers:31:do_write
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:31:register_32bit
i_CLK => dff_MS:GENFOR:0:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:1:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:2:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:3:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:4:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:5:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:6:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:7:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:8:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:9:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:10:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:11:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:12:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:13:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:14:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:15:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:16:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:17:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:18:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:19:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:20:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:21:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:22:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:23:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:24:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:25:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:26:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:27:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:28:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:29:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:30:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:31:flip_flop.i_CLK
i_RST => dff_MS:GENFOR:0:flip_flop.i_RST
i_RST => dff_MS:GENFOR:1:flip_flop.i_RST
i_RST => dff_MS:GENFOR:2:flip_flop.i_RST
i_RST => dff_MS:GENFOR:3:flip_flop.i_RST
i_RST => dff_MS:GENFOR:4:flip_flop.i_RST
i_RST => dff_MS:GENFOR:5:flip_flop.i_RST
i_RST => dff_MS:GENFOR:6:flip_flop.i_RST
i_RST => dff_MS:GENFOR:7:flip_flop.i_RST
i_RST => dff_MS:GENFOR:8:flip_flop.i_RST
i_RST => dff_MS:GENFOR:9:flip_flop.i_RST
i_RST => dff_MS:GENFOR:10:flip_flop.i_RST
i_RST => dff_MS:GENFOR:11:flip_flop.i_RST
i_RST => dff_MS:GENFOR:12:flip_flop.i_RST
i_RST => dff_MS:GENFOR:13:flip_flop.i_RST
i_RST => dff_MS:GENFOR:14:flip_flop.i_RST
i_RST => dff_MS:GENFOR:15:flip_flop.i_RST
i_RST => dff_MS:GENFOR:16:flip_flop.i_RST
i_RST => dff_MS:GENFOR:17:flip_flop.i_RST
i_RST => dff_MS:GENFOR:18:flip_flop.i_RST
i_RST => dff_MS:GENFOR:19:flip_flop.i_RST
i_RST => dff_MS:GENFOR:20:flip_flop.i_RST
i_RST => dff_MS:GENFOR:21:flip_flop.i_RST
i_RST => dff_MS:GENFOR:22:flip_flop.i_RST
i_RST => dff_MS:GENFOR:23:flip_flop.i_RST
i_RST => dff_MS:GENFOR:24:flip_flop.i_RST
i_RST => dff_MS:GENFOR:25:flip_flop.i_RST
i_RST => dff_MS:GENFOR:26:flip_flop.i_RST
i_RST => dff_MS:GENFOR:27:flip_flop.i_RST
i_RST => dff_MS:GENFOR:28:flip_flop.i_RST
i_RST => dff_MS:GENFOR:29:flip_flop.i_RST
i_RST => dff_MS:GENFOR:30:flip_flop.i_RST
i_RST => dff_MS:GENFOR:31:flip_flop.i_RST
i_WD[0] => dff_MS:GENFOR:0:flip_flop.i_D
i_WD[1] => dff_MS:GENFOR:1:flip_flop.i_D
i_WD[2] => dff_MS:GENFOR:2:flip_flop.i_D
i_WD[3] => dff_MS:GENFOR:3:flip_flop.i_D
i_WD[4] => dff_MS:GENFOR:4:flip_flop.i_D
i_WD[5] => dff_MS:GENFOR:5:flip_flop.i_D
i_WD[6] => dff_MS:GENFOR:6:flip_flop.i_D
i_WD[7] => dff_MS:GENFOR:7:flip_flop.i_D
i_WD[8] => dff_MS:GENFOR:8:flip_flop.i_D
i_WD[9] => dff_MS:GENFOR:9:flip_flop.i_D
i_WD[10] => dff_MS:GENFOR:10:flip_flop.i_D
i_WD[11] => dff_MS:GENFOR:11:flip_flop.i_D
i_WD[12] => dff_MS:GENFOR:12:flip_flop.i_D
i_WD[13] => dff_MS:GENFOR:13:flip_flop.i_D
i_WD[14] => dff_MS:GENFOR:14:flip_flop.i_D
i_WD[15] => dff_MS:GENFOR:15:flip_flop.i_D
i_WD[16] => dff_MS:GENFOR:16:flip_flop.i_D
i_WD[17] => dff_MS:GENFOR:17:flip_flop.i_D
i_WD[18] => dff_MS:GENFOR:18:flip_flop.i_D
i_WD[19] => dff_MS:GENFOR:19:flip_flop.i_D
i_WD[20] => dff_MS:GENFOR:20:flip_flop.i_D
i_WD[21] => dff_MS:GENFOR:21:flip_flop.i_D
i_WD[22] => dff_MS:GENFOR:22:flip_flop.i_D
i_WD[23] => dff_MS:GENFOR:23:flip_flop.i_D
i_WD[24] => dff_MS:GENFOR:24:flip_flop.i_D
i_WD[25] => dff_MS:GENFOR:25:flip_flop.i_D
i_WD[26] => dff_MS:GENFOR:26:flip_flop.i_D
i_WD[27] => dff_MS:GENFOR:27:flip_flop.i_D
i_WD[28] => dff_MS:GENFOR:28:flip_flop.i_D
i_WD[29] => dff_MS:GENFOR:29:flip_flop.i_D
i_WD[30] => dff_MS:GENFOR:30:flip_flop.i_D
i_WD[31] => dff_MS:GENFOR:31:flip_flop.i_D
i_WE => dff_MS:GENFOR:0:flip_flop.i_WE
i_WE => dff_MS:GENFOR:1:flip_flop.i_WE
i_WE => dff_MS:GENFOR:2:flip_flop.i_WE
i_WE => dff_MS:GENFOR:3:flip_flop.i_WE
i_WE => dff_MS:GENFOR:4:flip_flop.i_WE
i_WE => dff_MS:GENFOR:5:flip_flop.i_WE
i_WE => dff_MS:GENFOR:6:flip_flop.i_WE
i_WE => dff_MS:GENFOR:7:flip_flop.i_WE
i_WE => dff_MS:GENFOR:8:flip_flop.i_WE
i_WE => dff_MS:GENFOR:9:flip_flop.i_WE
i_WE => dff_MS:GENFOR:10:flip_flop.i_WE
i_WE => dff_MS:GENFOR:11:flip_flop.i_WE
i_WE => dff_MS:GENFOR:12:flip_flop.i_WE
i_WE => dff_MS:GENFOR:13:flip_flop.i_WE
i_WE => dff_MS:GENFOR:14:flip_flop.i_WE
i_WE => dff_MS:GENFOR:15:flip_flop.i_WE
i_WE => dff_MS:GENFOR:16:flip_flop.i_WE
i_WE => dff_MS:GENFOR:17:flip_flop.i_WE
i_WE => dff_MS:GENFOR:18:flip_flop.i_WE
i_WE => dff_MS:GENFOR:19:flip_flop.i_WE
i_WE => dff_MS:GENFOR:20:flip_flop.i_WE
i_WE => dff_MS:GENFOR:21:flip_flop.i_WE
i_WE => dff_MS:GENFOR:22:flip_flop.i_WE
i_WE => dff_MS:GENFOR:23:flip_flop.i_WE
i_WE => dff_MS:GENFOR:24:flip_flop.i_WE
i_WE => dff_MS:GENFOR:25:flip_flop.i_WE
i_WE => dff_MS:GENFOR:26:flip_flop.i_WE
i_WE => dff_MS:GENFOR:27:flip_flop.i_WE
i_WE => dff_MS:GENFOR:28:flip_flop.i_WE
i_WE => dff_MS:GENFOR:29:flip_flop.i_WE
i_WE => dff_MS:GENFOR:30:flip_flop.i_WE
i_WE => dff_MS:GENFOR:31:flip_flop.i_WE
o_Q[0] <= dff_MS:GENFOR:0:flip_flop.o_Q
o_Q[1] <= dff_MS:GENFOR:1:flip_flop.o_Q
o_Q[2] <= dff_MS:GENFOR:2:flip_flop.o_Q
o_Q[3] <= dff_MS:GENFOR:3:flip_flop.o_Q
o_Q[4] <= dff_MS:GENFOR:4:flip_flop.o_Q
o_Q[5] <= dff_MS:GENFOR:5:flip_flop.o_Q
o_Q[6] <= dff_MS:GENFOR:6:flip_flop.o_Q
o_Q[7] <= dff_MS:GENFOR:7:flip_flop.o_Q
o_Q[8] <= dff_MS:GENFOR:8:flip_flop.o_Q
o_Q[9] <= dff_MS:GENFOR:9:flip_flop.o_Q
o_Q[10] <= dff_MS:GENFOR:10:flip_flop.o_Q
o_Q[11] <= dff_MS:GENFOR:11:flip_flop.o_Q
o_Q[12] <= dff_MS:GENFOR:12:flip_flop.o_Q
o_Q[13] <= dff_MS:GENFOR:13:flip_flop.o_Q
o_Q[14] <= dff_MS:GENFOR:14:flip_flop.o_Q
o_Q[15] <= dff_MS:GENFOR:15:flip_flop.o_Q
o_Q[16] <= dff_MS:GENFOR:16:flip_flop.o_Q
o_Q[17] <= dff_MS:GENFOR:17:flip_flop.o_Q
o_Q[18] <= dff_MS:GENFOR:18:flip_flop.o_Q
o_Q[19] <= dff_MS:GENFOR:19:flip_flop.o_Q
o_Q[20] <= dff_MS:GENFOR:20:flip_flop.o_Q
o_Q[21] <= dff_MS:GENFOR:21:flip_flop.o_Q
o_Q[22] <= dff_MS:GENFOR:22:flip_flop.o_Q
o_Q[23] <= dff_MS:GENFOR:23:flip_flop.o_Q
o_Q[24] <= dff_MS:GENFOR:24:flip_flop.o_Q
o_Q[25] <= dff_MS:GENFOR:25:flip_flop.o_Q
o_Q[26] <= dff_MS:GENFOR:26:flip_flop.o_Q
o_Q[27] <= dff_MS:GENFOR:27:flip_flop.o_Q
o_Q[28] <= dff_MS:GENFOR:28:flip_flop.o_Q
o_Q[29] <= dff_MS:GENFOR:29:flip_flop.o_Q
o_Q[30] <= dff_MS:GENFOR:30:flip_flop.o_Q
o_Q[31] <= dff_MS:GENFOR:31:flip_flop.o_Q


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:31:register_32bit|dff_MS:\GENFOR:0:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:31:register_32bit|dff_MS:\GENFOR:1:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:31:register_32bit|dff_MS:\GENFOR:2:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:31:register_32bit|dff_MS:\GENFOR:3:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:31:register_32bit|dff_MS:\GENFOR:4:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:31:register_32bit|dff_MS:\GENFOR:5:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:31:register_32bit|dff_MS:\GENFOR:6:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:31:register_32bit|dff_MS:\GENFOR:7:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:31:register_32bit|dff_MS:\GENFOR:8:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:31:register_32bit|dff_MS:\GENFOR:9:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:31:register_32bit|dff_MS:\GENFOR:10:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:31:register_32bit|dff_MS:\GENFOR:11:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:31:register_32bit|dff_MS:\GENFOR:12:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:31:register_32bit|dff_MS:\GENFOR:13:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:31:register_32bit|dff_MS:\GENFOR:14:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:31:register_32bit|dff_MS:\GENFOR:15:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:31:register_32bit|dff_MS:\GENFOR:16:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:31:register_32bit|dff_MS:\GENFOR:17:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:31:register_32bit|dff_MS:\GENFOR:18:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:31:register_32bit|dff_MS:\GENFOR:19:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:31:register_32bit|dff_MS:\GENFOR:20:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:31:register_32bit|dff_MS:\GENFOR:21:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:31:register_32bit|dff_MS:\GENFOR:22:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:31:register_32bit|dff_MS:\GENFOR:23:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:31:register_32bit|dff_MS:\GENFOR:24:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:31:register_32bit|dff_MS:\GENFOR:25:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:31:register_32bit|dff_MS:\GENFOR:26:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:31:register_32bit|dff_MS:\GENFOR:27:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:31:register_32bit|dff_MS:\GENFOR:28:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:31:register_32bit|dff_MS:\GENFOR:29:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:31:register_32bit|dff_MS:\GENFOR:30:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:\generate_registers:31:register_32bit|dff_MS:\GENFOR:31:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:register_0
i_CLK => dff_MS:GENFOR:0:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:1:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:2:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:3:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:4:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:5:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:6:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:7:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:8:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:9:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:10:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:11:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:12:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:13:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:14:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:15:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:16:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:17:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:18:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:19:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:20:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:21:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:22:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:23:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:24:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:25:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:26:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:27:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:28:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:29:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:30:flip_flop.i_CLK
i_CLK => dff_MS:GENFOR:31:flip_flop.i_CLK
i_RST => dff_MS:GENFOR:0:flip_flop.i_RST
i_RST => dff_MS:GENFOR:1:flip_flop.i_RST
i_RST => dff_MS:GENFOR:2:flip_flop.i_RST
i_RST => dff_MS:GENFOR:3:flip_flop.i_RST
i_RST => dff_MS:GENFOR:4:flip_flop.i_RST
i_RST => dff_MS:GENFOR:5:flip_flop.i_RST
i_RST => dff_MS:GENFOR:6:flip_flop.i_RST
i_RST => dff_MS:GENFOR:7:flip_flop.i_RST
i_RST => dff_MS:GENFOR:8:flip_flop.i_RST
i_RST => dff_MS:GENFOR:9:flip_flop.i_RST
i_RST => dff_MS:GENFOR:10:flip_flop.i_RST
i_RST => dff_MS:GENFOR:11:flip_flop.i_RST
i_RST => dff_MS:GENFOR:12:flip_flop.i_RST
i_RST => dff_MS:GENFOR:13:flip_flop.i_RST
i_RST => dff_MS:GENFOR:14:flip_flop.i_RST
i_RST => dff_MS:GENFOR:15:flip_flop.i_RST
i_RST => dff_MS:GENFOR:16:flip_flop.i_RST
i_RST => dff_MS:GENFOR:17:flip_flop.i_RST
i_RST => dff_MS:GENFOR:18:flip_flop.i_RST
i_RST => dff_MS:GENFOR:19:flip_flop.i_RST
i_RST => dff_MS:GENFOR:20:flip_flop.i_RST
i_RST => dff_MS:GENFOR:21:flip_flop.i_RST
i_RST => dff_MS:GENFOR:22:flip_flop.i_RST
i_RST => dff_MS:GENFOR:23:flip_flop.i_RST
i_RST => dff_MS:GENFOR:24:flip_flop.i_RST
i_RST => dff_MS:GENFOR:25:flip_flop.i_RST
i_RST => dff_MS:GENFOR:26:flip_flop.i_RST
i_RST => dff_MS:GENFOR:27:flip_flop.i_RST
i_RST => dff_MS:GENFOR:28:flip_flop.i_RST
i_RST => dff_MS:GENFOR:29:flip_flop.i_RST
i_RST => dff_MS:GENFOR:30:flip_flop.i_RST
i_RST => dff_MS:GENFOR:31:flip_flop.i_RST
i_WD[0] => dff_MS:GENFOR:0:flip_flop.i_D
i_WD[1] => dff_MS:GENFOR:1:flip_flop.i_D
i_WD[2] => dff_MS:GENFOR:2:flip_flop.i_D
i_WD[3] => dff_MS:GENFOR:3:flip_flop.i_D
i_WD[4] => dff_MS:GENFOR:4:flip_flop.i_D
i_WD[5] => dff_MS:GENFOR:5:flip_flop.i_D
i_WD[6] => dff_MS:GENFOR:6:flip_flop.i_D
i_WD[7] => dff_MS:GENFOR:7:flip_flop.i_D
i_WD[8] => dff_MS:GENFOR:8:flip_flop.i_D
i_WD[9] => dff_MS:GENFOR:9:flip_flop.i_D
i_WD[10] => dff_MS:GENFOR:10:flip_flop.i_D
i_WD[11] => dff_MS:GENFOR:11:flip_flop.i_D
i_WD[12] => dff_MS:GENFOR:12:flip_flop.i_D
i_WD[13] => dff_MS:GENFOR:13:flip_flop.i_D
i_WD[14] => dff_MS:GENFOR:14:flip_flop.i_D
i_WD[15] => dff_MS:GENFOR:15:flip_flop.i_D
i_WD[16] => dff_MS:GENFOR:16:flip_flop.i_D
i_WD[17] => dff_MS:GENFOR:17:flip_flop.i_D
i_WD[18] => dff_MS:GENFOR:18:flip_flop.i_D
i_WD[19] => dff_MS:GENFOR:19:flip_flop.i_D
i_WD[20] => dff_MS:GENFOR:20:flip_flop.i_D
i_WD[21] => dff_MS:GENFOR:21:flip_flop.i_D
i_WD[22] => dff_MS:GENFOR:22:flip_flop.i_D
i_WD[23] => dff_MS:GENFOR:23:flip_flop.i_D
i_WD[24] => dff_MS:GENFOR:24:flip_flop.i_D
i_WD[25] => dff_MS:GENFOR:25:flip_flop.i_D
i_WD[26] => dff_MS:GENFOR:26:flip_flop.i_D
i_WD[27] => dff_MS:GENFOR:27:flip_flop.i_D
i_WD[28] => dff_MS:GENFOR:28:flip_flop.i_D
i_WD[29] => dff_MS:GENFOR:29:flip_flop.i_D
i_WD[30] => dff_MS:GENFOR:30:flip_flop.i_D
i_WD[31] => dff_MS:GENFOR:31:flip_flop.i_D
i_WE => dff_MS:GENFOR:0:flip_flop.i_WE
i_WE => dff_MS:GENFOR:1:flip_flop.i_WE
i_WE => dff_MS:GENFOR:2:flip_flop.i_WE
i_WE => dff_MS:GENFOR:3:flip_flop.i_WE
i_WE => dff_MS:GENFOR:4:flip_flop.i_WE
i_WE => dff_MS:GENFOR:5:flip_flop.i_WE
i_WE => dff_MS:GENFOR:6:flip_flop.i_WE
i_WE => dff_MS:GENFOR:7:flip_flop.i_WE
i_WE => dff_MS:GENFOR:8:flip_flop.i_WE
i_WE => dff_MS:GENFOR:9:flip_flop.i_WE
i_WE => dff_MS:GENFOR:10:flip_flop.i_WE
i_WE => dff_MS:GENFOR:11:flip_flop.i_WE
i_WE => dff_MS:GENFOR:12:flip_flop.i_WE
i_WE => dff_MS:GENFOR:13:flip_flop.i_WE
i_WE => dff_MS:GENFOR:14:flip_flop.i_WE
i_WE => dff_MS:GENFOR:15:flip_flop.i_WE
i_WE => dff_MS:GENFOR:16:flip_flop.i_WE
i_WE => dff_MS:GENFOR:17:flip_flop.i_WE
i_WE => dff_MS:GENFOR:18:flip_flop.i_WE
i_WE => dff_MS:GENFOR:19:flip_flop.i_WE
i_WE => dff_MS:GENFOR:20:flip_flop.i_WE
i_WE => dff_MS:GENFOR:21:flip_flop.i_WE
i_WE => dff_MS:GENFOR:22:flip_flop.i_WE
i_WE => dff_MS:GENFOR:23:flip_flop.i_WE
i_WE => dff_MS:GENFOR:24:flip_flop.i_WE
i_WE => dff_MS:GENFOR:25:flip_flop.i_WE
i_WE => dff_MS:GENFOR:26:flip_flop.i_WE
i_WE => dff_MS:GENFOR:27:flip_flop.i_WE
i_WE => dff_MS:GENFOR:28:flip_flop.i_WE
i_WE => dff_MS:GENFOR:29:flip_flop.i_WE
i_WE => dff_MS:GENFOR:30:flip_flop.i_WE
i_WE => dff_MS:GENFOR:31:flip_flop.i_WE
o_Q[0] <= dff_MS:GENFOR:0:flip_flop.o_Q
o_Q[1] <= dff_MS:GENFOR:1:flip_flop.o_Q
o_Q[2] <= dff_MS:GENFOR:2:flip_flop.o_Q
o_Q[3] <= dff_MS:GENFOR:3:flip_flop.o_Q
o_Q[4] <= dff_MS:GENFOR:4:flip_flop.o_Q
o_Q[5] <= dff_MS:GENFOR:5:flip_flop.o_Q
o_Q[6] <= dff_MS:GENFOR:6:flip_flop.o_Q
o_Q[7] <= dff_MS:GENFOR:7:flip_flop.o_Q
o_Q[8] <= dff_MS:GENFOR:8:flip_flop.o_Q
o_Q[9] <= dff_MS:GENFOR:9:flip_flop.o_Q
o_Q[10] <= dff_MS:GENFOR:10:flip_flop.o_Q
o_Q[11] <= dff_MS:GENFOR:11:flip_flop.o_Q
o_Q[12] <= dff_MS:GENFOR:12:flip_flop.o_Q
o_Q[13] <= dff_MS:GENFOR:13:flip_flop.o_Q
o_Q[14] <= dff_MS:GENFOR:14:flip_flop.o_Q
o_Q[15] <= dff_MS:GENFOR:15:flip_flop.o_Q
o_Q[16] <= dff_MS:GENFOR:16:flip_flop.o_Q
o_Q[17] <= dff_MS:GENFOR:17:flip_flop.o_Q
o_Q[18] <= dff_MS:GENFOR:18:flip_flop.o_Q
o_Q[19] <= dff_MS:GENFOR:19:flip_flop.o_Q
o_Q[20] <= dff_MS:GENFOR:20:flip_flop.o_Q
o_Q[21] <= dff_MS:GENFOR:21:flip_flop.o_Q
o_Q[22] <= dff_MS:GENFOR:22:flip_flop.o_Q
o_Q[23] <= dff_MS:GENFOR:23:flip_flop.o_Q
o_Q[24] <= dff_MS:GENFOR:24:flip_flop.o_Q
o_Q[25] <= dff_MS:GENFOR:25:flip_flop.o_Q
o_Q[26] <= dff_MS:GENFOR:26:flip_flop.o_Q
o_Q[27] <= dff_MS:GENFOR:27:flip_flop.o_Q
o_Q[28] <= dff_MS:GENFOR:28:flip_flop.o_Q
o_Q[29] <= dff_MS:GENFOR:29:flip_flop.o_Q
o_Q[30] <= dff_MS:GENFOR:30:flip_flop.o_Q
o_Q[31] <= dff_MS:GENFOR:31:flip_flop.o_Q


|mips_single_cycle|register_file:rf|register_nbit:register_0|dff_MS:\GENFOR:0:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:register_0|dff_MS:\GENFOR:1:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:register_0|dff_MS:\GENFOR:2:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:register_0|dff_MS:\GENFOR:3:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:register_0|dff_MS:\GENFOR:4:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:register_0|dff_MS:\GENFOR:5:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:register_0|dff_MS:\GENFOR:6:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:register_0|dff_MS:\GENFOR:7:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:register_0|dff_MS:\GENFOR:8:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:register_0|dff_MS:\GENFOR:9:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:register_0|dff_MS:\GENFOR:10:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:register_0|dff_MS:\GENFOR:11:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:register_0|dff_MS:\GENFOR:12:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:register_0|dff_MS:\GENFOR:13:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:register_0|dff_MS:\GENFOR:14:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:register_0|dff_MS:\GENFOR:15:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:register_0|dff_MS:\GENFOR:16:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:register_0|dff_MS:\GENFOR:17:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:register_0|dff_MS:\GENFOR:18:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:register_0|dff_MS:\GENFOR:19:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:register_0|dff_MS:\GENFOR:20:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:register_0|dff_MS:\GENFOR:21:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:register_0|dff_MS:\GENFOR:22:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:register_0|dff_MS:\GENFOR:23:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:register_0|dff_MS:\GENFOR:24:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:register_0|dff_MS:\GENFOR:25:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:register_0|dff_MS:\GENFOR:26:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:register_0|dff_MS:\GENFOR:27:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:register_0|dff_MS:\GENFOR:28:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:register_0|dff_MS:\GENFOR:29:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:register_0|dff_MS:\GENFOR:30:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|register_nbit:register_0|dff_MS:\GENFOR:31:flip_flop
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|mux_32to1:mux_RD1
i_SEL[0] => Mux0.IN4
i_SEL[0] => Mux1.IN4
i_SEL[0] => Mux2.IN4
i_SEL[0] => Mux3.IN4
i_SEL[0] => Mux4.IN4
i_SEL[0] => Mux5.IN4
i_SEL[0] => Mux6.IN4
i_SEL[0] => Mux7.IN4
i_SEL[0] => Mux8.IN4
i_SEL[0] => Mux9.IN4
i_SEL[0] => Mux10.IN4
i_SEL[0] => Mux11.IN4
i_SEL[0] => Mux12.IN4
i_SEL[0] => Mux13.IN4
i_SEL[0] => Mux14.IN4
i_SEL[0] => Mux15.IN4
i_SEL[0] => Mux16.IN4
i_SEL[0] => Mux17.IN4
i_SEL[0] => Mux18.IN4
i_SEL[0] => Mux19.IN4
i_SEL[0] => Mux20.IN4
i_SEL[0] => Mux21.IN4
i_SEL[0] => Mux22.IN4
i_SEL[0] => Mux23.IN4
i_SEL[0] => Mux24.IN4
i_SEL[0] => Mux25.IN4
i_SEL[0] => Mux26.IN4
i_SEL[0] => Mux27.IN4
i_SEL[0] => Mux28.IN4
i_SEL[0] => Mux29.IN4
i_SEL[0] => Mux30.IN4
i_SEL[0] => Mux31.IN4
i_SEL[1] => Mux0.IN3
i_SEL[1] => Mux1.IN3
i_SEL[1] => Mux2.IN3
i_SEL[1] => Mux3.IN3
i_SEL[1] => Mux4.IN3
i_SEL[1] => Mux5.IN3
i_SEL[1] => Mux6.IN3
i_SEL[1] => Mux7.IN3
i_SEL[1] => Mux8.IN3
i_SEL[1] => Mux9.IN3
i_SEL[1] => Mux10.IN3
i_SEL[1] => Mux11.IN3
i_SEL[1] => Mux12.IN3
i_SEL[1] => Mux13.IN3
i_SEL[1] => Mux14.IN3
i_SEL[1] => Mux15.IN3
i_SEL[1] => Mux16.IN3
i_SEL[1] => Mux17.IN3
i_SEL[1] => Mux18.IN3
i_SEL[1] => Mux19.IN3
i_SEL[1] => Mux20.IN3
i_SEL[1] => Mux21.IN3
i_SEL[1] => Mux22.IN3
i_SEL[1] => Mux23.IN3
i_SEL[1] => Mux24.IN3
i_SEL[1] => Mux25.IN3
i_SEL[1] => Mux26.IN3
i_SEL[1] => Mux27.IN3
i_SEL[1] => Mux28.IN3
i_SEL[1] => Mux29.IN3
i_SEL[1] => Mux30.IN3
i_SEL[1] => Mux31.IN3
i_SEL[2] => Mux0.IN2
i_SEL[2] => Mux1.IN2
i_SEL[2] => Mux2.IN2
i_SEL[2] => Mux3.IN2
i_SEL[2] => Mux4.IN2
i_SEL[2] => Mux5.IN2
i_SEL[2] => Mux6.IN2
i_SEL[2] => Mux7.IN2
i_SEL[2] => Mux8.IN2
i_SEL[2] => Mux9.IN2
i_SEL[2] => Mux10.IN2
i_SEL[2] => Mux11.IN2
i_SEL[2] => Mux12.IN2
i_SEL[2] => Mux13.IN2
i_SEL[2] => Mux14.IN2
i_SEL[2] => Mux15.IN2
i_SEL[2] => Mux16.IN2
i_SEL[2] => Mux17.IN2
i_SEL[2] => Mux18.IN2
i_SEL[2] => Mux19.IN2
i_SEL[2] => Mux20.IN2
i_SEL[2] => Mux21.IN2
i_SEL[2] => Mux22.IN2
i_SEL[2] => Mux23.IN2
i_SEL[2] => Mux24.IN2
i_SEL[2] => Mux25.IN2
i_SEL[2] => Mux26.IN2
i_SEL[2] => Mux27.IN2
i_SEL[2] => Mux28.IN2
i_SEL[2] => Mux29.IN2
i_SEL[2] => Mux30.IN2
i_SEL[2] => Mux31.IN2
i_SEL[3] => Mux0.IN1
i_SEL[3] => Mux1.IN1
i_SEL[3] => Mux2.IN1
i_SEL[3] => Mux3.IN1
i_SEL[3] => Mux4.IN1
i_SEL[3] => Mux5.IN1
i_SEL[3] => Mux6.IN1
i_SEL[3] => Mux7.IN1
i_SEL[3] => Mux8.IN1
i_SEL[3] => Mux9.IN1
i_SEL[3] => Mux10.IN1
i_SEL[3] => Mux11.IN1
i_SEL[3] => Mux12.IN1
i_SEL[3] => Mux13.IN1
i_SEL[3] => Mux14.IN1
i_SEL[3] => Mux15.IN1
i_SEL[3] => Mux16.IN1
i_SEL[3] => Mux17.IN1
i_SEL[3] => Mux18.IN1
i_SEL[3] => Mux19.IN1
i_SEL[3] => Mux20.IN1
i_SEL[3] => Mux21.IN1
i_SEL[3] => Mux22.IN1
i_SEL[3] => Mux23.IN1
i_SEL[3] => Mux24.IN1
i_SEL[3] => Mux25.IN1
i_SEL[3] => Mux26.IN1
i_SEL[3] => Mux27.IN1
i_SEL[3] => Mux28.IN1
i_SEL[3] => Mux29.IN1
i_SEL[3] => Mux30.IN1
i_SEL[3] => Mux31.IN1
i_SEL[4] => Mux0.IN0
i_SEL[4] => Mux1.IN0
i_SEL[4] => Mux2.IN0
i_SEL[4] => Mux3.IN0
i_SEL[4] => Mux4.IN0
i_SEL[4] => Mux5.IN0
i_SEL[4] => Mux6.IN0
i_SEL[4] => Mux7.IN0
i_SEL[4] => Mux8.IN0
i_SEL[4] => Mux9.IN0
i_SEL[4] => Mux10.IN0
i_SEL[4] => Mux11.IN0
i_SEL[4] => Mux12.IN0
i_SEL[4] => Mux13.IN0
i_SEL[4] => Mux14.IN0
i_SEL[4] => Mux15.IN0
i_SEL[4] => Mux16.IN0
i_SEL[4] => Mux17.IN0
i_SEL[4] => Mux18.IN0
i_SEL[4] => Mux19.IN0
i_SEL[4] => Mux20.IN0
i_SEL[4] => Mux21.IN0
i_SEL[4] => Mux22.IN0
i_SEL[4] => Mux23.IN0
i_SEL[4] => Mux24.IN0
i_SEL[4] => Mux25.IN0
i_SEL[4] => Mux26.IN0
i_SEL[4] => Mux27.IN0
i_SEL[4] => Mux28.IN0
i_SEL[4] => Mux29.IN0
i_SEL[4] => Mux30.IN0
i_SEL[4] => Mux31.IN0
i_0[0] => Mux31.IN5
i_0[1] => Mux30.IN5
i_0[2] => Mux29.IN5
i_0[3] => Mux28.IN5
i_0[4] => Mux27.IN5
i_0[5] => Mux26.IN5
i_0[6] => Mux25.IN5
i_0[7] => Mux24.IN5
i_0[8] => Mux23.IN5
i_0[9] => Mux22.IN5
i_0[10] => Mux21.IN5
i_0[11] => Mux20.IN5
i_0[12] => Mux19.IN5
i_0[13] => Mux18.IN5
i_0[14] => Mux17.IN5
i_0[15] => Mux16.IN5
i_0[16] => Mux15.IN5
i_0[17] => Mux14.IN5
i_0[18] => Mux13.IN5
i_0[19] => Mux12.IN5
i_0[20] => Mux11.IN5
i_0[21] => Mux10.IN5
i_0[22] => Mux9.IN5
i_0[23] => Mux8.IN5
i_0[24] => Mux7.IN5
i_0[25] => Mux6.IN5
i_0[26] => Mux5.IN5
i_0[27] => Mux4.IN5
i_0[28] => Mux3.IN5
i_0[29] => Mux2.IN5
i_0[30] => Mux1.IN5
i_0[31] => Mux0.IN5
i_1[0] => Mux31.IN6
i_1[1] => Mux30.IN6
i_1[2] => Mux29.IN6
i_1[3] => Mux28.IN6
i_1[4] => Mux27.IN6
i_1[5] => Mux26.IN6
i_1[6] => Mux25.IN6
i_1[7] => Mux24.IN6
i_1[8] => Mux23.IN6
i_1[9] => Mux22.IN6
i_1[10] => Mux21.IN6
i_1[11] => Mux20.IN6
i_1[12] => Mux19.IN6
i_1[13] => Mux18.IN6
i_1[14] => Mux17.IN6
i_1[15] => Mux16.IN6
i_1[16] => Mux15.IN6
i_1[17] => Mux14.IN6
i_1[18] => Mux13.IN6
i_1[19] => Mux12.IN6
i_1[20] => Mux11.IN6
i_1[21] => Mux10.IN6
i_1[22] => Mux9.IN6
i_1[23] => Mux8.IN6
i_1[24] => Mux7.IN6
i_1[25] => Mux6.IN6
i_1[26] => Mux5.IN6
i_1[27] => Mux4.IN6
i_1[28] => Mux3.IN6
i_1[29] => Mux2.IN6
i_1[30] => Mux1.IN6
i_1[31] => Mux0.IN6
i_2[0] => Mux31.IN7
i_2[1] => Mux30.IN7
i_2[2] => Mux29.IN7
i_2[3] => Mux28.IN7
i_2[4] => Mux27.IN7
i_2[5] => Mux26.IN7
i_2[6] => Mux25.IN7
i_2[7] => Mux24.IN7
i_2[8] => Mux23.IN7
i_2[9] => Mux22.IN7
i_2[10] => Mux21.IN7
i_2[11] => Mux20.IN7
i_2[12] => Mux19.IN7
i_2[13] => Mux18.IN7
i_2[14] => Mux17.IN7
i_2[15] => Mux16.IN7
i_2[16] => Mux15.IN7
i_2[17] => Mux14.IN7
i_2[18] => Mux13.IN7
i_2[19] => Mux12.IN7
i_2[20] => Mux11.IN7
i_2[21] => Mux10.IN7
i_2[22] => Mux9.IN7
i_2[23] => Mux8.IN7
i_2[24] => Mux7.IN7
i_2[25] => Mux6.IN7
i_2[26] => Mux5.IN7
i_2[27] => Mux4.IN7
i_2[28] => Mux3.IN7
i_2[29] => Mux2.IN7
i_2[30] => Mux1.IN7
i_2[31] => Mux0.IN7
i_3[0] => Mux31.IN8
i_3[1] => Mux30.IN8
i_3[2] => Mux29.IN8
i_3[3] => Mux28.IN8
i_3[4] => Mux27.IN8
i_3[5] => Mux26.IN8
i_3[6] => Mux25.IN8
i_3[7] => Mux24.IN8
i_3[8] => Mux23.IN8
i_3[9] => Mux22.IN8
i_3[10] => Mux21.IN8
i_3[11] => Mux20.IN8
i_3[12] => Mux19.IN8
i_3[13] => Mux18.IN8
i_3[14] => Mux17.IN8
i_3[15] => Mux16.IN8
i_3[16] => Mux15.IN8
i_3[17] => Mux14.IN8
i_3[18] => Mux13.IN8
i_3[19] => Mux12.IN8
i_3[20] => Mux11.IN8
i_3[21] => Mux10.IN8
i_3[22] => Mux9.IN8
i_3[23] => Mux8.IN8
i_3[24] => Mux7.IN8
i_3[25] => Mux6.IN8
i_3[26] => Mux5.IN8
i_3[27] => Mux4.IN8
i_3[28] => Mux3.IN8
i_3[29] => Mux2.IN8
i_3[30] => Mux1.IN8
i_3[31] => Mux0.IN8
i_4[0] => Mux31.IN9
i_4[1] => Mux30.IN9
i_4[2] => Mux29.IN9
i_4[3] => Mux28.IN9
i_4[4] => Mux27.IN9
i_4[5] => Mux26.IN9
i_4[6] => Mux25.IN9
i_4[7] => Mux24.IN9
i_4[8] => Mux23.IN9
i_4[9] => Mux22.IN9
i_4[10] => Mux21.IN9
i_4[11] => Mux20.IN9
i_4[12] => Mux19.IN9
i_4[13] => Mux18.IN9
i_4[14] => Mux17.IN9
i_4[15] => Mux16.IN9
i_4[16] => Mux15.IN9
i_4[17] => Mux14.IN9
i_4[18] => Mux13.IN9
i_4[19] => Mux12.IN9
i_4[20] => Mux11.IN9
i_4[21] => Mux10.IN9
i_4[22] => Mux9.IN9
i_4[23] => Mux8.IN9
i_4[24] => Mux7.IN9
i_4[25] => Mux6.IN9
i_4[26] => Mux5.IN9
i_4[27] => Mux4.IN9
i_4[28] => Mux3.IN9
i_4[29] => Mux2.IN9
i_4[30] => Mux1.IN9
i_4[31] => Mux0.IN9
i_5[0] => Mux31.IN10
i_5[1] => Mux30.IN10
i_5[2] => Mux29.IN10
i_5[3] => Mux28.IN10
i_5[4] => Mux27.IN10
i_5[5] => Mux26.IN10
i_5[6] => Mux25.IN10
i_5[7] => Mux24.IN10
i_5[8] => Mux23.IN10
i_5[9] => Mux22.IN10
i_5[10] => Mux21.IN10
i_5[11] => Mux20.IN10
i_5[12] => Mux19.IN10
i_5[13] => Mux18.IN10
i_5[14] => Mux17.IN10
i_5[15] => Mux16.IN10
i_5[16] => Mux15.IN10
i_5[17] => Mux14.IN10
i_5[18] => Mux13.IN10
i_5[19] => Mux12.IN10
i_5[20] => Mux11.IN10
i_5[21] => Mux10.IN10
i_5[22] => Mux9.IN10
i_5[23] => Mux8.IN10
i_5[24] => Mux7.IN10
i_5[25] => Mux6.IN10
i_5[26] => Mux5.IN10
i_5[27] => Mux4.IN10
i_5[28] => Mux3.IN10
i_5[29] => Mux2.IN10
i_5[30] => Mux1.IN10
i_5[31] => Mux0.IN10
i_6[0] => Mux31.IN11
i_6[1] => Mux30.IN11
i_6[2] => Mux29.IN11
i_6[3] => Mux28.IN11
i_6[4] => Mux27.IN11
i_6[5] => Mux26.IN11
i_6[6] => Mux25.IN11
i_6[7] => Mux24.IN11
i_6[8] => Mux23.IN11
i_6[9] => Mux22.IN11
i_6[10] => Mux21.IN11
i_6[11] => Mux20.IN11
i_6[12] => Mux19.IN11
i_6[13] => Mux18.IN11
i_6[14] => Mux17.IN11
i_6[15] => Mux16.IN11
i_6[16] => Mux15.IN11
i_6[17] => Mux14.IN11
i_6[18] => Mux13.IN11
i_6[19] => Mux12.IN11
i_6[20] => Mux11.IN11
i_6[21] => Mux10.IN11
i_6[22] => Mux9.IN11
i_6[23] => Mux8.IN11
i_6[24] => Mux7.IN11
i_6[25] => Mux6.IN11
i_6[26] => Mux5.IN11
i_6[27] => Mux4.IN11
i_6[28] => Mux3.IN11
i_6[29] => Mux2.IN11
i_6[30] => Mux1.IN11
i_6[31] => Mux0.IN11
i_7[0] => Mux31.IN12
i_7[1] => Mux30.IN12
i_7[2] => Mux29.IN12
i_7[3] => Mux28.IN12
i_7[4] => Mux27.IN12
i_7[5] => Mux26.IN12
i_7[6] => Mux25.IN12
i_7[7] => Mux24.IN12
i_7[8] => Mux23.IN12
i_7[9] => Mux22.IN12
i_7[10] => Mux21.IN12
i_7[11] => Mux20.IN12
i_7[12] => Mux19.IN12
i_7[13] => Mux18.IN12
i_7[14] => Mux17.IN12
i_7[15] => Mux16.IN12
i_7[16] => Mux15.IN12
i_7[17] => Mux14.IN12
i_7[18] => Mux13.IN12
i_7[19] => Mux12.IN12
i_7[20] => Mux11.IN12
i_7[21] => Mux10.IN12
i_7[22] => Mux9.IN12
i_7[23] => Mux8.IN12
i_7[24] => Mux7.IN12
i_7[25] => Mux6.IN12
i_7[26] => Mux5.IN12
i_7[27] => Mux4.IN12
i_7[28] => Mux3.IN12
i_7[29] => Mux2.IN12
i_7[30] => Mux1.IN12
i_7[31] => Mux0.IN12
i_8[0] => Mux31.IN13
i_8[1] => Mux30.IN13
i_8[2] => Mux29.IN13
i_8[3] => Mux28.IN13
i_8[4] => Mux27.IN13
i_8[5] => Mux26.IN13
i_8[6] => Mux25.IN13
i_8[7] => Mux24.IN13
i_8[8] => Mux23.IN13
i_8[9] => Mux22.IN13
i_8[10] => Mux21.IN13
i_8[11] => Mux20.IN13
i_8[12] => Mux19.IN13
i_8[13] => Mux18.IN13
i_8[14] => Mux17.IN13
i_8[15] => Mux16.IN13
i_8[16] => Mux15.IN13
i_8[17] => Mux14.IN13
i_8[18] => Mux13.IN13
i_8[19] => Mux12.IN13
i_8[20] => Mux11.IN13
i_8[21] => Mux10.IN13
i_8[22] => Mux9.IN13
i_8[23] => Mux8.IN13
i_8[24] => Mux7.IN13
i_8[25] => Mux6.IN13
i_8[26] => Mux5.IN13
i_8[27] => Mux4.IN13
i_8[28] => Mux3.IN13
i_8[29] => Mux2.IN13
i_8[30] => Mux1.IN13
i_8[31] => Mux0.IN13
i_9[0] => Mux31.IN14
i_9[1] => Mux30.IN14
i_9[2] => Mux29.IN14
i_9[3] => Mux28.IN14
i_9[4] => Mux27.IN14
i_9[5] => Mux26.IN14
i_9[6] => Mux25.IN14
i_9[7] => Mux24.IN14
i_9[8] => Mux23.IN14
i_9[9] => Mux22.IN14
i_9[10] => Mux21.IN14
i_9[11] => Mux20.IN14
i_9[12] => Mux19.IN14
i_9[13] => Mux18.IN14
i_9[14] => Mux17.IN14
i_9[15] => Mux16.IN14
i_9[16] => Mux15.IN14
i_9[17] => Mux14.IN14
i_9[18] => Mux13.IN14
i_9[19] => Mux12.IN14
i_9[20] => Mux11.IN14
i_9[21] => Mux10.IN14
i_9[22] => Mux9.IN14
i_9[23] => Mux8.IN14
i_9[24] => Mux7.IN14
i_9[25] => Mux6.IN14
i_9[26] => Mux5.IN14
i_9[27] => Mux4.IN14
i_9[28] => Mux3.IN14
i_9[29] => Mux2.IN14
i_9[30] => Mux1.IN14
i_9[31] => Mux0.IN14
i_10[0] => Mux31.IN15
i_10[1] => Mux30.IN15
i_10[2] => Mux29.IN15
i_10[3] => Mux28.IN15
i_10[4] => Mux27.IN15
i_10[5] => Mux26.IN15
i_10[6] => Mux25.IN15
i_10[7] => Mux24.IN15
i_10[8] => Mux23.IN15
i_10[9] => Mux22.IN15
i_10[10] => Mux21.IN15
i_10[11] => Mux20.IN15
i_10[12] => Mux19.IN15
i_10[13] => Mux18.IN15
i_10[14] => Mux17.IN15
i_10[15] => Mux16.IN15
i_10[16] => Mux15.IN15
i_10[17] => Mux14.IN15
i_10[18] => Mux13.IN15
i_10[19] => Mux12.IN15
i_10[20] => Mux11.IN15
i_10[21] => Mux10.IN15
i_10[22] => Mux9.IN15
i_10[23] => Mux8.IN15
i_10[24] => Mux7.IN15
i_10[25] => Mux6.IN15
i_10[26] => Mux5.IN15
i_10[27] => Mux4.IN15
i_10[28] => Mux3.IN15
i_10[29] => Mux2.IN15
i_10[30] => Mux1.IN15
i_10[31] => Mux0.IN15
i_11[0] => Mux31.IN16
i_11[1] => Mux30.IN16
i_11[2] => Mux29.IN16
i_11[3] => Mux28.IN16
i_11[4] => Mux27.IN16
i_11[5] => Mux26.IN16
i_11[6] => Mux25.IN16
i_11[7] => Mux24.IN16
i_11[8] => Mux23.IN16
i_11[9] => Mux22.IN16
i_11[10] => Mux21.IN16
i_11[11] => Mux20.IN16
i_11[12] => Mux19.IN16
i_11[13] => Mux18.IN16
i_11[14] => Mux17.IN16
i_11[15] => Mux16.IN16
i_11[16] => Mux15.IN16
i_11[17] => Mux14.IN16
i_11[18] => Mux13.IN16
i_11[19] => Mux12.IN16
i_11[20] => Mux11.IN16
i_11[21] => Mux10.IN16
i_11[22] => Mux9.IN16
i_11[23] => Mux8.IN16
i_11[24] => Mux7.IN16
i_11[25] => Mux6.IN16
i_11[26] => Mux5.IN16
i_11[27] => Mux4.IN16
i_11[28] => Mux3.IN16
i_11[29] => Mux2.IN16
i_11[30] => Mux1.IN16
i_11[31] => Mux0.IN16
i_12[0] => Mux31.IN17
i_12[1] => Mux30.IN17
i_12[2] => Mux29.IN17
i_12[3] => Mux28.IN17
i_12[4] => Mux27.IN17
i_12[5] => Mux26.IN17
i_12[6] => Mux25.IN17
i_12[7] => Mux24.IN17
i_12[8] => Mux23.IN17
i_12[9] => Mux22.IN17
i_12[10] => Mux21.IN17
i_12[11] => Mux20.IN17
i_12[12] => Mux19.IN17
i_12[13] => Mux18.IN17
i_12[14] => Mux17.IN17
i_12[15] => Mux16.IN17
i_12[16] => Mux15.IN17
i_12[17] => Mux14.IN17
i_12[18] => Mux13.IN17
i_12[19] => Mux12.IN17
i_12[20] => Mux11.IN17
i_12[21] => Mux10.IN17
i_12[22] => Mux9.IN17
i_12[23] => Mux8.IN17
i_12[24] => Mux7.IN17
i_12[25] => Mux6.IN17
i_12[26] => Mux5.IN17
i_12[27] => Mux4.IN17
i_12[28] => Mux3.IN17
i_12[29] => Mux2.IN17
i_12[30] => Mux1.IN17
i_12[31] => Mux0.IN17
i_13[0] => Mux31.IN18
i_13[1] => Mux30.IN18
i_13[2] => Mux29.IN18
i_13[3] => Mux28.IN18
i_13[4] => Mux27.IN18
i_13[5] => Mux26.IN18
i_13[6] => Mux25.IN18
i_13[7] => Mux24.IN18
i_13[8] => Mux23.IN18
i_13[9] => Mux22.IN18
i_13[10] => Mux21.IN18
i_13[11] => Mux20.IN18
i_13[12] => Mux19.IN18
i_13[13] => Mux18.IN18
i_13[14] => Mux17.IN18
i_13[15] => Mux16.IN18
i_13[16] => Mux15.IN18
i_13[17] => Mux14.IN18
i_13[18] => Mux13.IN18
i_13[19] => Mux12.IN18
i_13[20] => Mux11.IN18
i_13[21] => Mux10.IN18
i_13[22] => Mux9.IN18
i_13[23] => Mux8.IN18
i_13[24] => Mux7.IN18
i_13[25] => Mux6.IN18
i_13[26] => Mux5.IN18
i_13[27] => Mux4.IN18
i_13[28] => Mux3.IN18
i_13[29] => Mux2.IN18
i_13[30] => Mux1.IN18
i_13[31] => Mux0.IN18
i_14[0] => Mux31.IN19
i_14[1] => Mux30.IN19
i_14[2] => Mux29.IN19
i_14[3] => Mux28.IN19
i_14[4] => Mux27.IN19
i_14[5] => Mux26.IN19
i_14[6] => Mux25.IN19
i_14[7] => Mux24.IN19
i_14[8] => Mux23.IN19
i_14[9] => Mux22.IN19
i_14[10] => Mux21.IN19
i_14[11] => Mux20.IN19
i_14[12] => Mux19.IN19
i_14[13] => Mux18.IN19
i_14[14] => Mux17.IN19
i_14[15] => Mux16.IN19
i_14[16] => Mux15.IN19
i_14[17] => Mux14.IN19
i_14[18] => Mux13.IN19
i_14[19] => Mux12.IN19
i_14[20] => Mux11.IN19
i_14[21] => Mux10.IN19
i_14[22] => Mux9.IN19
i_14[23] => Mux8.IN19
i_14[24] => Mux7.IN19
i_14[25] => Mux6.IN19
i_14[26] => Mux5.IN19
i_14[27] => Mux4.IN19
i_14[28] => Mux3.IN19
i_14[29] => Mux2.IN19
i_14[30] => Mux1.IN19
i_14[31] => Mux0.IN19
i_15[0] => Mux31.IN20
i_15[1] => Mux30.IN20
i_15[2] => Mux29.IN20
i_15[3] => Mux28.IN20
i_15[4] => Mux27.IN20
i_15[5] => Mux26.IN20
i_15[6] => Mux25.IN20
i_15[7] => Mux24.IN20
i_15[8] => Mux23.IN20
i_15[9] => Mux22.IN20
i_15[10] => Mux21.IN20
i_15[11] => Mux20.IN20
i_15[12] => Mux19.IN20
i_15[13] => Mux18.IN20
i_15[14] => Mux17.IN20
i_15[15] => Mux16.IN20
i_15[16] => Mux15.IN20
i_15[17] => Mux14.IN20
i_15[18] => Mux13.IN20
i_15[19] => Mux12.IN20
i_15[20] => Mux11.IN20
i_15[21] => Mux10.IN20
i_15[22] => Mux9.IN20
i_15[23] => Mux8.IN20
i_15[24] => Mux7.IN20
i_15[25] => Mux6.IN20
i_15[26] => Mux5.IN20
i_15[27] => Mux4.IN20
i_15[28] => Mux3.IN20
i_15[29] => Mux2.IN20
i_15[30] => Mux1.IN20
i_15[31] => Mux0.IN20
i_16[0] => Mux31.IN21
i_16[1] => Mux30.IN21
i_16[2] => Mux29.IN21
i_16[3] => Mux28.IN21
i_16[4] => Mux27.IN21
i_16[5] => Mux26.IN21
i_16[6] => Mux25.IN21
i_16[7] => Mux24.IN21
i_16[8] => Mux23.IN21
i_16[9] => Mux22.IN21
i_16[10] => Mux21.IN21
i_16[11] => Mux20.IN21
i_16[12] => Mux19.IN21
i_16[13] => Mux18.IN21
i_16[14] => Mux17.IN21
i_16[15] => Mux16.IN21
i_16[16] => Mux15.IN21
i_16[17] => Mux14.IN21
i_16[18] => Mux13.IN21
i_16[19] => Mux12.IN21
i_16[20] => Mux11.IN21
i_16[21] => Mux10.IN21
i_16[22] => Mux9.IN21
i_16[23] => Mux8.IN21
i_16[24] => Mux7.IN21
i_16[25] => Mux6.IN21
i_16[26] => Mux5.IN21
i_16[27] => Mux4.IN21
i_16[28] => Mux3.IN21
i_16[29] => Mux2.IN21
i_16[30] => Mux1.IN21
i_16[31] => Mux0.IN21
i_17[0] => Mux31.IN22
i_17[1] => Mux30.IN22
i_17[2] => Mux29.IN22
i_17[3] => Mux28.IN22
i_17[4] => Mux27.IN22
i_17[5] => Mux26.IN22
i_17[6] => Mux25.IN22
i_17[7] => Mux24.IN22
i_17[8] => Mux23.IN22
i_17[9] => Mux22.IN22
i_17[10] => Mux21.IN22
i_17[11] => Mux20.IN22
i_17[12] => Mux19.IN22
i_17[13] => Mux18.IN22
i_17[14] => Mux17.IN22
i_17[15] => Mux16.IN22
i_17[16] => Mux15.IN22
i_17[17] => Mux14.IN22
i_17[18] => Mux13.IN22
i_17[19] => Mux12.IN22
i_17[20] => Mux11.IN22
i_17[21] => Mux10.IN22
i_17[22] => Mux9.IN22
i_17[23] => Mux8.IN22
i_17[24] => Mux7.IN22
i_17[25] => Mux6.IN22
i_17[26] => Mux5.IN22
i_17[27] => Mux4.IN22
i_17[28] => Mux3.IN22
i_17[29] => Mux2.IN22
i_17[30] => Mux1.IN22
i_17[31] => Mux0.IN22
i_18[0] => Mux31.IN23
i_18[1] => Mux30.IN23
i_18[2] => Mux29.IN23
i_18[3] => Mux28.IN23
i_18[4] => Mux27.IN23
i_18[5] => Mux26.IN23
i_18[6] => Mux25.IN23
i_18[7] => Mux24.IN23
i_18[8] => Mux23.IN23
i_18[9] => Mux22.IN23
i_18[10] => Mux21.IN23
i_18[11] => Mux20.IN23
i_18[12] => Mux19.IN23
i_18[13] => Mux18.IN23
i_18[14] => Mux17.IN23
i_18[15] => Mux16.IN23
i_18[16] => Mux15.IN23
i_18[17] => Mux14.IN23
i_18[18] => Mux13.IN23
i_18[19] => Mux12.IN23
i_18[20] => Mux11.IN23
i_18[21] => Mux10.IN23
i_18[22] => Mux9.IN23
i_18[23] => Mux8.IN23
i_18[24] => Mux7.IN23
i_18[25] => Mux6.IN23
i_18[26] => Mux5.IN23
i_18[27] => Mux4.IN23
i_18[28] => Mux3.IN23
i_18[29] => Mux2.IN23
i_18[30] => Mux1.IN23
i_18[31] => Mux0.IN23
i_19[0] => Mux31.IN24
i_19[1] => Mux30.IN24
i_19[2] => Mux29.IN24
i_19[3] => Mux28.IN24
i_19[4] => Mux27.IN24
i_19[5] => Mux26.IN24
i_19[6] => Mux25.IN24
i_19[7] => Mux24.IN24
i_19[8] => Mux23.IN24
i_19[9] => Mux22.IN24
i_19[10] => Mux21.IN24
i_19[11] => Mux20.IN24
i_19[12] => Mux19.IN24
i_19[13] => Mux18.IN24
i_19[14] => Mux17.IN24
i_19[15] => Mux16.IN24
i_19[16] => Mux15.IN24
i_19[17] => Mux14.IN24
i_19[18] => Mux13.IN24
i_19[19] => Mux12.IN24
i_19[20] => Mux11.IN24
i_19[21] => Mux10.IN24
i_19[22] => Mux9.IN24
i_19[23] => Mux8.IN24
i_19[24] => Mux7.IN24
i_19[25] => Mux6.IN24
i_19[26] => Mux5.IN24
i_19[27] => Mux4.IN24
i_19[28] => Mux3.IN24
i_19[29] => Mux2.IN24
i_19[30] => Mux1.IN24
i_19[31] => Mux0.IN24
i_20[0] => Mux31.IN25
i_20[1] => Mux30.IN25
i_20[2] => Mux29.IN25
i_20[3] => Mux28.IN25
i_20[4] => Mux27.IN25
i_20[5] => Mux26.IN25
i_20[6] => Mux25.IN25
i_20[7] => Mux24.IN25
i_20[8] => Mux23.IN25
i_20[9] => Mux22.IN25
i_20[10] => Mux21.IN25
i_20[11] => Mux20.IN25
i_20[12] => Mux19.IN25
i_20[13] => Mux18.IN25
i_20[14] => Mux17.IN25
i_20[15] => Mux16.IN25
i_20[16] => Mux15.IN25
i_20[17] => Mux14.IN25
i_20[18] => Mux13.IN25
i_20[19] => Mux12.IN25
i_20[20] => Mux11.IN25
i_20[21] => Mux10.IN25
i_20[22] => Mux9.IN25
i_20[23] => Mux8.IN25
i_20[24] => Mux7.IN25
i_20[25] => Mux6.IN25
i_20[26] => Mux5.IN25
i_20[27] => Mux4.IN25
i_20[28] => Mux3.IN25
i_20[29] => Mux2.IN25
i_20[30] => Mux1.IN25
i_20[31] => Mux0.IN25
i_21[0] => Mux31.IN26
i_21[1] => Mux30.IN26
i_21[2] => Mux29.IN26
i_21[3] => Mux28.IN26
i_21[4] => Mux27.IN26
i_21[5] => Mux26.IN26
i_21[6] => Mux25.IN26
i_21[7] => Mux24.IN26
i_21[8] => Mux23.IN26
i_21[9] => Mux22.IN26
i_21[10] => Mux21.IN26
i_21[11] => Mux20.IN26
i_21[12] => Mux19.IN26
i_21[13] => Mux18.IN26
i_21[14] => Mux17.IN26
i_21[15] => Mux16.IN26
i_21[16] => Mux15.IN26
i_21[17] => Mux14.IN26
i_21[18] => Mux13.IN26
i_21[19] => Mux12.IN26
i_21[20] => Mux11.IN26
i_21[21] => Mux10.IN26
i_21[22] => Mux9.IN26
i_21[23] => Mux8.IN26
i_21[24] => Mux7.IN26
i_21[25] => Mux6.IN26
i_21[26] => Mux5.IN26
i_21[27] => Mux4.IN26
i_21[28] => Mux3.IN26
i_21[29] => Mux2.IN26
i_21[30] => Mux1.IN26
i_21[31] => Mux0.IN26
i_22[0] => Mux31.IN27
i_22[1] => Mux30.IN27
i_22[2] => Mux29.IN27
i_22[3] => Mux28.IN27
i_22[4] => Mux27.IN27
i_22[5] => Mux26.IN27
i_22[6] => Mux25.IN27
i_22[7] => Mux24.IN27
i_22[8] => Mux23.IN27
i_22[9] => Mux22.IN27
i_22[10] => Mux21.IN27
i_22[11] => Mux20.IN27
i_22[12] => Mux19.IN27
i_22[13] => Mux18.IN27
i_22[14] => Mux17.IN27
i_22[15] => Mux16.IN27
i_22[16] => Mux15.IN27
i_22[17] => Mux14.IN27
i_22[18] => Mux13.IN27
i_22[19] => Mux12.IN27
i_22[20] => Mux11.IN27
i_22[21] => Mux10.IN27
i_22[22] => Mux9.IN27
i_22[23] => Mux8.IN27
i_22[24] => Mux7.IN27
i_22[25] => Mux6.IN27
i_22[26] => Mux5.IN27
i_22[27] => Mux4.IN27
i_22[28] => Mux3.IN27
i_22[29] => Mux2.IN27
i_22[30] => Mux1.IN27
i_22[31] => Mux0.IN27
i_23[0] => Mux31.IN28
i_23[1] => Mux30.IN28
i_23[2] => Mux29.IN28
i_23[3] => Mux28.IN28
i_23[4] => Mux27.IN28
i_23[5] => Mux26.IN28
i_23[6] => Mux25.IN28
i_23[7] => Mux24.IN28
i_23[8] => Mux23.IN28
i_23[9] => Mux22.IN28
i_23[10] => Mux21.IN28
i_23[11] => Mux20.IN28
i_23[12] => Mux19.IN28
i_23[13] => Mux18.IN28
i_23[14] => Mux17.IN28
i_23[15] => Mux16.IN28
i_23[16] => Mux15.IN28
i_23[17] => Mux14.IN28
i_23[18] => Mux13.IN28
i_23[19] => Mux12.IN28
i_23[20] => Mux11.IN28
i_23[21] => Mux10.IN28
i_23[22] => Mux9.IN28
i_23[23] => Mux8.IN28
i_23[24] => Mux7.IN28
i_23[25] => Mux6.IN28
i_23[26] => Mux5.IN28
i_23[27] => Mux4.IN28
i_23[28] => Mux3.IN28
i_23[29] => Mux2.IN28
i_23[30] => Mux1.IN28
i_23[31] => Mux0.IN28
i_24[0] => Mux31.IN29
i_24[1] => Mux30.IN29
i_24[2] => Mux29.IN29
i_24[3] => Mux28.IN29
i_24[4] => Mux27.IN29
i_24[5] => Mux26.IN29
i_24[6] => Mux25.IN29
i_24[7] => Mux24.IN29
i_24[8] => Mux23.IN29
i_24[9] => Mux22.IN29
i_24[10] => Mux21.IN29
i_24[11] => Mux20.IN29
i_24[12] => Mux19.IN29
i_24[13] => Mux18.IN29
i_24[14] => Mux17.IN29
i_24[15] => Mux16.IN29
i_24[16] => Mux15.IN29
i_24[17] => Mux14.IN29
i_24[18] => Mux13.IN29
i_24[19] => Mux12.IN29
i_24[20] => Mux11.IN29
i_24[21] => Mux10.IN29
i_24[22] => Mux9.IN29
i_24[23] => Mux8.IN29
i_24[24] => Mux7.IN29
i_24[25] => Mux6.IN29
i_24[26] => Mux5.IN29
i_24[27] => Mux4.IN29
i_24[28] => Mux3.IN29
i_24[29] => Mux2.IN29
i_24[30] => Mux1.IN29
i_24[31] => Mux0.IN29
i_25[0] => Mux31.IN30
i_25[1] => Mux30.IN30
i_25[2] => Mux29.IN30
i_25[3] => Mux28.IN30
i_25[4] => Mux27.IN30
i_25[5] => Mux26.IN30
i_25[6] => Mux25.IN30
i_25[7] => Mux24.IN30
i_25[8] => Mux23.IN30
i_25[9] => Mux22.IN30
i_25[10] => Mux21.IN30
i_25[11] => Mux20.IN30
i_25[12] => Mux19.IN30
i_25[13] => Mux18.IN30
i_25[14] => Mux17.IN30
i_25[15] => Mux16.IN30
i_25[16] => Mux15.IN30
i_25[17] => Mux14.IN30
i_25[18] => Mux13.IN30
i_25[19] => Mux12.IN30
i_25[20] => Mux11.IN30
i_25[21] => Mux10.IN30
i_25[22] => Mux9.IN30
i_25[23] => Mux8.IN30
i_25[24] => Mux7.IN30
i_25[25] => Mux6.IN30
i_25[26] => Mux5.IN30
i_25[27] => Mux4.IN30
i_25[28] => Mux3.IN30
i_25[29] => Mux2.IN30
i_25[30] => Mux1.IN30
i_25[31] => Mux0.IN30
i_26[0] => Mux31.IN31
i_26[1] => Mux30.IN31
i_26[2] => Mux29.IN31
i_26[3] => Mux28.IN31
i_26[4] => Mux27.IN31
i_26[5] => Mux26.IN31
i_26[6] => Mux25.IN31
i_26[7] => Mux24.IN31
i_26[8] => Mux23.IN31
i_26[9] => Mux22.IN31
i_26[10] => Mux21.IN31
i_26[11] => Mux20.IN31
i_26[12] => Mux19.IN31
i_26[13] => Mux18.IN31
i_26[14] => Mux17.IN31
i_26[15] => Mux16.IN31
i_26[16] => Mux15.IN31
i_26[17] => Mux14.IN31
i_26[18] => Mux13.IN31
i_26[19] => Mux12.IN31
i_26[20] => Mux11.IN31
i_26[21] => Mux10.IN31
i_26[22] => Mux9.IN31
i_26[23] => Mux8.IN31
i_26[24] => Mux7.IN31
i_26[25] => Mux6.IN31
i_26[26] => Mux5.IN31
i_26[27] => Mux4.IN31
i_26[28] => Mux3.IN31
i_26[29] => Mux2.IN31
i_26[30] => Mux1.IN31
i_26[31] => Mux0.IN31
i_27[0] => Mux31.IN32
i_27[1] => Mux30.IN32
i_27[2] => Mux29.IN32
i_27[3] => Mux28.IN32
i_27[4] => Mux27.IN32
i_27[5] => Mux26.IN32
i_27[6] => Mux25.IN32
i_27[7] => Mux24.IN32
i_27[8] => Mux23.IN32
i_27[9] => Mux22.IN32
i_27[10] => Mux21.IN32
i_27[11] => Mux20.IN32
i_27[12] => Mux19.IN32
i_27[13] => Mux18.IN32
i_27[14] => Mux17.IN32
i_27[15] => Mux16.IN32
i_27[16] => Mux15.IN32
i_27[17] => Mux14.IN32
i_27[18] => Mux13.IN32
i_27[19] => Mux12.IN32
i_27[20] => Mux11.IN32
i_27[21] => Mux10.IN32
i_27[22] => Mux9.IN32
i_27[23] => Mux8.IN32
i_27[24] => Mux7.IN32
i_27[25] => Mux6.IN32
i_27[26] => Mux5.IN32
i_27[27] => Mux4.IN32
i_27[28] => Mux3.IN32
i_27[29] => Mux2.IN32
i_27[30] => Mux1.IN32
i_27[31] => Mux0.IN32
i_28[0] => Mux31.IN33
i_28[1] => Mux30.IN33
i_28[2] => Mux29.IN33
i_28[3] => Mux28.IN33
i_28[4] => Mux27.IN33
i_28[5] => Mux26.IN33
i_28[6] => Mux25.IN33
i_28[7] => Mux24.IN33
i_28[8] => Mux23.IN33
i_28[9] => Mux22.IN33
i_28[10] => Mux21.IN33
i_28[11] => Mux20.IN33
i_28[12] => Mux19.IN33
i_28[13] => Mux18.IN33
i_28[14] => Mux17.IN33
i_28[15] => Mux16.IN33
i_28[16] => Mux15.IN33
i_28[17] => Mux14.IN33
i_28[18] => Mux13.IN33
i_28[19] => Mux12.IN33
i_28[20] => Mux11.IN33
i_28[21] => Mux10.IN33
i_28[22] => Mux9.IN33
i_28[23] => Mux8.IN33
i_28[24] => Mux7.IN33
i_28[25] => Mux6.IN33
i_28[26] => Mux5.IN33
i_28[27] => Mux4.IN33
i_28[28] => Mux3.IN33
i_28[29] => Mux2.IN33
i_28[30] => Mux1.IN33
i_28[31] => Mux0.IN33
i_29[0] => Mux31.IN34
i_29[1] => Mux30.IN34
i_29[2] => Mux29.IN34
i_29[3] => Mux28.IN34
i_29[4] => Mux27.IN34
i_29[5] => Mux26.IN34
i_29[6] => Mux25.IN34
i_29[7] => Mux24.IN34
i_29[8] => Mux23.IN34
i_29[9] => Mux22.IN34
i_29[10] => Mux21.IN34
i_29[11] => Mux20.IN34
i_29[12] => Mux19.IN34
i_29[13] => Mux18.IN34
i_29[14] => Mux17.IN34
i_29[15] => Mux16.IN34
i_29[16] => Mux15.IN34
i_29[17] => Mux14.IN34
i_29[18] => Mux13.IN34
i_29[19] => Mux12.IN34
i_29[20] => Mux11.IN34
i_29[21] => Mux10.IN34
i_29[22] => Mux9.IN34
i_29[23] => Mux8.IN34
i_29[24] => Mux7.IN34
i_29[25] => Mux6.IN34
i_29[26] => Mux5.IN34
i_29[27] => Mux4.IN34
i_29[28] => Mux3.IN34
i_29[29] => Mux2.IN34
i_29[30] => Mux1.IN34
i_29[31] => Mux0.IN34
i_30[0] => Mux31.IN35
i_30[1] => Mux30.IN35
i_30[2] => Mux29.IN35
i_30[3] => Mux28.IN35
i_30[4] => Mux27.IN35
i_30[5] => Mux26.IN35
i_30[6] => Mux25.IN35
i_30[7] => Mux24.IN35
i_30[8] => Mux23.IN35
i_30[9] => Mux22.IN35
i_30[10] => Mux21.IN35
i_30[11] => Mux20.IN35
i_30[12] => Mux19.IN35
i_30[13] => Mux18.IN35
i_30[14] => Mux17.IN35
i_30[15] => Mux16.IN35
i_30[16] => Mux15.IN35
i_30[17] => Mux14.IN35
i_30[18] => Mux13.IN35
i_30[19] => Mux12.IN35
i_30[20] => Mux11.IN35
i_30[21] => Mux10.IN35
i_30[22] => Mux9.IN35
i_30[23] => Mux8.IN35
i_30[24] => Mux7.IN35
i_30[25] => Mux6.IN35
i_30[26] => Mux5.IN35
i_30[27] => Mux4.IN35
i_30[28] => Mux3.IN35
i_30[29] => Mux2.IN35
i_30[30] => Mux1.IN35
i_30[31] => Mux0.IN35
i_31[0] => Mux31.IN36
i_31[1] => Mux30.IN36
i_31[2] => Mux29.IN36
i_31[3] => Mux28.IN36
i_31[4] => Mux27.IN36
i_31[5] => Mux26.IN36
i_31[6] => Mux25.IN36
i_31[7] => Mux24.IN36
i_31[8] => Mux23.IN36
i_31[9] => Mux22.IN36
i_31[10] => Mux21.IN36
i_31[11] => Mux20.IN36
i_31[12] => Mux19.IN36
i_31[13] => Mux18.IN36
i_31[14] => Mux17.IN36
i_31[15] => Mux16.IN36
i_31[16] => Mux15.IN36
i_31[17] => Mux14.IN36
i_31[18] => Mux13.IN36
i_31[19] => Mux12.IN36
i_31[20] => Mux11.IN36
i_31[21] => Mux10.IN36
i_31[22] => Mux9.IN36
i_31[23] => Mux8.IN36
i_31[24] => Mux7.IN36
i_31[25] => Mux6.IN36
i_31[26] => Mux5.IN36
i_31[27] => Mux4.IN36
i_31[28] => Mux3.IN36
i_31[29] => Mux2.IN36
i_31[30] => Mux1.IN36
i_31[31] => Mux0.IN36
o_F[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_F[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_F[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_F[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_F[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_F[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_F[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_F[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_F[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_F[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_F[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_F[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_F[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_F[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_F[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_F[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_F[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_F[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_F[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_F[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_F[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_F[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_F[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_F[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_F[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_F[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_F[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_F[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_F[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_F[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_F[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_F[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|register_file:rf|mux_32to1:mux_RD2
i_SEL[0] => Mux0.IN4
i_SEL[0] => Mux1.IN4
i_SEL[0] => Mux2.IN4
i_SEL[0] => Mux3.IN4
i_SEL[0] => Mux4.IN4
i_SEL[0] => Mux5.IN4
i_SEL[0] => Mux6.IN4
i_SEL[0] => Mux7.IN4
i_SEL[0] => Mux8.IN4
i_SEL[0] => Mux9.IN4
i_SEL[0] => Mux10.IN4
i_SEL[0] => Mux11.IN4
i_SEL[0] => Mux12.IN4
i_SEL[0] => Mux13.IN4
i_SEL[0] => Mux14.IN4
i_SEL[0] => Mux15.IN4
i_SEL[0] => Mux16.IN4
i_SEL[0] => Mux17.IN4
i_SEL[0] => Mux18.IN4
i_SEL[0] => Mux19.IN4
i_SEL[0] => Mux20.IN4
i_SEL[0] => Mux21.IN4
i_SEL[0] => Mux22.IN4
i_SEL[0] => Mux23.IN4
i_SEL[0] => Mux24.IN4
i_SEL[0] => Mux25.IN4
i_SEL[0] => Mux26.IN4
i_SEL[0] => Mux27.IN4
i_SEL[0] => Mux28.IN4
i_SEL[0] => Mux29.IN4
i_SEL[0] => Mux30.IN4
i_SEL[0] => Mux31.IN4
i_SEL[1] => Mux0.IN3
i_SEL[1] => Mux1.IN3
i_SEL[1] => Mux2.IN3
i_SEL[1] => Mux3.IN3
i_SEL[1] => Mux4.IN3
i_SEL[1] => Mux5.IN3
i_SEL[1] => Mux6.IN3
i_SEL[1] => Mux7.IN3
i_SEL[1] => Mux8.IN3
i_SEL[1] => Mux9.IN3
i_SEL[1] => Mux10.IN3
i_SEL[1] => Mux11.IN3
i_SEL[1] => Mux12.IN3
i_SEL[1] => Mux13.IN3
i_SEL[1] => Mux14.IN3
i_SEL[1] => Mux15.IN3
i_SEL[1] => Mux16.IN3
i_SEL[1] => Mux17.IN3
i_SEL[1] => Mux18.IN3
i_SEL[1] => Mux19.IN3
i_SEL[1] => Mux20.IN3
i_SEL[1] => Mux21.IN3
i_SEL[1] => Mux22.IN3
i_SEL[1] => Mux23.IN3
i_SEL[1] => Mux24.IN3
i_SEL[1] => Mux25.IN3
i_SEL[1] => Mux26.IN3
i_SEL[1] => Mux27.IN3
i_SEL[1] => Mux28.IN3
i_SEL[1] => Mux29.IN3
i_SEL[1] => Mux30.IN3
i_SEL[1] => Mux31.IN3
i_SEL[2] => Mux0.IN2
i_SEL[2] => Mux1.IN2
i_SEL[2] => Mux2.IN2
i_SEL[2] => Mux3.IN2
i_SEL[2] => Mux4.IN2
i_SEL[2] => Mux5.IN2
i_SEL[2] => Mux6.IN2
i_SEL[2] => Mux7.IN2
i_SEL[2] => Mux8.IN2
i_SEL[2] => Mux9.IN2
i_SEL[2] => Mux10.IN2
i_SEL[2] => Mux11.IN2
i_SEL[2] => Mux12.IN2
i_SEL[2] => Mux13.IN2
i_SEL[2] => Mux14.IN2
i_SEL[2] => Mux15.IN2
i_SEL[2] => Mux16.IN2
i_SEL[2] => Mux17.IN2
i_SEL[2] => Mux18.IN2
i_SEL[2] => Mux19.IN2
i_SEL[2] => Mux20.IN2
i_SEL[2] => Mux21.IN2
i_SEL[2] => Mux22.IN2
i_SEL[2] => Mux23.IN2
i_SEL[2] => Mux24.IN2
i_SEL[2] => Mux25.IN2
i_SEL[2] => Mux26.IN2
i_SEL[2] => Mux27.IN2
i_SEL[2] => Mux28.IN2
i_SEL[2] => Mux29.IN2
i_SEL[2] => Mux30.IN2
i_SEL[2] => Mux31.IN2
i_SEL[3] => Mux0.IN1
i_SEL[3] => Mux1.IN1
i_SEL[3] => Mux2.IN1
i_SEL[3] => Mux3.IN1
i_SEL[3] => Mux4.IN1
i_SEL[3] => Mux5.IN1
i_SEL[3] => Mux6.IN1
i_SEL[3] => Mux7.IN1
i_SEL[3] => Mux8.IN1
i_SEL[3] => Mux9.IN1
i_SEL[3] => Mux10.IN1
i_SEL[3] => Mux11.IN1
i_SEL[3] => Mux12.IN1
i_SEL[3] => Mux13.IN1
i_SEL[3] => Mux14.IN1
i_SEL[3] => Mux15.IN1
i_SEL[3] => Mux16.IN1
i_SEL[3] => Mux17.IN1
i_SEL[3] => Mux18.IN1
i_SEL[3] => Mux19.IN1
i_SEL[3] => Mux20.IN1
i_SEL[3] => Mux21.IN1
i_SEL[3] => Mux22.IN1
i_SEL[3] => Mux23.IN1
i_SEL[3] => Mux24.IN1
i_SEL[3] => Mux25.IN1
i_SEL[3] => Mux26.IN1
i_SEL[3] => Mux27.IN1
i_SEL[3] => Mux28.IN1
i_SEL[3] => Mux29.IN1
i_SEL[3] => Mux30.IN1
i_SEL[3] => Mux31.IN1
i_SEL[4] => Mux0.IN0
i_SEL[4] => Mux1.IN0
i_SEL[4] => Mux2.IN0
i_SEL[4] => Mux3.IN0
i_SEL[4] => Mux4.IN0
i_SEL[4] => Mux5.IN0
i_SEL[4] => Mux6.IN0
i_SEL[4] => Mux7.IN0
i_SEL[4] => Mux8.IN0
i_SEL[4] => Mux9.IN0
i_SEL[4] => Mux10.IN0
i_SEL[4] => Mux11.IN0
i_SEL[4] => Mux12.IN0
i_SEL[4] => Mux13.IN0
i_SEL[4] => Mux14.IN0
i_SEL[4] => Mux15.IN0
i_SEL[4] => Mux16.IN0
i_SEL[4] => Mux17.IN0
i_SEL[4] => Mux18.IN0
i_SEL[4] => Mux19.IN0
i_SEL[4] => Mux20.IN0
i_SEL[4] => Mux21.IN0
i_SEL[4] => Mux22.IN0
i_SEL[4] => Mux23.IN0
i_SEL[4] => Mux24.IN0
i_SEL[4] => Mux25.IN0
i_SEL[4] => Mux26.IN0
i_SEL[4] => Mux27.IN0
i_SEL[4] => Mux28.IN0
i_SEL[4] => Mux29.IN0
i_SEL[4] => Mux30.IN0
i_SEL[4] => Mux31.IN0
i_0[0] => Mux31.IN5
i_0[1] => Mux30.IN5
i_0[2] => Mux29.IN5
i_0[3] => Mux28.IN5
i_0[4] => Mux27.IN5
i_0[5] => Mux26.IN5
i_0[6] => Mux25.IN5
i_0[7] => Mux24.IN5
i_0[8] => Mux23.IN5
i_0[9] => Mux22.IN5
i_0[10] => Mux21.IN5
i_0[11] => Mux20.IN5
i_0[12] => Mux19.IN5
i_0[13] => Mux18.IN5
i_0[14] => Mux17.IN5
i_0[15] => Mux16.IN5
i_0[16] => Mux15.IN5
i_0[17] => Mux14.IN5
i_0[18] => Mux13.IN5
i_0[19] => Mux12.IN5
i_0[20] => Mux11.IN5
i_0[21] => Mux10.IN5
i_0[22] => Mux9.IN5
i_0[23] => Mux8.IN5
i_0[24] => Mux7.IN5
i_0[25] => Mux6.IN5
i_0[26] => Mux5.IN5
i_0[27] => Mux4.IN5
i_0[28] => Mux3.IN5
i_0[29] => Mux2.IN5
i_0[30] => Mux1.IN5
i_0[31] => Mux0.IN5
i_1[0] => Mux31.IN6
i_1[1] => Mux30.IN6
i_1[2] => Mux29.IN6
i_1[3] => Mux28.IN6
i_1[4] => Mux27.IN6
i_1[5] => Mux26.IN6
i_1[6] => Mux25.IN6
i_1[7] => Mux24.IN6
i_1[8] => Mux23.IN6
i_1[9] => Mux22.IN6
i_1[10] => Mux21.IN6
i_1[11] => Mux20.IN6
i_1[12] => Mux19.IN6
i_1[13] => Mux18.IN6
i_1[14] => Mux17.IN6
i_1[15] => Mux16.IN6
i_1[16] => Mux15.IN6
i_1[17] => Mux14.IN6
i_1[18] => Mux13.IN6
i_1[19] => Mux12.IN6
i_1[20] => Mux11.IN6
i_1[21] => Mux10.IN6
i_1[22] => Mux9.IN6
i_1[23] => Mux8.IN6
i_1[24] => Mux7.IN6
i_1[25] => Mux6.IN6
i_1[26] => Mux5.IN6
i_1[27] => Mux4.IN6
i_1[28] => Mux3.IN6
i_1[29] => Mux2.IN6
i_1[30] => Mux1.IN6
i_1[31] => Mux0.IN6
i_2[0] => Mux31.IN7
i_2[1] => Mux30.IN7
i_2[2] => Mux29.IN7
i_2[3] => Mux28.IN7
i_2[4] => Mux27.IN7
i_2[5] => Mux26.IN7
i_2[6] => Mux25.IN7
i_2[7] => Mux24.IN7
i_2[8] => Mux23.IN7
i_2[9] => Mux22.IN7
i_2[10] => Mux21.IN7
i_2[11] => Mux20.IN7
i_2[12] => Mux19.IN7
i_2[13] => Mux18.IN7
i_2[14] => Mux17.IN7
i_2[15] => Mux16.IN7
i_2[16] => Mux15.IN7
i_2[17] => Mux14.IN7
i_2[18] => Mux13.IN7
i_2[19] => Mux12.IN7
i_2[20] => Mux11.IN7
i_2[21] => Mux10.IN7
i_2[22] => Mux9.IN7
i_2[23] => Mux8.IN7
i_2[24] => Mux7.IN7
i_2[25] => Mux6.IN7
i_2[26] => Mux5.IN7
i_2[27] => Mux4.IN7
i_2[28] => Mux3.IN7
i_2[29] => Mux2.IN7
i_2[30] => Mux1.IN7
i_2[31] => Mux0.IN7
i_3[0] => Mux31.IN8
i_3[1] => Mux30.IN8
i_3[2] => Mux29.IN8
i_3[3] => Mux28.IN8
i_3[4] => Mux27.IN8
i_3[5] => Mux26.IN8
i_3[6] => Mux25.IN8
i_3[7] => Mux24.IN8
i_3[8] => Mux23.IN8
i_3[9] => Mux22.IN8
i_3[10] => Mux21.IN8
i_3[11] => Mux20.IN8
i_3[12] => Mux19.IN8
i_3[13] => Mux18.IN8
i_3[14] => Mux17.IN8
i_3[15] => Mux16.IN8
i_3[16] => Mux15.IN8
i_3[17] => Mux14.IN8
i_3[18] => Mux13.IN8
i_3[19] => Mux12.IN8
i_3[20] => Mux11.IN8
i_3[21] => Mux10.IN8
i_3[22] => Mux9.IN8
i_3[23] => Mux8.IN8
i_3[24] => Mux7.IN8
i_3[25] => Mux6.IN8
i_3[26] => Mux5.IN8
i_3[27] => Mux4.IN8
i_3[28] => Mux3.IN8
i_3[29] => Mux2.IN8
i_3[30] => Mux1.IN8
i_3[31] => Mux0.IN8
i_4[0] => Mux31.IN9
i_4[1] => Mux30.IN9
i_4[2] => Mux29.IN9
i_4[3] => Mux28.IN9
i_4[4] => Mux27.IN9
i_4[5] => Mux26.IN9
i_4[6] => Mux25.IN9
i_4[7] => Mux24.IN9
i_4[8] => Mux23.IN9
i_4[9] => Mux22.IN9
i_4[10] => Mux21.IN9
i_4[11] => Mux20.IN9
i_4[12] => Mux19.IN9
i_4[13] => Mux18.IN9
i_4[14] => Mux17.IN9
i_4[15] => Mux16.IN9
i_4[16] => Mux15.IN9
i_4[17] => Mux14.IN9
i_4[18] => Mux13.IN9
i_4[19] => Mux12.IN9
i_4[20] => Mux11.IN9
i_4[21] => Mux10.IN9
i_4[22] => Mux9.IN9
i_4[23] => Mux8.IN9
i_4[24] => Mux7.IN9
i_4[25] => Mux6.IN9
i_4[26] => Mux5.IN9
i_4[27] => Mux4.IN9
i_4[28] => Mux3.IN9
i_4[29] => Mux2.IN9
i_4[30] => Mux1.IN9
i_4[31] => Mux0.IN9
i_5[0] => Mux31.IN10
i_5[1] => Mux30.IN10
i_5[2] => Mux29.IN10
i_5[3] => Mux28.IN10
i_5[4] => Mux27.IN10
i_5[5] => Mux26.IN10
i_5[6] => Mux25.IN10
i_5[7] => Mux24.IN10
i_5[8] => Mux23.IN10
i_5[9] => Mux22.IN10
i_5[10] => Mux21.IN10
i_5[11] => Mux20.IN10
i_5[12] => Mux19.IN10
i_5[13] => Mux18.IN10
i_5[14] => Mux17.IN10
i_5[15] => Mux16.IN10
i_5[16] => Mux15.IN10
i_5[17] => Mux14.IN10
i_5[18] => Mux13.IN10
i_5[19] => Mux12.IN10
i_5[20] => Mux11.IN10
i_5[21] => Mux10.IN10
i_5[22] => Mux9.IN10
i_5[23] => Mux8.IN10
i_5[24] => Mux7.IN10
i_5[25] => Mux6.IN10
i_5[26] => Mux5.IN10
i_5[27] => Mux4.IN10
i_5[28] => Mux3.IN10
i_5[29] => Mux2.IN10
i_5[30] => Mux1.IN10
i_5[31] => Mux0.IN10
i_6[0] => Mux31.IN11
i_6[1] => Mux30.IN11
i_6[2] => Mux29.IN11
i_6[3] => Mux28.IN11
i_6[4] => Mux27.IN11
i_6[5] => Mux26.IN11
i_6[6] => Mux25.IN11
i_6[7] => Mux24.IN11
i_6[8] => Mux23.IN11
i_6[9] => Mux22.IN11
i_6[10] => Mux21.IN11
i_6[11] => Mux20.IN11
i_6[12] => Mux19.IN11
i_6[13] => Mux18.IN11
i_6[14] => Mux17.IN11
i_6[15] => Mux16.IN11
i_6[16] => Mux15.IN11
i_6[17] => Mux14.IN11
i_6[18] => Mux13.IN11
i_6[19] => Mux12.IN11
i_6[20] => Mux11.IN11
i_6[21] => Mux10.IN11
i_6[22] => Mux9.IN11
i_6[23] => Mux8.IN11
i_6[24] => Mux7.IN11
i_6[25] => Mux6.IN11
i_6[26] => Mux5.IN11
i_6[27] => Mux4.IN11
i_6[28] => Mux3.IN11
i_6[29] => Mux2.IN11
i_6[30] => Mux1.IN11
i_6[31] => Mux0.IN11
i_7[0] => Mux31.IN12
i_7[1] => Mux30.IN12
i_7[2] => Mux29.IN12
i_7[3] => Mux28.IN12
i_7[4] => Mux27.IN12
i_7[5] => Mux26.IN12
i_7[6] => Mux25.IN12
i_7[7] => Mux24.IN12
i_7[8] => Mux23.IN12
i_7[9] => Mux22.IN12
i_7[10] => Mux21.IN12
i_7[11] => Mux20.IN12
i_7[12] => Mux19.IN12
i_7[13] => Mux18.IN12
i_7[14] => Mux17.IN12
i_7[15] => Mux16.IN12
i_7[16] => Mux15.IN12
i_7[17] => Mux14.IN12
i_7[18] => Mux13.IN12
i_7[19] => Mux12.IN12
i_7[20] => Mux11.IN12
i_7[21] => Mux10.IN12
i_7[22] => Mux9.IN12
i_7[23] => Mux8.IN12
i_7[24] => Mux7.IN12
i_7[25] => Mux6.IN12
i_7[26] => Mux5.IN12
i_7[27] => Mux4.IN12
i_7[28] => Mux3.IN12
i_7[29] => Mux2.IN12
i_7[30] => Mux1.IN12
i_7[31] => Mux0.IN12
i_8[0] => Mux31.IN13
i_8[1] => Mux30.IN13
i_8[2] => Mux29.IN13
i_8[3] => Mux28.IN13
i_8[4] => Mux27.IN13
i_8[5] => Mux26.IN13
i_8[6] => Mux25.IN13
i_8[7] => Mux24.IN13
i_8[8] => Mux23.IN13
i_8[9] => Mux22.IN13
i_8[10] => Mux21.IN13
i_8[11] => Mux20.IN13
i_8[12] => Mux19.IN13
i_8[13] => Mux18.IN13
i_8[14] => Mux17.IN13
i_8[15] => Mux16.IN13
i_8[16] => Mux15.IN13
i_8[17] => Mux14.IN13
i_8[18] => Mux13.IN13
i_8[19] => Mux12.IN13
i_8[20] => Mux11.IN13
i_8[21] => Mux10.IN13
i_8[22] => Mux9.IN13
i_8[23] => Mux8.IN13
i_8[24] => Mux7.IN13
i_8[25] => Mux6.IN13
i_8[26] => Mux5.IN13
i_8[27] => Mux4.IN13
i_8[28] => Mux3.IN13
i_8[29] => Mux2.IN13
i_8[30] => Mux1.IN13
i_8[31] => Mux0.IN13
i_9[0] => Mux31.IN14
i_9[1] => Mux30.IN14
i_9[2] => Mux29.IN14
i_9[3] => Mux28.IN14
i_9[4] => Mux27.IN14
i_9[5] => Mux26.IN14
i_9[6] => Mux25.IN14
i_9[7] => Mux24.IN14
i_9[8] => Mux23.IN14
i_9[9] => Mux22.IN14
i_9[10] => Mux21.IN14
i_9[11] => Mux20.IN14
i_9[12] => Mux19.IN14
i_9[13] => Mux18.IN14
i_9[14] => Mux17.IN14
i_9[15] => Mux16.IN14
i_9[16] => Mux15.IN14
i_9[17] => Mux14.IN14
i_9[18] => Mux13.IN14
i_9[19] => Mux12.IN14
i_9[20] => Mux11.IN14
i_9[21] => Mux10.IN14
i_9[22] => Mux9.IN14
i_9[23] => Mux8.IN14
i_9[24] => Mux7.IN14
i_9[25] => Mux6.IN14
i_9[26] => Mux5.IN14
i_9[27] => Mux4.IN14
i_9[28] => Mux3.IN14
i_9[29] => Mux2.IN14
i_9[30] => Mux1.IN14
i_9[31] => Mux0.IN14
i_10[0] => Mux31.IN15
i_10[1] => Mux30.IN15
i_10[2] => Mux29.IN15
i_10[3] => Mux28.IN15
i_10[4] => Mux27.IN15
i_10[5] => Mux26.IN15
i_10[6] => Mux25.IN15
i_10[7] => Mux24.IN15
i_10[8] => Mux23.IN15
i_10[9] => Mux22.IN15
i_10[10] => Mux21.IN15
i_10[11] => Mux20.IN15
i_10[12] => Mux19.IN15
i_10[13] => Mux18.IN15
i_10[14] => Mux17.IN15
i_10[15] => Mux16.IN15
i_10[16] => Mux15.IN15
i_10[17] => Mux14.IN15
i_10[18] => Mux13.IN15
i_10[19] => Mux12.IN15
i_10[20] => Mux11.IN15
i_10[21] => Mux10.IN15
i_10[22] => Mux9.IN15
i_10[23] => Mux8.IN15
i_10[24] => Mux7.IN15
i_10[25] => Mux6.IN15
i_10[26] => Mux5.IN15
i_10[27] => Mux4.IN15
i_10[28] => Mux3.IN15
i_10[29] => Mux2.IN15
i_10[30] => Mux1.IN15
i_10[31] => Mux0.IN15
i_11[0] => Mux31.IN16
i_11[1] => Mux30.IN16
i_11[2] => Mux29.IN16
i_11[3] => Mux28.IN16
i_11[4] => Mux27.IN16
i_11[5] => Mux26.IN16
i_11[6] => Mux25.IN16
i_11[7] => Mux24.IN16
i_11[8] => Mux23.IN16
i_11[9] => Mux22.IN16
i_11[10] => Mux21.IN16
i_11[11] => Mux20.IN16
i_11[12] => Mux19.IN16
i_11[13] => Mux18.IN16
i_11[14] => Mux17.IN16
i_11[15] => Mux16.IN16
i_11[16] => Mux15.IN16
i_11[17] => Mux14.IN16
i_11[18] => Mux13.IN16
i_11[19] => Mux12.IN16
i_11[20] => Mux11.IN16
i_11[21] => Mux10.IN16
i_11[22] => Mux9.IN16
i_11[23] => Mux8.IN16
i_11[24] => Mux7.IN16
i_11[25] => Mux6.IN16
i_11[26] => Mux5.IN16
i_11[27] => Mux4.IN16
i_11[28] => Mux3.IN16
i_11[29] => Mux2.IN16
i_11[30] => Mux1.IN16
i_11[31] => Mux0.IN16
i_12[0] => Mux31.IN17
i_12[1] => Mux30.IN17
i_12[2] => Mux29.IN17
i_12[3] => Mux28.IN17
i_12[4] => Mux27.IN17
i_12[5] => Mux26.IN17
i_12[6] => Mux25.IN17
i_12[7] => Mux24.IN17
i_12[8] => Mux23.IN17
i_12[9] => Mux22.IN17
i_12[10] => Mux21.IN17
i_12[11] => Mux20.IN17
i_12[12] => Mux19.IN17
i_12[13] => Mux18.IN17
i_12[14] => Mux17.IN17
i_12[15] => Mux16.IN17
i_12[16] => Mux15.IN17
i_12[17] => Mux14.IN17
i_12[18] => Mux13.IN17
i_12[19] => Mux12.IN17
i_12[20] => Mux11.IN17
i_12[21] => Mux10.IN17
i_12[22] => Mux9.IN17
i_12[23] => Mux8.IN17
i_12[24] => Mux7.IN17
i_12[25] => Mux6.IN17
i_12[26] => Mux5.IN17
i_12[27] => Mux4.IN17
i_12[28] => Mux3.IN17
i_12[29] => Mux2.IN17
i_12[30] => Mux1.IN17
i_12[31] => Mux0.IN17
i_13[0] => Mux31.IN18
i_13[1] => Mux30.IN18
i_13[2] => Mux29.IN18
i_13[3] => Mux28.IN18
i_13[4] => Mux27.IN18
i_13[5] => Mux26.IN18
i_13[6] => Mux25.IN18
i_13[7] => Mux24.IN18
i_13[8] => Mux23.IN18
i_13[9] => Mux22.IN18
i_13[10] => Mux21.IN18
i_13[11] => Mux20.IN18
i_13[12] => Mux19.IN18
i_13[13] => Mux18.IN18
i_13[14] => Mux17.IN18
i_13[15] => Mux16.IN18
i_13[16] => Mux15.IN18
i_13[17] => Mux14.IN18
i_13[18] => Mux13.IN18
i_13[19] => Mux12.IN18
i_13[20] => Mux11.IN18
i_13[21] => Mux10.IN18
i_13[22] => Mux9.IN18
i_13[23] => Mux8.IN18
i_13[24] => Mux7.IN18
i_13[25] => Mux6.IN18
i_13[26] => Mux5.IN18
i_13[27] => Mux4.IN18
i_13[28] => Mux3.IN18
i_13[29] => Mux2.IN18
i_13[30] => Mux1.IN18
i_13[31] => Mux0.IN18
i_14[0] => Mux31.IN19
i_14[1] => Mux30.IN19
i_14[2] => Mux29.IN19
i_14[3] => Mux28.IN19
i_14[4] => Mux27.IN19
i_14[5] => Mux26.IN19
i_14[6] => Mux25.IN19
i_14[7] => Mux24.IN19
i_14[8] => Mux23.IN19
i_14[9] => Mux22.IN19
i_14[10] => Mux21.IN19
i_14[11] => Mux20.IN19
i_14[12] => Mux19.IN19
i_14[13] => Mux18.IN19
i_14[14] => Mux17.IN19
i_14[15] => Mux16.IN19
i_14[16] => Mux15.IN19
i_14[17] => Mux14.IN19
i_14[18] => Mux13.IN19
i_14[19] => Mux12.IN19
i_14[20] => Mux11.IN19
i_14[21] => Mux10.IN19
i_14[22] => Mux9.IN19
i_14[23] => Mux8.IN19
i_14[24] => Mux7.IN19
i_14[25] => Mux6.IN19
i_14[26] => Mux5.IN19
i_14[27] => Mux4.IN19
i_14[28] => Mux3.IN19
i_14[29] => Mux2.IN19
i_14[30] => Mux1.IN19
i_14[31] => Mux0.IN19
i_15[0] => Mux31.IN20
i_15[1] => Mux30.IN20
i_15[2] => Mux29.IN20
i_15[3] => Mux28.IN20
i_15[4] => Mux27.IN20
i_15[5] => Mux26.IN20
i_15[6] => Mux25.IN20
i_15[7] => Mux24.IN20
i_15[8] => Mux23.IN20
i_15[9] => Mux22.IN20
i_15[10] => Mux21.IN20
i_15[11] => Mux20.IN20
i_15[12] => Mux19.IN20
i_15[13] => Mux18.IN20
i_15[14] => Mux17.IN20
i_15[15] => Mux16.IN20
i_15[16] => Mux15.IN20
i_15[17] => Mux14.IN20
i_15[18] => Mux13.IN20
i_15[19] => Mux12.IN20
i_15[20] => Mux11.IN20
i_15[21] => Mux10.IN20
i_15[22] => Mux9.IN20
i_15[23] => Mux8.IN20
i_15[24] => Mux7.IN20
i_15[25] => Mux6.IN20
i_15[26] => Mux5.IN20
i_15[27] => Mux4.IN20
i_15[28] => Mux3.IN20
i_15[29] => Mux2.IN20
i_15[30] => Mux1.IN20
i_15[31] => Mux0.IN20
i_16[0] => Mux31.IN21
i_16[1] => Mux30.IN21
i_16[2] => Mux29.IN21
i_16[3] => Mux28.IN21
i_16[4] => Mux27.IN21
i_16[5] => Mux26.IN21
i_16[6] => Mux25.IN21
i_16[7] => Mux24.IN21
i_16[8] => Mux23.IN21
i_16[9] => Mux22.IN21
i_16[10] => Mux21.IN21
i_16[11] => Mux20.IN21
i_16[12] => Mux19.IN21
i_16[13] => Mux18.IN21
i_16[14] => Mux17.IN21
i_16[15] => Mux16.IN21
i_16[16] => Mux15.IN21
i_16[17] => Mux14.IN21
i_16[18] => Mux13.IN21
i_16[19] => Mux12.IN21
i_16[20] => Mux11.IN21
i_16[21] => Mux10.IN21
i_16[22] => Mux9.IN21
i_16[23] => Mux8.IN21
i_16[24] => Mux7.IN21
i_16[25] => Mux6.IN21
i_16[26] => Mux5.IN21
i_16[27] => Mux4.IN21
i_16[28] => Mux3.IN21
i_16[29] => Mux2.IN21
i_16[30] => Mux1.IN21
i_16[31] => Mux0.IN21
i_17[0] => Mux31.IN22
i_17[1] => Mux30.IN22
i_17[2] => Mux29.IN22
i_17[3] => Mux28.IN22
i_17[4] => Mux27.IN22
i_17[5] => Mux26.IN22
i_17[6] => Mux25.IN22
i_17[7] => Mux24.IN22
i_17[8] => Mux23.IN22
i_17[9] => Mux22.IN22
i_17[10] => Mux21.IN22
i_17[11] => Mux20.IN22
i_17[12] => Mux19.IN22
i_17[13] => Mux18.IN22
i_17[14] => Mux17.IN22
i_17[15] => Mux16.IN22
i_17[16] => Mux15.IN22
i_17[17] => Mux14.IN22
i_17[18] => Mux13.IN22
i_17[19] => Mux12.IN22
i_17[20] => Mux11.IN22
i_17[21] => Mux10.IN22
i_17[22] => Mux9.IN22
i_17[23] => Mux8.IN22
i_17[24] => Mux7.IN22
i_17[25] => Mux6.IN22
i_17[26] => Mux5.IN22
i_17[27] => Mux4.IN22
i_17[28] => Mux3.IN22
i_17[29] => Mux2.IN22
i_17[30] => Mux1.IN22
i_17[31] => Mux0.IN22
i_18[0] => Mux31.IN23
i_18[1] => Mux30.IN23
i_18[2] => Mux29.IN23
i_18[3] => Mux28.IN23
i_18[4] => Mux27.IN23
i_18[5] => Mux26.IN23
i_18[6] => Mux25.IN23
i_18[7] => Mux24.IN23
i_18[8] => Mux23.IN23
i_18[9] => Mux22.IN23
i_18[10] => Mux21.IN23
i_18[11] => Mux20.IN23
i_18[12] => Mux19.IN23
i_18[13] => Mux18.IN23
i_18[14] => Mux17.IN23
i_18[15] => Mux16.IN23
i_18[16] => Mux15.IN23
i_18[17] => Mux14.IN23
i_18[18] => Mux13.IN23
i_18[19] => Mux12.IN23
i_18[20] => Mux11.IN23
i_18[21] => Mux10.IN23
i_18[22] => Mux9.IN23
i_18[23] => Mux8.IN23
i_18[24] => Mux7.IN23
i_18[25] => Mux6.IN23
i_18[26] => Mux5.IN23
i_18[27] => Mux4.IN23
i_18[28] => Mux3.IN23
i_18[29] => Mux2.IN23
i_18[30] => Mux1.IN23
i_18[31] => Mux0.IN23
i_19[0] => Mux31.IN24
i_19[1] => Mux30.IN24
i_19[2] => Mux29.IN24
i_19[3] => Mux28.IN24
i_19[4] => Mux27.IN24
i_19[5] => Mux26.IN24
i_19[6] => Mux25.IN24
i_19[7] => Mux24.IN24
i_19[8] => Mux23.IN24
i_19[9] => Mux22.IN24
i_19[10] => Mux21.IN24
i_19[11] => Mux20.IN24
i_19[12] => Mux19.IN24
i_19[13] => Mux18.IN24
i_19[14] => Mux17.IN24
i_19[15] => Mux16.IN24
i_19[16] => Mux15.IN24
i_19[17] => Mux14.IN24
i_19[18] => Mux13.IN24
i_19[19] => Mux12.IN24
i_19[20] => Mux11.IN24
i_19[21] => Mux10.IN24
i_19[22] => Mux9.IN24
i_19[23] => Mux8.IN24
i_19[24] => Mux7.IN24
i_19[25] => Mux6.IN24
i_19[26] => Mux5.IN24
i_19[27] => Mux4.IN24
i_19[28] => Mux3.IN24
i_19[29] => Mux2.IN24
i_19[30] => Mux1.IN24
i_19[31] => Mux0.IN24
i_20[0] => Mux31.IN25
i_20[1] => Mux30.IN25
i_20[2] => Mux29.IN25
i_20[3] => Mux28.IN25
i_20[4] => Mux27.IN25
i_20[5] => Mux26.IN25
i_20[6] => Mux25.IN25
i_20[7] => Mux24.IN25
i_20[8] => Mux23.IN25
i_20[9] => Mux22.IN25
i_20[10] => Mux21.IN25
i_20[11] => Mux20.IN25
i_20[12] => Mux19.IN25
i_20[13] => Mux18.IN25
i_20[14] => Mux17.IN25
i_20[15] => Mux16.IN25
i_20[16] => Mux15.IN25
i_20[17] => Mux14.IN25
i_20[18] => Mux13.IN25
i_20[19] => Mux12.IN25
i_20[20] => Mux11.IN25
i_20[21] => Mux10.IN25
i_20[22] => Mux9.IN25
i_20[23] => Mux8.IN25
i_20[24] => Mux7.IN25
i_20[25] => Mux6.IN25
i_20[26] => Mux5.IN25
i_20[27] => Mux4.IN25
i_20[28] => Mux3.IN25
i_20[29] => Mux2.IN25
i_20[30] => Mux1.IN25
i_20[31] => Mux0.IN25
i_21[0] => Mux31.IN26
i_21[1] => Mux30.IN26
i_21[2] => Mux29.IN26
i_21[3] => Mux28.IN26
i_21[4] => Mux27.IN26
i_21[5] => Mux26.IN26
i_21[6] => Mux25.IN26
i_21[7] => Mux24.IN26
i_21[8] => Mux23.IN26
i_21[9] => Mux22.IN26
i_21[10] => Mux21.IN26
i_21[11] => Mux20.IN26
i_21[12] => Mux19.IN26
i_21[13] => Mux18.IN26
i_21[14] => Mux17.IN26
i_21[15] => Mux16.IN26
i_21[16] => Mux15.IN26
i_21[17] => Mux14.IN26
i_21[18] => Mux13.IN26
i_21[19] => Mux12.IN26
i_21[20] => Mux11.IN26
i_21[21] => Mux10.IN26
i_21[22] => Mux9.IN26
i_21[23] => Mux8.IN26
i_21[24] => Mux7.IN26
i_21[25] => Mux6.IN26
i_21[26] => Mux5.IN26
i_21[27] => Mux4.IN26
i_21[28] => Mux3.IN26
i_21[29] => Mux2.IN26
i_21[30] => Mux1.IN26
i_21[31] => Mux0.IN26
i_22[0] => Mux31.IN27
i_22[1] => Mux30.IN27
i_22[2] => Mux29.IN27
i_22[3] => Mux28.IN27
i_22[4] => Mux27.IN27
i_22[5] => Mux26.IN27
i_22[6] => Mux25.IN27
i_22[7] => Mux24.IN27
i_22[8] => Mux23.IN27
i_22[9] => Mux22.IN27
i_22[10] => Mux21.IN27
i_22[11] => Mux20.IN27
i_22[12] => Mux19.IN27
i_22[13] => Mux18.IN27
i_22[14] => Mux17.IN27
i_22[15] => Mux16.IN27
i_22[16] => Mux15.IN27
i_22[17] => Mux14.IN27
i_22[18] => Mux13.IN27
i_22[19] => Mux12.IN27
i_22[20] => Mux11.IN27
i_22[21] => Mux10.IN27
i_22[22] => Mux9.IN27
i_22[23] => Mux8.IN27
i_22[24] => Mux7.IN27
i_22[25] => Mux6.IN27
i_22[26] => Mux5.IN27
i_22[27] => Mux4.IN27
i_22[28] => Mux3.IN27
i_22[29] => Mux2.IN27
i_22[30] => Mux1.IN27
i_22[31] => Mux0.IN27
i_23[0] => Mux31.IN28
i_23[1] => Mux30.IN28
i_23[2] => Mux29.IN28
i_23[3] => Mux28.IN28
i_23[4] => Mux27.IN28
i_23[5] => Mux26.IN28
i_23[6] => Mux25.IN28
i_23[7] => Mux24.IN28
i_23[8] => Mux23.IN28
i_23[9] => Mux22.IN28
i_23[10] => Mux21.IN28
i_23[11] => Mux20.IN28
i_23[12] => Mux19.IN28
i_23[13] => Mux18.IN28
i_23[14] => Mux17.IN28
i_23[15] => Mux16.IN28
i_23[16] => Mux15.IN28
i_23[17] => Mux14.IN28
i_23[18] => Mux13.IN28
i_23[19] => Mux12.IN28
i_23[20] => Mux11.IN28
i_23[21] => Mux10.IN28
i_23[22] => Mux9.IN28
i_23[23] => Mux8.IN28
i_23[24] => Mux7.IN28
i_23[25] => Mux6.IN28
i_23[26] => Mux5.IN28
i_23[27] => Mux4.IN28
i_23[28] => Mux3.IN28
i_23[29] => Mux2.IN28
i_23[30] => Mux1.IN28
i_23[31] => Mux0.IN28
i_24[0] => Mux31.IN29
i_24[1] => Mux30.IN29
i_24[2] => Mux29.IN29
i_24[3] => Mux28.IN29
i_24[4] => Mux27.IN29
i_24[5] => Mux26.IN29
i_24[6] => Mux25.IN29
i_24[7] => Mux24.IN29
i_24[8] => Mux23.IN29
i_24[9] => Mux22.IN29
i_24[10] => Mux21.IN29
i_24[11] => Mux20.IN29
i_24[12] => Mux19.IN29
i_24[13] => Mux18.IN29
i_24[14] => Mux17.IN29
i_24[15] => Mux16.IN29
i_24[16] => Mux15.IN29
i_24[17] => Mux14.IN29
i_24[18] => Mux13.IN29
i_24[19] => Mux12.IN29
i_24[20] => Mux11.IN29
i_24[21] => Mux10.IN29
i_24[22] => Mux9.IN29
i_24[23] => Mux8.IN29
i_24[24] => Mux7.IN29
i_24[25] => Mux6.IN29
i_24[26] => Mux5.IN29
i_24[27] => Mux4.IN29
i_24[28] => Mux3.IN29
i_24[29] => Mux2.IN29
i_24[30] => Mux1.IN29
i_24[31] => Mux0.IN29
i_25[0] => Mux31.IN30
i_25[1] => Mux30.IN30
i_25[2] => Mux29.IN30
i_25[3] => Mux28.IN30
i_25[4] => Mux27.IN30
i_25[5] => Mux26.IN30
i_25[6] => Mux25.IN30
i_25[7] => Mux24.IN30
i_25[8] => Mux23.IN30
i_25[9] => Mux22.IN30
i_25[10] => Mux21.IN30
i_25[11] => Mux20.IN30
i_25[12] => Mux19.IN30
i_25[13] => Mux18.IN30
i_25[14] => Mux17.IN30
i_25[15] => Mux16.IN30
i_25[16] => Mux15.IN30
i_25[17] => Mux14.IN30
i_25[18] => Mux13.IN30
i_25[19] => Mux12.IN30
i_25[20] => Mux11.IN30
i_25[21] => Mux10.IN30
i_25[22] => Mux9.IN30
i_25[23] => Mux8.IN30
i_25[24] => Mux7.IN30
i_25[25] => Mux6.IN30
i_25[26] => Mux5.IN30
i_25[27] => Mux4.IN30
i_25[28] => Mux3.IN30
i_25[29] => Mux2.IN30
i_25[30] => Mux1.IN30
i_25[31] => Mux0.IN30
i_26[0] => Mux31.IN31
i_26[1] => Mux30.IN31
i_26[2] => Mux29.IN31
i_26[3] => Mux28.IN31
i_26[4] => Mux27.IN31
i_26[5] => Mux26.IN31
i_26[6] => Mux25.IN31
i_26[7] => Mux24.IN31
i_26[8] => Mux23.IN31
i_26[9] => Mux22.IN31
i_26[10] => Mux21.IN31
i_26[11] => Mux20.IN31
i_26[12] => Mux19.IN31
i_26[13] => Mux18.IN31
i_26[14] => Mux17.IN31
i_26[15] => Mux16.IN31
i_26[16] => Mux15.IN31
i_26[17] => Mux14.IN31
i_26[18] => Mux13.IN31
i_26[19] => Mux12.IN31
i_26[20] => Mux11.IN31
i_26[21] => Mux10.IN31
i_26[22] => Mux9.IN31
i_26[23] => Mux8.IN31
i_26[24] => Mux7.IN31
i_26[25] => Mux6.IN31
i_26[26] => Mux5.IN31
i_26[27] => Mux4.IN31
i_26[28] => Mux3.IN31
i_26[29] => Mux2.IN31
i_26[30] => Mux1.IN31
i_26[31] => Mux0.IN31
i_27[0] => Mux31.IN32
i_27[1] => Mux30.IN32
i_27[2] => Mux29.IN32
i_27[3] => Mux28.IN32
i_27[4] => Mux27.IN32
i_27[5] => Mux26.IN32
i_27[6] => Mux25.IN32
i_27[7] => Mux24.IN32
i_27[8] => Mux23.IN32
i_27[9] => Mux22.IN32
i_27[10] => Mux21.IN32
i_27[11] => Mux20.IN32
i_27[12] => Mux19.IN32
i_27[13] => Mux18.IN32
i_27[14] => Mux17.IN32
i_27[15] => Mux16.IN32
i_27[16] => Mux15.IN32
i_27[17] => Mux14.IN32
i_27[18] => Mux13.IN32
i_27[19] => Mux12.IN32
i_27[20] => Mux11.IN32
i_27[21] => Mux10.IN32
i_27[22] => Mux9.IN32
i_27[23] => Mux8.IN32
i_27[24] => Mux7.IN32
i_27[25] => Mux6.IN32
i_27[26] => Mux5.IN32
i_27[27] => Mux4.IN32
i_27[28] => Mux3.IN32
i_27[29] => Mux2.IN32
i_27[30] => Mux1.IN32
i_27[31] => Mux0.IN32
i_28[0] => Mux31.IN33
i_28[1] => Mux30.IN33
i_28[2] => Mux29.IN33
i_28[3] => Mux28.IN33
i_28[4] => Mux27.IN33
i_28[5] => Mux26.IN33
i_28[6] => Mux25.IN33
i_28[7] => Mux24.IN33
i_28[8] => Mux23.IN33
i_28[9] => Mux22.IN33
i_28[10] => Mux21.IN33
i_28[11] => Mux20.IN33
i_28[12] => Mux19.IN33
i_28[13] => Mux18.IN33
i_28[14] => Mux17.IN33
i_28[15] => Mux16.IN33
i_28[16] => Mux15.IN33
i_28[17] => Mux14.IN33
i_28[18] => Mux13.IN33
i_28[19] => Mux12.IN33
i_28[20] => Mux11.IN33
i_28[21] => Mux10.IN33
i_28[22] => Mux9.IN33
i_28[23] => Mux8.IN33
i_28[24] => Mux7.IN33
i_28[25] => Mux6.IN33
i_28[26] => Mux5.IN33
i_28[27] => Mux4.IN33
i_28[28] => Mux3.IN33
i_28[29] => Mux2.IN33
i_28[30] => Mux1.IN33
i_28[31] => Mux0.IN33
i_29[0] => Mux31.IN34
i_29[1] => Mux30.IN34
i_29[2] => Mux29.IN34
i_29[3] => Mux28.IN34
i_29[4] => Mux27.IN34
i_29[5] => Mux26.IN34
i_29[6] => Mux25.IN34
i_29[7] => Mux24.IN34
i_29[8] => Mux23.IN34
i_29[9] => Mux22.IN34
i_29[10] => Mux21.IN34
i_29[11] => Mux20.IN34
i_29[12] => Mux19.IN34
i_29[13] => Mux18.IN34
i_29[14] => Mux17.IN34
i_29[15] => Mux16.IN34
i_29[16] => Mux15.IN34
i_29[17] => Mux14.IN34
i_29[18] => Mux13.IN34
i_29[19] => Mux12.IN34
i_29[20] => Mux11.IN34
i_29[21] => Mux10.IN34
i_29[22] => Mux9.IN34
i_29[23] => Mux8.IN34
i_29[24] => Mux7.IN34
i_29[25] => Mux6.IN34
i_29[26] => Mux5.IN34
i_29[27] => Mux4.IN34
i_29[28] => Mux3.IN34
i_29[29] => Mux2.IN34
i_29[30] => Mux1.IN34
i_29[31] => Mux0.IN34
i_30[0] => Mux31.IN35
i_30[1] => Mux30.IN35
i_30[2] => Mux29.IN35
i_30[3] => Mux28.IN35
i_30[4] => Mux27.IN35
i_30[5] => Mux26.IN35
i_30[6] => Mux25.IN35
i_30[7] => Mux24.IN35
i_30[8] => Mux23.IN35
i_30[9] => Mux22.IN35
i_30[10] => Mux21.IN35
i_30[11] => Mux20.IN35
i_30[12] => Mux19.IN35
i_30[13] => Mux18.IN35
i_30[14] => Mux17.IN35
i_30[15] => Mux16.IN35
i_30[16] => Mux15.IN35
i_30[17] => Mux14.IN35
i_30[18] => Mux13.IN35
i_30[19] => Mux12.IN35
i_30[20] => Mux11.IN35
i_30[21] => Mux10.IN35
i_30[22] => Mux9.IN35
i_30[23] => Mux8.IN35
i_30[24] => Mux7.IN35
i_30[25] => Mux6.IN35
i_30[26] => Mux5.IN35
i_30[27] => Mux4.IN35
i_30[28] => Mux3.IN35
i_30[29] => Mux2.IN35
i_30[30] => Mux1.IN35
i_30[31] => Mux0.IN35
i_31[0] => Mux31.IN36
i_31[1] => Mux30.IN36
i_31[2] => Mux29.IN36
i_31[3] => Mux28.IN36
i_31[4] => Mux27.IN36
i_31[5] => Mux26.IN36
i_31[6] => Mux25.IN36
i_31[7] => Mux24.IN36
i_31[8] => Mux23.IN36
i_31[9] => Mux22.IN36
i_31[10] => Mux21.IN36
i_31[11] => Mux20.IN36
i_31[12] => Mux19.IN36
i_31[13] => Mux18.IN36
i_31[14] => Mux17.IN36
i_31[15] => Mux16.IN36
i_31[16] => Mux15.IN36
i_31[17] => Mux14.IN36
i_31[18] => Mux13.IN36
i_31[19] => Mux12.IN36
i_31[20] => Mux11.IN36
i_31[21] => Mux10.IN36
i_31[22] => Mux9.IN36
i_31[23] => Mux8.IN36
i_31[24] => Mux7.IN36
i_31[25] => Mux6.IN36
i_31[26] => Mux5.IN36
i_31[27] => Mux4.IN36
i_31[28] => Mux3.IN36
i_31[29] => Mux2.IN36
i_31[30] => Mux1.IN36
i_31[31] => Mux0.IN36
o_F[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_F[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_F[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_F[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_F[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_F[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_F[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_F[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_F[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_F[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_F[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_F[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_F[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_F[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_F[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_F[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_F[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_F[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_F[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_F[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_F[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_F[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_F[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_F[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_F[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_F[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_F[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_F[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_F[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_F[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_F[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_F[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|extender16to32:extend_imm
i_input[0] => o_output[0].DATAIN
i_input[1] => o_output[1].DATAIN
i_input[2] => o_output[2].DATAIN
i_input[3] => o_output[3].DATAIN
i_input[4] => o_output[4].DATAIN
i_input[5] => o_output[5].DATAIN
i_input[6] => o_output[6].DATAIN
i_input[7] => o_output[7].DATAIN
i_input[8] => o_output[8].DATAIN
i_input[9] => o_output[9].DATAIN
i_input[10] => o_output[10].DATAIN
i_input[11] => o_output[11].DATAIN
i_input[12] => o_output[12].DATAIN
i_input[13] => o_output[13].DATAIN
i_input[14] => o_output[14].DATAIN
i_input[15] => o_output.IN0
i_input[15] => o_output.IN0
i_input[15] => o_output.IN0
i_input[15] => o_output.IN0
i_input[15] => o_output.IN0
i_input[15] => o_output.IN0
i_input[15] => o_output.IN0
i_input[15] => o_output.IN0
i_input[15] => o_output.IN0
i_input[15] => o_output.IN0
i_input[15] => o_output.IN0
i_input[15] => o_output.IN0
i_input[15] => o_output.IN0
i_input[15] => o_output.IN0
i_input[15] => o_output.IN0
i_input[15] => o_output.IN0
i_input[15] => o_output[15].DATAIN
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
o_output[0] <= i_input[0].DB_MAX_OUTPUT_PORT_TYPE
o_output[1] <= i_input[1].DB_MAX_OUTPUT_PORT_TYPE
o_output[2] <= i_input[2].DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= i_input[3].DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= i_input[4].DB_MAX_OUTPUT_PORT_TYPE
o_output[5] <= i_input[5].DB_MAX_OUTPUT_PORT_TYPE
o_output[6] <= i_input[6].DB_MAX_OUTPUT_PORT_TYPE
o_output[7] <= i_input[7].DB_MAX_OUTPUT_PORT_TYPE
o_output[8] <= i_input[8].DB_MAX_OUTPUT_PORT_TYPE
o_output[9] <= i_input[9].DB_MAX_OUTPUT_PORT_TYPE
o_output[10] <= i_input[10].DB_MAX_OUTPUT_PORT_TYPE
o_output[11] <= i_input[11].DB_MAX_OUTPUT_PORT_TYPE
o_output[12] <= i_input[12].DB_MAX_OUTPUT_PORT_TYPE
o_output[13] <= i_input[13].DB_MAX_OUTPUT_PORT_TYPE
o_output[14] <= i_input[14].DB_MAX_OUTPUT_PORT_TYPE
o_output[15] <= i_input[15].DB_MAX_OUTPUT_PORT_TYPE
o_output[16] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[17] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[18] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[19] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[20] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[21] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[22] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[23] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[24] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[25] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[26] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[27] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[28] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[29] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[30] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[31] <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM
i_X[0] => and2_MS:GENFOR:0:and_notsel_x.i_B
i_X[1] => and2_MS:GENFOR:1:and_notsel_x.i_B
i_X[2] => and2_MS:GENFOR:2:and_notsel_x.i_B
i_X[3] => and2_MS:GENFOR:3:and_notsel_x.i_B
i_X[4] => and2_MS:GENFOR:4:and_notsel_x.i_B
i_X[5] => and2_MS:GENFOR:5:and_notsel_x.i_B
i_X[6] => and2_MS:GENFOR:6:and_notsel_x.i_B
i_X[7] => and2_MS:GENFOR:7:and_notsel_x.i_B
i_X[8] => and2_MS:GENFOR:8:and_notsel_x.i_B
i_X[9] => and2_MS:GENFOR:9:and_notsel_x.i_B
i_X[10] => and2_MS:GENFOR:10:and_notsel_x.i_B
i_X[11] => and2_MS:GENFOR:11:and_notsel_x.i_B
i_X[12] => and2_MS:GENFOR:12:and_notsel_x.i_B
i_X[13] => and2_MS:GENFOR:13:and_notsel_x.i_B
i_X[14] => and2_MS:GENFOR:14:and_notsel_x.i_B
i_X[15] => and2_MS:GENFOR:15:and_notsel_x.i_B
i_X[16] => and2_MS:GENFOR:16:and_notsel_x.i_B
i_X[17] => and2_MS:GENFOR:17:and_notsel_x.i_B
i_X[18] => and2_MS:GENFOR:18:and_notsel_x.i_B
i_X[19] => and2_MS:GENFOR:19:and_notsel_x.i_B
i_X[20] => and2_MS:GENFOR:20:and_notsel_x.i_B
i_X[21] => and2_MS:GENFOR:21:and_notsel_x.i_B
i_X[22] => and2_MS:GENFOR:22:and_notsel_x.i_B
i_X[23] => and2_MS:GENFOR:23:and_notsel_x.i_B
i_X[24] => and2_MS:GENFOR:24:and_notsel_x.i_B
i_X[25] => and2_MS:GENFOR:25:and_notsel_x.i_B
i_X[26] => and2_MS:GENFOR:26:and_notsel_x.i_B
i_X[27] => and2_MS:GENFOR:27:and_notsel_x.i_B
i_X[28] => and2_MS:GENFOR:28:and_notsel_x.i_B
i_X[29] => and2_MS:GENFOR:29:and_notsel_x.i_B
i_X[30] => and2_MS:GENFOR:30:and_notsel_x.i_B
i_X[31] => and2_MS:GENFOR:31:and_notsel_x.i_B
i_Y[0] => and2_MS:GENFOR:0:and_sel_y.i_B
i_Y[1] => and2_MS:GENFOR:1:and_sel_y.i_B
i_Y[2] => and2_MS:GENFOR:2:and_sel_y.i_B
i_Y[3] => and2_MS:GENFOR:3:and_sel_y.i_B
i_Y[4] => and2_MS:GENFOR:4:and_sel_y.i_B
i_Y[5] => and2_MS:GENFOR:5:and_sel_y.i_B
i_Y[6] => and2_MS:GENFOR:6:and_sel_y.i_B
i_Y[7] => and2_MS:GENFOR:7:and_sel_y.i_B
i_Y[8] => and2_MS:GENFOR:8:and_sel_y.i_B
i_Y[9] => and2_MS:GENFOR:9:and_sel_y.i_B
i_Y[10] => and2_MS:GENFOR:10:and_sel_y.i_B
i_Y[11] => and2_MS:GENFOR:11:and_sel_y.i_B
i_Y[12] => and2_MS:GENFOR:12:and_sel_y.i_B
i_Y[13] => and2_MS:GENFOR:13:and_sel_y.i_B
i_Y[14] => and2_MS:GENFOR:14:and_sel_y.i_B
i_Y[15] => and2_MS:GENFOR:15:and_sel_y.i_B
i_Y[16] => and2_MS:GENFOR:16:and_sel_y.i_B
i_Y[17] => and2_MS:GENFOR:17:and_sel_y.i_B
i_Y[18] => and2_MS:GENFOR:18:and_sel_y.i_B
i_Y[19] => and2_MS:GENFOR:19:and_sel_y.i_B
i_Y[20] => and2_MS:GENFOR:20:and_sel_y.i_B
i_Y[21] => and2_MS:GENFOR:21:and_sel_y.i_B
i_Y[22] => and2_MS:GENFOR:22:and_sel_y.i_B
i_Y[23] => and2_MS:GENFOR:23:and_sel_y.i_B
i_Y[24] => and2_MS:GENFOR:24:and_sel_y.i_B
i_Y[25] => and2_MS:GENFOR:25:and_sel_y.i_B
i_Y[26] => and2_MS:GENFOR:26:and_sel_y.i_B
i_Y[27] => and2_MS:GENFOR:27:and_sel_y.i_B
i_Y[28] => and2_MS:GENFOR:28:and_sel_y.i_B
i_Y[29] => and2_MS:GENFOR:29:and_sel_y.i_B
i_Y[30] => and2_MS:GENFOR:30:and_sel_y.i_B
i_Y[31] => and2_MS:GENFOR:31:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:GENFOR:0:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:1:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:2:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:3:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:4:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:5:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:6:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:7:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:8:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:9:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:10:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:11:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:12:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:13:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:14:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:15:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:16:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:17:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:18:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:19:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:20:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:21:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:22:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:23:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:24:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:25:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:26:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:27:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:28:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:29:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:30:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:31:and_sel_y.i_A
o_OUT[0] <= or2_MS:GENFOR:0:or_xysel.o_F
o_OUT[1] <= or2_MS:GENFOR:1:or_xysel.o_F
o_OUT[2] <= or2_MS:GENFOR:2:or_xysel.o_F
o_OUT[3] <= or2_MS:GENFOR:3:or_xysel.o_F
o_OUT[4] <= or2_MS:GENFOR:4:or_xysel.o_F
o_OUT[5] <= or2_MS:GENFOR:5:or_xysel.o_F
o_OUT[6] <= or2_MS:GENFOR:6:or_xysel.o_F
o_OUT[7] <= or2_MS:GENFOR:7:or_xysel.o_F
o_OUT[8] <= or2_MS:GENFOR:8:or_xysel.o_F
o_OUT[9] <= or2_MS:GENFOR:9:or_xysel.o_F
o_OUT[10] <= or2_MS:GENFOR:10:or_xysel.o_F
o_OUT[11] <= or2_MS:GENFOR:11:or_xysel.o_F
o_OUT[12] <= or2_MS:GENFOR:12:or_xysel.o_F
o_OUT[13] <= or2_MS:GENFOR:13:or_xysel.o_F
o_OUT[14] <= or2_MS:GENFOR:14:or_xysel.o_F
o_OUT[15] <= or2_MS:GENFOR:15:or_xysel.o_F
o_OUT[16] <= or2_MS:GENFOR:16:or_xysel.o_F
o_OUT[17] <= or2_MS:GENFOR:17:or_xysel.o_F
o_OUT[18] <= or2_MS:GENFOR:18:or_xysel.o_F
o_OUT[19] <= or2_MS:GENFOR:19:or_xysel.o_F
o_OUT[20] <= or2_MS:GENFOR:20:or_xysel.o_F
o_OUT[21] <= or2_MS:GENFOR:21:or_xysel.o_F
o_OUT[22] <= or2_MS:GENFOR:22:or_xysel.o_F
o_OUT[23] <= or2_MS:GENFOR:23:or_xysel.o_F
o_OUT[24] <= or2_MS:GENFOR:24:or_xysel.o_F
o_OUT[25] <= or2_MS:GENFOR:25:or_xysel.o_F
o_OUT[26] <= or2_MS:GENFOR:26:or_xysel.o_F
o_OUT[27] <= or2_MS:GENFOR:27:or_xysel.o_F
o_OUT[28] <= or2_MS:GENFOR:28:or_xysel.o_F
o_OUT[29] <= or2_MS:GENFOR:29:or_xysel.o_F
o_OUT[30] <= or2_MS:GENFOR:30:or_xysel.o_F
o_OUT[31] <= or2_MS:GENFOR:31:or_xysel.o_F


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:0:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:0:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|or2_MS:\GENFOR:0:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:1:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:1:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|or2_MS:\GENFOR:1:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:2:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:2:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|or2_MS:\GENFOR:2:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:3:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:3:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|or2_MS:\GENFOR:3:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:4:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:4:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|or2_MS:\GENFOR:4:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:5:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:5:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|or2_MS:\GENFOR:5:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:6:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:6:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|or2_MS:\GENFOR:6:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:7:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:7:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|or2_MS:\GENFOR:7:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:8:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:8:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|or2_MS:\GENFOR:8:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:9:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:9:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|or2_MS:\GENFOR:9:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:10:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:10:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|or2_MS:\GENFOR:10:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:11:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:11:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|or2_MS:\GENFOR:11:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:12:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:12:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|or2_MS:\GENFOR:12:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:13:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:13:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|or2_MS:\GENFOR:13:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:14:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:14:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|or2_MS:\GENFOR:14:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:15:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:15:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|or2_MS:\GENFOR:15:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:16:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:16:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|or2_MS:\GENFOR:16:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:17:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:17:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|or2_MS:\GENFOR:17:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:18:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:18:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|or2_MS:\GENFOR:18:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:19:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:19:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|or2_MS:\GENFOR:19:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:20:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:20:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|or2_MS:\GENFOR:20:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:21:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:21:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|or2_MS:\GENFOR:21:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:22:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:22:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|or2_MS:\GENFOR:22:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:23:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:23:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|or2_MS:\GENFOR:23:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:24:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:24:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|or2_MS:\GENFOR:24:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:25:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:25:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|or2_MS:\GENFOR:25:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:26:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:26:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|or2_MS:\GENFOR:26:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:27:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:27:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|or2_MS:\GENFOR:27:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:28:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:28:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|or2_MS:\GENFOR:28:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:29:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:29:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|or2_MS:\GENFOR:29:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:30:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:30:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|or2_MS:\GENFOR:30:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:31:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|and2_MS:\GENFOR:31:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_RD2_IMM|or2_MS:\GENFOR:31:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|extender5to32:extend_shamt
i_input[0] => o_output[0].DATAIN
i_input[1] => o_output[1].DATAIN
i_input[2] => o_output[2].DATAIN
i_input[3] => o_output[3].DATAIN
i_input[4] => o_output.IN0
i_input[4] => o_output.IN0
i_input[4] => o_output.IN0
i_input[4] => o_output.IN0
i_input[4] => o_output.IN0
i_input[4] => o_output.IN0
i_input[4] => o_output.IN0
i_input[4] => o_output.IN0
i_input[4] => o_output.IN0
i_input[4] => o_output.IN0
i_input[4] => o_output.IN0
i_input[4] => o_output.IN0
i_input[4] => o_output.IN0
i_input[4] => o_output.IN0
i_input[4] => o_output.IN0
i_input[4] => o_output.IN0
i_input[4] => o_output.IN0
i_input[4] => o_output.IN0
i_input[4] => o_output.IN0
i_input[4] => o_output.IN0
i_input[4] => o_output.IN0
i_input[4] => o_output.IN0
i_input[4] => o_output.IN0
i_input[4] => o_output.IN0
i_input[4] => o_output.IN0
i_input[4] => o_output.IN0
i_input[4] => o_output.IN0
i_input[4] => o_output[4].DATAIN
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
i_sign => o_output.IN1
o_output[0] <= i_input[0].DB_MAX_OUTPUT_PORT_TYPE
o_output[1] <= i_input[1].DB_MAX_OUTPUT_PORT_TYPE
o_output[2] <= i_input[2].DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= i_input[3].DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= i_input[4].DB_MAX_OUTPUT_PORT_TYPE
o_output[5] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[6] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[7] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[8] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[9] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[10] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[11] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[12] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[13] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[14] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[15] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[16] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[17] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[18] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[19] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[20] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[21] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[22] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[23] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[24] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[25] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[26] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[27] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[28] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[29] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[30] <= o_output.DB_MAX_OUTPUT_PORT_TYPE
o_output[31] <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a
i_ALUSrc => mux_2_1_struct:mux1.i_SEL
i_RD1[0] => mux_2_1_struct:mux2.i_X[0]
i_RD1[1] => mux_2_1_struct:mux2.i_X[1]
i_RD1[2] => mux_2_1_struct:mux2.i_X[2]
i_RD1[3] => mux_2_1_struct:mux2.i_X[3]
i_RD1[4] => mux_2_1_struct:mux2.i_X[4]
i_RD1[5] => mux_2_1_struct:mux2.i_X[5]
i_RD1[6] => mux_2_1_struct:mux2.i_X[6]
i_RD1[7] => mux_2_1_struct:mux2.i_X[7]
i_RD1[8] => mux_2_1_struct:mux2.i_X[8]
i_RD1[9] => mux_2_1_struct:mux2.i_X[9]
i_RD1[10] => mux_2_1_struct:mux2.i_X[10]
i_RD1[11] => mux_2_1_struct:mux2.i_X[11]
i_RD1[12] => mux_2_1_struct:mux2.i_X[12]
i_RD1[13] => mux_2_1_struct:mux2.i_X[13]
i_RD1[14] => mux_2_1_struct:mux2.i_X[14]
i_RD1[15] => mux_2_1_struct:mux2.i_X[15]
i_RD1[16] => mux_2_1_struct:mux2.i_X[16]
i_RD1[17] => mux_2_1_struct:mux2.i_X[17]
i_RD1[18] => mux_2_1_struct:mux2.i_X[18]
i_RD1[19] => mux_2_1_struct:mux2.i_X[19]
i_RD1[20] => mux_2_1_struct:mux2.i_X[20]
i_RD1[21] => mux_2_1_struct:mux2.i_X[21]
i_RD1[22] => mux_2_1_struct:mux2.i_X[22]
i_RD1[23] => mux_2_1_struct:mux2.i_X[23]
i_RD1[24] => mux_2_1_struct:mux2.i_X[24]
i_RD1[25] => mux_2_1_struct:mux2.i_X[25]
i_RD1[26] => mux_2_1_struct:mux2.i_X[26]
i_RD1[27] => mux_2_1_struct:mux2.i_X[27]
i_RD1[28] => mux_2_1_struct:mux2.i_X[28]
i_RD1[29] => mux_2_1_struct:mux2.i_X[29]
i_RD1[30] => mux_2_1_struct:mux2.i_X[30]
i_RD1[31] => mux_2_1_struct:mux2.i_X[31]
i_ALUOP[0] => ~NO_FANOUT~
i_ALUOP[1] => ~NO_FANOUT~
i_ALUOP[2] => ~NO_FANOUT~
i_ALUOP[3] => ~NO_FANOUT~
i_shamt[0] => mux_2_1_struct:mux1.i_X[0]
i_shamt[1] => mux_2_1_struct:mux1.i_X[1]
i_shamt[2] => mux_2_1_struct:mux1.i_X[2]
i_shamt[3] => mux_2_1_struct:mux1.i_X[3]
i_shamt[4] => mux_2_1_struct:mux1.i_X[4]
i_shamt[5] => mux_2_1_struct:mux1.i_X[5]
i_shamt[6] => mux_2_1_struct:mux1.i_X[6]
i_shamt[7] => mux_2_1_struct:mux1.i_X[7]
i_shamt[8] => mux_2_1_struct:mux1.i_X[8]
i_shamt[9] => mux_2_1_struct:mux1.i_X[9]
i_shamt[10] => mux_2_1_struct:mux1.i_X[10]
i_shamt[11] => mux_2_1_struct:mux1.i_X[11]
i_shamt[12] => mux_2_1_struct:mux1.i_X[12]
i_shamt[13] => mux_2_1_struct:mux1.i_X[13]
i_shamt[14] => mux_2_1_struct:mux1.i_X[14]
i_shamt[15] => mux_2_1_struct:mux1.i_X[15]
i_shamt[16] => mux_2_1_struct:mux1.i_X[16]
i_shamt[17] => mux_2_1_struct:mux1.i_X[17]
i_shamt[18] => mux_2_1_struct:mux1.i_X[18]
i_shamt[19] => mux_2_1_struct:mux1.i_X[19]
i_shamt[20] => mux_2_1_struct:mux1.i_X[20]
i_shamt[21] => mux_2_1_struct:mux1.i_X[21]
i_shamt[22] => mux_2_1_struct:mux1.i_X[22]
i_shamt[23] => mux_2_1_struct:mux1.i_X[23]
i_shamt[24] => mux_2_1_struct:mux1.i_X[24]
i_shamt[25] => mux_2_1_struct:mux1.i_X[25]
i_shamt[26] => mux_2_1_struct:mux1.i_X[26]
i_shamt[27] => mux_2_1_struct:mux1.i_X[27]
i_shamt[28] => mux_2_1_struct:mux1.i_X[28]
i_shamt[29] => mux_2_1_struct:mux1.i_X[29]
i_shamt[30] => mux_2_1_struct:mux1.i_X[30]
i_shamt[31] => mux_2_1_struct:mux1.i_X[31]
i_mux2_sel => mux_2_1_struct:mux2.i_SEL
o_data[0] <= mux_2_1_struct:mux2.o_OUT[0]
o_data[1] <= mux_2_1_struct:mux2.o_OUT[1]
o_data[2] <= mux_2_1_struct:mux2.o_OUT[2]
o_data[3] <= mux_2_1_struct:mux2.o_OUT[3]
o_data[4] <= mux_2_1_struct:mux2.o_OUT[4]
o_data[5] <= mux_2_1_struct:mux2.o_OUT[5]
o_data[6] <= mux_2_1_struct:mux2.o_OUT[6]
o_data[7] <= mux_2_1_struct:mux2.o_OUT[7]
o_data[8] <= mux_2_1_struct:mux2.o_OUT[8]
o_data[9] <= mux_2_1_struct:mux2.o_OUT[9]
o_data[10] <= mux_2_1_struct:mux2.o_OUT[10]
o_data[11] <= mux_2_1_struct:mux2.o_OUT[11]
o_data[12] <= mux_2_1_struct:mux2.o_OUT[12]
o_data[13] <= mux_2_1_struct:mux2.o_OUT[13]
o_data[14] <= mux_2_1_struct:mux2.o_OUT[14]
o_data[15] <= mux_2_1_struct:mux2.o_OUT[15]
o_data[16] <= mux_2_1_struct:mux2.o_OUT[16]
o_data[17] <= mux_2_1_struct:mux2.o_OUT[17]
o_data[18] <= mux_2_1_struct:mux2.o_OUT[18]
o_data[19] <= mux_2_1_struct:mux2.o_OUT[19]
o_data[20] <= mux_2_1_struct:mux2.o_OUT[20]
o_data[21] <= mux_2_1_struct:mux2.o_OUT[21]
o_data[22] <= mux_2_1_struct:mux2.o_OUT[22]
o_data[23] <= mux_2_1_struct:mux2.o_OUT[23]
o_data[24] <= mux_2_1_struct:mux2.o_OUT[24]
o_data[25] <= mux_2_1_struct:mux2.o_OUT[25]
o_data[26] <= mux_2_1_struct:mux2.o_OUT[26]
o_data[27] <= mux_2_1_struct:mux2.o_OUT[27]
o_data[28] <= mux_2_1_struct:mux2.o_OUT[28]
o_data[29] <= mux_2_1_struct:mux2.o_OUT[29]
o_data[30] <= mux_2_1_struct:mux2.o_OUT[30]
o_data[31] <= mux_2_1_struct:mux2.o_OUT[31]


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1
i_X[0] => and2_MS:GENFOR:0:and_notsel_x.i_B
i_X[1] => and2_MS:GENFOR:1:and_notsel_x.i_B
i_X[2] => and2_MS:GENFOR:2:and_notsel_x.i_B
i_X[3] => and2_MS:GENFOR:3:and_notsel_x.i_B
i_X[4] => and2_MS:GENFOR:4:and_notsel_x.i_B
i_X[5] => and2_MS:GENFOR:5:and_notsel_x.i_B
i_X[6] => and2_MS:GENFOR:6:and_notsel_x.i_B
i_X[7] => and2_MS:GENFOR:7:and_notsel_x.i_B
i_X[8] => and2_MS:GENFOR:8:and_notsel_x.i_B
i_X[9] => and2_MS:GENFOR:9:and_notsel_x.i_B
i_X[10] => and2_MS:GENFOR:10:and_notsel_x.i_B
i_X[11] => and2_MS:GENFOR:11:and_notsel_x.i_B
i_X[12] => and2_MS:GENFOR:12:and_notsel_x.i_B
i_X[13] => and2_MS:GENFOR:13:and_notsel_x.i_B
i_X[14] => and2_MS:GENFOR:14:and_notsel_x.i_B
i_X[15] => and2_MS:GENFOR:15:and_notsel_x.i_B
i_X[16] => and2_MS:GENFOR:16:and_notsel_x.i_B
i_X[17] => and2_MS:GENFOR:17:and_notsel_x.i_B
i_X[18] => and2_MS:GENFOR:18:and_notsel_x.i_B
i_X[19] => and2_MS:GENFOR:19:and_notsel_x.i_B
i_X[20] => and2_MS:GENFOR:20:and_notsel_x.i_B
i_X[21] => and2_MS:GENFOR:21:and_notsel_x.i_B
i_X[22] => and2_MS:GENFOR:22:and_notsel_x.i_B
i_X[23] => and2_MS:GENFOR:23:and_notsel_x.i_B
i_X[24] => and2_MS:GENFOR:24:and_notsel_x.i_B
i_X[25] => and2_MS:GENFOR:25:and_notsel_x.i_B
i_X[26] => and2_MS:GENFOR:26:and_notsel_x.i_B
i_X[27] => and2_MS:GENFOR:27:and_notsel_x.i_B
i_X[28] => and2_MS:GENFOR:28:and_notsel_x.i_B
i_X[29] => and2_MS:GENFOR:29:and_notsel_x.i_B
i_X[30] => and2_MS:GENFOR:30:and_notsel_x.i_B
i_X[31] => and2_MS:GENFOR:31:and_notsel_x.i_B
i_Y[0] => and2_MS:GENFOR:0:and_sel_y.i_B
i_Y[1] => and2_MS:GENFOR:1:and_sel_y.i_B
i_Y[2] => and2_MS:GENFOR:2:and_sel_y.i_B
i_Y[3] => and2_MS:GENFOR:3:and_sel_y.i_B
i_Y[4] => and2_MS:GENFOR:4:and_sel_y.i_B
i_Y[5] => and2_MS:GENFOR:5:and_sel_y.i_B
i_Y[6] => and2_MS:GENFOR:6:and_sel_y.i_B
i_Y[7] => and2_MS:GENFOR:7:and_sel_y.i_B
i_Y[8] => and2_MS:GENFOR:8:and_sel_y.i_B
i_Y[9] => and2_MS:GENFOR:9:and_sel_y.i_B
i_Y[10] => and2_MS:GENFOR:10:and_sel_y.i_B
i_Y[11] => and2_MS:GENFOR:11:and_sel_y.i_B
i_Y[12] => and2_MS:GENFOR:12:and_sel_y.i_B
i_Y[13] => and2_MS:GENFOR:13:and_sel_y.i_B
i_Y[14] => and2_MS:GENFOR:14:and_sel_y.i_B
i_Y[15] => and2_MS:GENFOR:15:and_sel_y.i_B
i_Y[16] => and2_MS:GENFOR:16:and_sel_y.i_B
i_Y[17] => and2_MS:GENFOR:17:and_sel_y.i_B
i_Y[18] => and2_MS:GENFOR:18:and_sel_y.i_B
i_Y[19] => and2_MS:GENFOR:19:and_sel_y.i_B
i_Y[20] => and2_MS:GENFOR:20:and_sel_y.i_B
i_Y[21] => and2_MS:GENFOR:21:and_sel_y.i_B
i_Y[22] => and2_MS:GENFOR:22:and_sel_y.i_B
i_Y[23] => and2_MS:GENFOR:23:and_sel_y.i_B
i_Y[24] => and2_MS:GENFOR:24:and_sel_y.i_B
i_Y[25] => and2_MS:GENFOR:25:and_sel_y.i_B
i_Y[26] => and2_MS:GENFOR:26:and_sel_y.i_B
i_Y[27] => and2_MS:GENFOR:27:and_sel_y.i_B
i_Y[28] => and2_MS:GENFOR:28:and_sel_y.i_B
i_Y[29] => and2_MS:GENFOR:29:and_sel_y.i_B
i_Y[30] => and2_MS:GENFOR:30:and_sel_y.i_B
i_Y[31] => and2_MS:GENFOR:31:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:GENFOR:0:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:1:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:2:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:3:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:4:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:5:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:6:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:7:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:8:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:9:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:10:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:11:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:12:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:13:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:14:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:15:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:16:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:17:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:18:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:19:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:20:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:21:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:22:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:23:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:24:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:25:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:26:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:27:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:28:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:29:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:30:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:31:and_sel_y.i_A
o_OUT[0] <= or2_MS:GENFOR:0:or_xysel.o_F
o_OUT[1] <= or2_MS:GENFOR:1:or_xysel.o_F
o_OUT[2] <= or2_MS:GENFOR:2:or_xysel.o_F
o_OUT[3] <= or2_MS:GENFOR:3:or_xysel.o_F
o_OUT[4] <= or2_MS:GENFOR:4:or_xysel.o_F
o_OUT[5] <= or2_MS:GENFOR:5:or_xysel.o_F
o_OUT[6] <= or2_MS:GENFOR:6:or_xysel.o_F
o_OUT[7] <= or2_MS:GENFOR:7:or_xysel.o_F
o_OUT[8] <= or2_MS:GENFOR:8:or_xysel.o_F
o_OUT[9] <= or2_MS:GENFOR:9:or_xysel.o_F
o_OUT[10] <= or2_MS:GENFOR:10:or_xysel.o_F
o_OUT[11] <= or2_MS:GENFOR:11:or_xysel.o_F
o_OUT[12] <= or2_MS:GENFOR:12:or_xysel.o_F
o_OUT[13] <= or2_MS:GENFOR:13:or_xysel.o_F
o_OUT[14] <= or2_MS:GENFOR:14:or_xysel.o_F
o_OUT[15] <= or2_MS:GENFOR:15:or_xysel.o_F
o_OUT[16] <= or2_MS:GENFOR:16:or_xysel.o_F
o_OUT[17] <= or2_MS:GENFOR:17:or_xysel.o_F
o_OUT[18] <= or2_MS:GENFOR:18:or_xysel.o_F
o_OUT[19] <= or2_MS:GENFOR:19:or_xysel.o_F
o_OUT[20] <= or2_MS:GENFOR:20:or_xysel.o_F
o_OUT[21] <= or2_MS:GENFOR:21:or_xysel.o_F
o_OUT[22] <= or2_MS:GENFOR:22:or_xysel.o_F
o_OUT[23] <= or2_MS:GENFOR:23:or_xysel.o_F
o_OUT[24] <= or2_MS:GENFOR:24:or_xysel.o_F
o_OUT[25] <= or2_MS:GENFOR:25:or_xysel.o_F
o_OUT[26] <= or2_MS:GENFOR:26:or_xysel.o_F
o_OUT[27] <= or2_MS:GENFOR:27:or_xysel.o_F
o_OUT[28] <= or2_MS:GENFOR:28:or_xysel.o_F
o_OUT[29] <= or2_MS:GENFOR:29:or_xysel.o_F
o_OUT[30] <= or2_MS:GENFOR:30:or_xysel.o_F
o_OUT[31] <= or2_MS:GENFOR:31:or_xysel.o_F


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:0:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:0:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|or2_MS:\GENFOR:0:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:1:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:1:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|or2_MS:\GENFOR:1:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:2:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:2:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|or2_MS:\GENFOR:2:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:3:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:3:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|or2_MS:\GENFOR:3:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:4:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:4:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|or2_MS:\GENFOR:4:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:5:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:5:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|or2_MS:\GENFOR:5:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:6:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:6:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|or2_MS:\GENFOR:6:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:7:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:7:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|or2_MS:\GENFOR:7:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:8:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:8:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|or2_MS:\GENFOR:8:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:9:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:9:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|or2_MS:\GENFOR:9:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:10:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:10:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|or2_MS:\GENFOR:10:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:11:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:11:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|or2_MS:\GENFOR:11:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:12:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:12:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|or2_MS:\GENFOR:12:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:13:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:13:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|or2_MS:\GENFOR:13:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:14:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:14:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|or2_MS:\GENFOR:14:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:15:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:15:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|or2_MS:\GENFOR:15:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:16:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:16:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|or2_MS:\GENFOR:16:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:17:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:17:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|or2_MS:\GENFOR:17:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:18:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:18:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|or2_MS:\GENFOR:18:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:19:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:19:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|or2_MS:\GENFOR:19:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:20:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:20:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|or2_MS:\GENFOR:20:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:21:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:21:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|or2_MS:\GENFOR:21:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:22:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:22:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|or2_MS:\GENFOR:22:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:23:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:23:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|or2_MS:\GENFOR:23:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:24:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:24:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|or2_MS:\GENFOR:24:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:25:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:25:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|or2_MS:\GENFOR:25:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:26:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:26:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|or2_MS:\GENFOR:26:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:27:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:27:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|or2_MS:\GENFOR:27:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:28:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:28:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|or2_MS:\GENFOR:28:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:29:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:29:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|or2_MS:\GENFOR:29:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:30:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:30:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|or2_MS:\GENFOR:30:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:31:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|and2_MS:\GENFOR:31:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux1|or2_MS:\GENFOR:31:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2
i_X[0] => and2_MS:GENFOR:0:and_notsel_x.i_B
i_X[1] => and2_MS:GENFOR:1:and_notsel_x.i_B
i_X[2] => and2_MS:GENFOR:2:and_notsel_x.i_B
i_X[3] => and2_MS:GENFOR:3:and_notsel_x.i_B
i_X[4] => and2_MS:GENFOR:4:and_notsel_x.i_B
i_X[5] => and2_MS:GENFOR:5:and_notsel_x.i_B
i_X[6] => and2_MS:GENFOR:6:and_notsel_x.i_B
i_X[7] => and2_MS:GENFOR:7:and_notsel_x.i_B
i_X[8] => and2_MS:GENFOR:8:and_notsel_x.i_B
i_X[9] => and2_MS:GENFOR:9:and_notsel_x.i_B
i_X[10] => and2_MS:GENFOR:10:and_notsel_x.i_B
i_X[11] => and2_MS:GENFOR:11:and_notsel_x.i_B
i_X[12] => and2_MS:GENFOR:12:and_notsel_x.i_B
i_X[13] => and2_MS:GENFOR:13:and_notsel_x.i_B
i_X[14] => and2_MS:GENFOR:14:and_notsel_x.i_B
i_X[15] => and2_MS:GENFOR:15:and_notsel_x.i_B
i_X[16] => and2_MS:GENFOR:16:and_notsel_x.i_B
i_X[17] => and2_MS:GENFOR:17:and_notsel_x.i_B
i_X[18] => and2_MS:GENFOR:18:and_notsel_x.i_B
i_X[19] => and2_MS:GENFOR:19:and_notsel_x.i_B
i_X[20] => and2_MS:GENFOR:20:and_notsel_x.i_B
i_X[21] => and2_MS:GENFOR:21:and_notsel_x.i_B
i_X[22] => and2_MS:GENFOR:22:and_notsel_x.i_B
i_X[23] => and2_MS:GENFOR:23:and_notsel_x.i_B
i_X[24] => and2_MS:GENFOR:24:and_notsel_x.i_B
i_X[25] => and2_MS:GENFOR:25:and_notsel_x.i_B
i_X[26] => and2_MS:GENFOR:26:and_notsel_x.i_B
i_X[27] => and2_MS:GENFOR:27:and_notsel_x.i_B
i_X[28] => and2_MS:GENFOR:28:and_notsel_x.i_B
i_X[29] => and2_MS:GENFOR:29:and_notsel_x.i_B
i_X[30] => and2_MS:GENFOR:30:and_notsel_x.i_B
i_X[31] => and2_MS:GENFOR:31:and_notsel_x.i_B
i_Y[0] => and2_MS:GENFOR:0:and_sel_y.i_B
i_Y[1] => and2_MS:GENFOR:1:and_sel_y.i_B
i_Y[2] => and2_MS:GENFOR:2:and_sel_y.i_B
i_Y[3] => and2_MS:GENFOR:3:and_sel_y.i_B
i_Y[4] => and2_MS:GENFOR:4:and_sel_y.i_B
i_Y[5] => and2_MS:GENFOR:5:and_sel_y.i_B
i_Y[6] => and2_MS:GENFOR:6:and_sel_y.i_B
i_Y[7] => and2_MS:GENFOR:7:and_sel_y.i_B
i_Y[8] => and2_MS:GENFOR:8:and_sel_y.i_B
i_Y[9] => and2_MS:GENFOR:9:and_sel_y.i_B
i_Y[10] => and2_MS:GENFOR:10:and_sel_y.i_B
i_Y[11] => and2_MS:GENFOR:11:and_sel_y.i_B
i_Y[12] => and2_MS:GENFOR:12:and_sel_y.i_B
i_Y[13] => and2_MS:GENFOR:13:and_sel_y.i_B
i_Y[14] => and2_MS:GENFOR:14:and_sel_y.i_B
i_Y[15] => and2_MS:GENFOR:15:and_sel_y.i_B
i_Y[16] => and2_MS:GENFOR:16:and_sel_y.i_B
i_Y[17] => and2_MS:GENFOR:17:and_sel_y.i_B
i_Y[18] => and2_MS:GENFOR:18:and_sel_y.i_B
i_Y[19] => and2_MS:GENFOR:19:and_sel_y.i_B
i_Y[20] => and2_MS:GENFOR:20:and_sel_y.i_B
i_Y[21] => and2_MS:GENFOR:21:and_sel_y.i_B
i_Y[22] => and2_MS:GENFOR:22:and_sel_y.i_B
i_Y[23] => and2_MS:GENFOR:23:and_sel_y.i_B
i_Y[24] => and2_MS:GENFOR:24:and_sel_y.i_B
i_Y[25] => and2_MS:GENFOR:25:and_sel_y.i_B
i_Y[26] => and2_MS:GENFOR:26:and_sel_y.i_B
i_Y[27] => and2_MS:GENFOR:27:and_sel_y.i_B
i_Y[28] => and2_MS:GENFOR:28:and_sel_y.i_B
i_Y[29] => and2_MS:GENFOR:29:and_sel_y.i_B
i_Y[30] => and2_MS:GENFOR:30:and_sel_y.i_B
i_Y[31] => and2_MS:GENFOR:31:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:GENFOR:0:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:1:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:2:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:3:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:4:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:5:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:6:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:7:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:8:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:9:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:10:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:11:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:12:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:13:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:14:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:15:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:16:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:17:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:18:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:19:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:20:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:21:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:22:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:23:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:24:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:25:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:26:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:27:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:28:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:29:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:30:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:31:and_sel_y.i_A
o_OUT[0] <= or2_MS:GENFOR:0:or_xysel.o_F
o_OUT[1] <= or2_MS:GENFOR:1:or_xysel.o_F
o_OUT[2] <= or2_MS:GENFOR:2:or_xysel.o_F
o_OUT[3] <= or2_MS:GENFOR:3:or_xysel.o_F
o_OUT[4] <= or2_MS:GENFOR:4:or_xysel.o_F
o_OUT[5] <= or2_MS:GENFOR:5:or_xysel.o_F
o_OUT[6] <= or2_MS:GENFOR:6:or_xysel.o_F
o_OUT[7] <= or2_MS:GENFOR:7:or_xysel.o_F
o_OUT[8] <= or2_MS:GENFOR:8:or_xysel.o_F
o_OUT[9] <= or2_MS:GENFOR:9:or_xysel.o_F
o_OUT[10] <= or2_MS:GENFOR:10:or_xysel.o_F
o_OUT[11] <= or2_MS:GENFOR:11:or_xysel.o_F
o_OUT[12] <= or2_MS:GENFOR:12:or_xysel.o_F
o_OUT[13] <= or2_MS:GENFOR:13:or_xysel.o_F
o_OUT[14] <= or2_MS:GENFOR:14:or_xysel.o_F
o_OUT[15] <= or2_MS:GENFOR:15:or_xysel.o_F
o_OUT[16] <= or2_MS:GENFOR:16:or_xysel.o_F
o_OUT[17] <= or2_MS:GENFOR:17:or_xysel.o_F
o_OUT[18] <= or2_MS:GENFOR:18:or_xysel.o_F
o_OUT[19] <= or2_MS:GENFOR:19:or_xysel.o_F
o_OUT[20] <= or2_MS:GENFOR:20:or_xysel.o_F
o_OUT[21] <= or2_MS:GENFOR:21:or_xysel.o_F
o_OUT[22] <= or2_MS:GENFOR:22:or_xysel.o_F
o_OUT[23] <= or2_MS:GENFOR:23:or_xysel.o_F
o_OUT[24] <= or2_MS:GENFOR:24:or_xysel.o_F
o_OUT[25] <= or2_MS:GENFOR:25:or_xysel.o_F
o_OUT[26] <= or2_MS:GENFOR:26:or_xysel.o_F
o_OUT[27] <= or2_MS:GENFOR:27:or_xysel.o_F
o_OUT[28] <= or2_MS:GENFOR:28:or_xysel.o_F
o_OUT[29] <= or2_MS:GENFOR:29:or_xysel.o_F
o_OUT[30] <= or2_MS:GENFOR:30:or_xysel.o_F
o_OUT[31] <= or2_MS:GENFOR:31:or_xysel.o_F


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:0:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:0:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|or2_MS:\GENFOR:0:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:1:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:1:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|or2_MS:\GENFOR:1:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:2:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:2:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|or2_MS:\GENFOR:2:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:3:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:3:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|or2_MS:\GENFOR:3:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:4:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:4:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|or2_MS:\GENFOR:4:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:5:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:5:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|or2_MS:\GENFOR:5:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:6:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:6:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|or2_MS:\GENFOR:6:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:7:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:7:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|or2_MS:\GENFOR:7:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:8:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:8:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|or2_MS:\GENFOR:8:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:9:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:9:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|or2_MS:\GENFOR:9:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:10:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:10:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|or2_MS:\GENFOR:10:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:11:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:11:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|or2_MS:\GENFOR:11:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:12:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:12:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|or2_MS:\GENFOR:12:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:13:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:13:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|or2_MS:\GENFOR:13:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:14:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:14:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|or2_MS:\GENFOR:14:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:15:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:15:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|or2_MS:\GENFOR:15:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:16:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:16:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|or2_MS:\GENFOR:16:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:17:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:17:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|or2_MS:\GENFOR:17:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:18:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:18:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|or2_MS:\GENFOR:18:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:19:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:19:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|or2_MS:\GENFOR:19:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:20:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:20:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|or2_MS:\GENFOR:20:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:21:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:21:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|or2_MS:\GENFOR:21:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:22:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:22:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|or2_MS:\GENFOR:22:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:23:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:23:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|or2_MS:\GENFOR:23:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:24:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:24:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|or2_MS:\GENFOR:24:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:25:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:25:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|or2_MS:\GENFOR:25:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:26:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:26:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|or2_MS:\GENFOR:26:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:27:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:27:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|or2_MS:\GENFOR:27:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:28:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:28:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|or2_MS:\GENFOR:28:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:29:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:29:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|or2_MS:\GENFOR:29:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:30:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:30:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|or2_MS:\GENFOR:30:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:31:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|and2_MS:\GENFOR:31:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|sel_alu_a:sel_a|mux_2_1_struct:mux2|or2_MS:\GENFOR:31:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu
i_A[0] => and_32:AND_OP.i_A[0]
i_A[0] => or_32:OR_OP.i_A[0]
i_A[0] => addsub_struct_nbit:ARITH_OP.i_A[0]
i_A[0] => barrel_shifter:SHIFT_OP.i_shamt[0]
i_A[0] => nor_32:NOR_OP.i_A[0]
i_A[0] => xor_32:XOR_OP.i_A[0]
i_A[1] => and_32:AND_OP.i_A[1]
i_A[1] => or_32:OR_OP.i_A[1]
i_A[1] => addsub_struct_nbit:ARITH_OP.i_A[1]
i_A[1] => barrel_shifter:SHIFT_OP.i_shamt[1]
i_A[1] => nor_32:NOR_OP.i_A[1]
i_A[1] => xor_32:XOR_OP.i_A[1]
i_A[2] => and_32:AND_OP.i_A[2]
i_A[2] => or_32:OR_OP.i_A[2]
i_A[2] => addsub_struct_nbit:ARITH_OP.i_A[2]
i_A[2] => barrel_shifter:SHIFT_OP.i_shamt[2]
i_A[2] => nor_32:NOR_OP.i_A[2]
i_A[2] => xor_32:XOR_OP.i_A[2]
i_A[3] => and_32:AND_OP.i_A[3]
i_A[3] => or_32:OR_OP.i_A[3]
i_A[3] => addsub_struct_nbit:ARITH_OP.i_A[3]
i_A[3] => barrel_shifter:SHIFT_OP.i_shamt[3]
i_A[3] => nor_32:NOR_OP.i_A[3]
i_A[3] => xor_32:XOR_OP.i_A[3]
i_A[4] => and_32:AND_OP.i_A[4]
i_A[4] => or_32:OR_OP.i_A[4]
i_A[4] => addsub_struct_nbit:ARITH_OP.i_A[4]
i_A[4] => barrel_shifter:SHIFT_OP.i_shamt[4]
i_A[4] => nor_32:NOR_OP.i_A[4]
i_A[4] => xor_32:XOR_OP.i_A[4]
i_A[5] => and_32:AND_OP.i_A[5]
i_A[5] => or_32:OR_OP.i_A[5]
i_A[5] => addsub_struct_nbit:ARITH_OP.i_A[5]
i_A[5] => nor_32:NOR_OP.i_A[5]
i_A[5] => xor_32:XOR_OP.i_A[5]
i_A[6] => and_32:AND_OP.i_A[6]
i_A[6] => or_32:OR_OP.i_A[6]
i_A[6] => addsub_struct_nbit:ARITH_OP.i_A[6]
i_A[6] => nor_32:NOR_OP.i_A[6]
i_A[6] => xor_32:XOR_OP.i_A[6]
i_A[7] => and_32:AND_OP.i_A[7]
i_A[7] => or_32:OR_OP.i_A[7]
i_A[7] => addsub_struct_nbit:ARITH_OP.i_A[7]
i_A[7] => nor_32:NOR_OP.i_A[7]
i_A[7] => xor_32:XOR_OP.i_A[7]
i_A[8] => and_32:AND_OP.i_A[8]
i_A[8] => or_32:OR_OP.i_A[8]
i_A[8] => addsub_struct_nbit:ARITH_OP.i_A[8]
i_A[8] => nor_32:NOR_OP.i_A[8]
i_A[8] => xor_32:XOR_OP.i_A[8]
i_A[9] => and_32:AND_OP.i_A[9]
i_A[9] => or_32:OR_OP.i_A[9]
i_A[9] => addsub_struct_nbit:ARITH_OP.i_A[9]
i_A[9] => nor_32:NOR_OP.i_A[9]
i_A[9] => xor_32:XOR_OP.i_A[9]
i_A[10] => and_32:AND_OP.i_A[10]
i_A[10] => or_32:OR_OP.i_A[10]
i_A[10] => addsub_struct_nbit:ARITH_OP.i_A[10]
i_A[10] => nor_32:NOR_OP.i_A[10]
i_A[10] => xor_32:XOR_OP.i_A[10]
i_A[11] => and_32:AND_OP.i_A[11]
i_A[11] => or_32:OR_OP.i_A[11]
i_A[11] => addsub_struct_nbit:ARITH_OP.i_A[11]
i_A[11] => nor_32:NOR_OP.i_A[11]
i_A[11] => xor_32:XOR_OP.i_A[11]
i_A[12] => and_32:AND_OP.i_A[12]
i_A[12] => or_32:OR_OP.i_A[12]
i_A[12] => addsub_struct_nbit:ARITH_OP.i_A[12]
i_A[12] => nor_32:NOR_OP.i_A[12]
i_A[12] => xor_32:XOR_OP.i_A[12]
i_A[13] => and_32:AND_OP.i_A[13]
i_A[13] => or_32:OR_OP.i_A[13]
i_A[13] => addsub_struct_nbit:ARITH_OP.i_A[13]
i_A[13] => nor_32:NOR_OP.i_A[13]
i_A[13] => xor_32:XOR_OP.i_A[13]
i_A[14] => and_32:AND_OP.i_A[14]
i_A[14] => or_32:OR_OP.i_A[14]
i_A[14] => addsub_struct_nbit:ARITH_OP.i_A[14]
i_A[14] => nor_32:NOR_OP.i_A[14]
i_A[14] => xor_32:XOR_OP.i_A[14]
i_A[15] => and_32:AND_OP.i_A[15]
i_A[15] => or_32:OR_OP.i_A[15]
i_A[15] => addsub_struct_nbit:ARITH_OP.i_A[15]
i_A[15] => nor_32:NOR_OP.i_A[15]
i_A[15] => xor_32:XOR_OP.i_A[15]
i_A[16] => and_32:AND_OP.i_A[16]
i_A[16] => or_32:OR_OP.i_A[16]
i_A[16] => addsub_struct_nbit:ARITH_OP.i_A[16]
i_A[16] => nor_32:NOR_OP.i_A[16]
i_A[16] => xor_32:XOR_OP.i_A[16]
i_A[17] => and_32:AND_OP.i_A[17]
i_A[17] => or_32:OR_OP.i_A[17]
i_A[17] => addsub_struct_nbit:ARITH_OP.i_A[17]
i_A[17] => nor_32:NOR_OP.i_A[17]
i_A[17] => xor_32:XOR_OP.i_A[17]
i_A[18] => and_32:AND_OP.i_A[18]
i_A[18] => or_32:OR_OP.i_A[18]
i_A[18] => addsub_struct_nbit:ARITH_OP.i_A[18]
i_A[18] => nor_32:NOR_OP.i_A[18]
i_A[18] => xor_32:XOR_OP.i_A[18]
i_A[19] => and_32:AND_OP.i_A[19]
i_A[19] => or_32:OR_OP.i_A[19]
i_A[19] => addsub_struct_nbit:ARITH_OP.i_A[19]
i_A[19] => nor_32:NOR_OP.i_A[19]
i_A[19] => xor_32:XOR_OP.i_A[19]
i_A[20] => and_32:AND_OP.i_A[20]
i_A[20] => or_32:OR_OP.i_A[20]
i_A[20] => addsub_struct_nbit:ARITH_OP.i_A[20]
i_A[20] => nor_32:NOR_OP.i_A[20]
i_A[20] => xor_32:XOR_OP.i_A[20]
i_A[21] => and_32:AND_OP.i_A[21]
i_A[21] => or_32:OR_OP.i_A[21]
i_A[21] => addsub_struct_nbit:ARITH_OP.i_A[21]
i_A[21] => nor_32:NOR_OP.i_A[21]
i_A[21] => xor_32:XOR_OP.i_A[21]
i_A[22] => and_32:AND_OP.i_A[22]
i_A[22] => or_32:OR_OP.i_A[22]
i_A[22] => addsub_struct_nbit:ARITH_OP.i_A[22]
i_A[22] => nor_32:NOR_OP.i_A[22]
i_A[22] => xor_32:XOR_OP.i_A[22]
i_A[23] => and_32:AND_OP.i_A[23]
i_A[23] => or_32:OR_OP.i_A[23]
i_A[23] => addsub_struct_nbit:ARITH_OP.i_A[23]
i_A[23] => nor_32:NOR_OP.i_A[23]
i_A[23] => xor_32:XOR_OP.i_A[23]
i_A[24] => and_32:AND_OP.i_A[24]
i_A[24] => or_32:OR_OP.i_A[24]
i_A[24] => addsub_struct_nbit:ARITH_OP.i_A[24]
i_A[24] => nor_32:NOR_OP.i_A[24]
i_A[24] => xor_32:XOR_OP.i_A[24]
i_A[25] => and_32:AND_OP.i_A[25]
i_A[25] => or_32:OR_OP.i_A[25]
i_A[25] => addsub_struct_nbit:ARITH_OP.i_A[25]
i_A[25] => nor_32:NOR_OP.i_A[25]
i_A[25] => xor_32:XOR_OP.i_A[25]
i_A[26] => and_32:AND_OP.i_A[26]
i_A[26] => or_32:OR_OP.i_A[26]
i_A[26] => addsub_struct_nbit:ARITH_OP.i_A[26]
i_A[26] => nor_32:NOR_OP.i_A[26]
i_A[26] => xor_32:XOR_OP.i_A[26]
i_A[27] => and_32:AND_OP.i_A[27]
i_A[27] => or_32:OR_OP.i_A[27]
i_A[27] => addsub_struct_nbit:ARITH_OP.i_A[27]
i_A[27] => nor_32:NOR_OP.i_A[27]
i_A[27] => xor_32:XOR_OP.i_A[27]
i_A[28] => and_32:AND_OP.i_A[28]
i_A[28] => or_32:OR_OP.i_A[28]
i_A[28] => addsub_struct_nbit:ARITH_OP.i_A[28]
i_A[28] => nor_32:NOR_OP.i_A[28]
i_A[28] => xor_32:XOR_OP.i_A[28]
i_A[29] => and_32:AND_OP.i_A[29]
i_A[29] => or_32:OR_OP.i_A[29]
i_A[29] => addsub_struct_nbit:ARITH_OP.i_A[29]
i_A[29] => nor_32:NOR_OP.i_A[29]
i_A[29] => xor_32:XOR_OP.i_A[29]
i_A[30] => and_32:AND_OP.i_A[30]
i_A[30] => or_32:OR_OP.i_A[30]
i_A[30] => addsub_struct_nbit:ARITH_OP.i_A[30]
i_A[30] => nor_32:NOR_OP.i_A[30]
i_A[30] => xor_32:XOR_OP.i_A[30]
i_A[31] => and_32:AND_OP.i_A[31]
i_A[31] => or_32:OR_OP.i_A[31]
i_A[31] => addsub_struct_nbit:ARITH_OP.i_A[31]
i_A[31] => ovf_detect:OVF_FLAG.i_MSB_A
i_A[31] => nor_32:NOR_OP.i_A[31]
i_A[31] => xor_32:XOR_OP.i_A[31]
i_B[0] => and_32:AND_OP.i_B[0]
i_B[0] => or_32:OR_OP.i_B[0]
i_B[0] => addsub_struct_nbit:ARITH_OP.i_B[0]
i_B[0] => barrel_shifter:SHIFT_OP.i_data[0]
i_B[0] => nor_32:NOR_OP.i_B[0]
i_B[0] => xor_32:XOR_OP.i_B[0]
i_B[1] => and_32:AND_OP.i_B[1]
i_B[1] => or_32:OR_OP.i_B[1]
i_B[1] => addsub_struct_nbit:ARITH_OP.i_B[1]
i_B[1] => barrel_shifter:SHIFT_OP.i_data[1]
i_B[1] => nor_32:NOR_OP.i_B[1]
i_B[1] => xor_32:XOR_OP.i_B[1]
i_B[2] => and_32:AND_OP.i_B[2]
i_B[2] => or_32:OR_OP.i_B[2]
i_B[2] => addsub_struct_nbit:ARITH_OP.i_B[2]
i_B[2] => barrel_shifter:SHIFT_OP.i_data[2]
i_B[2] => nor_32:NOR_OP.i_B[2]
i_B[2] => xor_32:XOR_OP.i_B[2]
i_B[3] => and_32:AND_OP.i_B[3]
i_B[3] => or_32:OR_OP.i_B[3]
i_B[3] => addsub_struct_nbit:ARITH_OP.i_B[3]
i_B[3] => barrel_shifter:SHIFT_OP.i_data[3]
i_B[3] => nor_32:NOR_OP.i_B[3]
i_B[3] => xor_32:XOR_OP.i_B[3]
i_B[4] => and_32:AND_OP.i_B[4]
i_B[4] => or_32:OR_OP.i_B[4]
i_B[4] => addsub_struct_nbit:ARITH_OP.i_B[4]
i_B[4] => barrel_shifter:SHIFT_OP.i_data[4]
i_B[4] => nor_32:NOR_OP.i_B[4]
i_B[4] => xor_32:XOR_OP.i_B[4]
i_B[5] => and_32:AND_OP.i_B[5]
i_B[5] => or_32:OR_OP.i_B[5]
i_B[5] => addsub_struct_nbit:ARITH_OP.i_B[5]
i_B[5] => barrel_shifter:SHIFT_OP.i_data[5]
i_B[5] => nor_32:NOR_OP.i_B[5]
i_B[5] => xor_32:XOR_OP.i_B[5]
i_B[6] => and_32:AND_OP.i_B[6]
i_B[6] => or_32:OR_OP.i_B[6]
i_B[6] => addsub_struct_nbit:ARITH_OP.i_B[6]
i_B[6] => barrel_shifter:SHIFT_OP.i_data[6]
i_B[6] => nor_32:NOR_OP.i_B[6]
i_B[6] => xor_32:XOR_OP.i_B[6]
i_B[7] => and_32:AND_OP.i_B[7]
i_B[7] => or_32:OR_OP.i_B[7]
i_B[7] => addsub_struct_nbit:ARITH_OP.i_B[7]
i_B[7] => barrel_shifter:SHIFT_OP.i_data[7]
i_B[7] => nor_32:NOR_OP.i_B[7]
i_B[7] => xor_32:XOR_OP.i_B[7]
i_B[8] => and_32:AND_OP.i_B[8]
i_B[8] => or_32:OR_OP.i_B[8]
i_B[8] => addsub_struct_nbit:ARITH_OP.i_B[8]
i_B[8] => barrel_shifter:SHIFT_OP.i_data[8]
i_B[8] => nor_32:NOR_OP.i_B[8]
i_B[8] => xor_32:XOR_OP.i_B[8]
i_B[9] => and_32:AND_OP.i_B[9]
i_B[9] => or_32:OR_OP.i_B[9]
i_B[9] => addsub_struct_nbit:ARITH_OP.i_B[9]
i_B[9] => barrel_shifter:SHIFT_OP.i_data[9]
i_B[9] => nor_32:NOR_OP.i_B[9]
i_B[9] => xor_32:XOR_OP.i_B[9]
i_B[10] => and_32:AND_OP.i_B[10]
i_B[10] => or_32:OR_OP.i_B[10]
i_B[10] => addsub_struct_nbit:ARITH_OP.i_B[10]
i_B[10] => barrel_shifter:SHIFT_OP.i_data[10]
i_B[10] => nor_32:NOR_OP.i_B[10]
i_B[10] => xor_32:XOR_OP.i_B[10]
i_B[11] => and_32:AND_OP.i_B[11]
i_B[11] => or_32:OR_OP.i_B[11]
i_B[11] => addsub_struct_nbit:ARITH_OP.i_B[11]
i_B[11] => barrel_shifter:SHIFT_OP.i_data[11]
i_B[11] => nor_32:NOR_OP.i_B[11]
i_B[11] => xor_32:XOR_OP.i_B[11]
i_B[12] => and_32:AND_OP.i_B[12]
i_B[12] => or_32:OR_OP.i_B[12]
i_B[12] => addsub_struct_nbit:ARITH_OP.i_B[12]
i_B[12] => barrel_shifter:SHIFT_OP.i_data[12]
i_B[12] => nor_32:NOR_OP.i_B[12]
i_B[12] => xor_32:XOR_OP.i_B[12]
i_B[13] => and_32:AND_OP.i_B[13]
i_B[13] => or_32:OR_OP.i_B[13]
i_B[13] => addsub_struct_nbit:ARITH_OP.i_B[13]
i_B[13] => barrel_shifter:SHIFT_OP.i_data[13]
i_B[13] => nor_32:NOR_OP.i_B[13]
i_B[13] => xor_32:XOR_OP.i_B[13]
i_B[14] => and_32:AND_OP.i_B[14]
i_B[14] => or_32:OR_OP.i_B[14]
i_B[14] => addsub_struct_nbit:ARITH_OP.i_B[14]
i_B[14] => barrel_shifter:SHIFT_OP.i_data[14]
i_B[14] => nor_32:NOR_OP.i_B[14]
i_B[14] => xor_32:XOR_OP.i_B[14]
i_B[15] => and_32:AND_OP.i_B[15]
i_B[15] => or_32:OR_OP.i_B[15]
i_B[15] => addsub_struct_nbit:ARITH_OP.i_B[15]
i_B[15] => barrel_shifter:SHIFT_OP.i_data[15]
i_B[15] => nor_32:NOR_OP.i_B[15]
i_B[15] => xor_32:XOR_OP.i_B[15]
i_B[16] => and_32:AND_OP.i_B[16]
i_B[16] => or_32:OR_OP.i_B[16]
i_B[16] => addsub_struct_nbit:ARITH_OP.i_B[16]
i_B[16] => barrel_shifter:SHIFT_OP.i_data[16]
i_B[16] => nor_32:NOR_OP.i_B[16]
i_B[16] => xor_32:XOR_OP.i_B[16]
i_B[17] => and_32:AND_OP.i_B[17]
i_B[17] => or_32:OR_OP.i_B[17]
i_B[17] => addsub_struct_nbit:ARITH_OP.i_B[17]
i_B[17] => barrel_shifter:SHIFT_OP.i_data[17]
i_B[17] => nor_32:NOR_OP.i_B[17]
i_B[17] => xor_32:XOR_OP.i_B[17]
i_B[18] => and_32:AND_OP.i_B[18]
i_B[18] => or_32:OR_OP.i_B[18]
i_B[18] => addsub_struct_nbit:ARITH_OP.i_B[18]
i_B[18] => barrel_shifter:SHIFT_OP.i_data[18]
i_B[18] => nor_32:NOR_OP.i_B[18]
i_B[18] => xor_32:XOR_OP.i_B[18]
i_B[19] => and_32:AND_OP.i_B[19]
i_B[19] => or_32:OR_OP.i_B[19]
i_B[19] => addsub_struct_nbit:ARITH_OP.i_B[19]
i_B[19] => barrel_shifter:SHIFT_OP.i_data[19]
i_B[19] => nor_32:NOR_OP.i_B[19]
i_B[19] => xor_32:XOR_OP.i_B[19]
i_B[20] => and_32:AND_OP.i_B[20]
i_B[20] => or_32:OR_OP.i_B[20]
i_B[20] => addsub_struct_nbit:ARITH_OP.i_B[20]
i_B[20] => barrel_shifter:SHIFT_OP.i_data[20]
i_B[20] => nor_32:NOR_OP.i_B[20]
i_B[20] => xor_32:XOR_OP.i_B[20]
i_B[21] => and_32:AND_OP.i_B[21]
i_B[21] => or_32:OR_OP.i_B[21]
i_B[21] => addsub_struct_nbit:ARITH_OP.i_B[21]
i_B[21] => barrel_shifter:SHIFT_OP.i_data[21]
i_B[21] => nor_32:NOR_OP.i_B[21]
i_B[21] => xor_32:XOR_OP.i_B[21]
i_B[22] => and_32:AND_OP.i_B[22]
i_B[22] => or_32:OR_OP.i_B[22]
i_B[22] => addsub_struct_nbit:ARITH_OP.i_B[22]
i_B[22] => barrel_shifter:SHIFT_OP.i_data[22]
i_B[22] => nor_32:NOR_OP.i_B[22]
i_B[22] => xor_32:XOR_OP.i_B[22]
i_B[23] => and_32:AND_OP.i_B[23]
i_B[23] => or_32:OR_OP.i_B[23]
i_B[23] => addsub_struct_nbit:ARITH_OP.i_B[23]
i_B[23] => barrel_shifter:SHIFT_OP.i_data[23]
i_B[23] => nor_32:NOR_OP.i_B[23]
i_B[23] => xor_32:XOR_OP.i_B[23]
i_B[24] => and_32:AND_OP.i_B[24]
i_B[24] => or_32:OR_OP.i_B[24]
i_B[24] => addsub_struct_nbit:ARITH_OP.i_B[24]
i_B[24] => barrel_shifter:SHIFT_OP.i_data[24]
i_B[24] => nor_32:NOR_OP.i_B[24]
i_B[24] => xor_32:XOR_OP.i_B[24]
i_B[25] => and_32:AND_OP.i_B[25]
i_B[25] => or_32:OR_OP.i_B[25]
i_B[25] => addsub_struct_nbit:ARITH_OP.i_B[25]
i_B[25] => barrel_shifter:SHIFT_OP.i_data[25]
i_B[25] => nor_32:NOR_OP.i_B[25]
i_B[25] => xor_32:XOR_OP.i_B[25]
i_B[26] => and_32:AND_OP.i_B[26]
i_B[26] => or_32:OR_OP.i_B[26]
i_B[26] => addsub_struct_nbit:ARITH_OP.i_B[26]
i_B[26] => barrel_shifter:SHIFT_OP.i_data[26]
i_B[26] => nor_32:NOR_OP.i_B[26]
i_B[26] => xor_32:XOR_OP.i_B[26]
i_B[27] => and_32:AND_OP.i_B[27]
i_B[27] => or_32:OR_OP.i_B[27]
i_B[27] => addsub_struct_nbit:ARITH_OP.i_B[27]
i_B[27] => barrel_shifter:SHIFT_OP.i_data[27]
i_B[27] => nor_32:NOR_OP.i_B[27]
i_B[27] => xor_32:XOR_OP.i_B[27]
i_B[28] => and_32:AND_OP.i_B[28]
i_B[28] => or_32:OR_OP.i_B[28]
i_B[28] => addsub_struct_nbit:ARITH_OP.i_B[28]
i_B[28] => barrel_shifter:SHIFT_OP.i_data[28]
i_B[28] => nor_32:NOR_OP.i_B[28]
i_B[28] => xor_32:XOR_OP.i_B[28]
i_B[29] => and_32:AND_OP.i_B[29]
i_B[29] => or_32:OR_OP.i_B[29]
i_B[29] => addsub_struct_nbit:ARITH_OP.i_B[29]
i_B[29] => barrel_shifter:SHIFT_OP.i_data[29]
i_B[29] => nor_32:NOR_OP.i_B[29]
i_B[29] => xor_32:XOR_OP.i_B[29]
i_B[30] => and_32:AND_OP.i_B[30]
i_B[30] => or_32:OR_OP.i_B[30]
i_B[30] => addsub_struct_nbit:ARITH_OP.i_B[30]
i_B[30] => barrel_shifter:SHIFT_OP.i_data[30]
i_B[30] => nor_32:NOR_OP.i_B[30]
i_B[30] => xor_32:XOR_OP.i_B[30]
i_B[31] => and_32:AND_OP.i_B[31]
i_B[31] => or_32:OR_OP.i_B[31]
i_B[31] => addsub_struct_nbit:ARITH_OP.i_B[31]
i_B[31] => ovf_detect:OVF_FLAG.i_MSB_B
i_B[31] => barrel_shifter:SHIFT_OP.i_data[31]
i_B[31] => nor_32:NOR_OP.i_B[31]
i_B[31] => xor_32:XOR_OP.i_B[31]
i_ALUOP[0] => barrel_shifter:SHIFT_OP.i_dir
i_ALUOP[0] => mux_7to1:SELECT_OPERATION.i_SEL[0]
i_ALUOP[1] => barrel_shifter:SHIFT_OP.i_type
i_ALUOP[1] => mux_7to1:SELECT_OPERATION.i_SEL[1]
i_ALUOP[2] => addsub_struct_nbit:ARITH_OP.i_nAdd_Sub
i_ALUOP[2] => mux_7to1:SELECT_OPERATION.i_SEL[2]
i_ALUOP[3] => mux_7to1:SELECT_OPERATION.i_SEL[3]
o_F[0] <= mux_7to1:SELECT_OPERATION.o_F[0]
o_F[1] <= mux_7to1:SELECT_OPERATION.o_F[1]
o_F[2] <= mux_7to1:SELECT_OPERATION.o_F[2]
o_F[3] <= mux_7to1:SELECT_OPERATION.o_F[3]
o_F[4] <= mux_7to1:SELECT_OPERATION.o_F[4]
o_F[5] <= mux_7to1:SELECT_OPERATION.o_F[5]
o_F[6] <= mux_7to1:SELECT_OPERATION.o_F[6]
o_F[7] <= mux_7to1:SELECT_OPERATION.o_F[7]
o_F[8] <= mux_7to1:SELECT_OPERATION.o_F[8]
o_F[9] <= mux_7to1:SELECT_OPERATION.o_F[9]
o_F[10] <= mux_7to1:SELECT_OPERATION.o_F[10]
o_F[11] <= mux_7to1:SELECT_OPERATION.o_F[11]
o_F[12] <= mux_7to1:SELECT_OPERATION.o_F[12]
o_F[13] <= mux_7to1:SELECT_OPERATION.o_F[13]
o_F[14] <= mux_7to1:SELECT_OPERATION.o_F[14]
o_F[15] <= mux_7to1:SELECT_OPERATION.o_F[15]
o_F[16] <= mux_7to1:SELECT_OPERATION.o_F[16]
o_F[17] <= mux_7to1:SELECT_OPERATION.o_F[17]
o_F[18] <= mux_7to1:SELECT_OPERATION.o_F[18]
o_F[19] <= mux_7to1:SELECT_OPERATION.o_F[19]
o_F[20] <= mux_7to1:SELECT_OPERATION.o_F[20]
o_F[21] <= mux_7to1:SELECT_OPERATION.o_F[21]
o_F[22] <= mux_7to1:SELECT_OPERATION.o_F[22]
o_F[23] <= mux_7to1:SELECT_OPERATION.o_F[23]
o_F[24] <= mux_7to1:SELECT_OPERATION.o_F[24]
o_F[25] <= mux_7to1:SELECT_OPERATION.o_F[25]
o_F[26] <= mux_7to1:SELECT_OPERATION.o_F[26]
o_F[27] <= mux_7to1:SELECT_OPERATION.o_F[27]
o_F[28] <= mux_7to1:SELECT_OPERATION.o_F[28]
o_F[29] <= mux_7to1:SELECT_OPERATION.o_F[29]
o_F[30] <= mux_7to1:SELECT_OPERATION.o_F[30]
o_F[31] <= mux_7to1:SELECT_OPERATION.o_F[31]
o_CarryOut <= addsub_struct_nbit:ARITH_OP.o_Cout
o_Overflow <= ovf_detect:OVF_FLAG.o_OVF
o_Zero <= zero_detect:ZERO_FLAG.o_Zero


|mips_single_cycle|alu32:alu|and_32:AND_OP
i_A[0] => o_F.IN0
i_A[1] => o_F.IN0
i_A[2] => o_F.IN0
i_A[3] => o_F.IN0
i_A[4] => o_F.IN0
i_A[5] => o_F.IN0
i_A[6] => o_F.IN0
i_A[7] => o_F.IN0
i_A[8] => o_F.IN0
i_A[9] => o_F.IN0
i_A[10] => o_F.IN0
i_A[11] => o_F.IN0
i_A[12] => o_F.IN0
i_A[13] => o_F.IN0
i_A[14] => o_F.IN0
i_A[15] => o_F.IN0
i_A[16] => o_F.IN0
i_A[17] => o_F.IN0
i_A[18] => o_F.IN0
i_A[19] => o_F.IN0
i_A[20] => o_F.IN0
i_A[21] => o_F.IN0
i_A[22] => o_F.IN0
i_A[23] => o_F.IN0
i_A[24] => o_F.IN0
i_A[25] => o_F.IN0
i_A[26] => o_F.IN0
i_A[27] => o_F.IN0
i_A[28] => o_F.IN0
i_A[29] => o_F.IN0
i_A[30] => o_F.IN0
i_A[31] => o_F.IN0
i_B[0] => o_F.IN1
i_B[1] => o_F.IN1
i_B[2] => o_F.IN1
i_B[3] => o_F.IN1
i_B[4] => o_F.IN1
i_B[5] => o_F.IN1
i_B[6] => o_F.IN1
i_B[7] => o_F.IN1
i_B[8] => o_F.IN1
i_B[9] => o_F.IN1
i_B[10] => o_F.IN1
i_B[11] => o_F.IN1
i_B[12] => o_F.IN1
i_B[13] => o_F.IN1
i_B[14] => o_F.IN1
i_B[15] => o_F.IN1
i_B[16] => o_F.IN1
i_B[17] => o_F.IN1
i_B[18] => o_F.IN1
i_B[19] => o_F.IN1
i_B[20] => o_F.IN1
i_B[21] => o_F.IN1
i_B[22] => o_F.IN1
i_B[23] => o_F.IN1
i_B[24] => o_F.IN1
i_B[25] => o_F.IN1
i_B[26] => o_F.IN1
i_B[27] => o_F.IN1
i_B[28] => o_F.IN1
i_B[29] => o_F.IN1
i_B[30] => o_F.IN1
i_B[31] => o_F.IN1
o_F[0] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[1] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[2] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[3] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[4] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[5] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[6] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[7] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[8] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[9] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[10] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[11] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[12] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[13] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[14] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[15] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[16] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[17] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[18] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[19] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[20] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[21] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[22] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[23] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[24] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[25] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[26] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[27] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[28] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[29] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[30] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[31] <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|or_32:OR_OP
i_A[0] => o_F.IN0
i_A[1] => o_F.IN0
i_A[2] => o_F.IN0
i_A[3] => o_F.IN0
i_A[4] => o_F.IN0
i_A[5] => o_F.IN0
i_A[6] => o_F.IN0
i_A[7] => o_F.IN0
i_A[8] => o_F.IN0
i_A[9] => o_F.IN0
i_A[10] => o_F.IN0
i_A[11] => o_F.IN0
i_A[12] => o_F.IN0
i_A[13] => o_F.IN0
i_A[14] => o_F.IN0
i_A[15] => o_F.IN0
i_A[16] => o_F.IN0
i_A[17] => o_F.IN0
i_A[18] => o_F.IN0
i_A[19] => o_F.IN0
i_A[20] => o_F.IN0
i_A[21] => o_F.IN0
i_A[22] => o_F.IN0
i_A[23] => o_F.IN0
i_A[24] => o_F.IN0
i_A[25] => o_F.IN0
i_A[26] => o_F.IN0
i_A[27] => o_F.IN0
i_A[28] => o_F.IN0
i_A[29] => o_F.IN0
i_A[30] => o_F.IN0
i_A[31] => o_F.IN0
i_B[0] => o_F.IN1
i_B[1] => o_F.IN1
i_B[2] => o_F.IN1
i_B[3] => o_F.IN1
i_B[4] => o_F.IN1
i_B[5] => o_F.IN1
i_B[6] => o_F.IN1
i_B[7] => o_F.IN1
i_B[8] => o_F.IN1
i_B[9] => o_F.IN1
i_B[10] => o_F.IN1
i_B[11] => o_F.IN1
i_B[12] => o_F.IN1
i_B[13] => o_F.IN1
i_B[14] => o_F.IN1
i_B[15] => o_F.IN1
i_B[16] => o_F.IN1
i_B[17] => o_F.IN1
i_B[18] => o_F.IN1
i_B[19] => o_F.IN1
i_B[20] => o_F.IN1
i_B[21] => o_F.IN1
i_B[22] => o_F.IN1
i_B[23] => o_F.IN1
i_B[24] => o_F.IN1
i_B[25] => o_F.IN1
i_B[26] => o_F.IN1
i_B[27] => o_F.IN1
i_B[28] => o_F.IN1
i_B[29] => o_F.IN1
i_B[30] => o_F.IN1
i_B[31] => o_F.IN1
o_F[0] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[1] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[2] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[3] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[4] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[5] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[6] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[7] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[8] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[9] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[10] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[11] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[12] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[13] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[14] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[15] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[16] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[17] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[18] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[19] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[20] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[21] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[22] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[23] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[24] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[25] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[26] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[27] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[28] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[29] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[30] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[31] <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP
i_A[0] => full_adder_struct_nbit:adder.i_A[0]
i_A[1] => full_adder_struct_nbit:adder.i_A[1]
i_A[2] => full_adder_struct_nbit:adder.i_A[2]
i_A[3] => full_adder_struct_nbit:adder.i_A[3]
i_A[4] => full_adder_struct_nbit:adder.i_A[4]
i_A[5] => full_adder_struct_nbit:adder.i_A[5]
i_A[6] => full_adder_struct_nbit:adder.i_A[6]
i_A[7] => full_adder_struct_nbit:adder.i_A[7]
i_A[8] => full_adder_struct_nbit:adder.i_A[8]
i_A[9] => full_adder_struct_nbit:adder.i_A[9]
i_A[10] => full_adder_struct_nbit:adder.i_A[10]
i_A[11] => full_adder_struct_nbit:adder.i_A[11]
i_A[12] => full_adder_struct_nbit:adder.i_A[12]
i_A[13] => full_adder_struct_nbit:adder.i_A[13]
i_A[14] => full_adder_struct_nbit:adder.i_A[14]
i_A[15] => full_adder_struct_nbit:adder.i_A[15]
i_A[16] => full_adder_struct_nbit:adder.i_A[16]
i_A[17] => full_adder_struct_nbit:adder.i_A[17]
i_A[18] => full_adder_struct_nbit:adder.i_A[18]
i_A[19] => full_adder_struct_nbit:adder.i_A[19]
i_A[20] => full_adder_struct_nbit:adder.i_A[20]
i_A[21] => full_adder_struct_nbit:adder.i_A[21]
i_A[22] => full_adder_struct_nbit:adder.i_A[22]
i_A[23] => full_adder_struct_nbit:adder.i_A[23]
i_A[24] => full_adder_struct_nbit:adder.i_A[24]
i_A[25] => full_adder_struct_nbit:adder.i_A[25]
i_A[26] => full_adder_struct_nbit:adder.i_A[26]
i_A[27] => full_adder_struct_nbit:adder.i_A[27]
i_A[28] => full_adder_struct_nbit:adder.i_A[28]
i_A[29] => full_adder_struct_nbit:adder.i_A[29]
i_A[30] => full_adder_struct_nbit:adder.i_A[30]
i_A[31] => full_adder_struct_nbit:adder.i_A[31]
i_B[0] => ones_comp_structural:inv_b.i_Bits[0]
i_B[0] => mux_2_1_struct:mux_sel.i_X[0]
i_B[1] => ones_comp_structural:inv_b.i_Bits[1]
i_B[1] => mux_2_1_struct:mux_sel.i_X[1]
i_B[2] => ones_comp_structural:inv_b.i_Bits[2]
i_B[2] => mux_2_1_struct:mux_sel.i_X[2]
i_B[3] => ones_comp_structural:inv_b.i_Bits[3]
i_B[3] => mux_2_1_struct:mux_sel.i_X[3]
i_B[4] => ones_comp_structural:inv_b.i_Bits[4]
i_B[4] => mux_2_1_struct:mux_sel.i_X[4]
i_B[5] => ones_comp_structural:inv_b.i_Bits[5]
i_B[5] => mux_2_1_struct:mux_sel.i_X[5]
i_B[6] => ones_comp_structural:inv_b.i_Bits[6]
i_B[6] => mux_2_1_struct:mux_sel.i_X[6]
i_B[7] => ones_comp_structural:inv_b.i_Bits[7]
i_B[7] => mux_2_1_struct:mux_sel.i_X[7]
i_B[8] => ones_comp_structural:inv_b.i_Bits[8]
i_B[8] => mux_2_1_struct:mux_sel.i_X[8]
i_B[9] => ones_comp_structural:inv_b.i_Bits[9]
i_B[9] => mux_2_1_struct:mux_sel.i_X[9]
i_B[10] => ones_comp_structural:inv_b.i_Bits[10]
i_B[10] => mux_2_1_struct:mux_sel.i_X[10]
i_B[11] => ones_comp_structural:inv_b.i_Bits[11]
i_B[11] => mux_2_1_struct:mux_sel.i_X[11]
i_B[12] => ones_comp_structural:inv_b.i_Bits[12]
i_B[12] => mux_2_1_struct:mux_sel.i_X[12]
i_B[13] => ones_comp_structural:inv_b.i_Bits[13]
i_B[13] => mux_2_1_struct:mux_sel.i_X[13]
i_B[14] => ones_comp_structural:inv_b.i_Bits[14]
i_B[14] => mux_2_1_struct:mux_sel.i_X[14]
i_B[15] => ones_comp_structural:inv_b.i_Bits[15]
i_B[15] => mux_2_1_struct:mux_sel.i_X[15]
i_B[16] => ones_comp_structural:inv_b.i_Bits[16]
i_B[16] => mux_2_1_struct:mux_sel.i_X[16]
i_B[17] => ones_comp_structural:inv_b.i_Bits[17]
i_B[17] => mux_2_1_struct:mux_sel.i_X[17]
i_B[18] => ones_comp_structural:inv_b.i_Bits[18]
i_B[18] => mux_2_1_struct:mux_sel.i_X[18]
i_B[19] => ones_comp_structural:inv_b.i_Bits[19]
i_B[19] => mux_2_1_struct:mux_sel.i_X[19]
i_B[20] => ones_comp_structural:inv_b.i_Bits[20]
i_B[20] => mux_2_1_struct:mux_sel.i_X[20]
i_B[21] => ones_comp_structural:inv_b.i_Bits[21]
i_B[21] => mux_2_1_struct:mux_sel.i_X[21]
i_B[22] => ones_comp_structural:inv_b.i_Bits[22]
i_B[22] => mux_2_1_struct:mux_sel.i_X[22]
i_B[23] => ones_comp_structural:inv_b.i_Bits[23]
i_B[23] => mux_2_1_struct:mux_sel.i_X[23]
i_B[24] => ones_comp_structural:inv_b.i_Bits[24]
i_B[24] => mux_2_1_struct:mux_sel.i_X[24]
i_B[25] => ones_comp_structural:inv_b.i_Bits[25]
i_B[25] => mux_2_1_struct:mux_sel.i_X[25]
i_B[26] => ones_comp_structural:inv_b.i_Bits[26]
i_B[26] => mux_2_1_struct:mux_sel.i_X[26]
i_B[27] => ones_comp_structural:inv_b.i_Bits[27]
i_B[27] => mux_2_1_struct:mux_sel.i_X[27]
i_B[28] => ones_comp_structural:inv_b.i_Bits[28]
i_B[28] => mux_2_1_struct:mux_sel.i_X[28]
i_B[29] => ones_comp_structural:inv_b.i_Bits[29]
i_B[29] => mux_2_1_struct:mux_sel.i_X[29]
i_B[30] => ones_comp_structural:inv_b.i_Bits[30]
i_B[30] => mux_2_1_struct:mux_sel.i_X[30]
i_B[31] => ones_comp_structural:inv_b.i_Bits[31]
i_B[31] => mux_2_1_struct:mux_sel.i_X[31]
i_nAdd_Sub => mux_2_1_struct:mux_sel.i_SEL
o_Cout <= full_adder_struct_nbit:adder.o_Cout
o_S[0] <= full_adder_struct_nbit:adder.o_S[0]
o_S[1] <= full_adder_struct_nbit:adder.o_S[1]
o_S[2] <= full_adder_struct_nbit:adder.o_S[2]
o_S[3] <= full_adder_struct_nbit:adder.o_S[3]
o_S[4] <= full_adder_struct_nbit:adder.o_S[4]
o_S[5] <= full_adder_struct_nbit:adder.o_S[5]
o_S[6] <= full_adder_struct_nbit:adder.o_S[6]
o_S[7] <= full_adder_struct_nbit:adder.o_S[7]
o_S[8] <= full_adder_struct_nbit:adder.o_S[8]
o_S[9] <= full_adder_struct_nbit:adder.o_S[9]
o_S[10] <= full_adder_struct_nbit:adder.o_S[10]
o_S[11] <= full_adder_struct_nbit:adder.o_S[11]
o_S[12] <= full_adder_struct_nbit:adder.o_S[12]
o_S[13] <= full_adder_struct_nbit:adder.o_S[13]
o_S[14] <= full_adder_struct_nbit:adder.o_S[14]
o_S[15] <= full_adder_struct_nbit:adder.o_S[15]
o_S[16] <= full_adder_struct_nbit:adder.o_S[16]
o_S[17] <= full_adder_struct_nbit:adder.o_S[17]
o_S[18] <= full_adder_struct_nbit:adder.o_S[18]
o_S[19] <= full_adder_struct_nbit:adder.o_S[19]
o_S[20] <= full_adder_struct_nbit:adder.o_S[20]
o_S[21] <= full_adder_struct_nbit:adder.o_S[21]
o_S[22] <= full_adder_struct_nbit:adder.o_S[22]
o_S[23] <= full_adder_struct_nbit:adder.o_S[23]
o_S[24] <= full_adder_struct_nbit:adder.o_S[24]
o_S[25] <= full_adder_struct_nbit:adder.o_S[25]
o_S[26] <= full_adder_struct_nbit:adder.o_S[26]
o_S[27] <= full_adder_struct_nbit:adder.o_S[27]
o_S[28] <= full_adder_struct_nbit:adder.o_S[28]
o_S[29] <= full_adder_struct_nbit:adder.o_S[29]
o_S[30] <= full_adder_struct_nbit:adder.o_S[30]
o_S[31] <= full_adder_struct_nbit:adder.o_S[31]


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|ones_comp_structural:inv_b
i_Bits[0] => inv_MS:GENFOR:0:inv_i.i_A
i_Bits[1] => inv_MS:GENFOR:1:inv_i.i_A
i_Bits[2] => inv_MS:GENFOR:2:inv_i.i_A
i_Bits[3] => inv_MS:GENFOR:3:inv_i.i_A
i_Bits[4] => inv_MS:GENFOR:4:inv_i.i_A
i_Bits[5] => inv_MS:GENFOR:5:inv_i.i_A
i_Bits[6] => inv_MS:GENFOR:6:inv_i.i_A
i_Bits[7] => inv_MS:GENFOR:7:inv_i.i_A
i_Bits[8] => inv_MS:GENFOR:8:inv_i.i_A
i_Bits[9] => inv_MS:GENFOR:9:inv_i.i_A
i_Bits[10] => inv_MS:GENFOR:10:inv_i.i_A
i_Bits[11] => inv_MS:GENFOR:11:inv_i.i_A
i_Bits[12] => inv_MS:GENFOR:12:inv_i.i_A
i_Bits[13] => inv_MS:GENFOR:13:inv_i.i_A
i_Bits[14] => inv_MS:GENFOR:14:inv_i.i_A
i_Bits[15] => inv_MS:GENFOR:15:inv_i.i_A
i_Bits[16] => inv_MS:GENFOR:16:inv_i.i_A
i_Bits[17] => inv_MS:GENFOR:17:inv_i.i_A
i_Bits[18] => inv_MS:GENFOR:18:inv_i.i_A
i_Bits[19] => inv_MS:GENFOR:19:inv_i.i_A
i_Bits[20] => inv_MS:GENFOR:20:inv_i.i_A
i_Bits[21] => inv_MS:GENFOR:21:inv_i.i_A
i_Bits[22] => inv_MS:GENFOR:22:inv_i.i_A
i_Bits[23] => inv_MS:GENFOR:23:inv_i.i_A
i_Bits[24] => inv_MS:GENFOR:24:inv_i.i_A
i_Bits[25] => inv_MS:GENFOR:25:inv_i.i_A
i_Bits[26] => inv_MS:GENFOR:26:inv_i.i_A
i_Bits[27] => inv_MS:GENFOR:27:inv_i.i_A
i_Bits[28] => inv_MS:GENFOR:28:inv_i.i_A
i_Bits[29] => inv_MS:GENFOR:29:inv_i.i_A
i_Bits[30] => inv_MS:GENFOR:30:inv_i.i_A
i_Bits[31] => inv_MS:GENFOR:31:inv_i.i_A
o_OnesComp[0] <= inv_MS:GENFOR:0:inv_i.o_F
o_OnesComp[1] <= inv_MS:GENFOR:1:inv_i.o_F
o_OnesComp[2] <= inv_MS:GENFOR:2:inv_i.o_F
o_OnesComp[3] <= inv_MS:GENFOR:3:inv_i.o_F
o_OnesComp[4] <= inv_MS:GENFOR:4:inv_i.o_F
o_OnesComp[5] <= inv_MS:GENFOR:5:inv_i.o_F
o_OnesComp[6] <= inv_MS:GENFOR:6:inv_i.o_F
o_OnesComp[7] <= inv_MS:GENFOR:7:inv_i.o_F
o_OnesComp[8] <= inv_MS:GENFOR:8:inv_i.o_F
o_OnesComp[9] <= inv_MS:GENFOR:9:inv_i.o_F
o_OnesComp[10] <= inv_MS:GENFOR:10:inv_i.o_F
o_OnesComp[11] <= inv_MS:GENFOR:11:inv_i.o_F
o_OnesComp[12] <= inv_MS:GENFOR:12:inv_i.o_F
o_OnesComp[13] <= inv_MS:GENFOR:13:inv_i.o_F
o_OnesComp[14] <= inv_MS:GENFOR:14:inv_i.o_F
o_OnesComp[15] <= inv_MS:GENFOR:15:inv_i.o_F
o_OnesComp[16] <= inv_MS:GENFOR:16:inv_i.o_F
o_OnesComp[17] <= inv_MS:GENFOR:17:inv_i.o_F
o_OnesComp[18] <= inv_MS:GENFOR:18:inv_i.o_F
o_OnesComp[19] <= inv_MS:GENFOR:19:inv_i.o_F
o_OnesComp[20] <= inv_MS:GENFOR:20:inv_i.o_F
o_OnesComp[21] <= inv_MS:GENFOR:21:inv_i.o_F
o_OnesComp[22] <= inv_MS:GENFOR:22:inv_i.o_F
o_OnesComp[23] <= inv_MS:GENFOR:23:inv_i.o_F
o_OnesComp[24] <= inv_MS:GENFOR:24:inv_i.o_F
o_OnesComp[25] <= inv_MS:GENFOR:25:inv_i.o_F
o_OnesComp[26] <= inv_MS:GENFOR:26:inv_i.o_F
o_OnesComp[27] <= inv_MS:GENFOR:27:inv_i.o_F
o_OnesComp[28] <= inv_MS:GENFOR:28:inv_i.o_F
o_OnesComp[29] <= inv_MS:GENFOR:29:inv_i.o_F
o_OnesComp[30] <= inv_MS:GENFOR:30:inv_i.o_F
o_OnesComp[31] <= inv_MS:GENFOR:31:inv_i.o_F


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|ones_comp_structural:inv_b|inv_MS:\GENFOR:0:inv_i
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|ones_comp_structural:inv_b|inv_MS:\GENFOR:1:inv_i
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|ones_comp_structural:inv_b|inv_MS:\GENFOR:2:inv_i
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|ones_comp_structural:inv_b|inv_MS:\GENFOR:3:inv_i
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|ones_comp_structural:inv_b|inv_MS:\GENFOR:4:inv_i
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|ones_comp_structural:inv_b|inv_MS:\GENFOR:5:inv_i
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|ones_comp_structural:inv_b|inv_MS:\GENFOR:6:inv_i
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|ones_comp_structural:inv_b|inv_MS:\GENFOR:7:inv_i
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|ones_comp_structural:inv_b|inv_MS:\GENFOR:8:inv_i
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|ones_comp_structural:inv_b|inv_MS:\GENFOR:9:inv_i
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|ones_comp_structural:inv_b|inv_MS:\GENFOR:10:inv_i
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|ones_comp_structural:inv_b|inv_MS:\GENFOR:11:inv_i
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|ones_comp_structural:inv_b|inv_MS:\GENFOR:12:inv_i
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|ones_comp_structural:inv_b|inv_MS:\GENFOR:13:inv_i
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|ones_comp_structural:inv_b|inv_MS:\GENFOR:14:inv_i
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|ones_comp_structural:inv_b|inv_MS:\GENFOR:15:inv_i
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|ones_comp_structural:inv_b|inv_MS:\GENFOR:16:inv_i
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|ones_comp_structural:inv_b|inv_MS:\GENFOR:17:inv_i
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|ones_comp_structural:inv_b|inv_MS:\GENFOR:18:inv_i
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|ones_comp_structural:inv_b|inv_MS:\GENFOR:19:inv_i
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|ones_comp_structural:inv_b|inv_MS:\GENFOR:20:inv_i
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|ones_comp_structural:inv_b|inv_MS:\GENFOR:21:inv_i
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|ones_comp_structural:inv_b|inv_MS:\GENFOR:22:inv_i
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|ones_comp_structural:inv_b|inv_MS:\GENFOR:23:inv_i
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|ones_comp_structural:inv_b|inv_MS:\GENFOR:24:inv_i
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|ones_comp_structural:inv_b|inv_MS:\GENFOR:25:inv_i
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|ones_comp_structural:inv_b|inv_MS:\GENFOR:26:inv_i
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|ones_comp_structural:inv_b|inv_MS:\GENFOR:27:inv_i
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|ones_comp_structural:inv_b|inv_MS:\GENFOR:28:inv_i
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|ones_comp_structural:inv_b|inv_MS:\GENFOR:29:inv_i
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|ones_comp_structural:inv_b|inv_MS:\GENFOR:30:inv_i
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|ones_comp_structural:inv_b|inv_MS:\GENFOR:31:inv_i
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b
i_A[0] => xor2_MS:GENFOR:0:ab_xor.i_A
i_A[0] => and2_MS:GENFOR:0:ab_and.i_A
i_A[1] => xor2_MS:GENFOR:1:ab_xor.i_A
i_A[1] => and2_MS:GENFOR:1:ab_and.i_A
i_A[2] => xor2_MS:GENFOR:2:ab_xor.i_A
i_A[2] => and2_MS:GENFOR:2:ab_and.i_A
i_A[3] => xor2_MS:GENFOR:3:ab_xor.i_A
i_A[3] => and2_MS:GENFOR:3:ab_and.i_A
i_A[4] => xor2_MS:GENFOR:4:ab_xor.i_A
i_A[4] => and2_MS:GENFOR:4:ab_and.i_A
i_A[5] => xor2_MS:GENFOR:5:ab_xor.i_A
i_A[5] => and2_MS:GENFOR:5:ab_and.i_A
i_A[6] => xor2_MS:GENFOR:6:ab_xor.i_A
i_A[6] => and2_MS:GENFOR:6:ab_and.i_A
i_A[7] => xor2_MS:GENFOR:7:ab_xor.i_A
i_A[7] => and2_MS:GENFOR:7:ab_and.i_A
i_A[8] => xor2_MS:GENFOR:8:ab_xor.i_A
i_A[8] => and2_MS:GENFOR:8:ab_and.i_A
i_A[9] => xor2_MS:GENFOR:9:ab_xor.i_A
i_A[9] => and2_MS:GENFOR:9:ab_and.i_A
i_A[10] => xor2_MS:GENFOR:10:ab_xor.i_A
i_A[10] => and2_MS:GENFOR:10:ab_and.i_A
i_A[11] => xor2_MS:GENFOR:11:ab_xor.i_A
i_A[11] => and2_MS:GENFOR:11:ab_and.i_A
i_A[12] => xor2_MS:GENFOR:12:ab_xor.i_A
i_A[12] => and2_MS:GENFOR:12:ab_and.i_A
i_A[13] => xor2_MS:GENFOR:13:ab_xor.i_A
i_A[13] => and2_MS:GENFOR:13:ab_and.i_A
i_A[14] => xor2_MS:GENFOR:14:ab_xor.i_A
i_A[14] => and2_MS:GENFOR:14:ab_and.i_A
i_A[15] => xor2_MS:GENFOR:15:ab_xor.i_A
i_A[15] => and2_MS:GENFOR:15:ab_and.i_A
i_A[16] => xor2_MS:GENFOR:16:ab_xor.i_A
i_A[16] => and2_MS:GENFOR:16:ab_and.i_A
i_A[17] => xor2_MS:GENFOR:17:ab_xor.i_A
i_A[17] => and2_MS:GENFOR:17:ab_and.i_A
i_A[18] => xor2_MS:GENFOR:18:ab_xor.i_A
i_A[18] => and2_MS:GENFOR:18:ab_and.i_A
i_A[19] => xor2_MS:GENFOR:19:ab_xor.i_A
i_A[19] => and2_MS:GENFOR:19:ab_and.i_A
i_A[20] => xor2_MS:GENFOR:20:ab_xor.i_A
i_A[20] => and2_MS:GENFOR:20:ab_and.i_A
i_A[21] => xor2_MS:GENFOR:21:ab_xor.i_A
i_A[21] => and2_MS:GENFOR:21:ab_and.i_A
i_A[22] => xor2_MS:GENFOR:22:ab_xor.i_A
i_A[22] => and2_MS:GENFOR:22:ab_and.i_A
i_A[23] => xor2_MS:GENFOR:23:ab_xor.i_A
i_A[23] => and2_MS:GENFOR:23:ab_and.i_A
i_A[24] => xor2_MS:GENFOR:24:ab_xor.i_A
i_A[24] => and2_MS:GENFOR:24:ab_and.i_A
i_A[25] => xor2_MS:GENFOR:25:ab_xor.i_A
i_A[25] => and2_MS:GENFOR:25:ab_and.i_A
i_A[26] => xor2_MS:GENFOR:26:ab_xor.i_A
i_A[26] => and2_MS:GENFOR:26:ab_and.i_A
i_A[27] => xor2_MS:GENFOR:27:ab_xor.i_A
i_A[27] => and2_MS:GENFOR:27:ab_and.i_A
i_A[28] => xor2_MS:GENFOR:28:ab_xor.i_A
i_A[28] => and2_MS:GENFOR:28:ab_and.i_A
i_A[29] => xor2_MS:GENFOR:29:ab_xor.i_A
i_A[29] => and2_MS:GENFOR:29:ab_and.i_A
i_A[30] => xor2_MS:GENFOR:30:ab_xor.i_A
i_A[30] => and2_MS:GENFOR:30:ab_and.i_A
i_A[31] => xor2_MS:GENFOR:31:ab_xor.i_A
i_A[31] => and2_MS:GENFOR:31:ab_and.i_A
i_B[0] => xor2_MS:GENFOR:0:ab_xor.i_B
i_B[0] => and2_MS:GENFOR:0:ab_and.i_B
i_B[1] => xor2_MS:GENFOR:1:ab_xor.i_B
i_B[1] => and2_MS:GENFOR:1:ab_and.i_B
i_B[2] => xor2_MS:GENFOR:2:ab_xor.i_B
i_B[2] => and2_MS:GENFOR:2:ab_and.i_B
i_B[3] => xor2_MS:GENFOR:3:ab_xor.i_B
i_B[3] => and2_MS:GENFOR:3:ab_and.i_B
i_B[4] => xor2_MS:GENFOR:4:ab_xor.i_B
i_B[4] => and2_MS:GENFOR:4:ab_and.i_B
i_B[5] => xor2_MS:GENFOR:5:ab_xor.i_B
i_B[5] => and2_MS:GENFOR:5:ab_and.i_B
i_B[6] => xor2_MS:GENFOR:6:ab_xor.i_B
i_B[6] => and2_MS:GENFOR:6:ab_and.i_B
i_B[7] => xor2_MS:GENFOR:7:ab_xor.i_B
i_B[7] => and2_MS:GENFOR:7:ab_and.i_B
i_B[8] => xor2_MS:GENFOR:8:ab_xor.i_B
i_B[8] => and2_MS:GENFOR:8:ab_and.i_B
i_B[9] => xor2_MS:GENFOR:9:ab_xor.i_B
i_B[9] => and2_MS:GENFOR:9:ab_and.i_B
i_B[10] => xor2_MS:GENFOR:10:ab_xor.i_B
i_B[10] => and2_MS:GENFOR:10:ab_and.i_B
i_B[11] => xor2_MS:GENFOR:11:ab_xor.i_B
i_B[11] => and2_MS:GENFOR:11:ab_and.i_B
i_B[12] => xor2_MS:GENFOR:12:ab_xor.i_B
i_B[12] => and2_MS:GENFOR:12:ab_and.i_B
i_B[13] => xor2_MS:GENFOR:13:ab_xor.i_B
i_B[13] => and2_MS:GENFOR:13:ab_and.i_B
i_B[14] => xor2_MS:GENFOR:14:ab_xor.i_B
i_B[14] => and2_MS:GENFOR:14:ab_and.i_B
i_B[15] => xor2_MS:GENFOR:15:ab_xor.i_B
i_B[15] => and2_MS:GENFOR:15:ab_and.i_B
i_B[16] => xor2_MS:GENFOR:16:ab_xor.i_B
i_B[16] => and2_MS:GENFOR:16:ab_and.i_B
i_B[17] => xor2_MS:GENFOR:17:ab_xor.i_B
i_B[17] => and2_MS:GENFOR:17:ab_and.i_B
i_B[18] => xor2_MS:GENFOR:18:ab_xor.i_B
i_B[18] => and2_MS:GENFOR:18:ab_and.i_B
i_B[19] => xor2_MS:GENFOR:19:ab_xor.i_B
i_B[19] => and2_MS:GENFOR:19:ab_and.i_B
i_B[20] => xor2_MS:GENFOR:20:ab_xor.i_B
i_B[20] => and2_MS:GENFOR:20:ab_and.i_B
i_B[21] => xor2_MS:GENFOR:21:ab_xor.i_B
i_B[21] => and2_MS:GENFOR:21:ab_and.i_B
i_B[22] => xor2_MS:GENFOR:22:ab_xor.i_B
i_B[22] => and2_MS:GENFOR:22:ab_and.i_B
i_B[23] => xor2_MS:GENFOR:23:ab_xor.i_B
i_B[23] => and2_MS:GENFOR:23:ab_and.i_B
i_B[24] => xor2_MS:GENFOR:24:ab_xor.i_B
i_B[24] => and2_MS:GENFOR:24:ab_and.i_B
i_B[25] => xor2_MS:GENFOR:25:ab_xor.i_B
i_B[25] => and2_MS:GENFOR:25:ab_and.i_B
i_B[26] => xor2_MS:GENFOR:26:ab_xor.i_B
i_B[26] => and2_MS:GENFOR:26:ab_and.i_B
i_B[27] => xor2_MS:GENFOR:27:ab_xor.i_B
i_B[27] => and2_MS:GENFOR:27:ab_and.i_B
i_B[28] => xor2_MS:GENFOR:28:ab_xor.i_B
i_B[28] => and2_MS:GENFOR:28:ab_and.i_B
i_B[29] => xor2_MS:GENFOR:29:ab_xor.i_B
i_B[29] => and2_MS:GENFOR:29:ab_and.i_B
i_B[30] => xor2_MS:GENFOR:30:ab_xor.i_B
i_B[30] => and2_MS:GENFOR:30:ab_and.i_B
i_B[31] => xor2_MS:GENFOR:31:ab_xor.i_B
i_B[31] => and2_MS:GENFOR:31:ab_and.i_B
i_Cin => and2_MS:GENFOR:0:nextand.i_B
i_Cin => xor2_MS:GENFOR:0:xor_fin.i_B
o_Cout <= or2_MS:GENFOR:31:or_fin.o_F
o_S[0] <= xor2_MS:GENFOR:0:xor_fin.o_F
o_S[1] <= xor2_MS:GENFOR:1:xor_fin.o_F
o_S[2] <= xor2_MS:GENFOR:2:xor_fin.o_F
o_S[3] <= xor2_MS:GENFOR:3:xor_fin.o_F
o_S[4] <= xor2_MS:GENFOR:4:xor_fin.o_F
o_S[5] <= xor2_MS:GENFOR:5:xor_fin.o_F
o_S[6] <= xor2_MS:GENFOR:6:xor_fin.o_F
o_S[7] <= xor2_MS:GENFOR:7:xor_fin.o_F
o_S[8] <= xor2_MS:GENFOR:8:xor_fin.o_F
o_S[9] <= xor2_MS:GENFOR:9:xor_fin.o_F
o_S[10] <= xor2_MS:GENFOR:10:xor_fin.o_F
o_S[11] <= xor2_MS:GENFOR:11:xor_fin.o_F
o_S[12] <= xor2_MS:GENFOR:12:xor_fin.o_F
o_S[13] <= xor2_MS:GENFOR:13:xor_fin.o_F
o_S[14] <= xor2_MS:GENFOR:14:xor_fin.o_F
o_S[15] <= xor2_MS:GENFOR:15:xor_fin.o_F
o_S[16] <= xor2_MS:GENFOR:16:xor_fin.o_F
o_S[17] <= xor2_MS:GENFOR:17:xor_fin.o_F
o_S[18] <= xor2_MS:GENFOR:18:xor_fin.o_F
o_S[19] <= xor2_MS:GENFOR:19:xor_fin.o_F
o_S[20] <= xor2_MS:GENFOR:20:xor_fin.o_F
o_S[21] <= xor2_MS:GENFOR:21:xor_fin.o_F
o_S[22] <= xor2_MS:GENFOR:22:xor_fin.o_F
o_S[23] <= xor2_MS:GENFOR:23:xor_fin.o_F
o_S[24] <= xor2_MS:GENFOR:24:xor_fin.o_F
o_S[25] <= xor2_MS:GENFOR:25:xor_fin.o_F
o_S[26] <= xor2_MS:GENFOR:26:xor_fin.o_F
o_S[27] <= xor2_MS:GENFOR:27:xor_fin.o_F
o_S[28] <= xor2_MS:GENFOR:28:xor_fin.o_F
o_S[29] <= xor2_MS:GENFOR:29:xor_fin.o_F
o_S[30] <= xor2_MS:GENFOR:30:xor_fin.o_F
o_S[31] <= xor2_MS:GENFOR:31:xor_fin.o_F


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:0:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:0:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:0:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|or2_MS:\GENFOR:0:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:0:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:1:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:1:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:1:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|or2_MS:\GENFOR:1:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:1:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:2:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:2:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:2:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|or2_MS:\GENFOR:2:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:2:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:3:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:3:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:3:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|or2_MS:\GENFOR:3:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:3:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:4:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:4:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:4:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|or2_MS:\GENFOR:4:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:4:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:5:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:5:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:5:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|or2_MS:\GENFOR:5:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:5:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:6:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:6:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:6:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|or2_MS:\GENFOR:6:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:6:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:7:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:7:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:7:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|or2_MS:\GENFOR:7:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:7:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:8:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:8:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:8:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|or2_MS:\GENFOR:8:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:8:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:9:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:9:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:9:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|or2_MS:\GENFOR:9:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:9:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:10:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:10:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:10:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|or2_MS:\GENFOR:10:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:10:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:11:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:11:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:11:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|or2_MS:\GENFOR:11:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:11:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:12:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:12:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:12:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|or2_MS:\GENFOR:12:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:12:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:13:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:13:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:13:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|or2_MS:\GENFOR:13:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:13:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:14:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:14:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:14:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|or2_MS:\GENFOR:14:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:14:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:15:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:15:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:15:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|or2_MS:\GENFOR:15:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:15:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:16:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:16:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:16:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|or2_MS:\GENFOR:16:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:16:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:17:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:17:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:17:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|or2_MS:\GENFOR:17:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:17:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:18:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:18:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:18:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|or2_MS:\GENFOR:18:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:18:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:19:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:19:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:19:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|or2_MS:\GENFOR:19:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:19:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:20:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:20:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:20:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|or2_MS:\GENFOR:20:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:20:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:21:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:21:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:21:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|or2_MS:\GENFOR:21:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:21:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:22:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:22:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:22:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|or2_MS:\GENFOR:22:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:22:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:23:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:23:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:23:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|or2_MS:\GENFOR:23:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:23:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:24:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:24:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:24:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|or2_MS:\GENFOR:24:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:24:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:25:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:25:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:25:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|or2_MS:\GENFOR:25:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:25:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:26:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:26:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:26:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|or2_MS:\GENFOR:26:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:26:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:27:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:27:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:27:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|or2_MS:\GENFOR:27:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:27:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:28:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:28:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:28:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|or2_MS:\GENFOR:28:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:28:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:29:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:29:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:29:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|or2_MS:\GENFOR:29:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:29:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:30:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:30:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:30:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|or2_MS:\GENFOR:30:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:30:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:31:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:31:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|and2_MS:\GENFOR:31:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|or2_MS:\GENFOR:31:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:add1_inv_b|xor2_MS:\GENFOR:31:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel
i_X[0] => and2_MS:GENFOR:0:and_notsel_x.i_B
i_X[1] => and2_MS:GENFOR:1:and_notsel_x.i_B
i_X[2] => and2_MS:GENFOR:2:and_notsel_x.i_B
i_X[3] => and2_MS:GENFOR:3:and_notsel_x.i_B
i_X[4] => and2_MS:GENFOR:4:and_notsel_x.i_B
i_X[5] => and2_MS:GENFOR:5:and_notsel_x.i_B
i_X[6] => and2_MS:GENFOR:6:and_notsel_x.i_B
i_X[7] => and2_MS:GENFOR:7:and_notsel_x.i_B
i_X[8] => and2_MS:GENFOR:8:and_notsel_x.i_B
i_X[9] => and2_MS:GENFOR:9:and_notsel_x.i_B
i_X[10] => and2_MS:GENFOR:10:and_notsel_x.i_B
i_X[11] => and2_MS:GENFOR:11:and_notsel_x.i_B
i_X[12] => and2_MS:GENFOR:12:and_notsel_x.i_B
i_X[13] => and2_MS:GENFOR:13:and_notsel_x.i_B
i_X[14] => and2_MS:GENFOR:14:and_notsel_x.i_B
i_X[15] => and2_MS:GENFOR:15:and_notsel_x.i_B
i_X[16] => and2_MS:GENFOR:16:and_notsel_x.i_B
i_X[17] => and2_MS:GENFOR:17:and_notsel_x.i_B
i_X[18] => and2_MS:GENFOR:18:and_notsel_x.i_B
i_X[19] => and2_MS:GENFOR:19:and_notsel_x.i_B
i_X[20] => and2_MS:GENFOR:20:and_notsel_x.i_B
i_X[21] => and2_MS:GENFOR:21:and_notsel_x.i_B
i_X[22] => and2_MS:GENFOR:22:and_notsel_x.i_B
i_X[23] => and2_MS:GENFOR:23:and_notsel_x.i_B
i_X[24] => and2_MS:GENFOR:24:and_notsel_x.i_B
i_X[25] => and2_MS:GENFOR:25:and_notsel_x.i_B
i_X[26] => and2_MS:GENFOR:26:and_notsel_x.i_B
i_X[27] => and2_MS:GENFOR:27:and_notsel_x.i_B
i_X[28] => and2_MS:GENFOR:28:and_notsel_x.i_B
i_X[29] => and2_MS:GENFOR:29:and_notsel_x.i_B
i_X[30] => and2_MS:GENFOR:30:and_notsel_x.i_B
i_X[31] => and2_MS:GENFOR:31:and_notsel_x.i_B
i_Y[0] => and2_MS:GENFOR:0:and_sel_y.i_B
i_Y[1] => and2_MS:GENFOR:1:and_sel_y.i_B
i_Y[2] => and2_MS:GENFOR:2:and_sel_y.i_B
i_Y[3] => and2_MS:GENFOR:3:and_sel_y.i_B
i_Y[4] => and2_MS:GENFOR:4:and_sel_y.i_B
i_Y[5] => and2_MS:GENFOR:5:and_sel_y.i_B
i_Y[6] => and2_MS:GENFOR:6:and_sel_y.i_B
i_Y[7] => and2_MS:GENFOR:7:and_sel_y.i_B
i_Y[8] => and2_MS:GENFOR:8:and_sel_y.i_B
i_Y[9] => and2_MS:GENFOR:9:and_sel_y.i_B
i_Y[10] => and2_MS:GENFOR:10:and_sel_y.i_B
i_Y[11] => and2_MS:GENFOR:11:and_sel_y.i_B
i_Y[12] => and2_MS:GENFOR:12:and_sel_y.i_B
i_Y[13] => and2_MS:GENFOR:13:and_sel_y.i_B
i_Y[14] => and2_MS:GENFOR:14:and_sel_y.i_B
i_Y[15] => and2_MS:GENFOR:15:and_sel_y.i_B
i_Y[16] => and2_MS:GENFOR:16:and_sel_y.i_B
i_Y[17] => and2_MS:GENFOR:17:and_sel_y.i_B
i_Y[18] => and2_MS:GENFOR:18:and_sel_y.i_B
i_Y[19] => and2_MS:GENFOR:19:and_sel_y.i_B
i_Y[20] => and2_MS:GENFOR:20:and_sel_y.i_B
i_Y[21] => and2_MS:GENFOR:21:and_sel_y.i_B
i_Y[22] => and2_MS:GENFOR:22:and_sel_y.i_B
i_Y[23] => and2_MS:GENFOR:23:and_sel_y.i_B
i_Y[24] => and2_MS:GENFOR:24:and_sel_y.i_B
i_Y[25] => and2_MS:GENFOR:25:and_sel_y.i_B
i_Y[26] => and2_MS:GENFOR:26:and_sel_y.i_B
i_Y[27] => and2_MS:GENFOR:27:and_sel_y.i_B
i_Y[28] => and2_MS:GENFOR:28:and_sel_y.i_B
i_Y[29] => and2_MS:GENFOR:29:and_sel_y.i_B
i_Y[30] => and2_MS:GENFOR:30:and_sel_y.i_B
i_Y[31] => and2_MS:GENFOR:31:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:GENFOR:0:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:1:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:2:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:3:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:4:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:5:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:6:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:7:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:8:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:9:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:10:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:11:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:12:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:13:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:14:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:15:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:16:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:17:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:18:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:19:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:20:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:21:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:22:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:23:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:24:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:25:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:26:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:27:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:28:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:29:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:30:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:31:and_sel_y.i_A
o_OUT[0] <= or2_MS:GENFOR:0:or_xysel.o_F
o_OUT[1] <= or2_MS:GENFOR:1:or_xysel.o_F
o_OUT[2] <= or2_MS:GENFOR:2:or_xysel.o_F
o_OUT[3] <= or2_MS:GENFOR:3:or_xysel.o_F
o_OUT[4] <= or2_MS:GENFOR:4:or_xysel.o_F
o_OUT[5] <= or2_MS:GENFOR:5:or_xysel.o_F
o_OUT[6] <= or2_MS:GENFOR:6:or_xysel.o_F
o_OUT[7] <= or2_MS:GENFOR:7:or_xysel.o_F
o_OUT[8] <= or2_MS:GENFOR:8:or_xysel.o_F
o_OUT[9] <= or2_MS:GENFOR:9:or_xysel.o_F
o_OUT[10] <= or2_MS:GENFOR:10:or_xysel.o_F
o_OUT[11] <= or2_MS:GENFOR:11:or_xysel.o_F
o_OUT[12] <= or2_MS:GENFOR:12:or_xysel.o_F
o_OUT[13] <= or2_MS:GENFOR:13:or_xysel.o_F
o_OUT[14] <= or2_MS:GENFOR:14:or_xysel.o_F
o_OUT[15] <= or2_MS:GENFOR:15:or_xysel.o_F
o_OUT[16] <= or2_MS:GENFOR:16:or_xysel.o_F
o_OUT[17] <= or2_MS:GENFOR:17:or_xysel.o_F
o_OUT[18] <= or2_MS:GENFOR:18:or_xysel.o_F
o_OUT[19] <= or2_MS:GENFOR:19:or_xysel.o_F
o_OUT[20] <= or2_MS:GENFOR:20:or_xysel.o_F
o_OUT[21] <= or2_MS:GENFOR:21:or_xysel.o_F
o_OUT[22] <= or2_MS:GENFOR:22:or_xysel.o_F
o_OUT[23] <= or2_MS:GENFOR:23:or_xysel.o_F
o_OUT[24] <= or2_MS:GENFOR:24:or_xysel.o_F
o_OUT[25] <= or2_MS:GENFOR:25:or_xysel.o_F
o_OUT[26] <= or2_MS:GENFOR:26:or_xysel.o_F
o_OUT[27] <= or2_MS:GENFOR:27:or_xysel.o_F
o_OUT[28] <= or2_MS:GENFOR:28:or_xysel.o_F
o_OUT[29] <= or2_MS:GENFOR:29:or_xysel.o_F
o_OUT[30] <= or2_MS:GENFOR:30:or_xysel.o_F
o_OUT[31] <= or2_MS:GENFOR:31:or_xysel.o_F


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:0:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:0:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|or2_MS:\GENFOR:0:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:1:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:1:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|or2_MS:\GENFOR:1:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:2:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:2:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|or2_MS:\GENFOR:2:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:3:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:3:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|or2_MS:\GENFOR:3:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:4:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:4:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|or2_MS:\GENFOR:4:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:5:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:5:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|or2_MS:\GENFOR:5:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:6:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:6:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|or2_MS:\GENFOR:6:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:7:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:7:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|or2_MS:\GENFOR:7:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:8:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:8:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|or2_MS:\GENFOR:8:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:9:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:9:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|or2_MS:\GENFOR:9:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:10:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:10:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|or2_MS:\GENFOR:10:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:11:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:11:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|or2_MS:\GENFOR:11:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:12:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:12:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|or2_MS:\GENFOR:12:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:13:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:13:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|or2_MS:\GENFOR:13:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:14:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:14:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|or2_MS:\GENFOR:14:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:15:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:15:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|or2_MS:\GENFOR:15:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:16:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:16:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|or2_MS:\GENFOR:16:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:17:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:17:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|or2_MS:\GENFOR:17:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:18:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:18:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|or2_MS:\GENFOR:18:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:19:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:19:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|or2_MS:\GENFOR:19:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:20:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:20:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|or2_MS:\GENFOR:20:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:21:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:21:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|or2_MS:\GENFOR:21:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:22:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:22:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|or2_MS:\GENFOR:22:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:23:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:23:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|or2_MS:\GENFOR:23:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:24:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:24:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|or2_MS:\GENFOR:24:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:25:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:25:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|or2_MS:\GENFOR:25:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:26:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:26:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|or2_MS:\GENFOR:26:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:27:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:27:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|or2_MS:\GENFOR:27:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:28:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:28:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|or2_MS:\GENFOR:28:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:29:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:29:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|or2_MS:\GENFOR:29:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:30:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:30:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|or2_MS:\GENFOR:30:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:31:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|and2_MS:\GENFOR:31:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|mux_2_1_struct:mux_sel|or2_MS:\GENFOR:31:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder
i_A[0] => xor2_MS:GENFOR:0:ab_xor.i_A
i_A[0] => and2_MS:GENFOR:0:ab_and.i_A
i_A[1] => xor2_MS:GENFOR:1:ab_xor.i_A
i_A[1] => and2_MS:GENFOR:1:ab_and.i_A
i_A[2] => xor2_MS:GENFOR:2:ab_xor.i_A
i_A[2] => and2_MS:GENFOR:2:ab_and.i_A
i_A[3] => xor2_MS:GENFOR:3:ab_xor.i_A
i_A[3] => and2_MS:GENFOR:3:ab_and.i_A
i_A[4] => xor2_MS:GENFOR:4:ab_xor.i_A
i_A[4] => and2_MS:GENFOR:4:ab_and.i_A
i_A[5] => xor2_MS:GENFOR:5:ab_xor.i_A
i_A[5] => and2_MS:GENFOR:5:ab_and.i_A
i_A[6] => xor2_MS:GENFOR:6:ab_xor.i_A
i_A[6] => and2_MS:GENFOR:6:ab_and.i_A
i_A[7] => xor2_MS:GENFOR:7:ab_xor.i_A
i_A[7] => and2_MS:GENFOR:7:ab_and.i_A
i_A[8] => xor2_MS:GENFOR:8:ab_xor.i_A
i_A[8] => and2_MS:GENFOR:8:ab_and.i_A
i_A[9] => xor2_MS:GENFOR:9:ab_xor.i_A
i_A[9] => and2_MS:GENFOR:9:ab_and.i_A
i_A[10] => xor2_MS:GENFOR:10:ab_xor.i_A
i_A[10] => and2_MS:GENFOR:10:ab_and.i_A
i_A[11] => xor2_MS:GENFOR:11:ab_xor.i_A
i_A[11] => and2_MS:GENFOR:11:ab_and.i_A
i_A[12] => xor2_MS:GENFOR:12:ab_xor.i_A
i_A[12] => and2_MS:GENFOR:12:ab_and.i_A
i_A[13] => xor2_MS:GENFOR:13:ab_xor.i_A
i_A[13] => and2_MS:GENFOR:13:ab_and.i_A
i_A[14] => xor2_MS:GENFOR:14:ab_xor.i_A
i_A[14] => and2_MS:GENFOR:14:ab_and.i_A
i_A[15] => xor2_MS:GENFOR:15:ab_xor.i_A
i_A[15] => and2_MS:GENFOR:15:ab_and.i_A
i_A[16] => xor2_MS:GENFOR:16:ab_xor.i_A
i_A[16] => and2_MS:GENFOR:16:ab_and.i_A
i_A[17] => xor2_MS:GENFOR:17:ab_xor.i_A
i_A[17] => and2_MS:GENFOR:17:ab_and.i_A
i_A[18] => xor2_MS:GENFOR:18:ab_xor.i_A
i_A[18] => and2_MS:GENFOR:18:ab_and.i_A
i_A[19] => xor2_MS:GENFOR:19:ab_xor.i_A
i_A[19] => and2_MS:GENFOR:19:ab_and.i_A
i_A[20] => xor2_MS:GENFOR:20:ab_xor.i_A
i_A[20] => and2_MS:GENFOR:20:ab_and.i_A
i_A[21] => xor2_MS:GENFOR:21:ab_xor.i_A
i_A[21] => and2_MS:GENFOR:21:ab_and.i_A
i_A[22] => xor2_MS:GENFOR:22:ab_xor.i_A
i_A[22] => and2_MS:GENFOR:22:ab_and.i_A
i_A[23] => xor2_MS:GENFOR:23:ab_xor.i_A
i_A[23] => and2_MS:GENFOR:23:ab_and.i_A
i_A[24] => xor2_MS:GENFOR:24:ab_xor.i_A
i_A[24] => and2_MS:GENFOR:24:ab_and.i_A
i_A[25] => xor2_MS:GENFOR:25:ab_xor.i_A
i_A[25] => and2_MS:GENFOR:25:ab_and.i_A
i_A[26] => xor2_MS:GENFOR:26:ab_xor.i_A
i_A[26] => and2_MS:GENFOR:26:ab_and.i_A
i_A[27] => xor2_MS:GENFOR:27:ab_xor.i_A
i_A[27] => and2_MS:GENFOR:27:ab_and.i_A
i_A[28] => xor2_MS:GENFOR:28:ab_xor.i_A
i_A[28] => and2_MS:GENFOR:28:ab_and.i_A
i_A[29] => xor2_MS:GENFOR:29:ab_xor.i_A
i_A[29] => and2_MS:GENFOR:29:ab_and.i_A
i_A[30] => xor2_MS:GENFOR:30:ab_xor.i_A
i_A[30] => and2_MS:GENFOR:30:ab_and.i_A
i_A[31] => xor2_MS:GENFOR:31:ab_xor.i_A
i_A[31] => and2_MS:GENFOR:31:ab_and.i_A
i_B[0] => xor2_MS:GENFOR:0:ab_xor.i_B
i_B[0] => and2_MS:GENFOR:0:ab_and.i_B
i_B[1] => xor2_MS:GENFOR:1:ab_xor.i_B
i_B[1] => and2_MS:GENFOR:1:ab_and.i_B
i_B[2] => xor2_MS:GENFOR:2:ab_xor.i_B
i_B[2] => and2_MS:GENFOR:2:ab_and.i_B
i_B[3] => xor2_MS:GENFOR:3:ab_xor.i_B
i_B[3] => and2_MS:GENFOR:3:ab_and.i_B
i_B[4] => xor2_MS:GENFOR:4:ab_xor.i_B
i_B[4] => and2_MS:GENFOR:4:ab_and.i_B
i_B[5] => xor2_MS:GENFOR:5:ab_xor.i_B
i_B[5] => and2_MS:GENFOR:5:ab_and.i_B
i_B[6] => xor2_MS:GENFOR:6:ab_xor.i_B
i_B[6] => and2_MS:GENFOR:6:ab_and.i_B
i_B[7] => xor2_MS:GENFOR:7:ab_xor.i_B
i_B[7] => and2_MS:GENFOR:7:ab_and.i_B
i_B[8] => xor2_MS:GENFOR:8:ab_xor.i_B
i_B[8] => and2_MS:GENFOR:8:ab_and.i_B
i_B[9] => xor2_MS:GENFOR:9:ab_xor.i_B
i_B[9] => and2_MS:GENFOR:9:ab_and.i_B
i_B[10] => xor2_MS:GENFOR:10:ab_xor.i_B
i_B[10] => and2_MS:GENFOR:10:ab_and.i_B
i_B[11] => xor2_MS:GENFOR:11:ab_xor.i_B
i_B[11] => and2_MS:GENFOR:11:ab_and.i_B
i_B[12] => xor2_MS:GENFOR:12:ab_xor.i_B
i_B[12] => and2_MS:GENFOR:12:ab_and.i_B
i_B[13] => xor2_MS:GENFOR:13:ab_xor.i_B
i_B[13] => and2_MS:GENFOR:13:ab_and.i_B
i_B[14] => xor2_MS:GENFOR:14:ab_xor.i_B
i_B[14] => and2_MS:GENFOR:14:ab_and.i_B
i_B[15] => xor2_MS:GENFOR:15:ab_xor.i_B
i_B[15] => and2_MS:GENFOR:15:ab_and.i_B
i_B[16] => xor2_MS:GENFOR:16:ab_xor.i_B
i_B[16] => and2_MS:GENFOR:16:ab_and.i_B
i_B[17] => xor2_MS:GENFOR:17:ab_xor.i_B
i_B[17] => and2_MS:GENFOR:17:ab_and.i_B
i_B[18] => xor2_MS:GENFOR:18:ab_xor.i_B
i_B[18] => and2_MS:GENFOR:18:ab_and.i_B
i_B[19] => xor2_MS:GENFOR:19:ab_xor.i_B
i_B[19] => and2_MS:GENFOR:19:ab_and.i_B
i_B[20] => xor2_MS:GENFOR:20:ab_xor.i_B
i_B[20] => and2_MS:GENFOR:20:ab_and.i_B
i_B[21] => xor2_MS:GENFOR:21:ab_xor.i_B
i_B[21] => and2_MS:GENFOR:21:ab_and.i_B
i_B[22] => xor2_MS:GENFOR:22:ab_xor.i_B
i_B[22] => and2_MS:GENFOR:22:ab_and.i_B
i_B[23] => xor2_MS:GENFOR:23:ab_xor.i_B
i_B[23] => and2_MS:GENFOR:23:ab_and.i_B
i_B[24] => xor2_MS:GENFOR:24:ab_xor.i_B
i_B[24] => and2_MS:GENFOR:24:ab_and.i_B
i_B[25] => xor2_MS:GENFOR:25:ab_xor.i_B
i_B[25] => and2_MS:GENFOR:25:ab_and.i_B
i_B[26] => xor2_MS:GENFOR:26:ab_xor.i_B
i_B[26] => and2_MS:GENFOR:26:ab_and.i_B
i_B[27] => xor2_MS:GENFOR:27:ab_xor.i_B
i_B[27] => and2_MS:GENFOR:27:ab_and.i_B
i_B[28] => xor2_MS:GENFOR:28:ab_xor.i_B
i_B[28] => and2_MS:GENFOR:28:ab_and.i_B
i_B[29] => xor2_MS:GENFOR:29:ab_xor.i_B
i_B[29] => and2_MS:GENFOR:29:ab_and.i_B
i_B[30] => xor2_MS:GENFOR:30:ab_xor.i_B
i_B[30] => and2_MS:GENFOR:30:ab_and.i_B
i_B[31] => xor2_MS:GENFOR:31:ab_xor.i_B
i_B[31] => and2_MS:GENFOR:31:ab_and.i_B
i_Cin => and2_MS:GENFOR:0:nextand.i_B
i_Cin => xor2_MS:GENFOR:0:xor_fin.i_B
o_Cout <= or2_MS:GENFOR:31:or_fin.o_F
o_S[0] <= xor2_MS:GENFOR:0:xor_fin.o_F
o_S[1] <= xor2_MS:GENFOR:1:xor_fin.o_F
o_S[2] <= xor2_MS:GENFOR:2:xor_fin.o_F
o_S[3] <= xor2_MS:GENFOR:3:xor_fin.o_F
o_S[4] <= xor2_MS:GENFOR:4:xor_fin.o_F
o_S[5] <= xor2_MS:GENFOR:5:xor_fin.o_F
o_S[6] <= xor2_MS:GENFOR:6:xor_fin.o_F
o_S[7] <= xor2_MS:GENFOR:7:xor_fin.o_F
o_S[8] <= xor2_MS:GENFOR:8:xor_fin.o_F
o_S[9] <= xor2_MS:GENFOR:9:xor_fin.o_F
o_S[10] <= xor2_MS:GENFOR:10:xor_fin.o_F
o_S[11] <= xor2_MS:GENFOR:11:xor_fin.o_F
o_S[12] <= xor2_MS:GENFOR:12:xor_fin.o_F
o_S[13] <= xor2_MS:GENFOR:13:xor_fin.o_F
o_S[14] <= xor2_MS:GENFOR:14:xor_fin.o_F
o_S[15] <= xor2_MS:GENFOR:15:xor_fin.o_F
o_S[16] <= xor2_MS:GENFOR:16:xor_fin.o_F
o_S[17] <= xor2_MS:GENFOR:17:xor_fin.o_F
o_S[18] <= xor2_MS:GENFOR:18:xor_fin.o_F
o_S[19] <= xor2_MS:GENFOR:19:xor_fin.o_F
o_S[20] <= xor2_MS:GENFOR:20:xor_fin.o_F
o_S[21] <= xor2_MS:GENFOR:21:xor_fin.o_F
o_S[22] <= xor2_MS:GENFOR:22:xor_fin.o_F
o_S[23] <= xor2_MS:GENFOR:23:xor_fin.o_F
o_S[24] <= xor2_MS:GENFOR:24:xor_fin.o_F
o_S[25] <= xor2_MS:GENFOR:25:xor_fin.o_F
o_S[26] <= xor2_MS:GENFOR:26:xor_fin.o_F
o_S[27] <= xor2_MS:GENFOR:27:xor_fin.o_F
o_S[28] <= xor2_MS:GENFOR:28:xor_fin.o_F
o_S[29] <= xor2_MS:GENFOR:29:xor_fin.o_F
o_S[30] <= xor2_MS:GENFOR:30:xor_fin.o_F
o_S[31] <= xor2_MS:GENFOR:31:xor_fin.o_F


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:0:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:0:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:0:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|or2_MS:\GENFOR:0:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:0:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:1:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:1:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:1:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|or2_MS:\GENFOR:1:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:1:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:2:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:2:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:2:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|or2_MS:\GENFOR:2:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:2:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:3:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:3:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:3:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|or2_MS:\GENFOR:3:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:3:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:4:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:4:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:4:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|or2_MS:\GENFOR:4:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:4:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:5:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:5:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:5:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|or2_MS:\GENFOR:5:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:5:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:6:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:6:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:6:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|or2_MS:\GENFOR:6:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:6:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:7:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:7:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:7:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|or2_MS:\GENFOR:7:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:7:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:8:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:8:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:8:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|or2_MS:\GENFOR:8:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:8:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:9:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:9:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:9:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|or2_MS:\GENFOR:9:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:9:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:10:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:10:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:10:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|or2_MS:\GENFOR:10:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:10:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:11:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:11:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:11:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|or2_MS:\GENFOR:11:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:11:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:12:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:12:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:12:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|or2_MS:\GENFOR:12:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:12:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:13:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:13:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:13:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|or2_MS:\GENFOR:13:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:13:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:14:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:14:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:14:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|or2_MS:\GENFOR:14:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:14:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:15:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:15:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:15:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|or2_MS:\GENFOR:15:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:15:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:16:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:16:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:16:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|or2_MS:\GENFOR:16:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:16:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:17:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:17:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:17:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|or2_MS:\GENFOR:17:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:17:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:18:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:18:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:18:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|or2_MS:\GENFOR:18:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:18:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:19:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:19:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:19:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|or2_MS:\GENFOR:19:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:19:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:20:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:20:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:20:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|or2_MS:\GENFOR:20:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:20:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:21:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:21:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:21:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|or2_MS:\GENFOR:21:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:21:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:22:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:22:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:22:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|or2_MS:\GENFOR:22:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:22:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:23:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:23:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:23:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|or2_MS:\GENFOR:23:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:23:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:24:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:24:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:24:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|or2_MS:\GENFOR:24:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:24:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:25:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:25:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:25:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|or2_MS:\GENFOR:25:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:25:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:26:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:26:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:26:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|or2_MS:\GENFOR:26:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:26:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:27:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:27:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:27:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|or2_MS:\GENFOR:27:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:27:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:28:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:28:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:28:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|or2_MS:\GENFOR:28:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:28:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:29:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:29:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:29:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|or2_MS:\GENFOR:29:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:29:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:30:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:30:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:30:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|or2_MS:\GENFOR:30:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:30:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:31:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:31:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|and2_MS:\GENFOR:31:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|or2_MS:\GENFOR:31:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|addsub_struct_nbit:ARITH_OP|full_adder_struct_nbit:adder|xor2_MS:\GENFOR:31:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|ovf_detect:OVF_FLAG
i_MSB_A => o_OVF.IN0
i_MSB_A => o_OVF.IN0
i_MSB_B => o_OVF.IN1
i_MSB_AddSub => o_OVF.IN1
o_OVF <= o_OVF.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|slt32:SLT_OP
i_SubF[0] => ~NO_FANOUT~
i_SubF[1] => ~NO_FANOUT~
i_SubF[2] => ~NO_FANOUT~
i_SubF[3] => ~NO_FANOUT~
i_SubF[4] => ~NO_FANOUT~
i_SubF[5] => ~NO_FANOUT~
i_SubF[6] => ~NO_FANOUT~
i_SubF[7] => ~NO_FANOUT~
i_SubF[8] => ~NO_FANOUT~
i_SubF[9] => ~NO_FANOUT~
i_SubF[10] => ~NO_FANOUT~
i_SubF[11] => ~NO_FANOUT~
i_SubF[12] => ~NO_FANOUT~
i_SubF[13] => ~NO_FANOUT~
i_SubF[14] => ~NO_FANOUT~
i_SubF[15] => ~NO_FANOUT~
i_SubF[16] => ~NO_FANOUT~
i_SubF[17] => ~NO_FANOUT~
i_SubF[18] => ~NO_FANOUT~
i_SubF[19] => ~NO_FANOUT~
i_SubF[20] => ~NO_FANOUT~
i_SubF[21] => ~NO_FANOUT~
i_SubF[22] => ~NO_FANOUT~
i_SubF[23] => ~NO_FANOUT~
i_SubF[24] => ~NO_FANOUT~
i_SubF[25] => ~NO_FANOUT~
i_SubF[26] => ~NO_FANOUT~
i_SubF[27] => ~NO_FANOUT~
i_SubF[28] => ~NO_FANOUT~
i_SubF[29] => ~NO_FANOUT~
i_SubF[30] => ~NO_FANOUT~
i_SubF[31] => o_F[0].DATAB
i_OVF => o_F[0].OUTPUTSELECT
o_F[0] <= o_F[0].DB_MAX_OUTPUT_PORT_TYPE
o_F[1] <= <GND>
o_F[2] <= <GND>
o_F[3] <= <GND>
o_F[4] <= <GND>
o_F[5] <= <GND>
o_F[6] <= <GND>
o_F[7] <= <GND>
o_F[8] <= <GND>
o_F[9] <= <GND>
o_F[10] <= <GND>
o_F[11] <= <GND>
o_F[12] <= <GND>
o_F[13] <= <GND>
o_F[14] <= <GND>
o_F[15] <= <GND>
o_F[16] <= <GND>
o_F[17] <= <GND>
o_F[18] <= <GND>
o_F[19] <= <GND>
o_F[20] <= <GND>
o_F[21] <= <GND>
o_F[22] <= <GND>
o_F[23] <= <GND>
o_F[24] <= <GND>
o_F[25] <= <GND>
o_F[26] <= <GND>
o_F[27] <= <GND>
o_F[28] <= <GND>
o_F[29] <= <GND>
o_F[30] <= <GND>
o_F[31] <= <GND>


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP
i_data[0] => reverse_order:REVERSE.i_data[0]
i_data[0] => mux_2_1_struct:ORGANIZE_BITS_BEFORE.i_X[0]
i_data[1] => reverse_order:REVERSE.i_data[1]
i_data[1] => mux_2_1_struct:ORGANIZE_BITS_BEFORE.i_X[1]
i_data[2] => reverse_order:REVERSE.i_data[2]
i_data[2] => mux_2_1_struct:ORGANIZE_BITS_BEFORE.i_X[2]
i_data[3] => reverse_order:REVERSE.i_data[3]
i_data[3] => mux_2_1_struct:ORGANIZE_BITS_BEFORE.i_X[3]
i_data[4] => reverse_order:REVERSE.i_data[4]
i_data[4] => mux_2_1_struct:ORGANIZE_BITS_BEFORE.i_X[4]
i_data[5] => reverse_order:REVERSE.i_data[5]
i_data[5] => mux_2_1_struct:ORGANIZE_BITS_BEFORE.i_X[5]
i_data[6] => reverse_order:REVERSE.i_data[6]
i_data[6] => mux_2_1_struct:ORGANIZE_BITS_BEFORE.i_X[6]
i_data[7] => reverse_order:REVERSE.i_data[7]
i_data[7] => mux_2_1_struct:ORGANIZE_BITS_BEFORE.i_X[7]
i_data[8] => reverse_order:REVERSE.i_data[8]
i_data[8] => mux_2_1_struct:ORGANIZE_BITS_BEFORE.i_X[8]
i_data[9] => reverse_order:REVERSE.i_data[9]
i_data[9] => mux_2_1_struct:ORGANIZE_BITS_BEFORE.i_X[9]
i_data[10] => reverse_order:REVERSE.i_data[10]
i_data[10] => mux_2_1_struct:ORGANIZE_BITS_BEFORE.i_X[10]
i_data[11] => reverse_order:REVERSE.i_data[11]
i_data[11] => mux_2_1_struct:ORGANIZE_BITS_BEFORE.i_X[11]
i_data[12] => reverse_order:REVERSE.i_data[12]
i_data[12] => mux_2_1_struct:ORGANIZE_BITS_BEFORE.i_X[12]
i_data[13] => reverse_order:REVERSE.i_data[13]
i_data[13] => mux_2_1_struct:ORGANIZE_BITS_BEFORE.i_X[13]
i_data[14] => reverse_order:REVERSE.i_data[14]
i_data[14] => mux_2_1_struct:ORGANIZE_BITS_BEFORE.i_X[14]
i_data[15] => reverse_order:REVERSE.i_data[15]
i_data[15] => mux_2_1_struct:ORGANIZE_BITS_BEFORE.i_X[15]
i_data[16] => reverse_order:REVERSE.i_data[16]
i_data[16] => mux_2_1_struct:ORGANIZE_BITS_BEFORE.i_X[16]
i_data[17] => reverse_order:REVERSE.i_data[17]
i_data[17] => mux_2_1_struct:ORGANIZE_BITS_BEFORE.i_X[17]
i_data[18] => reverse_order:REVERSE.i_data[18]
i_data[18] => mux_2_1_struct:ORGANIZE_BITS_BEFORE.i_X[18]
i_data[19] => reverse_order:REVERSE.i_data[19]
i_data[19] => mux_2_1_struct:ORGANIZE_BITS_BEFORE.i_X[19]
i_data[20] => reverse_order:REVERSE.i_data[20]
i_data[20] => mux_2_1_struct:ORGANIZE_BITS_BEFORE.i_X[20]
i_data[21] => reverse_order:REVERSE.i_data[21]
i_data[21] => mux_2_1_struct:ORGANIZE_BITS_BEFORE.i_X[21]
i_data[22] => reverse_order:REVERSE.i_data[22]
i_data[22] => mux_2_1_struct:ORGANIZE_BITS_BEFORE.i_X[22]
i_data[23] => reverse_order:REVERSE.i_data[23]
i_data[23] => mux_2_1_struct:ORGANIZE_BITS_BEFORE.i_X[23]
i_data[24] => reverse_order:REVERSE.i_data[24]
i_data[24] => mux_2_1_struct:ORGANIZE_BITS_BEFORE.i_X[24]
i_data[25] => reverse_order:REVERSE.i_data[25]
i_data[25] => mux_2_1_struct:ORGANIZE_BITS_BEFORE.i_X[25]
i_data[26] => reverse_order:REVERSE.i_data[26]
i_data[26] => mux_2_1_struct:ORGANIZE_BITS_BEFORE.i_X[26]
i_data[27] => reverse_order:REVERSE.i_data[27]
i_data[27] => mux_2_1_struct:ORGANIZE_BITS_BEFORE.i_X[27]
i_data[28] => reverse_order:REVERSE.i_data[28]
i_data[28] => mux_2_1_struct:ORGANIZE_BITS_BEFORE.i_X[28]
i_data[29] => reverse_order:REVERSE.i_data[29]
i_data[29] => mux_2_1_struct:ORGANIZE_BITS_BEFORE.i_X[29]
i_data[30] => reverse_order:REVERSE.i_data[30]
i_data[30] => mux_2_1_struct:ORGANIZE_BITS_BEFORE.i_X[30]
i_data[31] => s_shift_bit.DATAB
i_data[31] => reverse_order:REVERSE.i_data[31]
i_data[31] => mux_2_1_struct:ORGANIZE_BITS_BEFORE.i_X[31]
i_type => s_shift_bit.OUTPUTSELECT
i_dir => mux_2_1_struct:ORGANIZE_BITS_BEFORE.i_SEL
i_dir => mux_2_1_struct:ORGANIZE_BITS_AFTER.i_SEL
i_shamt[0] => mux_2_1_struct_single:LEVEL_GEN_1:0:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[0] => mux_2_1_struct_single:LEVEL_GEN_1:1:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[0] => mux_2_1_struct_single:LEVEL_GEN_1:2:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[0] => mux_2_1_struct_single:LEVEL_GEN_1:3:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[0] => mux_2_1_struct_single:LEVEL_GEN_1:4:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[0] => mux_2_1_struct_single:LEVEL_GEN_1:5:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[0] => mux_2_1_struct_single:LEVEL_GEN_1:6:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[0] => mux_2_1_struct_single:LEVEL_GEN_1:7:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[0] => mux_2_1_struct_single:LEVEL_GEN_1:8:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[0] => mux_2_1_struct_single:LEVEL_GEN_1:9:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[0] => mux_2_1_struct_single:LEVEL_GEN_1:10:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[0] => mux_2_1_struct_single:LEVEL_GEN_1:11:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[0] => mux_2_1_struct_single:LEVEL_GEN_1:12:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[0] => mux_2_1_struct_single:LEVEL_GEN_1:13:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[0] => mux_2_1_struct_single:LEVEL_GEN_1:14:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[0] => mux_2_1_struct_single:LEVEL_GEN_1:15:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[0] => mux_2_1_struct_single:LEVEL_GEN_1:16:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[0] => mux_2_1_struct_single:LEVEL_GEN_1:17:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[0] => mux_2_1_struct_single:LEVEL_GEN_1:18:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[0] => mux_2_1_struct_single:LEVEL_GEN_1:19:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[0] => mux_2_1_struct_single:LEVEL_GEN_1:20:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[0] => mux_2_1_struct_single:LEVEL_GEN_1:21:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[0] => mux_2_1_struct_single:LEVEL_GEN_1:22:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[0] => mux_2_1_struct_single:LEVEL_GEN_1:23:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[0] => mux_2_1_struct_single:LEVEL_GEN_1:24:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[0] => mux_2_1_struct_single:LEVEL_GEN_1:25:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[0] => mux_2_1_struct_single:LEVEL_GEN_1:26:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[0] => mux_2_1_struct_single:LEVEL_GEN_1:27:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[0] => mux_2_1_struct_single:LEVEL_GEN_1:28:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[0] => mux_2_1_struct_single:LEVEL_GEN_1:29:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[0] => mux_2_1_struct_single:LEVEL_GEN_1:30:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[0] => mux_2_1_struct_single:LEVEL_GEN_1:31:GEN_SHIFT_IN:tmp_mux_i.i_SEL
i_shamt[1] => mux_2_1_struct_single:LEVEL_GEN_2:0:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[1] => mux_2_1_struct_single:LEVEL_GEN_2:1:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[1] => mux_2_1_struct_single:LEVEL_GEN_2:2:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[1] => mux_2_1_struct_single:LEVEL_GEN_2:3:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[1] => mux_2_1_struct_single:LEVEL_GEN_2:4:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[1] => mux_2_1_struct_single:LEVEL_GEN_2:5:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[1] => mux_2_1_struct_single:LEVEL_GEN_2:6:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[1] => mux_2_1_struct_single:LEVEL_GEN_2:7:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[1] => mux_2_1_struct_single:LEVEL_GEN_2:8:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[1] => mux_2_1_struct_single:LEVEL_GEN_2:9:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[1] => mux_2_1_struct_single:LEVEL_GEN_2:10:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[1] => mux_2_1_struct_single:LEVEL_GEN_2:11:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[1] => mux_2_1_struct_single:LEVEL_GEN_2:12:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[1] => mux_2_1_struct_single:LEVEL_GEN_2:13:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[1] => mux_2_1_struct_single:LEVEL_GEN_2:14:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[1] => mux_2_1_struct_single:LEVEL_GEN_2:15:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[1] => mux_2_1_struct_single:LEVEL_GEN_2:16:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[1] => mux_2_1_struct_single:LEVEL_GEN_2:17:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[1] => mux_2_1_struct_single:LEVEL_GEN_2:18:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[1] => mux_2_1_struct_single:LEVEL_GEN_2:19:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[1] => mux_2_1_struct_single:LEVEL_GEN_2:20:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[1] => mux_2_1_struct_single:LEVEL_GEN_2:21:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[1] => mux_2_1_struct_single:LEVEL_GEN_2:22:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[1] => mux_2_1_struct_single:LEVEL_GEN_2:23:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[1] => mux_2_1_struct_single:LEVEL_GEN_2:24:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[1] => mux_2_1_struct_single:LEVEL_GEN_2:25:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[1] => mux_2_1_struct_single:LEVEL_GEN_2:26:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[1] => mux_2_1_struct_single:LEVEL_GEN_2:27:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[1] => mux_2_1_struct_single:LEVEL_GEN_2:28:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[1] => mux_2_1_struct_single:LEVEL_GEN_2:29:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[1] => mux_2_1_struct_single:LEVEL_GEN_2:30:GEN_SHIFT_IN:tmp_mux_i.i_SEL
i_shamt[1] => mux_2_1_struct_single:LEVEL_GEN_2:31:GEN_SHIFT_IN:tmp_mux_i.i_SEL
i_shamt[2] => mux_2_1_struct_single:LEVEL_GEN_3:0:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[2] => mux_2_1_struct_single:LEVEL_GEN_3:1:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[2] => mux_2_1_struct_single:LEVEL_GEN_3:2:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[2] => mux_2_1_struct_single:LEVEL_GEN_3:3:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[2] => mux_2_1_struct_single:LEVEL_GEN_3:4:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[2] => mux_2_1_struct_single:LEVEL_GEN_3:5:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[2] => mux_2_1_struct_single:LEVEL_GEN_3:6:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[2] => mux_2_1_struct_single:LEVEL_GEN_3:7:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[2] => mux_2_1_struct_single:LEVEL_GEN_3:8:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[2] => mux_2_1_struct_single:LEVEL_GEN_3:9:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[2] => mux_2_1_struct_single:LEVEL_GEN_3:10:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[2] => mux_2_1_struct_single:LEVEL_GEN_3:11:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[2] => mux_2_1_struct_single:LEVEL_GEN_3:12:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[2] => mux_2_1_struct_single:LEVEL_GEN_3:13:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[2] => mux_2_1_struct_single:LEVEL_GEN_3:14:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[2] => mux_2_1_struct_single:LEVEL_GEN_3:15:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[2] => mux_2_1_struct_single:LEVEL_GEN_3:16:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[2] => mux_2_1_struct_single:LEVEL_GEN_3:17:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[2] => mux_2_1_struct_single:LEVEL_GEN_3:18:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[2] => mux_2_1_struct_single:LEVEL_GEN_3:19:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[2] => mux_2_1_struct_single:LEVEL_GEN_3:20:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[2] => mux_2_1_struct_single:LEVEL_GEN_3:21:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[2] => mux_2_1_struct_single:LEVEL_GEN_3:22:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[2] => mux_2_1_struct_single:LEVEL_GEN_3:23:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[2] => mux_2_1_struct_single:LEVEL_GEN_3:24:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[2] => mux_2_1_struct_single:LEVEL_GEN_3:25:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[2] => mux_2_1_struct_single:LEVEL_GEN_3:26:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[2] => mux_2_1_struct_single:LEVEL_GEN_3:27:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[2] => mux_2_1_struct_single:LEVEL_GEN_3:28:GEN_SHIFT_IN:tmp_mux_i.i_SEL
i_shamt[2] => mux_2_1_struct_single:LEVEL_GEN_3:29:GEN_SHIFT_IN:tmp_mux_i.i_SEL
i_shamt[2] => mux_2_1_struct_single:LEVEL_GEN_3:30:GEN_SHIFT_IN:tmp_mux_i.i_SEL
i_shamt[2] => mux_2_1_struct_single:LEVEL_GEN_3:31:GEN_SHIFT_IN:tmp_mux_i.i_SEL
i_shamt[3] => mux_2_1_struct_single:LEVEL_GEN_4:0:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[3] => mux_2_1_struct_single:LEVEL_GEN_4:1:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[3] => mux_2_1_struct_single:LEVEL_GEN_4:2:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[3] => mux_2_1_struct_single:LEVEL_GEN_4:3:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[3] => mux_2_1_struct_single:LEVEL_GEN_4:4:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[3] => mux_2_1_struct_single:LEVEL_GEN_4:5:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[3] => mux_2_1_struct_single:LEVEL_GEN_4:6:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[3] => mux_2_1_struct_single:LEVEL_GEN_4:7:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[3] => mux_2_1_struct_single:LEVEL_GEN_4:8:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[3] => mux_2_1_struct_single:LEVEL_GEN_4:9:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[3] => mux_2_1_struct_single:LEVEL_GEN_4:10:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[3] => mux_2_1_struct_single:LEVEL_GEN_4:11:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[3] => mux_2_1_struct_single:LEVEL_GEN_4:12:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[3] => mux_2_1_struct_single:LEVEL_GEN_4:13:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[3] => mux_2_1_struct_single:LEVEL_GEN_4:14:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[3] => mux_2_1_struct_single:LEVEL_GEN_4:15:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[3] => mux_2_1_struct_single:LEVEL_GEN_4:16:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[3] => mux_2_1_struct_single:LEVEL_GEN_4:17:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[3] => mux_2_1_struct_single:LEVEL_GEN_4:18:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[3] => mux_2_1_struct_single:LEVEL_GEN_4:19:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[3] => mux_2_1_struct_single:LEVEL_GEN_4:20:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[3] => mux_2_1_struct_single:LEVEL_GEN_4:21:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[3] => mux_2_1_struct_single:LEVEL_GEN_4:22:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[3] => mux_2_1_struct_single:LEVEL_GEN_4:23:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[3] => mux_2_1_struct_single:LEVEL_GEN_4:24:GEN_SHIFT_IN:tmp_mux_i.i_SEL
i_shamt[3] => mux_2_1_struct_single:LEVEL_GEN_4:25:GEN_SHIFT_IN:tmp_mux_i.i_SEL
i_shamt[3] => mux_2_1_struct_single:LEVEL_GEN_4:26:GEN_SHIFT_IN:tmp_mux_i.i_SEL
i_shamt[3] => mux_2_1_struct_single:LEVEL_GEN_4:27:GEN_SHIFT_IN:tmp_mux_i.i_SEL
i_shamt[3] => mux_2_1_struct_single:LEVEL_GEN_4:28:GEN_SHIFT_IN:tmp_mux_i.i_SEL
i_shamt[3] => mux_2_1_struct_single:LEVEL_GEN_4:29:GEN_SHIFT_IN:tmp_mux_i.i_SEL
i_shamt[3] => mux_2_1_struct_single:LEVEL_GEN_4:30:GEN_SHIFT_IN:tmp_mux_i.i_SEL
i_shamt[3] => mux_2_1_struct_single:LEVEL_GEN_4:31:GEN_SHIFT_IN:tmp_mux_i.i_SEL
i_shamt[4] => mux_2_1_struct_single:LEVEL_GEN_5:0:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[4] => mux_2_1_struct_single:LEVEL_GEN_5:1:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[4] => mux_2_1_struct_single:LEVEL_GEN_5:2:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[4] => mux_2_1_struct_single:LEVEL_GEN_5:3:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[4] => mux_2_1_struct_single:LEVEL_GEN_5:4:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[4] => mux_2_1_struct_single:LEVEL_GEN_5:5:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[4] => mux_2_1_struct_single:LEVEL_GEN_5:6:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[4] => mux_2_1_struct_single:LEVEL_GEN_5:7:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[4] => mux_2_1_struct_single:LEVEL_GEN_5:8:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[4] => mux_2_1_struct_single:LEVEL_GEN_5:9:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[4] => mux_2_1_struct_single:LEVEL_GEN_5:10:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[4] => mux_2_1_struct_single:LEVEL_GEN_5:11:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[4] => mux_2_1_struct_single:LEVEL_GEN_5:12:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[4] => mux_2_1_struct_single:LEVEL_GEN_5:13:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[4] => mux_2_1_struct_single:LEVEL_GEN_5:14:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[4] => mux_2_1_struct_single:LEVEL_GEN_5:15:GEN_MAIN:tmp_mux_i.i_SEL
i_shamt[4] => mux_2_1_struct_single:LEVEL_GEN_5:16:GEN_SHIFT_IN:tmp_mux_i.i_SEL
i_shamt[4] => mux_2_1_struct_single:LEVEL_GEN_5:17:GEN_SHIFT_IN:tmp_mux_i.i_SEL
i_shamt[4] => mux_2_1_struct_single:LEVEL_GEN_5:18:GEN_SHIFT_IN:tmp_mux_i.i_SEL
i_shamt[4] => mux_2_1_struct_single:LEVEL_GEN_5:19:GEN_SHIFT_IN:tmp_mux_i.i_SEL
i_shamt[4] => mux_2_1_struct_single:LEVEL_GEN_5:20:GEN_SHIFT_IN:tmp_mux_i.i_SEL
i_shamt[4] => mux_2_1_struct_single:LEVEL_GEN_5:21:GEN_SHIFT_IN:tmp_mux_i.i_SEL
i_shamt[4] => mux_2_1_struct_single:LEVEL_GEN_5:22:GEN_SHIFT_IN:tmp_mux_i.i_SEL
i_shamt[4] => mux_2_1_struct_single:LEVEL_GEN_5:23:GEN_SHIFT_IN:tmp_mux_i.i_SEL
i_shamt[4] => mux_2_1_struct_single:LEVEL_GEN_5:24:GEN_SHIFT_IN:tmp_mux_i.i_SEL
i_shamt[4] => mux_2_1_struct_single:LEVEL_GEN_5:25:GEN_SHIFT_IN:tmp_mux_i.i_SEL
i_shamt[4] => mux_2_1_struct_single:LEVEL_GEN_5:26:GEN_SHIFT_IN:tmp_mux_i.i_SEL
i_shamt[4] => mux_2_1_struct_single:LEVEL_GEN_5:27:GEN_SHIFT_IN:tmp_mux_i.i_SEL
i_shamt[4] => mux_2_1_struct_single:LEVEL_GEN_5:28:GEN_SHIFT_IN:tmp_mux_i.i_SEL
i_shamt[4] => mux_2_1_struct_single:LEVEL_GEN_5:29:GEN_SHIFT_IN:tmp_mux_i.i_SEL
i_shamt[4] => mux_2_1_struct_single:LEVEL_GEN_5:30:GEN_SHIFT_IN:tmp_mux_i.i_SEL
i_shamt[4] => mux_2_1_struct_single:LEVEL_GEN_5:31:GEN_SHIFT_IN:tmp_mux_i.i_SEL
o_data[0] <= mux_2_1_struct:ORGANIZE_BITS_AFTER.o_OUT[0]
o_data[1] <= mux_2_1_struct:ORGANIZE_BITS_AFTER.o_OUT[1]
o_data[2] <= mux_2_1_struct:ORGANIZE_BITS_AFTER.o_OUT[2]
o_data[3] <= mux_2_1_struct:ORGANIZE_BITS_AFTER.o_OUT[3]
o_data[4] <= mux_2_1_struct:ORGANIZE_BITS_AFTER.o_OUT[4]
o_data[5] <= mux_2_1_struct:ORGANIZE_BITS_AFTER.o_OUT[5]
o_data[6] <= mux_2_1_struct:ORGANIZE_BITS_AFTER.o_OUT[6]
o_data[7] <= mux_2_1_struct:ORGANIZE_BITS_AFTER.o_OUT[7]
o_data[8] <= mux_2_1_struct:ORGANIZE_BITS_AFTER.o_OUT[8]
o_data[9] <= mux_2_1_struct:ORGANIZE_BITS_AFTER.o_OUT[9]
o_data[10] <= mux_2_1_struct:ORGANIZE_BITS_AFTER.o_OUT[10]
o_data[11] <= mux_2_1_struct:ORGANIZE_BITS_AFTER.o_OUT[11]
o_data[12] <= mux_2_1_struct:ORGANIZE_BITS_AFTER.o_OUT[12]
o_data[13] <= mux_2_1_struct:ORGANIZE_BITS_AFTER.o_OUT[13]
o_data[14] <= mux_2_1_struct:ORGANIZE_BITS_AFTER.o_OUT[14]
o_data[15] <= mux_2_1_struct:ORGANIZE_BITS_AFTER.o_OUT[15]
o_data[16] <= mux_2_1_struct:ORGANIZE_BITS_AFTER.o_OUT[16]
o_data[17] <= mux_2_1_struct:ORGANIZE_BITS_AFTER.o_OUT[17]
o_data[18] <= mux_2_1_struct:ORGANIZE_BITS_AFTER.o_OUT[18]
o_data[19] <= mux_2_1_struct:ORGANIZE_BITS_AFTER.o_OUT[19]
o_data[20] <= mux_2_1_struct:ORGANIZE_BITS_AFTER.o_OUT[20]
o_data[21] <= mux_2_1_struct:ORGANIZE_BITS_AFTER.o_OUT[21]
o_data[22] <= mux_2_1_struct:ORGANIZE_BITS_AFTER.o_OUT[22]
o_data[23] <= mux_2_1_struct:ORGANIZE_BITS_AFTER.o_OUT[23]
o_data[24] <= mux_2_1_struct:ORGANIZE_BITS_AFTER.o_OUT[24]
o_data[25] <= mux_2_1_struct:ORGANIZE_BITS_AFTER.o_OUT[25]
o_data[26] <= mux_2_1_struct:ORGANIZE_BITS_AFTER.o_OUT[26]
o_data[27] <= mux_2_1_struct:ORGANIZE_BITS_AFTER.o_OUT[27]
o_data[28] <= mux_2_1_struct:ORGANIZE_BITS_AFTER.o_OUT[28]
o_data[29] <= mux_2_1_struct:ORGANIZE_BITS_AFTER.o_OUT[29]
o_data[30] <= mux_2_1_struct:ORGANIZE_BITS_AFTER.o_OUT[30]
o_data[31] <= mux_2_1_struct:ORGANIZE_BITS_AFTER.o_OUT[31]


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|reverse_order:REVERSE
i_data[0] => o_data[31].DATAIN
i_data[1] => o_data[30].DATAIN
i_data[2] => o_data[29].DATAIN
i_data[3] => o_data[28].DATAIN
i_data[4] => o_data[27].DATAIN
i_data[5] => o_data[26].DATAIN
i_data[6] => o_data[25].DATAIN
i_data[7] => o_data[24].DATAIN
i_data[8] => o_data[23].DATAIN
i_data[9] => o_data[22].DATAIN
i_data[10] => o_data[21].DATAIN
i_data[11] => o_data[20].DATAIN
i_data[12] => o_data[19].DATAIN
i_data[13] => o_data[18].DATAIN
i_data[14] => o_data[17].DATAIN
i_data[15] => o_data[16].DATAIN
i_data[16] => o_data[15].DATAIN
i_data[17] => o_data[14].DATAIN
i_data[18] => o_data[13].DATAIN
i_data[19] => o_data[12].DATAIN
i_data[20] => o_data[11].DATAIN
i_data[21] => o_data[10].DATAIN
i_data[22] => o_data[9].DATAIN
i_data[23] => o_data[8].DATAIN
i_data[24] => o_data[7].DATAIN
i_data[25] => o_data[6].DATAIN
i_data[26] => o_data[5].DATAIN
i_data[27] => o_data[4].DATAIN
i_data[28] => o_data[3].DATAIN
i_data[29] => o_data[2].DATAIN
i_data[30] => o_data[1].DATAIN
i_data[31] => o_data[0].DATAIN
o_data[0] <= i_data[31].DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= i_data[30].DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= i_data[29].DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= i_data[28].DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= i_data[27].DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= i_data[26].DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= i_data[25].DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= i_data[24].DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= i_data[23].DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= i_data[22].DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= i_data[21].DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= i_data[20].DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= i_data[19].DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= i_data[18].DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= i_data[17].DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= i_data[16].DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= i_data[15].DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= i_data[14].DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= i_data[13].DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= i_data[12].DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= i_data[11].DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= i_data[10].DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= i_data[9].DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= i_data[8].DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= i_data[7].DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= i_data[6].DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= i_data[5].DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= i_data[4].DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= i_data[3].DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= i_data[2].DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= i_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= i_data[0].DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE
i_X[0] => and2_MS:GENFOR:0:and_notsel_x.i_B
i_X[1] => and2_MS:GENFOR:1:and_notsel_x.i_B
i_X[2] => and2_MS:GENFOR:2:and_notsel_x.i_B
i_X[3] => and2_MS:GENFOR:3:and_notsel_x.i_B
i_X[4] => and2_MS:GENFOR:4:and_notsel_x.i_B
i_X[5] => and2_MS:GENFOR:5:and_notsel_x.i_B
i_X[6] => and2_MS:GENFOR:6:and_notsel_x.i_B
i_X[7] => and2_MS:GENFOR:7:and_notsel_x.i_B
i_X[8] => and2_MS:GENFOR:8:and_notsel_x.i_B
i_X[9] => and2_MS:GENFOR:9:and_notsel_x.i_B
i_X[10] => and2_MS:GENFOR:10:and_notsel_x.i_B
i_X[11] => and2_MS:GENFOR:11:and_notsel_x.i_B
i_X[12] => and2_MS:GENFOR:12:and_notsel_x.i_B
i_X[13] => and2_MS:GENFOR:13:and_notsel_x.i_B
i_X[14] => and2_MS:GENFOR:14:and_notsel_x.i_B
i_X[15] => and2_MS:GENFOR:15:and_notsel_x.i_B
i_X[16] => and2_MS:GENFOR:16:and_notsel_x.i_B
i_X[17] => and2_MS:GENFOR:17:and_notsel_x.i_B
i_X[18] => and2_MS:GENFOR:18:and_notsel_x.i_B
i_X[19] => and2_MS:GENFOR:19:and_notsel_x.i_B
i_X[20] => and2_MS:GENFOR:20:and_notsel_x.i_B
i_X[21] => and2_MS:GENFOR:21:and_notsel_x.i_B
i_X[22] => and2_MS:GENFOR:22:and_notsel_x.i_B
i_X[23] => and2_MS:GENFOR:23:and_notsel_x.i_B
i_X[24] => and2_MS:GENFOR:24:and_notsel_x.i_B
i_X[25] => and2_MS:GENFOR:25:and_notsel_x.i_B
i_X[26] => and2_MS:GENFOR:26:and_notsel_x.i_B
i_X[27] => and2_MS:GENFOR:27:and_notsel_x.i_B
i_X[28] => and2_MS:GENFOR:28:and_notsel_x.i_B
i_X[29] => and2_MS:GENFOR:29:and_notsel_x.i_B
i_X[30] => and2_MS:GENFOR:30:and_notsel_x.i_B
i_X[31] => and2_MS:GENFOR:31:and_notsel_x.i_B
i_Y[0] => and2_MS:GENFOR:0:and_sel_y.i_B
i_Y[1] => and2_MS:GENFOR:1:and_sel_y.i_B
i_Y[2] => and2_MS:GENFOR:2:and_sel_y.i_B
i_Y[3] => and2_MS:GENFOR:3:and_sel_y.i_B
i_Y[4] => and2_MS:GENFOR:4:and_sel_y.i_B
i_Y[5] => and2_MS:GENFOR:5:and_sel_y.i_B
i_Y[6] => and2_MS:GENFOR:6:and_sel_y.i_B
i_Y[7] => and2_MS:GENFOR:7:and_sel_y.i_B
i_Y[8] => and2_MS:GENFOR:8:and_sel_y.i_B
i_Y[9] => and2_MS:GENFOR:9:and_sel_y.i_B
i_Y[10] => and2_MS:GENFOR:10:and_sel_y.i_B
i_Y[11] => and2_MS:GENFOR:11:and_sel_y.i_B
i_Y[12] => and2_MS:GENFOR:12:and_sel_y.i_B
i_Y[13] => and2_MS:GENFOR:13:and_sel_y.i_B
i_Y[14] => and2_MS:GENFOR:14:and_sel_y.i_B
i_Y[15] => and2_MS:GENFOR:15:and_sel_y.i_B
i_Y[16] => and2_MS:GENFOR:16:and_sel_y.i_B
i_Y[17] => and2_MS:GENFOR:17:and_sel_y.i_B
i_Y[18] => and2_MS:GENFOR:18:and_sel_y.i_B
i_Y[19] => and2_MS:GENFOR:19:and_sel_y.i_B
i_Y[20] => and2_MS:GENFOR:20:and_sel_y.i_B
i_Y[21] => and2_MS:GENFOR:21:and_sel_y.i_B
i_Y[22] => and2_MS:GENFOR:22:and_sel_y.i_B
i_Y[23] => and2_MS:GENFOR:23:and_sel_y.i_B
i_Y[24] => and2_MS:GENFOR:24:and_sel_y.i_B
i_Y[25] => and2_MS:GENFOR:25:and_sel_y.i_B
i_Y[26] => and2_MS:GENFOR:26:and_sel_y.i_B
i_Y[27] => and2_MS:GENFOR:27:and_sel_y.i_B
i_Y[28] => and2_MS:GENFOR:28:and_sel_y.i_B
i_Y[29] => and2_MS:GENFOR:29:and_sel_y.i_B
i_Y[30] => and2_MS:GENFOR:30:and_sel_y.i_B
i_Y[31] => and2_MS:GENFOR:31:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:GENFOR:0:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:1:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:2:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:3:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:4:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:5:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:6:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:7:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:8:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:9:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:10:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:11:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:12:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:13:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:14:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:15:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:16:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:17:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:18:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:19:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:20:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:21:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:22:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:23:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:24:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:25:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:26:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:27:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:28:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:29:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:30:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:31:and_sel_y.i_A
o_OUT[0] <= or2_MS:GENFOR:0:or_xysel.o_F
o_OUT[1] <= or2_MS:GENFOR:1:or_xysel.o_F
o_OUT[2] <= or2_MS:GENFOR:2:or_xysel.o_F
o_OUT[3] <= or2_MS:GENFOR:3:or_xysel.o_F
o_OUT[4] <= or2_MS:GENFOR:4:or_xysel.o_F
o_OUT[5] <= or2_MS:GENFOR:5:or_xysel.o_F
o_OUT[6] <= or2_MS:GENFOR:6:or_xysel.o_F
o_OUT[7] <= or2_MS:GENFOR:7:or_xysel.o_F
o_OUT[8] <= or2_MS:GENFOR:8:or_xysel.o_F
o_OUT[9] <= or2_MS:GENFOR:9:or_xysel.o_F
o_OUT[10] <= or2_MS:GENFOR:10:or_xysel.o_F
o_OUT[11] <= or2_MS:GENFOR:11:or_xysel.o_F
o_OUT[12] <= or2_MS:GENFOR:12:or_xysel.o_F
o_OUT[13] <= or2_MS:GENFOR:13:or_xysel.o_F
o_OUT[14] <= or2_MS:GENFOR:14:or_xysel.o_F
o_OUT[15] <= or2_MS:GENFOR:15:or_xysel.o_F
o_OUT[16] <= or2_MS:GENFOR:16:or_xysel.o_F
o_OUT[17] <= or2_MS:GENFOR:17:or_xysel.o_F
o_OUT[18] <= or2_MS:GENFOR:18:or_xysel.o_F
o_OUT[19] <= or2_MS:GENFOR:19:or_xysel.o_F
o_OUT[20] <= or2_MS:GENFOR:20:or_xysel.o_F
o_OUT[21] <= or2_MS:GENFOR:21:or_xysel.o_F
o_OUT[22] <= or2_MS:GENFOR:22:or_xysel.o_F
o_OUT[23] <= or2_MS:GENFOR:23:or_xysel.o_F
o_OUT[24] <= or2_MS:GENFOR:24:or_xysel.o_F
o_OUT[25] <= or2_MS:GENFOR:25:or_xysel.o_F
o_OUT[26] <= or2_MS:GENFOR:26:or_xysel.o_F
o_OUT[27] <= or2_MS:GENFOR:27:or_xysel.o_F
o_OUT[28] <= or2_MS:GENFOR:28:or_xysel.o_F
o_OUT[29] <= or2_MS:GENFOR:29:or_xysel.o_F
o_OUT[30] <= or2_MS:GENFOR:30:or_xysel.o_F
o_OUT[31] <= or2_MS:GENFOR:31:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:0:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:0:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|or2_MS:\GENFOR:0:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:1:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:1:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|or2_MS:\GENFOR:1:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:2:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:2:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|or2_MS:\GENFOR:2:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:3:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:3:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|or2_MS:\GENFOR:3:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:4:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:4:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|or2_MS:\GENFOR:4:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:5:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:5:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|or2_MS:\GENFOR:5:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:6:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:6:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|or2_MS:\GENFOR:6:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:7:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:7:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|or2_MS:\GENFOR:7:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:8:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:8:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|or2_MS:\GENFOR:8:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:9:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:9:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|or2_MS:\GENFOR:9:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:10:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:10:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|or2_MS:\GENFOR:10:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:11:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:11:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|or2_MS:\GENFOR:11:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:12:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:12:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|or2_MS:\GENFOR:12:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:13:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:13:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|or2_MS:\GENFOR:13:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:14:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:14:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|or2_MS:\GENFOR:14:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:15:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:15:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|or2_MS:\GENFOR:15:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:16:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:16:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|or2_MS:\GENFOR:16:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:17:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:17:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|or2_MS:\GENFOR:17:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:18:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:18:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|or2_MS:\GENFOR:18:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:19:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:19:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|or2_MS:\GENFOR:19:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:20:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:20:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|or2_MS:\GENFOR:20:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:21:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:21:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|or2_MS:\GENFOR:21:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:22:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:22:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|or2_MS:\GENFOR:22:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:23:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:23:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|or2_MS:\GENFOR:23:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:24:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:24:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|or2_MS:\GENFOR:24:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:25:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:25:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|or2_MS:\GENFOR:25:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:26:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:26:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|or2_MS:\GENFOR:26:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:27:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:27:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|or2_MS:\GENFOR:27:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:28:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:28:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|or2_MS:\GENFOR:28:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:29:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:29:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|or2_MS:\GENFOR:29:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:30:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:30:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|or2_MS:\GENFOR:30:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:31:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|and2_MS:\GENFOR:31:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_BEFORE|or2_MS:\GENFOR:31:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:0:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:0:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:0:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:0:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:0:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:1:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:1:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:1:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:1:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:1:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:2:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:2:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:2:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:2:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:2:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:3:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:3:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:3:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:3:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:3:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:4:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:4:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:4:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:4:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:4:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:5:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:5:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:5:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:5:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:5:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:6:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:6:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:6:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:6:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:6:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:7:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:7:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:7:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:7:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:7:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:8:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:8:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:8:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:8:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:8:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:9:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:9:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:9:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:9:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:9:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:10:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:10:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:10:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:10:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:10:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:11:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:11:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:11:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:11:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:11:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:12:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:12:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:12:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:12:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:12:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:13:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:13:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:13:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:13:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:13:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:14:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:14:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:14:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:14:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:14:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:15:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:15:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:15:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:15:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:15:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:16:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:16:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:16:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:16:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:16:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:17:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:17:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:17:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:17:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:17:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:18:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:18:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:18:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:18:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:18:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:19:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:19:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:19:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:19:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:19:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:20:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:20:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:20:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:20:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:20:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:21:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:21:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:21:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:21:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:21:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:22:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:22:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:22:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:22:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:22:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:23:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:23:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:23:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:23:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:23:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:24:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:24:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:24:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:24:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:24:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:25:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:25:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:25:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:25:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:25:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:26:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:26:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:26:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:26:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:26:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:27:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:27:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:27:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:27:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:27:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:28:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:28:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:28:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:28:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:28:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:29:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:29:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:29:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:29:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:29:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:30:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:30:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:30:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:30:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:30:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:31:GEN_SHIFT_IN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:31:GEN_SHIFT_IN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:31:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:31:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_1:31:GEN_SHIFT_IN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:0:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:0:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:0:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:0:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:0:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:1:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:1:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:1:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:1:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:1:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:2:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:2:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:2:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:2:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:2:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:3:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:3:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:3:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:3:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:3:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:4:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:4:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:4:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:4:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:4:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:5:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:5:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:5:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:5:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:5:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:6:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:6:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:6:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:6:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:6:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:7:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:7:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:7:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:7:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:7:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:8:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:8:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:8:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:8:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:8:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:9:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:9:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:9:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:9:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:9:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:10:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:10:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:10:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:10:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:10:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:11:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:11:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:11:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:11:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:11:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:12:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:12:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:12:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:12:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:12:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:13:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:13:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:13:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:13:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:13:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:14:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:14:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:14:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:14:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:14:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:15:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:15:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:15:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:15:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:15:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:16:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:16:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:16:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:16:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:16:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:17:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:17:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:17:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:17:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:17:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:18:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:18:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:18:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:18:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:18:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:19:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:19:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:19:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:19:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:19:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:20:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:20:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:20:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:20:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:20:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:21:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:21:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:21:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:21:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:21:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:22:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:22:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:22:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:22:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:22:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:23:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:23:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:23:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:23:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:23:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:24:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:24:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:24:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:24:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:24:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:25:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:25:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:25:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:25:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:25:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:26:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:26:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:26:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:26:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:26:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:27:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:27:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:27:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:27:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:27:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:28:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:28:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:28:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:28:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:28:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:29:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:29:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:29:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:29:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:29:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:30:GEN_SHIFT_IN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:30:GEN_SHIFT_IN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:30:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:30:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:30:GEN_SHIFT_IN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:31:GEN_SHIFT_IN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:31:GEN_SHIFT_IN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:31:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:31:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_2:31:GEN_SHIFT_IN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:0:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:0:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:0:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:0:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:0:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:1:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:1:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:1:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:1:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:1:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:2:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:2:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:2:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:2:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:2:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:3:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:3:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:3:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:3:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:3:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:4:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:4:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:4:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:4:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:4:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:5:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:5:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:5:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:5:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:5:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:6:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:6:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:6:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:6:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:6:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:7:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:7:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:7:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:7:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:7:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:8:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:8:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:8:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:8:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:8:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:9:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:9:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:9:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:9:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:9:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:10:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:10:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:10:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:10:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:10:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:11:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:11:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:11:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:11:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:11:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:12:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:12:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:12:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:12:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:12:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:13:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:13:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:13:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:13:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:13:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:14:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:14:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:14:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:14:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:14:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:15:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:15:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:15:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:15:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:15:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:16:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:16:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:16:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:16:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:16:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:17:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:17:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:17:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:17:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:17:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:18:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:18:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:18:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:18:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:18:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:19:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:19:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:19:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:19:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:19:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:20:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:20:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:20:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:20:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:20:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:21:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:21:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:21:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:21:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:21:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:22:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:22:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:22:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:22:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:22:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:23:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:23:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:23:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:23:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:23:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:24:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:24:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:24:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:24:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:24:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:25:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:25:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:25:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:25:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:25:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:26:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:26:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:26:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:26:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:26:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:27:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:27:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:27:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:27:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:27:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:28:GEN_SHIFT_IN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:28:GEN_SHIFT_IN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:28:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:28:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:28:GEN_SHIFT_IN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:29:GEN_SHIFT_IN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:29:GEN_SHIFT_IN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:29:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:29:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:29:GEN_SHIFT_IN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:30:GEN_SHIFT_IN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:30:GEN_SHIFT_IN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:30:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:30:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:30:GEN_SHIFT_IN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:31:GEN_SHIFT_IN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:31:GEN_SHIFT_IN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:31:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:31:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_3:31:GEN_SHIFT_IN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:0:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:0:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:0:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:0:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:0:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:1:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:1:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:1:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:1:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:1:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:2:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:2:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:2:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:2:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:2:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:3:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:3:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:3:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:3:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:3:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:4:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:4:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:4:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:4:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:4:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:5:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:5:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:5:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:5:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:5:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:6:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:6:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:6:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:6:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:6:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:7:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:7:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:7:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:7:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:7:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:8:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:8:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:8:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:8:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:8:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:9:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:9:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:9:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:9:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:9:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:10:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:10:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:10:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:10:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:10:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:11:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:11:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:11:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:11:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:11:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:12:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:12:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:12:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:12:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:12:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:13:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:13:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:13:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:13:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:13:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:14:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:14:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:14:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:14:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:14:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:15:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:15:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:15:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:15:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:15:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:16:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:16:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:16:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:16:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:16:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:17:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:17:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:17:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:17:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:17:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:18:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:18:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:18:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:18:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:18:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:19:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:19:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:19:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:19:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:19:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:20:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:20:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:20:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:20:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:20:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:21:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:21:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:21:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:21:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:21:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:22:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:22:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:22:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:22:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:22:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:23:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:23:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:23:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:23:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:23:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:24:GEN_SHIFT_IN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:24:GEN_SHIFT_IN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:24:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:24:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:24:GEN_SHIFT_IN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:25:GEN_SHIFT_IN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:25:GEN_SHIFT_IN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:25:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:25:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:25:GEN_SHIFT_IN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:26:GEN_SHIFT_IN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:26:GEN_SHIFT_IN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:26:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:26:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:26:GEN_SHIFT_IN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:27:GEN_SHIFT_IN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:27:GEN_SHIFT_IN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:27:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:27:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:27:GEN_SHIFT_IN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:28:GEN_SHIFT_IN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:28:GEN_SHIFT_IN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:28:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:28:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:28:GEN_SHIFT_IN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:29:GEN_SHIFT_IN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:29:GEN_SHIFT_IN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:29:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:29:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:29:GEN_SHIFT_IN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:30:GEN_SHIFT_IN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:30:GEN_SHIFT_IN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:30:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:30:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:30:GEN_SHIFT_IN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:31:GEN_SHIFT_IN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:31:GEN_SHIFT_IN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:31:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:31:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_4:31:GEN_SHIFT_IN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:0:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:0:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:0:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:0:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:0:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:1:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:1:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:1:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:1:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:1:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:2:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:2:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:2:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:2:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:2:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:3:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:3:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:3:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:3:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:3:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:4:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:4:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:4:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:4:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:4:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:5:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:5:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:5:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:5:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:5:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:6:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:6:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:6:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:6:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:6:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:7:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:7:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:7:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:7:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:7:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:8:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:8:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:8:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:8:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:8:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:9:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:9:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:9:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:9:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:9:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:10:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:10:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:10:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:10:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:10:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:11:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:11:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:11:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:11:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:11:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:12:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:12:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:12:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:12:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:12:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:13:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:13:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:13:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:13:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:13:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:14:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:14:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:14:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:14:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:14:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:15:GEN_MAIN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:15:GEN_MAIN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:15:GEN_MAIN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:15:GEN_MAIN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:15:GEN_MAIN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:16:GEN_SHIFT_IN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:16:GEN_SHIFT_IN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:16:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:16:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:16:GEN_SHIFT_IN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:17:GEN_SHIFT_IN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:17:GEN_SHIFT_IN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:17:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:17:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:17:GEN_SHIFT_IN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:18:GEN_SHIFT_IN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:18:GEN_SHIFT_IN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:18:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:18:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:18:GEN_SHIFT_IN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:19:GEN_SHIFT_IN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:19:GEN_SHIFT_IN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:19:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:19:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:19:GEN_SHIFT_IN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:20:GEN_SHIFT_IN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:20:GEN_SHIFT_IN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:20:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:20:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:20:GEN_SHIFT_IN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:21:GEN_SHIFT_IN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:21:GEN_SHIFT_IN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:21:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:21:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:21:GEN_SHIFT_IN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:22:GEN_SHIFT_IN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:22:GEN_SHIFT_IN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:22:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:22:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:22:GEN_SHIFT_IN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:23:GEN_SHIFT_IN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:23:GEN_SHIFT_IN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:23:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:23:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:23:GEN_SHIFT_IN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:24:GEN_SHIFT_IN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:24:GEN_SHIFT_IN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:24:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:24:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:24:GEN_SHIFT_IN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:25:GEN_SHIFT_IN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:25:GEN_SHIFT_IN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:25:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:25:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:25:GEN_SHIFT_IN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:26:GEN_SHIFT_IN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:26:GEN_SHIFT_IN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:26:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:26:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:26:GEN_SHIFT_IN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:27:GEN_SHIFT_IN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:27:GEN_SHIFT_IN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:27:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:27:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:27:GEN_SHIFT_IN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:28:GEN_SHIFT_IN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:28:GEN_SHIFT_IN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:28:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:28:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:28:GEN_SHIFT_IN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:29:GEN_SHIFT_IN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:29:GEN_SHIFT_IN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:29:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:29:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:29:GEN_SHIFT_IN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:30:GEN_SHIFT_IN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:30:GEN_SHIFT_IN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:30:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:30:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:30:GEN_SHIFT_IN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:31:GEN_SHIFT_IN:tmp_mux_i
i_X => and2_MS:and_notsel_x.i_B
i_Y => and2_MS:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:and_sel_y.i_A
o_OUT <= or2_MS:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:31:GEN_SHIFT_IN:tmp_mux_i|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:31:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:31:GEN_SHIFT_IN:tmp_mux_i|and2_MS:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct_single:\LEVEL_GEN_5:31:GEN_SHIFT_IN:tmp_mux_i|or2_MS:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|reverse_order:REVERSE_FIN
i_data[0] => o_data[31].DATAIN
i_data[1] => o_data[30].DATAIN
i_data[2] => o_data[29].DATAIN
i_data[3] => o_data[28].DATAIN
i_data[4] => o_data[27].DATAIN
i_data[5] => o_data[26].DATAIN
i_data[6] => o_data[25].DATAIN
i_data[7] => o_data[24].DATAIN
i_data[8] => o_data[23].DATAIN
i_data[9] => o_data[22].DATAIN
i_data[10] => o_data[21].DATAIN
i_data[11] => o_data[20].DATAIN
i_data[12] => o_data[19].DATAIN
i_data[13] => o_data[18].DATAIN
i_data[14] => o_data[17].DATAIN
i_data[15] => o_data[16].DATAIN
i_data[16] => o_data[15].DATAIN
i_data[17] => o_data[14].DATAIN
i_data[18] => o_data[13].DATAIN
i_data[19] => o_data[12].DATAIN
i_data[20] => o_data[11].DATAIN
i_data[21] => o_data[10].DATAIN
i_data[22] => o_data[9].DATAIN
i_data[23] => o_data[8].DATAIN
i_data[24] => o_data[7].DATAIN
i_data[25] => o_data[6].DATAIN
i_data[26] => o_data[5].DATAIN
i_data[27] => o_data[4].DATAIN
i_data[28] => o_data[3].DATAIN
i_data[29] => o_data[2].DATAIN
i_data[30] => o_data[1].DATAIN
i_data[31] => o_data[0].DATAIN
o_data[0] <= i_data[31].DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= i_data[30].DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= i_data[29].DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= i_data[28].DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= i_data[27].DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= i_data[26].DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= i_data[25].DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= i_data[24].DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= i_data[23].DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= i_data[22].DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= i_data[21].DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= i_data[20].DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= i_data[19].DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= i_data[18].DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= i_data[17].DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= i_data[16].DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= i_data[15].DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= i_data[14].DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= i_data[13].DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= i_data[12].DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= i_data[11].DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= i_data[10].DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= i_data[9].DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= i_data[8].DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= i_data[7].DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= i_data[6].DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= i_data[5].DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= i_data[4].DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= i_data[3].DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= i_data[2].DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= i_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= i_data[0].DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER
i_X[0] => and2_MS:GENFOR:0:and_notsel_x.i_B
i_X[1] => and2_MS:GENFOR:1:and_notsel_x.i_B
i_X[2] => and2_MS:GENFOR:2:and_notsel_x.i_B
i_X[3] => and2_MS:GENFOR:3:and_notsel_x.i_B
i_X[4] => and2_MS:GENFOR:4:and_notsel_x.i_B
i_X[5] => and2_MS:GENFOR:5:and_notsel_x.i_B
i_X[6] => and2_MS:GENFOR:6:and_notsel_x.i_B
i_X[7] => and2_MS:GENFOR:7:and_notsel_x.i_B
i_X[8] => and2_MS:GENFOR:8:and_notsel_x.i_B
i_X[9] => and2_MS:GENFOR:9:and_notsel_x.i_B
i_X[10] => and2_MS:GENFOR:10:and_notsel_x.i_B
i_X[11] => and2_MS:GENFOR:11:and_notsel_x.i_B
i_X[12] => and2_MS:GENFOR:12:and_notsel_x.i_B
i_X[13] => and2_MS:GENFOR:13:and_notsel_x.i_B
i_X[14] => and2_MS:GENFOR:14:and_notsel_x.i_B
i_X[15] => and2_MS:GENFOR:15:and_notsel_x.i_B
i_X[16] => and2_MS:GENFOR:16:and_notsel_x.i_B
i_X[17] => and2_MS:GENFOR:17:and_notsel_x.i_B
i_X[18] => and2_MS:GENFOR:18:and_notsel_x.i_B
i_X[19] => and2_MS:GENFOR:19:and_notsel_x.i_B
i_X[20] => and2_MS:GENFOR:20:and_notsel_x.i_B
i_X[21] => and2_MS:GENFOR:21:and_notsel_x.i_B
i_X[22] => and2_MS:GENFOR:22:and_notsel_x.i_B
i_X[23] => and2_MS:GENFOR:23:and_notsel_x.i_B
i_X[24] => and2_MS:GENFOR:24:and_notsel_x.i_B
i_X[25] => and2_MS:GENFOR:25:and_notsel_x.i_B
i_X[26] => and2_MS:GENFOR:26:and_notsel_x.i_B
i_X[27] => and2_MS:GENFOR:27:and_notsel_x.i_B
i_X[28] => and2_MS:GENFOR:28:and_notsel_x.i_B
i_X[29] => and2_MS:GENFOR:29:and_notsel_x.i_B
i_X[30] => and2_MS:GENFOR:30:and_notsel_x.i_B
i_X[31] => and2_MS:GENFOR:31:and_notsel_x.i_B
i_Y[0] => and2_MS:GENFOR:0:and_sel_y.i_B
i_Y[1] => and2_MS:GENFOR:1:and_sel_y.i_B
i_Y[2] => and2_MS:GENFOR:2:and_sel_y.i_B
i_Y[3] => and2_MS:GENFOR:3:and_sel_y.i_B
i_Y[4] => and2_MS:GENFOR:4:and_sel_y.i_B
i_Y[5] => and2_MS:GENFOR:5:and_sel_y.i_B
i_Y[6] => and2_MS:GENFOR:6:and_sel_y.i_B
i_Y[7] => and2_MS:GENFOR:7:and_sel_y.i_B
i_Y[8] => and2_MS:GENFOR:8:and_sel_y.i_B
i_Y[9] => and2_MS:GENFOR:9:and_sel_y.i_B
i_Y[10] => and2_MS:GENFOR:10:and_sel_y.i_B
i_Y[11] => and2_MS:GENFOR:11:and_sel_y.i_B
i_Y[12] => and2_MS:GENFOR:12:and_sel_y.i_B
i_Y[13] => and2_MS:GENFOR:13:and_sel_y.i_B
i_Y[14] => and2_MS:GENFOR:14:and_sel_y.i_B
i_Y[15] => and2_MS:GENFOR:15:and_sel_y.i_B
i_Y[16] => and2_MS:GENFOR:16:and_sel_y.i_B
i_Y[17] => and2_MS:GENFOR:17:and_sel_y.i_B
i_Y[18] => and2_MS:GENFOR:18:and_sel_y.i_B
i_Y[19] => and2_MS:GENFOR:19:and_sel_y.i_B
i_Y[20] => and2_MS:GENFOR:20:and_sel_y.i_B
i_Y[21] => and2_MS:GENFOR:21:and_sel_y.i_B
i_Y[22] => and2_MS:GENFOR:22:and_sel_y.i_B
i_Y[23] => and2_MS:GENFOR:23:and_sel_y.i_B
i_Y[24] => and2_MS:GENFOR:24:and_sel_y.i_B
i_Y[25] => and2_MS:GENFOR:25:and_sel_y.i_B
i_Y[26] => and2_MS:GENFOR:26:and_sel_y.i_B
i_Y[27] => and2_MS:GENFOR:27:and_sel_y.i_B
i_Y[28] => and2_MS:GENFOR:28:and_sel_y.i_B
i_Y[29] => and2_MS:GENFOR:29:and_sel_y.i_B
i_Y[30] => and2_MS:GENFOR:30:and_sel_y.i_B
i_Y[31] => and2_MS:GENFOR:31:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:GENFOR:0:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:1:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:2:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:3:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:4:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:5:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:6:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:7:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:8:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:9:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:10:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:11:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:12:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:13:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:14:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:15:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:16:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:17:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:18:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:19:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:20:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:21:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:22:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:23:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:24:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:25:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:26:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:27:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:28:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:29:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:30:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:31:and_sel_y.i_A
o_OUT[0] <= or2_MS:GENFOR:0:or_xysel.o_F
o_OUT[1] <= or2_MS:GENFOR:1:or_xysel.o_F
o_OUT[2] <= or2_MS:GENFOR:2:or_xysel.o_F
o_OUT[3] <= or2_MS:GENFOR:3:or_xysel.o_F
o_OUT[4] <= or2_MS:GENFOR:4:or_xysel.o_F
o_OUT[5] <= or2_MS:GENFOR:5:or_xysel.o_F
o_OUT[6] <= or2_MS:GENFOR:6:or_xysel.o_F
o_OUT[7] <= or2_MS:GENFOR:7:or_xysel.o_F
o_OUT[8] <= or2_MS:GENFOR:8:or_xysel.o_F
o_OUT[9] <= or2_MS:GENFOR:9:or_xysel.o_F
o_OUT[10] <= or2_MS:GENFOR:10:or_xysel.o_F
o_OUT[11] <= or2_MS:GENFOR:11:or_xysel.o_F
o_OUT[12] <= or2_MS:GENFOR:12:or_xysel.o_F
o_OUT[13] <= or2_MS:GENFOR:13:or_xysel.o_F
o_OUT[14] <= or2_MS:GENFOR:14:or_xysel.o_F
o_OUT[15] <= or2_MS:GENFOR:15:or_xysel.o_F
o_OUT[16] <= or2_MS:GENFOR:16:or_xysel.o_F
o_OUT[17] <= or2_MS:GENFOR:17:or_xysel.o_F
o_OUT[18] <= or2_MS:GENFOR:18:or_xysel.o_F
o_OUT[19] <= or2_MS:GENFOR:19:or_xysel.o_F
o_OUT[20] <= or2_MS:GENFOR:20:or_xysel.o_F
o_OUT[21] <= or2_MS:GENFOR:21:or_xysel.o_F
o_OUT[22] <= or2_MS:GENFOR:22:or_xysel.o_F
o_OUT[23] <= or2_MS:GENFOR:23:or_xysel.o_F
o_OUT[24] <= or2_MS:GENFOR:24:or_xysel.o_F
o_OUT[25] <= or2_MS:GENFOR:25:or_xysel.o_F
o_OUT[26] <= or2_MS:GENFOR:26:or_xysel.o_F
o_OUT[27] <= or2_MS:GENFOR:27:or_xysel.o_F
o_OUT[28] <= or2_MS:GENFOR:28:or_xysel.o_F
o_OUT[29] <= or2_MS:GENFOR:29:or_xysel.o_F
o_OUT[30] <= or2_MS:GENFOR:30:or_xysel.o_F
o_OUT[31] <= or2_MS:GENFOR:31:or_xysel.o_F


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:0:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:0:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|or2_MS:\GENFOR:0:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:1:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:1:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|or2_MS:\GENFOR:1:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:2:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:2:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|or2_MS:\GENFOR:2:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:3:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:3:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|or2_MS:\GENFOR:3:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:4:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:4:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|or2_MS:\GENFOR:4:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:5:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:5:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|or2_MS:\GENFOR:5:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:6:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:6:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|or2_MS:\GENFOR:6:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:7:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:7:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|or2_MS:\GENFOR:7:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:8:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:8:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|or2_MS:\GENFOR:8:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:9:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:9:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|or2_MS:\GENFOR:9:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:10:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:10:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|or2_MS:\GENFOR:10:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:11:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:11:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|or2_MS:\GENFOR:11:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:12:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:12:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|or2_MS:\GENFOR:12:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:13:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:13:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|or2_MS:\GENFOR:13:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:14:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:14:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|or2_MS:\GENFOR:14:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:15:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:15:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|or2_MS:\GENFOR:15:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:16:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:16:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|or2_MS:\GENFOR:16:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:17:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:17:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|or2_MS:\GENFOR:17:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:18:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:18:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|or2_MS:\GENFOR:18:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:19:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:19:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|or2_MS:\GENFOR:19:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:20:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:20:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|or2_MS:\GENFOR:20:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:21:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:21:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|or2_MS:\GENFOR:21:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:22:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:22:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|or2_MS:\GENFOR:22:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:23:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:23:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|or2_MS:\GENFOR:23:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:24:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:24:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|or2_MS:\GENFOR:24:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:25:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:25:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|or2_MS:\GENFOR:25:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:26:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:26:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|or2_MS:\GENFOR:26:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:27:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:27:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|or2_MS:\GENFOR:27:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:28:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:28:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|or2_MS:\GENFOR:28:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:29:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:29:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|or2_MS:\GENFOR:29:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:30:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:30:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|or2_MS:\GENFOR:30:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:31:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|and2_MS:\GENFOR:31:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|barrel_shifter:SHIFT_OP|mux_2_1_struct:ORGANIZE_BITS_AFTER|or2_MS:\GENFOR:31:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|nor_32:NOR_OP
i_A[0] => o_F.IN0
i_A[1] => o_F.IN0
i_A[2] => o_F.IN0
i_A[3] => o_F.IN0
i_A[4] => o_F.IN0
i_A[5] => o_F.IN0
i_A[6] => o_F.IN0
i_A[7] => o_F.IN0
i_A[8] => o_F.IN0
i_A[9] => o_F.IN0
i_A[10] => o_F.IN0
i_A[11] => o_F.IN0
i_A[12] => o_F.IN0
i_A[13] => o_F.IN0
i_A[14] => o_F.IN0
i_A[15] => o_F.IN0
i_A[16] => o_F.IN0
i_A[17] => o_F.IN0
i_A[18] => o_F.IN0
i_A[19] => o_F.IN0
i_A[20] => o_F.IN0
i_A[21] => o_F.IN0
i_A[22] => o_F.IN0
i_A[23] => o_F.IN0
i_A[24] => o_F.IN0
i_A[25] => o_F.IN0
i_A[26] => o_F.IN0
i_A[27] => o_F.IN0
i_A[28] => o_F.IN0
i_A[29] => o_F.IN0
i_A[30] => o_F.IN0
i_A[31] => o_F.IN0
i_B[0] => o_F.IN1
i_B[1] => o_F.IN1
i_B[2] => o_F.IN1
i_B[3] => o_F.IN1
i_B[4] => o_F.IN1
i_B[5] => o_F.IN1
i_B[6] => o_F.IN1
i_B[7] => o_F.IN1
i_B[8] => o_F.IN1
i_B[9] => o_F.IN1
i_B[10] => o_F.IN1
i_B[11] => o_F.IN1
i_B[12] => o_F.IN1
i_B[13] => o_F.IN1
i_B[14] => o_F.IN1
i_B[15] => o_F.IN1
i_B[16] => o_F.IN1
i_B[17] => o_F.IN1
i_B[18] => o_F.IN1
i_B[19] => o_F.IN1
i_B[20] => o_F.IN1
i_B[21] => o_F.IN1
i_B[22] => o_F.IN1
i_B[23] => o_F.IN1
i_B[24] => o_F.IN1
i_B[25] => o_F.IN1
i_B[26] => o_F.IN1
i_B[27] => o_F.IN1
i_B[28] => o_F.IN1
i_B[29] => o_F.IN1
i_B[30] => o_F.IN1
i_B[31] => o_F.IN1
o_F[0] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[1] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[2] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[3] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[4] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[5] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[6] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[7] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[8] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[9] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[10] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[11] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[12] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[13] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[14] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[15] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[16] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[17] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[18] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[19] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[20] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[21] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[22] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[23] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[24] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[25] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[26] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[27] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[28] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[29] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[30] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[31] <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|xor_32:XOR_OP
i_A[0] => o_F.IN0
i_A[1] => o_F.IN0
i_A[2] => o_F.IN0
i_A[3] => o_F.IN0
i_A[4] => o_F.IN0
i_A[5] => o_F.IN0
i_A[6] => o_F.IN0
i_A[7] => o_F.IN0
i_A[8] => o_F.IN0
i_A[9] => o_F.IN0
i_A[10] => o_F.IN0
i_A[11] => o_F.IN0
i_A[12] => o_F.IN0
i_A[13] => o_F.IN0
i_A[14] => o_F.IN0
i_A[15] => o_F.IN0
i_A[16] => o_F.IN0
i_A[17] => o_F.IN0
i_A[18] => o_F.IN0
i_A[19] => o_F.IN0
i_A[20] => o_F.IN0
i_A[21] => o_F.IN0
i_A[22] => o_F.IN0
i_A[23] => o_F.IN0
i_A[24] => o_F.IN0
i_A[25] => o_F.IN0
i_A[26] => o_F.IN0
i_A[27] => o_F.IN0
i_A[28] => o_F.IN0
i_A[29] => o_F.IN0
i_A[30] => o_F.IN0
i_A[31] => o_F.IN0
i_B[0] => o_F.IN1
i_B[1] => o_F.IN1
i_B[2] => o_F.IN1
i_B[3] => o_F.IN1
i_B[4] => o_F.IN1
i_B[5] => o_F.IN1
i_B[6] => o_F.IN1
i_B[7] => o_F.IN1
i_B[8] => o_F.IN1
i_B[9] => o_F.IN1
i_B[10] => o_F.IN1
i_B[11] => o_F.IN1
i_B[12] => o_F.IN1
i_B[13] => o_F.IN1
i_B[14] => o_F.IN1
i_B[15] => o_F.IN1
i_B[16] => o_F.IN1
i_B[17] => o_F.IN1
i_B[18] => o_F.IN1
i_B[19] => o_F.IN1
i_B[20] => o_F.IN1
i_B[21] => o_F.IN1
i_B[22] => o_F.IN1
i_B[23] => o_F.IN1
i_B[24] => o_F.IN1
i_B[25] => o_F.IN1
i_B[26] => o_F.IN1
i_B[27] => o_F.IN1
i_B[28] => o_F.IN1
i_B[29] => o_F.IN1
i_B[30] => o_F.IN1
i_B[31] => o_F.IN1
o_F[0] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[1] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[2] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[3] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[4] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[5] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[6] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[7] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[8] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[9] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[10] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[11] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[12] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[13] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[14] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[15] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[16] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[17] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[18] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[19] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[20] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[21] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[22] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[23] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[24] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[25] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[26] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[27] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[28] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[29] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[30] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[31] <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|mux_7to1:SELECT_OPERATION
i_SEL[0] => Mux0.IN9
i_SEL[0] => Mux1.IN9
i_SEL[0] => Mux2.IN9
i_SEL[0] => Mux3.IN9
i_SEL[0] => Mux4.IN9
i_SEL[0] => Mux5.IN9
i_SEL[0] => Mux6.IN9
i_SEL[0] => Mux7.IN9
i_SEL[0] => Mux8.IN9
i_SEL[0] => Mux9.IN9
i_SEL[0] => Mux10.IN9
i_SEL[0] => Mux11.IN9
i_SEL[0] => Mux12.IN9
i_SEL[0] => Mux13.IN9
i_SEL[0] => Mux14.IN9
i_SEL[0] => Mux15.IN9
i_SEL[0] => Mux16.IN9
i_SEL[0] => Mux17.IN9
i_SEL[0] => Mux18.IN9
i_SEL[0] => Mux19.IN9
i_SEL[0] => Mux20.IN9
i_SEL[0] => Mux21.IN9
i_SEL[0] => Mux22.IN9
i_SEL[0] => Mux23.IN9
i_SEL[0] => Mux24.IN9
i_SEL[0] => Mux25.IN9
i_SEL[0] => Mux26.IN9
i_SEL[0] => Mux27.IN9
i_SEL[0] => Mux28.IN9
i_SEL[0] => Mux29.IN9
i_SEL[0] => Mux30.IN9
i_SEL[0] => Mux31.IN9
i_SEL[1] => Mux0.IN8
i_SEL[1] => Mux1.IN8
i_SEL[1] => Mux2.IN8
i_SEL[1] => Mux3.IN8
i_SEL[1] => Mux4.IN8
i_SEL[1] => Mux5.IN8
i_SEL[1] => Mux6.IN8
i_SEL[1] => Mux7.IN8
i_SEL[1] => Mux8.IN8
i_SEL[1] => Mux9.IN8
i_SEL[1] => Mux10.IN8
i_SEL[1] => Mux11.IN8
i_SEL[1] => Mux12.IN8
i_SEL[1] => Mux13.IN8
i_SEL[1] => Mux14.IN8
i_SEL[1] => Mux15.IN8
i_SEL[1] => Mux16.IN8
i_SEL[1] => Mux17.IN8
i_SEL[1] => Mux18.IN8
i_SEL[1] => Mux19.IN8
i_SEL[1] => Mux20.IN8
i_SEL[1] => Mux21.IN8
i_SEL[1] => Mux22.IN8
i_SEL[1] => Mux23.IN8
i_SEL[1] => Mux24.IN8
i_SEL[1] => Mux25.IN8
i_SEL[1] => Mux26.IN8
i_SEL[1] => Mux27.IN8
i_SEL[1] => Mux28.IN8
i_SEL[1] => Mux29.IN8
i_SEL[1] => Mux30.IN8
i_SEL[1] => Mux31.IN8
i_SEL[2] => Mux0.IN7
i_SEL[2] => Mux1.IN7
i_SEL[2] => Mux2.IN7
i_SEL[2] => Mux3.IN7
i_SEL[2] => Mux4.IN7
i_SEL[2] => Mux5.IN7
i_SEL[2] => Mux6.IN7
i_SEL[2] => Mux7.IN7
i_SEL[2] => Mux8.IN7
i_SEL[2] => Mux9.IN7
i_SEL[2] => Mux10.IN7
i_SEL[2] => Mux11.IN7
i_SEL[2] => Mux12.IN7
i_SEL[2] => Mux13.IN7
i_SEL[2] => Mux14.IN7
i_SEL[2] => Mux15.IN7
i_SEL[2] => Mux16.IN7
i_SEL[2] => Mux17.IN7
i_SEL[2] => Mux18.IN7
i_SEL[2] => Mux19.IN7
i_SEL[2] => Mux20.IN7
i_SEL[2] => Mux21.IN7
i_SEL[2] => Mux22.IN7
i_SEL[2] => Mux23.IN7
i_SEL[2] => Mux24.IN7
i_SEL[2] => Mux25.IN7
i_SEL[2] => Mux26.IN7
i_SEL[2] => Mux27.IN7
i_SEL[2] => Mux28.IN7
i_SEL[2] => Mux29.IN7
i_SEL[2] => Mux30.IN7
i_SEL[2] => Mux31.IN7
i_SEL[3] => Mux0.IN6
i_SEL[3] => Mux1.IN6
i_SEL[3] => Mux2.IN6
i_SEL[3] => Mux3.IN6
i_SEL[3] => Mux4.IN6
i_SEL[3] => Mux5.IN6
i_SEL[3] => Mux6.IN6
i_SEL[3] => Mux7.IN6
i_SEL[3] => Mux8.IN6
i_SEL[3] => Mux9.IN6
i_SEL[3] => Mux10.IN6
i_SEL[3] => Mux11.IN6
i_SEL[3] => Mux12.IN6
i_SEL[3] => Mux13.IN6
i_SEL[3] => Mux14.IN6
i_SEL[3] => Mux15.IN6
i_SEL[3] => Mux16.IN6
i_SEL[3] => Mux17.IN6
i_SEL[3] => Mux18.IN6
i_SEL[3] => Mux19.IN6
i_SEL[3] => Mux20.IN6
i_SEL[3] => Mux21.IN6
i_SEL[3] => Mux22.IN6
i_SEL[3] => Mux23.IN6
i_SEL[3] => Mux24.IN6
i_SEL[3] => Mux25.IN6
i_SEL[3] => Mux26.IN6
i_SEL[3] => Mux27.IN6
i_SEL[3] => Mux28.IN6
i_SEL[3] => Mux29.IN6
i_SEL[3] => Mux30.IN6
i_SEL[3] => Mux31.IN6
i_0[0] => Mux31.IN10
i_0[1] => Mux30.IN10
i_0[2] => Mux29.IN10
i_0[3] => Mux28.IN10
i_0[4] => Mux27.IN10
i_0[5] => Mux26.IN10
i_0[6] => Mux25.IN10
i_0[7] => Mux24.IN10
i_0[8] => Mux23.IN10
i_0[9] => Mux22.IN10
i_0[10] => Mux21.IN10
i_0[11] => Mux20.IN10
i_0[12] => Mux19.IN10
i_0[13] => Mux18.IN10
i_0[14] => Mux17.IN10
i_0[15] => Mux16.IN10
i_0[16] => Mux15.IN10
i_0[17] => Mux14.IN10
i_0[18] => Mux13.IN10
i_0[19] => Mux12.IN10
i_0[20] => Mux11.IN10
i_0[21] => Mux10.IN10
i_0[22] => Mux9.IN10
i_0[23] => Mux8.IN10
i_0[24] => Mux7.IN10
i_0[25] => Mux6.IN10
i_0[26] => Mux5.IN10
i_0[27] => Mux4.IN10
i_0[28] => Mux3.IN10
i_0[29] => Mux2.IN10
i_0[30] => Mux1.IN10
i_0[31] => Mux0.IN10
i_1[0] => Mux31.IN11
i_1[1] => Mux30.IN11
i_1[2] => Mux29.IN11
i_1[3] => Mux28.IN11
i_1[4] => Mux27.IN11
i_1[5] => Mux26.IN11
i_1[6] => Mux25.IN11
i_1[7] => Mux24.IN11
i_1[8] => Mux23.IN11
i_1[9] => Mux22.IN11
i_1[10] => Mux21.IN11
i_1[11] => Mux20.IN11
i_1[12] => Mux19.IN11
i_1[13] => Mux18.IN11
i_1[14] => Mux17.IN11
i_1[15] => Mux16.IN11
i_1[16] => Mux15.IN11
i_1[17] => Mux14.IN11
i_1[18] => Mux13.IN11
i_1[19] => Mux12.IN11
i_1[20] => Mux11.IN11
i_1[21] => Mux10.IN11
i_1[22] => Mux9.IN11
i_1[23] => Mux8.IN11
i_1[24] => Mux7.IN11
i_1[25] => Mux6.IN11
i_1[26] => Mux5.IN11
i_1[27] => Mux4.IN11
i_1[28] => Mux3.IN11
i_1[29] => Mux2.IN11
i_1[30] => Mux1.IN11
i_1[31] => Mux0.IN11
i_2[0] => Mux31.IN12
i_2[0] => Mux31.IN13
i_2[1] => Mux30.IN12
i_2[1] => Mux30.IN13
i_2[2] => Mux29.IN12
i_2[2] => Mux29.IN13
i_2[3] => Mux28.IN12
i_2[3] => Mux28.IN13
i_2[4] => Mux27.IN12
i_2[4] => Mux27.IN13
i_2[5] => Mux26.IN12
i_2[5] => Mux26.IN13
i_2[6] => Mux25.IN12
i_2[6] => Mux25.IN13
i_2[7] => Mux24.IN12
i_2[7] => Mux24.IN13
i_2[8] => Mux23.IN12
i_2[8] => Mux23.IN13
i_2[9] => Mux22.IN12
i_2[9] => Mux22.IN13
i_2[10] => Mux21.IN12
i_2[10] => Mux21.IN13
i_2[11] => Mux20.IN12
i_2[11] => Mux20.IN13
i_2[12] => Mux19.IN12
i_2[12] => Mux19.IN13
i_2[13] => Mux18.IN12
i_2[13] => Mux18.IN13
i_2[14] => Mux17.IN12
i_2[14] => Mux17.IN13
i_2[15] => Mux16.IN12
i_2[15] => Mux16.IN13
i_2[16] => Mux15.IN12
i_2[16] => Mux15.IN13
i_2[17] => Mux14.IN12
i_2[17] => Mux14.IN13
i_2[18] => Mux13.IN12
i_2[18] => Mux13.IN13
i_2[19] => Mux12.IN12
i_2[19] => Mux12.IN13
i_2[20] => Mux11.IN12
i_2[20] => Mux11.IN13
i_2[21] => Mux10.IN12
i_2[21] => Mux10.IN13
i_2[22] => Mux9.IN12
i_2[22] => Mux9.IN13
i_2[23] => Mux8.IN12
i_2[23] => Mux8.IN13
i_2[24] => Mux7.IN12
i_2[24] => Mux7.IN13
i_2[25] => Mux6.IN12
i_2[25] => Mux6.IN13
i_2[26] => Mux5.IN12
i_2[26] => Mux5.IN13
i_2[27] => Mux4.IN12
i_2[27] => Mux4.IN13
i_2[28] => Mux3.IN12
i_2[28] => Mux3.IN13
i_2[29] => Mux2.IN12
i_2[29] => Mux2.IN13
i_2[30] => Mux1.IN12
i_2[30] => Mux1.IN13
i_2[31] => Mux0.IN12
i_2[31] => Mux0.IN13
i_3[0] => Mux31.IN14
i_3[1] => Mux30.IN14
i_3[2] => Mux29.IN14
i_3[3] => Mux28.IN14
i_3[4] => Mux27.IN14
i_3[5] => Mux26.IN14
i_3[6] => Mux25.IN14
i_3[7] => Mux24.IN14
i_3[8] => Mux23.IN14
i_3[9] => Mux22.IN14
i_3[10] => Mux21.IN14
i_3[11] => Mux20.IN14
i_3[12] => Mux19.IN14
i_3[13] => Mux18.IN14
i_3[14] => Mux17.IN14
i_3[15] => Mux16.IN14
i_3[16] => Mux15.IN14
i_3[17] => Mux14.IN14
i_3[18] => Mux13.IN14
i_3[19] => Mux12.IN14
i_3[20] => Mux11.IN14
i_3[21] => Mux10.IN14
i_3[22] => Mux9.IN14
i_3[23] => Mux8.IN14
i_3[24] => Mux7.IN14
i_3[25] => Mux6.IN14
i_3[26] => Mux5.IN14
i_3[27] => Mux4.IN14
i_3[28] => Mux3.IN14
i_3[29] => Mux2.IN14
i_3[30] => Mux1.IN14
i_3[31] => Mux0.IN14
i_4[0] => Mux31.IN15
i_4[0] => Mux31.IN16
i_4[0] => Mux31.IN17
i_4[1] => Mux30.IN15
i_4[1] => Mux30.IN16
i_4[1] => Mux30.IN17
i_4[2] => Mux29.IN15
i_4[2] => Mux29.IN16
i_4[2] => Mux29.IN17
i_4[3] => Mux28.IN15
i_4[3] => Mux28.IN16
i_4[3] => Mux28.IN17
i_4[4] => Mux27.IN15
i_4[4] => Mux27.IN16
i_4[4] => Mux27.IN17
i_4[5] => Mux26.IN15
i_4[5] => Mux26.IN16
i_4[5] => Mux26.IN17
i_4[6] => Mux25.IN15
i_4[6] => Mux25.IN16
i_4[6] => Mux25.IN17
i_4[7] => Mux24.IN15
i_4[7] => Mux24.IN16
i_4[7] => Mux24.IN17
i_4[8] => Mux23.IN15
i_4[8] => Mux23.IN16
i_4[8] => Mux23.IN17
i_4[9] => Mux22.IN15
i_4[9] => Mux22.IN16
i_4[9] => Mux22.IN17
i_4[10] => Mux21.IN15
i_4[10] => Mux21.IN16
i_4[10] => Mux21.IN17
i_4[11] => Mux20.IN15
i_4[11] => Mux20.IN16
i_4[11] => Mux20.IN17
i_4[12] => Mux19.IN15
i_4[12] => Mux19.IN16
i_4[12] => Mux19.IN17
i_4[13] => Mux18.IN15
i_4[13] => Mux18.IN16
i_4[13] => Mux18.IN17
i_4[14] => Mux17.IN15
i_4[14] => Mux17.IN16
i_4[14] => Mux17.IN17
i_4[15] => Mux16.IN15
i_4[15] => Mux16.IN16
i_4[15] => Mux16.IN17
i_4[16] => Mux15.IN15
i_4[16] => Mux15.IN16
i_4[16] => Mux15.IN17
i_4[17] => Mux14.IN15
i_4[17] => Mux14.IN16
i_4[17] => Mux14.IN17
i_4[18] => Mux13.IN15
i_4[18] => Mux13.IN16
i_4[18] => Mux13.IN17
i_4[19] => Mux12.IN15
i_4[19] => Mux12.IN16
i_4[19] => Mux12.IN17
i_4[20] => Mux11.IN15
i_4[20] => Mux11.IN16
i_4[20] => Mux11.IN17
i_4[21] => Mux10.IN15
i_4[21] => Mux10.IN16
i_4[21] => Mux10.IN17
i_4[22] => Mux9.IN15
i_4[22] => Mux9.IN16
i_4[22] => Mux9.IN17
i_4[23] => Mux8.IN15
i_4[23] => Mux8.IN16
i_4[23] => Mux8.IN17
i_4[24] => Mux7.IN15
i_4[24] => Mux7.IN16
i_4[24] => Mux7.IN17
i_4[25] => Mux6.IN15
i_4[25] => Mux6.IN16
i_4[25] => Mux6.IN17
i_4[26] => Mux5.IN15
i_4[26] => Mux5.IN16
i_4[26] => Mux5.IN17
i_4[27] => Mux4.IN15
i_4[27] => Mux4.IN16
i_4[27] => Mux4.IN17
i_4[28] => Mux3.IN15
i_4[28] => Mux3.IN16
i_4[28] => Mux3.IN17
i_4[29] => Mux2.IN15
i_4[29] => Mux2.IN16
i_4[29] => Mux2.IN17
i_4[30] => Mux1.IN15
i_4[30] => Mux1.IN16
i_4[30] => Mux1.IN17
i_4[31] => Mux0.IN15
i_4[31] => Mux0.IN16
i_4[31] => Mux0.IN17
i_5[0] => Mux31.IN18
i_5[1] => Mux30.IN18
i_5[2] => Mux29.IN18
i_5[3] => Mux28.IN18
i_5[4] => Mux27.IN18
i_5[5] => Mux26.IN18
i_5[6] => Mux25.IN18
i_5[7] => Mux24.IN18
i_5[8] => Mux23.IN18
i_5[9] => Mux22.IN18
i_5[10] => Mux21.IN18
i_5[11] => Mux20.IN18
i_5[12] => Mux19.IN18
i_5[13] => Mux18.IN18
i_5[14] => Mux17.IN18
i_5[15] => Mux16.IN18
i_5[16] => Mux15.IN18
i_5[17] => Mux14.IN18
i_5[18] => Mux13.IN18
i_5[19] => Mux12.IN18
i_5[20] => Mux11.IN18
i_5[21] => Mux10.IN18
i_5[22] => Mux9.IN18
i_5[23] => Mux8.IN18
i_5[24] => Mux7.IN18
i_5[25] => Mux6.IN18
i_5[26] => Mux5.IN18
i_5[27] => Mux4.IN18
i_5[28] => Mux3.IN18
i_5[29] => Mux2.IN18
i_5[30] => Mux1.IN18
i_5[31] => Mux0.IN18
i_6[0] => Mux31.IN19
i_6[1] => Mux30.IN19
i_6[2] => Mux29.IN19
i_6[3] => Mux28.IN19
i_6[4] => Mux27.IN19
i_6[5] => Mux26.IN19
i_6[6] => Mux25.IN19
i_6[7] => Mux24.IN19
i_6[8] => Mux23.IN19
i_6[9] => Mux22.IN19
i_6[10] => Mux21.IN19
i_6[11] => Mux20.IN19
i_6[12] => Mux19.IN19
i_6[13] => Mux18.IN19
i_6[14] => Mux17.IN19
i_6[15] => Mux16.IN19
i_6[16] => Mux15.IN19
i_6[17] => Mux14.IN19
i_6[18] => Mux13.IN19
i_6[19] => Mux12.IN19
i_6[20] => Mux11.IN19
i_6[21] => Mux10.IN19
i_6[22] => Mux9.IN19
i_6[23] => Mux8.IN19
i_6[24] => Mux7.IN19
i_6[25] => Mux6.IN19
i_6[26] => Mux5.IN19
i_6[27] => Mux4.IN19
i_6[28] => Mux3.IN19
i_6[29] => Mux2.IN19
i_6[30] => Mux1.IN19
i_6[31] => Mux0.IN19
o_F[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_F[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_F[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_F[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_F[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_F[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_F[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_F[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_F[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_F[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_F[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_F[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_F[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_F[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_F[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_F[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_F[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_F[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_F[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_F[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_F[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_F[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_F[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_F[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_F[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_F[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_F[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_F[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_F[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_F[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_F[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_F[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|alu32:alu|zero_detect:ZERO_FLAG
i_F[0] => Equal0.IN31
i_F[1] => Equal0.IN30
i_F[2] => Equal0.IN29
i_F[3] => Equal0.IN28
i_F[4] => Equal0.IN27
i_F[5] => Equal0.IN26
i_F[6] => Equal0.IN25
i_F[7] => Equal0.IN24
i_F[8] => Equal0.IN23
i_F[9] => Equal0.IN22
i_F[10] => Equal0.IN21
i_F[11] => Equal0.IN20
i_F[12] => Equal0.IN19
i_F[13] => Equal0.IN18
i_F[14] => Equal0.IN17
i_F[15] => Equal0.IN16
i_F[16] => Equal0.IN15
i_F[17] => Equal0.IN14
i_F[18] => Equal0.IN13
i_F[19] => Equal0.IN12
i_F[20] => Equal0.IN11
i_F[21] => Equal0.IN10
i_F[22] => Equal0.IN9
i_F[23] => Equal0.IN8
i_F[24] => Equal0.IN7
i_F[25] => Equal0.IN6
i_F[26] => Equal0.IN5
i_F[27] => Equal0.IN4
i_F[28] => Equal0.IN3
i_F[29] => Equal0.IN2
i_F[30] => Equal0.IN1
i_F[31] => Equal0.IN0
o_Zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mem:data_mem
clk => ram~42.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram.CLK0
addr[0] => ram~9.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~8.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~7.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~6.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~5.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~4.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~3.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~2.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram~1.DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram~0.DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
data[0] => ram~41.DATAIN
data[0] => ram.DATAIN
data[1] => ram~40.DATAIN
data[1] => ram.DATAIN1
data[2] => ram~39.DATAIN
data[2] => ram.DATAIN2
data[3] => ram~38.DATAIN
data[3] => ram.DATAIN3
data[4] => ram~37.DATAIN
data[4] => ram.DATAIN4
data[5] => ram~36.DATAIN
data[5] => ram.DATAIN5
data[6] => ram~35.DATAIN
data[6] => ram.DATAIN6
data[7] => ram~34.DATAIN
data[7] => ram.DATAIN7
data[8] => ram~33.DATAIN
data[8] => ram.DATAIN8
data[9] => ram~32.DATAIN
data[9] => ram.DATAIN9
data[10] => ram~31.DATAIN
data[10] => ram.DATAIN10
data[11] => ram~30.DATAIN
data[11] => ram.DATAIN11
data[12] => ram~29.DATAIN
data[12] => ram.DATAIN12
data[13] => ram~28.DATAIN
data[13] => ram.DATAIN13
data[14] => ram~27.DATAIN
data[14] => ram.DATAIN14
data[15] => ram~26.DATAIN
data[15] => ram.DATAIN15
data[16] => ram~25.DATAIN
data[16] => ram.DATAIN16
data[17] => ram~24.DATAIN
data[17] => ram.DATAIN17
data[18] => ram~23.DATAIN
data[18] => ram.DATAIN18
data[19] => ram~22.DATAIN
data[19] => ram.DATAIN19
data[20] => ram~21.DATAIN
data[20] => ram.DATAIN20
data[21] => ram~20.DATAIN
data[21] => ram.DATAIN21
data[22] => ram~19.DATAIN
data[22] => ram.DATAIN22
data[23] => ram~18.DATAIN
data[23] => ram.DATAIN23
data[24] => ram~17.DATAIN
data[24] => ram.DATAIN24
data[25] => ram~16.DATAIN
data[25] => ram.DATAIN25
data[26] => ram~15.DATAIN
data[26] => ram.DATAIN26
data[27] => ram~14.DATAIN
data[27] => ram.DATAIN27
data[28] => ram~13.DATAIN
data[28] => ram.DATAIN28
data[29] => ram~12.DATAIN
data[29] => ram.DATAIN29
data[30] => ram~11.DATAIN
data[30] => ram.DATAIN30
data[31] => ram~10.DATAIN
data[31] => ram.DATAIN31
we => ram~42.DATAIN
we => ram.WE
q[0] <= ram.DATAOUT
q[1] <= ram.DATAOUT1
q[2] <= ram.DATAOUT2
q[3] <= ram.DATAOUT3
q[4] <= ram.DATAOUT4
q[5] <= ram.DATAOUT5
q[6] <= ram.DATAOUT6
q[7] <= ram.DATAOUT7
q[8] <= ram.DATAOUT8
q[9] <= ram.DATAOUT9
q[10] <= ram.DATAOUT10
q[11] <= ram.DATAOUT11
q[12] <= ram.DATAOUT12
q[13] <= ram.DATAOUT13
q[14] <= ram.DATAOUT14
q[15] <= ram.DATAOUT15
q[16] <= ram.DATAOUT16
q[17] <= ram.DATAOUT17
q[18] <= ram.DATAOUT18
q[19] <= ram.DATAOUT19
q[20] <= ram.DATAOUT20
q[21] <= ram.DATAOUT21
q[22] <= ram.DATAOUT22
q[23] <= ram.DATAOUT23
q[24] <= ram.DATAOUT24
q[25] <= ram.DATAOUT25
q[26] <= ram.DATAOUT26
q[27] <= ram.DATAOUT27
q[28] <= ram.DATAOUT28
q[29] <= ram.DATAOUT29
q[30] <= ram.DATAOUT30
q[31] <= ram.DATAOUT31


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg
i_X[0] => and2_MS:GENFOR:0:and_notsel_x.i_B
i_X[1] => and2_MS:GENFOR:1:and_notsel_x.i_B
i_X[2] => and2_MS:GENFOR:2:and_notsel_x.i_B
i_X[3] => and2_MS:GENFOR:3:and_notsel_x.i_B
i_X[4] => and2_MS:GENFOR:4:and_notsel_x.i_B
i_X[5] => and2_MS:GENFOR:5:and_notsel_x.i_B
i_X[6] => and2_MS:GENFOR:6:and_notsel_x.i_B
i_X[7] => and2_MS:GENFOR:7:and_notsel_x.i_B
i_X[8] => and2_MS:GENFOR:8:and_notsel_x.i_B
i_X[9] => and2_MS:GENFOR:9:and_notsel_x.i_B
i_X[10] => and2_MS:GENFOR:10:and_notsel_x.i_B
i_X[11] => and2_MS:GENFOR:11:and_notsel_x.i_B
i_X[12] => and2_MS:GENFOR:12:and_notsel_x.i_B
i_X[13] => and2_MS:GENFOR:13:and_notsel_x.i_B
i_X[14] => and2_MS:GENFOR:14:and_notsel_x.i_B
i_X[15] => and2_MS:GENFOR:15:and_notsel_x.i_B
i_X[16] => and2_MS:GENFOR:16:and_notsel_x.i_B
i_X[17] => and2_MS:GENFOR:17:and_notsel_x.i_B
i_X[18] => and2_MS:GENFOR:18:and_notsel_x.i_B
i_X[19] => and2_MS:GENFOR:19:and_notsel_x.i_B
i_X[20] => and2_MS:GENFOR:20:and_notsel_x.i_B
i_X[21] => and2_MS:GENFOR:21:and_notsel_x.i_B
i_X[22] => and2_MS:GENFOR:22:and_notsel_x.i_B
i_X[23] => and2_MS:GENFOR:23:and_notsel_x.i_B
i_X[24] => and2_MS:GENFOR:24:and_notsel_x.i_B
i_X[25] => and2_MS:GENFOR:25:and_notsel_x.i_B
i_X[26] => and2_MS:GENFOR:26:and_notsel_x.i_B
i_X[27] => and2_MS:GENFOR:27:and_notsel_x.i_B
i_X[28] => and2_MS:GENFOR:28:and_notsel_x.i_B
i_X[29] => and2_MS:GENFOR:29:and_notsel_x.i_B
i_X[30] => and2_MS:GENFOR:30:and_notsel_x.i_B
i_X[31] => and2_MS:GENFOR:31:and_notsel_x.i_B
i_Y[0] => and2_MS:GENFOR:0:and_sel_y.i_B
i_Y[1] => and2_MS:GENFOR:1:and_sel_y.i_B
i_Y[2] => and2_MS:GENFOR:2:and_sel_y.i_B
i_Y[3] => and2_MS:GENFOR:3:and_sel_y.i_B
i_Y[4] => and2_MS:GENFOR:4:and_sel_y.i_B
i_Y[5] => and2_MS:GENFOR:5:and_sel_y.i_B
i_Y[6] => and2_MS:GENFOR:6:and_sel_y.i_B
i_Y[7] => and2_MS:GENFOR:7:and_sel_y.i_B
i_Y[8] => and2_MS:GENFOR:8:and_sel_y.i_B
i_Y[9] => and2_MS:GENFOR:9:and_sel_y.i_B
i_Y[10] => and2_MS:GENFOR:10:and_sel_y.i_B
i_Y[11] => and2_MS:GENFOR:11:and_sel_y.i_B
i_Y[12] => and2_MS:GENFOR:12:and_sel_y.i_B
i_Y[13] => and2_MS:GENFOR:13:and_sel_y.i_B
i_Y[14] => and2_MS:GENFOR:14:and_sel_y.i_B
i_Y[15] => and2_MS:GENFOR:15:and_sel_y.i_B
i_Y[16] => and2_MS:GENFOR:16:and_sel_y.i_B
i_Y[17] => and2_MS:GENFOR:17:and_sel_y.i_B
i_Y[18] => and2_MS:GENFOR:18:and_sel_y.i_B
i_Y[19] => and2_MS:GENFOR:19:and_sel_y.i_B
i_Y[20] => and2_MS:GENFOR:20:and_sel_y.i_B
i_Y[21] => and2_MS:GENFOR:21:and_sel_y.i_B
i_Y[22] => and2_MS:GENFOR:22:and_sel_y.i_B
i_Y[23] => and2_MS:GENFOR:23:and_sel_y.i_B
i_Y[24] => and2_MS:GENFOR:24:and_sel_y.i_B
i_Y[25] => and2_MS:GENFOR:25:and_sel_y.i_B
i_Y[26] => and2_MS:GENFOR:26:and_sel_y.i_B
i_Y[27] => and2_MS:GENFOR:27:and_sel_y.i_B
i_Y[28] => and2_MS:GENFOR:28:and_sel_y.i_B
i_Y[29] => and2_MS:GENFOR:29:and_sel_y.i_B
i_Y[30] => and2_MS:GENFOR:30:and_sel_y.i_B
i_Y[31] => and2_MS:GENFOR:31:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:GENFOR:0:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:1:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:2:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:3:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:4:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:5:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:6:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:7:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:8:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:9:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:10:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:11:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:12:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:13:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:14:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:15:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:16:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:17:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:18:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:19:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:20:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:21:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:22:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:23:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:24:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:25:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:26:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:27:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:28:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:29:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:30:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:31:and_sel_y.i_A
o_OUT[0] <= or2_MS:GENFOR:0:or_xysel.o_F
o_OUT[1] <= or2_MS:GENFOR:1:or_xysel.o_F
o_OUT[2] <= or2_MS:GENFOR:2:or_xysel.o_F
o_OUT[3] <= or2_MS:GENFOR:3:or_xysel.o_F
o_OUT[4] <= or2_MS:GENFOR:4:or_xysel.o_F
o_OUT[5] <= or2_MS:GENFOR:5:or_xysel.o_F
o_OUT[6] <= or2_MS:GENFOR:6:or_xysel.o_F
o_OUT[7] <= or2_MS:GENFOR:7:or_xysel.o_F
o_OUT[8] <= or2_MS:GENFOR:8:or_xysel.o_F
o_OUT[9] <= or2_MS:GENFOR:9:or_xysel.o_F
o_OUT[10] <= or2_MS:GENFOR:10:or_xysel.o_F
o_OUT[11] <= or2_MS:GENFOR:11:or_xysel.o_F
o_OUT[12] <= or2_MS:GENFOR:12:or_xysel.o_F
o_OUT[13] <= or2_MS:GENFOR:13:or_xysel.o_F
o_OUT[14] <= or2_MS:GENFOR:14:or_xysel.o_F
o_OUT[15] <= or2_MS:GENFOR:15:or_xysel.o_F
o_OUT[16] <= or2_MS:GENFOR:16:or_xysel.o_F
o_OUT[17] <= or2_MS:GENFOR:17:or_xysel.o_F
o_OUT[18] <= or2_MS:GENFOR:18:or_xysel.o_F
o_OUT[19] <= or2_MS:GENFOR:19:or_xysel.o_F
o_OUT[20] <= or2_MS:GENFOR:20:or_xysel.o_F
o_OUT[21] <= or2_MS:GENFOR:21:or_xysel.o_F
o_OUT[22] <= or2_MS:GENFOR:22:or_xysel.o_F
o_OUT[23] <= or2_MS:GENFOR:23:or_xysel.o_F
o_OUT[24] <= or2_MS:GENFOR:24:or_xysel.o_F
o_OUT[25] <= or2_MS:GENFOR:25:or_xysel.o_F
o_OUT[26] <= or2_MS:GENFOR:26:or_xysel.o_F
o_OUT[27] <= or2_MS:GENFOR:27:or_xysel.o_F
o_OUT[28] <= or2_MS:GENFOR:28:or_xysel.o_F
o_OUT[29] <= or2_MS:GENFOR:29:or_xysel.o_F
o_OUT[30] <= or2_MS:GENFOR:30:or_xysel.o_F
o_OUT[31] <= or2_MS:GENFOR:31:or_xysel.o_F


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:0:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:0:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|or2_MS:\GENFOR:0:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:1:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:1:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|or2_MS:\GENFOR:1:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:2:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:2:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|or2_MS:\GENFOR:2:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:3:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:3:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|or2_MS:\GENFOR:3:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:4:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:4:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|or2_MS:\GENFOR:4:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:5:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:5:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|or2_MS:\GENFOR:5:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:6:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:6:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|or2_MS:\GENFOR:6:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:7:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:7:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|or2_MS:\GENFOR:7:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:8:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:8:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|or2_MS:\GENFOR:8:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:9:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:9:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|or2_MS:\GENFOR:9:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:10:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:10:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|or2_MS:\GENFOR:10:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:11:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:11:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|or2_MS:\GENFOR:11:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:12:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:12:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|or2_MS:\GENFOR:12:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:13:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:13:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|or2_MS:\GENFOR:13:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:14:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:14:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|or2_MS:\GENFOR:14:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:15:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:15:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|or2_MS:\GENFOR:15:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:16:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:16:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|or2_MS:\GENFOR:16:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:17:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:17:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|or2_MS:\GENFOR:17:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:18:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:18:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|or2_MS:\GENFOR:18:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:19:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:19:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|or2_MS:\GENFOR:19:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:20:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:20:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|or2_MS:\GENFOR:20:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:21:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:21:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|or2_MS:\GENFOR:21:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:22:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:22:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|or2_MS:\GENFOR:22:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:23:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:23:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|or2_MS:\GENFOR:23:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:24:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:24:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|or2_MS:\GENFOR:24:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:25:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:25:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|or2_MS:\GENFOR:25:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:26:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:26:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|or2_MS:\GENFOR:26:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:27:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:27:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|or2_MS:\GENFOR:27:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:28:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:28:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|or2_MS:\GENFOR:28:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:29:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:29:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|or2_MS:\GENFOR:29:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:30:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:30:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|or2_MS:\GENFOR:30:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:31:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|and2_MS:\GENFOR:31:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_Mem_To_Reg|or2_MS:\GENFOR:31:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL
i_A[0] => xor2_MS:GENFOR:0:ab_xor.i_A
i_A[0] => and2_MS:GENFOR:0:ab_and.i_A
i_A[1] => xor2_MS:GENFOR:1:ab_xor.i_A
i_A[1] => and2_MS:GENFOR:1:ab_and.i_A
i_A[2] => xor2_MS:GENFOR:2:ab_xor.i_A
i_A[2] => and2_MS:GENFOR:2:ab_and.i_A
i_A[3] => xor2_MS:GENFOR:3:ab_xor.i_A
i_A[3] => and2_MS:GENFOR:3:ab_and.i_A
i_A[4] => xor2_MS:GENFOR:4:ab_xor.i_A
i_A[4] => and2_MS:GENFOR:4:ab_and.i_A
i_A[5] => xor2_MS:GENFOR:5:ab_xor.i_A
i_A[5] => and2_MS:GENFOR:5:ab_and.i_A
i_A[6] => xor2_MS:GENFOR:6:ab_xor.i_A
i_A[6] => and2_MS:GENFOR:6:ab_and.i_A
i_A[7] => xor2_MS:GENFOR:7:ab_xor.i_A
i_A[7] => and2_MS:GENFOR:7:ab_and.i_A
i_A[8] => xor2_MS:GENFOR:8:ab_xor.i_A
i_A[8] => and2_MS:GENFOR:8:ab_and.i_A
i_A[9] => xor2_MS:GENFOR:9:ab_xor.i_A
i_A[9] => and2_MS:GENFOR:9:ab_and.i_A
i_A[10] => xor2_MS:GENFOR:10:ab_xor.i_A
i_A[10] => and2_MS:GENFOR:10:ab_and.i_A
i_A[11] => xor2_MS:GENFOR:11:ab_xor.i_A
i_A[11] => and2_MS:GENFOR:11:ab_and.i_A
i_A[12] => xor2_MS:GENFOR:12:ab_xor.i_A
i_A[12] => and2_MS:GENFOR:12:ab_and.i_A
i_A[13] => xor2_MS:GENFOR:13:ab_xor.i_A
i_A[13] => and2_MS:GENFOR:13:ab_and.i_A
i_A[14] => xor2_MS:GENFOR:14:ab_xor.i_A
i_A[14] => and2_MS:GENFOR:14:ab_and.i_A
i_A[15] => xor2_MS:GENFOR:15:ab_xor.i_A
i_A[15] => and2_MS:GENFOR:15:ab_and.i_A
i_A[16] => xor2_MS:GENFOR:16:ab_xor.i_A
i_A[16] => and2_MS:GENFOR:16:ab_and.i_A
i_A[17] => xor2_MS:GENFOR:17:ab_xor.i_A
i_A[17] => and2_MS:GENFOR:17:ab_and.i_A
i_A[18] => xor2_MS:GENFOR:18:ab_xor.i_A
i_A[18] => and2_MS:GENFOR:18:ab_and.i_A
i_A[19] => xor2_MS:GENFOR:19:ab_xor.i_A
i_A[19] => and2_MS:GENFOR:19:ab_and.i_A
i_A[20] => xor2_MS:GENFOR:20:ab_xor.i_A
i_A[20] => and2_MS:GENFOR:20:ab_and.i_A
i_A[21] => xor2_MS:GENFOR:21:ab_xor.i_A
i_A[21] => and2_MS:GENFOR:21:ab_and.i_A
i_A[22] => xor2_MS:GENFOR:22:ab_xor.i_A
i_A[22] => and2_MS:GENFOR:22:ab_and.i_A
i_A[23] => xor2_MS:GENFOR:23:ab_xor.i_A
i_A[23] => and2_MS:GENFOR:23:ab_and.i_A
i_A[24] => xor2_MS:GENFOR:24:ab_xor.i_A
i_A[24] => and2_MS:GENFOR:24:ab_and.i_A
i_A[25] => xor2_MS:GENFOR:25:ab_xor.i_A
i_A[25] => and2_MS:GENFOR:25:ab_and.i_A
i_A[26] => xor2_MS:GENFOR:26:ab_xor.i_A
i_A[26] => and2_MS:GENFOR:26:ab_and.i_A
i_A[27] => xor2_MS:GENFOR:27:ab_xor.i_A
i_A[27] => and2_MS:GENFOR:27:ab_and.i_A
i_A[28] => xor2_MS:GENFOR:28:ab_xor.i_A
i_A[28] => and2_MS:GENFOR:28:ab_and.i_A
i_A[29] => xor2_MS:GENFOR:29:ab_xor.i_A
i_A[29] => and2_MS:GENFOR:29:ab_and.i_A
i_A[30] => xor2_MS:GENFOR:30:ab_xor.i_A
i_A[30] => and2_MS:GENFOR:30:ab_and.i_A
i_A[31] => xor2_MS:GENFOR:31:ab_xor.i_A
i_A[31] => and2_MS:GENFOR:31:ab_and.i_A
i_B[0] => xor2_MS:GENFOR:0:ab_xor.i_B
i_B[0] => and2_MS:GENFOR:0:ab_and.i_B
i_B[1] => xor2_MS:GENFOR:1:ab_xor.i_B
i_B[1] => and2_MS:GENFOR:1:ab_and.i_B
i_B[2] => xor2_MS:GENFOR:2:ab_xor.i_B
i_B[2] => and2_MS:GENFOR:2:ab_and.i_B
i_B[3] => xor2_MS:GENFOR:3:ab_xor.i_B
i_B[3] => and2_MS:GENFOR:3:ab_and.i_B
i_B[4] => xor2_MS:GENFOR:4:ab_xor.i_B
i_B[4] => and2_MS:GENFOR:4:ab_and.i_B
i_B[5] => xor2_MS:GENFOR:5:ab_xor.i_B
i_B[5] => and2_MS:GENFOR:5:ab_and.i_B
i_B[6] => xor2_MS:GENFOR:6:ab_xor.i_B
i_B[6] => and2_MS:GENFOR:6:ab_and.i_B
i_B[7] => xor2_MS:GENFOR:7:ab_xor.i_B
i_B[7] => and2_MS:GENFOR:7:ab_and.i_B
i_B[8] => xor2_MS:GENFOR:8:ab_xor.i_B
i_B[8] => and2_MS:GENFOR:8:ab_and.i_B
i_B[9] => xor2_MS:GENFOR:9:ab_xor.i_B
i_B[9] => and2_MS:GENFOR:9:ab_and.i_B
i_B[10] => xor2_MS:GENFOR:10:ab_xor.i_B
i_B[10] => and2_MS:GENFOR:10:ab_and.i_B
i_B[11] => xor2_MS:GENFOR:11:ab_xor.i_B
i_B[11] => and2_MS:GENFOR:11:ab_and.i_B
i_B[12] => xor2_MS:GENFOR:12:ab_xor.i_B
i_B[12] => and2_MS:GENFOR:12:ab_and.i_B
i_B[13] => xor2_MS:GENFOR:13:ab_xor.i_B
i_B[13] => and2_MS:GENFOR:13:ab_and.i_B
i_B[14] => xor2_MS:GENFOR:14:ab_xor.i_B
i_B[14] => and2_MS:GENFOR:14:ab_and.i_B
i_B[15] => xor2_MS:GENFOR:15:ab_xor.i_B
i_B[15] => and2_MS:GENFOR:15:ab_and.i_B
i_B[16] => xor2_MS:GENFOR:16:ab_xor.i_B
i_B[16] => and2_MS:GENFOR:16:ab_and.i_B
i_B[17] => xor2_MS:GENFOR:17:ab_xor.i_B
i_B[17] => and2_MS:GENFOR:17:ab_and.i_B
i_B[18] => xor2_MS:GENFOR:18:ab_xor.i_B
i_B[18] => and2_MS:GENFOR:18:ab_and.i_B
i_B[19] => xor2_MS:GENFOR:19:ab_xor.i_B
i_B[19] => and2_MS:GENFOR:19:ab_and.i_B
i_B[20] => xor2_MS:GENFOR:20:ab_xor.i_B
i_B[20] => and2_MS:GENFOR:20:ab_and.i_B
i_B[21] => xor2_MS:GENFOR:21:ab_xor.i_B
i_B[21] => and2_MS:GENFOR:21:ab_and.i_B
i_B[22] => xor2_MS:GENFOR:22:ab_xor.i_B
i_B[22] => and2_MS:GENFOR:22:ab_and.i_B
i_B[23] => xor2_MS:GENFOR:23:ab_xor.i_B
i_B[23] => and2_MS:GENFOR:23:ab_and.i_B
i_B[24] => xor2_MS:GENFOR:24:ab_xor.i_B
i_B[24] => and2_MS:GENFOR:24:ab_and.i_B
i_B[25] => xor2_MS:GENFOR:25:ab_xor.i_B
i_B[25] => and2_MS:GENFOR:25:ab_and.i_B
i_B[26] => xor2_MS:GENFOR:26:ab_xor.i_B
i_B[26] => and2_MS:GENFOR:26:ab_and.i_B
i_B[27] => xor2_MS:GENFOR:27:ab_xor.i_B
i_B[27] => and2_MS:GENFOR:27:ab_and.i_B
i_B[28] => xor2_MS:GENFOR:28:ab_xor.i_B
i_B[28] => and2_MS:GENFOR:28:ab_and.i_B
i_B[29] => xor2_MS:GENFOR:29:ab_xor.i_B
i_B[29] => and2_MS:GENFOR:29:ab_and.i_B
i_B[30] => xor2_MS:GENFOR:30:ab_xor.i_B
i_B[30] => and2_MS:GENFOR:30:ab_and.i_B
i_B[31] => xor2_MS:GENFOR:31:ab_xor.i_B
i_B[31] => and2_MS:GENFOR:31:ab_and.i_B
i_Cin => and2_MS:GENFOR:0:nextand.i_B
i_Cin => xor2_MS:GENFOR:0:xor_fin.i_B
o_Cout <= or2_MS:GENFOR:31:or_fin.o_F
o_S[0] <= xor2_MS:GENFOR:0:xor_fin.o_F
o_S[1] <= xor2_MS:GENFOR:1:xor_fin.o_F
o_S[2] <= xor2_MS:GENFOR:2:xor_fin.o_F
o_S[3] <= xor2_MS:GENFOR:3:xor_fin.o_F
o_S[4] <= xor2_MS:GENFOR:4:xor_fin.o_F
o_S[5] <= xor2_MS:GENFOR:5:xor_fin.o_F
o_S[6] <= xor2_MS:GENFOR:6:xor_fin.o_F
o_S[7] <= xor2_MS:GENFOR:7:xor_fin.o_F
o_S[8] <= xor2_MS:GENFOR:8:xor_fin.o_F
o_S[9] <= xor2_MS:GENFOR:9:xor_fin.o_F
o_S[10] <= xor2_MS:GENFOR:10:xor_fin.o_F
o_S[11] <= xor2_MS:GENFOR:11:xor_fin.o_F
o_S[12] <= xor2_MS:GENFOR:12:xor_fin.o_F
o_S[13] <= xor2_MS:GENFOR:13:xor_fin.o_F
o_S[14] <= xor2_MS:GENFOR:14:xor_fin.o_F
o_S[15] <= xor2_MS:GENFOR:15:xor_fin.o_F
o_S[16] <= xor2_MS:GENFOR:16:xor_fin.o_F
o_S[17] <= xor2_MS:GENFOR:17:xor_fin.o_F
o_S[18] <= xor2_MS:GENFOR:18:xor_fin.o_F
o_S[19] <= xor2_MS:GENFOR:19:xor_fin.o_F
o_S[20] <= xor2_MS:GENFOR:20:xor_fin.o_F
o_S[21] <= xor2_MS:GENFOR:21:xor_fin.o_F
o_S[22] <= xor2_MS:GENFOR:22:xor_fin.o_F
o_S[23] <= xor2_MS:GENFOR:23:xor_fin.o_F
o_S[24] <= xor2_MS:GENFOR:24:xor_fin.o_F
o_S[25] <= xor2_MS:GENFOR:25:xor_fin.o_F
o_S[26] <= xor2_MS:GENFOR:26:xor_fin.o_F
o_S[27] <= xor2_MS:GENFOR:27:xor_fin.o_F
o_S[28] <= xor2_MS:GENFOR:28:xor_fin.o_F
o_S[29] <= xor2_MS:GENFOR:29:xor_fin.o_F
o_S[30] <= xor2_MS:GENFOR:30:xor_fin.o_F
o_S[31] <= xor2_MS:GENFOR:31:xor_fin.o_F


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:0:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:0:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:0:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|or2_MS:\GENFOR:0:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:0:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:1:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:1:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:1:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|or2_MS:\GENFOR:1:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:1:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:2:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:2:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:2:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|or2_MS:\GENFOR:2:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:2:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:3:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:3:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:3:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|or2_MS:\GENFOR:3:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:3:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:4:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:4:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:4:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|or2_MS:\GENFOR:4:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:4:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:5:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:5:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:5:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|or2_MS:\GENFOR:5:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:5:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:6:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:6:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:6:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|or2_MS:\GENFOR:6:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:6:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:7:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:7:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:7:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|or2_MS:\GENFOR:7:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:7:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:8:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:8:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:8:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|or2_MS:\GENFOR:8:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:8:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:9:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:9:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:9:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|or2_MS:\GENFOR:9:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:9:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:10:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:10:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:10:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|or2_MS:\GENFOR:10:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:10:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:11:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:11:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:11:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|or2_MS:\GENFOR:11:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:11:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:12:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:12:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:12:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|or2_MS:\GENFOR:12:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:12:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:13:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:13:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:13:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|or2_MS:\GENFOR:13:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:13:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:14:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:14:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:14:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|or2_MS:\GENFOR:14:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:14:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:15:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:15:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:15:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|or2_MS:\GENFOR:15:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:15:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:16:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:16:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:16:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|or2_MS:\GENFOR:16:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:16:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:17:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:17:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:17:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|or2_MS:\GENFOR:17:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:17:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:18:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:18:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:18:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|or2_MS:\GENFOR:18:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:18:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:19:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:19:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:19:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|or2_MS:\GENFOR:19:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:19:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:20:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:20:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:20:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|or2_MS:\GENFOR:20:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:20:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:21:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:21:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:21:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|or2_MS:\GENFOR:21:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:21:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:22:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:22:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:22:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|or2_MS:\GENFOR:22:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:22:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:23:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:23:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:23:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|or2_MS:\GENFOR:23:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:23:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:24:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:24:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:24:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|or2_MS:\GENFOR:24:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:24:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:25:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:25:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:25:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|or2_MS:\GENFOR:25:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:25:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:26:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:26:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:26:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|or2_MS:\GENFOR:26:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:26:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:27:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:27:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:27:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|or2_MS:\GENFOR:27:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:27:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:28:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:28:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:28:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|or2_MS:\GENFOR:28:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:28:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:29:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:29:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:29:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|or2_MS:\GENFOR:29:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:29:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:30:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:30:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:30:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|or2_MS:\GENFOR:30:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:30:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:31:ab_xor
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:31:ab_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|and2_MS:\GENFOR:31:nextand
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|or2_MS:\GENFOR:31:or_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|full_adder_struct_nbit:add_JAL|xor2_MS:\GENFOR:31:xor_fin
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL
i_X[0] => and2_MS:GENFOR:0:and_notsel_x.i_B
i_X[1] => and2_MS:GENFOR:1:and_notsel_x.i_B
i_X[2] => and2_MS:GENFOR:2:and_notsel_x.i_B
i_X[3] => and2_MS:GENFOR:3:and_notsel_x.i_B
i_X[4] => and2_MS:GENFOR:4:and_notsel_x.i_B
i_X[5] => and2_MS:GENFOR:5:and_notsel_x.i_B
i_X[6] => and2_MS:GENFOR:6:and_notsel_x.i_B
i_X[7] => and2_MS:GENFOR:7:and_notsel_x.i_B
i_X[8] => and2_MS:GENFOR:8:and_notsel_x.i_B
i_X[9] => and2_MS:GENFOR:9:and_notsel_x.i_B
i_X[10] => and2_MS:GENFOR:10:and_notsel_x.i_B
i_X[11] => and2_MS:GENFOR:11:and_notsel_x.i_B
i_X[12] => and2_MS:GENFOR:12:and_notsel_x.i_B
i_X[13] => and2_MS:GENFOR:13:and_notsel_x.i_B
i_X[14] => and2_MS:GENFOR:14:and_notsel_x.i_B
i_X[15] => and2_MS:GENFOR:15:and_notsel_x.i_B
i_X[16] => and2_MS:GENFOR:16:and_notsel_x.i_B
i_X[17] => and2_MS:GENFOR:17:and_notsel_x.i_B
i_X[18] => and2_MS:GENFOR:18:and_notsel_x.i_B
i_X[19] => and2_MS:GENFOR:19:and_notsel_x.i_B
i_X[20] => and2_MS:GENFOR:20:and_notsel_x.i_B
i_X[21] => and2_MS:GENFOR:21:and_notsel_x.i_B
i_X[22] => and2_MS:GENFOR:22:and_notsel_x.i_B
i_X[23] => and2_MS:GENFOR:23:and_notsel_x.i_B
i_X[24] => and2_MS:GENFOR:24:and_notsel_x.i_B
i_X[25] => and2_MS:GENFOR:25:and_notsel_x.i_B
i_X[26] => and2_MS:GENFOR:26:and_notsel_x.i_B
i_X[27] => and2_MS:GENFOR:27:and_notsel_x.i_B
i_X[28] => and2_MS:GENFOR:28:and_notsel_x.i_B
i_X[29] => and2_MS:GENFOR:29:and_notsel_x.i_B
i_X[30] => and2_MS:GENFOR:30:and_notsel_x.i_B
i_X[31] => and2_MS:GENFOR:31:and_notsel_x.i_B
i_Y[0] => and2_MS:GENFOR:0:and_sel_y.i_B
i_Y[1] => and2_MS:GENFOR:1:and_sel_y.i_B
i_Y[2] => and2_MS:GENFOR:2:and_sel_y.i_B
i_Y[3] => and2_MS:GENFOR:3:and_sel_y.i_B
i_Y[4] => and2_MS:GENFOR:4:and_sel_y.i_B
i_Y[5] => and2_MS:GENFOR:5:and_sel_y.i_B
i_Y[6] => and2_MS:GENFOR:6:and_sel_y.i_B
i_Y[7] => and2_MS:GENFOR:7:and_sel_y.i_B
i_Y[8] => and2_MS:GENFOR:8:and_sel_y.i_B
i_Y[9] => and2_MS:GENFOR:9:and_sel_y.i_B
i_Y[10] => and2_MS:GENFOR:10:and_sel_y.i_B
i_Y[11] => and2_MS:GENFOR:11:and_sel_y.i_B
i_Y[12] => and2_MS:GENFOR:12:and_sel_y.i_B
i_Y[13] => and2_MS:GENFOR:13:and_sel_y.i_B
i_Y[14] => and2_MS:GENFOR:14:and_sel_y.i_B
i_Y[15] => and2_MS:GENFOR:15:and_sel_y.i_B
i_Y[16] => and2_MS:GENFOR:16:and_sel_y.i_B
i_Y[17] => and2_MS:GENFOR:17:and_sel_y.i_B
i_Y[18] => and2_MS:GENFOR:18:and_sel_y.i_B
i_Y[19] => and2_MS:GENFOR:19:and_sel_y.i_B
i_Y[20] => and2_MS:GENFOR:20:and_sel_y.i_B
i_Y[21] => and2_MS:GENFOR:21:and_sel_y.i_B
i_Y[22] => and2_MS:GENFOR:22:and_sel_y.i_B
i_Y[23] => and2_MS:GENFOR:23:and_sel_y.i_B
i_Y[24] => and2_MS:GENFOR:24:and_sel_y.i_B
i_Y[25] => and2_MS:GENFOR:25:and_sel_y.i_B
i_Y[26] => and2_MS:GENFOR:26:and_sel_y.i_B
i_Y[27] => and2_MS:GENFOR:27:and_sel_y.i_B
i_Y[28] => and2_MS:GENFOR:28:and_sel_y.i_B
i_Y[29] => and2_MS:GENFOR:29:and_sel_y.i_B
i_Y[30] => and2_MS:GENFOR:30:and_sel_y.i_B
i_Y[31] => and2_MS:GENFOR:31:and_sel_y.i_B
i_SEL => inv_MS:not_sel.i_A
i_SEL => and2_MS:GENFOR:0:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:1:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:2:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:3:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:4:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:5:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:6:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:7:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:8:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:9:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:10:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:11:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:12:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:13:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:14:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:15:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:16:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:17:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:18:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:19:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:20:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:21:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:22:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:23:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:24:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:25:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:26:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:27:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:28:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:29:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:30:and_sel_y.i_A
i_SEL => and2_MS:GENFOR:31:and_sel_y.i_A
o_OUT[0] <= or2_MS:GENFOR:0:or_xysel.o_F
o_OUT[1] <= or2_MS:GENFOR:1:or_xysel.o_F
o_OUT[2] <= or2_MS:GENFOR:2:or_xysel.o_F
o_OUT[3] <= or2_MS:GENFOR:3:or_xysel.o_F
o_OUT[4] <= or2_MS:GENFOR:4:or_xysel.o_F
o_OUT[5] <= or2_MS:GENFOR:5:or_xysel.o_F
o_OUT[6] <= or2_MS:GENFOR:6:or_xysel.o_F
o_OUT[7] <= or2_MS:GENFOR:7:or_xysel.o_F
o_OUT[8] <= or2_MS:GENFOR:8:or_xysel.o_F
o_OUT[9] <= or2_MS:GENFOR:9:or_xysel.o_F
o_OUT[10] <= or2_MS:GENFOR:10:or_xysel.o_F
o_OUT[11] <= or2_MS:GENFOR:11:or_xysel.o_F
o_OUT[12] <= or2_MS:GENFOR:12:or_xysel.o_F
o_OUT[13] <= or2_MS:GENFOR:13:or_xysel.o_F
o_OUT[14] <= or2_MS:GENFOR:14:or_xysel.o_F
o_OUT[15] <= or2_MS:GENFOR:15:or_xysel.o_F
o_OUT[16] <= or2_MS:GENFOR:16:or_xysel.o_F
o_OUT[17] <= or2_MS:GENFOR:17:or_xysel.o_F
o_OUT[18] <= or2_MS:GENFOR:18:or_xysel.o_F
o_OUT[19] <= or2_MS:GENFOR:19:or_xysel.o_F
o_OUT[20] <= or2_MS:GENFOR:20:or_xysel.o_F
o_OUT[21] <= or2_MS:GENFOR:21:or_xysel.o_F
o_OUT[22] <= or2_MS:GENFOR:22:or_xysel.o_F
o_OUT[23] <= or2_MS:GENFOR:23:or_xysel.o_F
o_OUT[24] <= or2_MS:GENFOR:24:or_xysel.o_F
o_OUT[25] <= or2_MS:GENFOR:25:or_xysel.o_F
o_OUT[26] <= or2_MS:GENFOR:26:or_xysel.o_F
o_OUT[27] <= or2_MS:GENFOR:27:or_xysel.o_F
o_OUT[28] <= or2_MS:GENFOR:28:or_xysel.o_F
o_OUT[29] <= or2_MS:GENFOR:29:or_xysel.o_F
o_OUT[30] <= or2_MS:GENFOR:30:or_xysel.o_F
o_OUT[31] <= or2_MS:GENFOR:31:or_xysel.o_F


|mips_single_cycle|mux_2_1_struct:mux_JAL|inv_MS:not_sel
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:0:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:0:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|or2_MS:\GENFOR:0:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:1:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:1:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|or2_MS:\GENFOR:1:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:2:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:2:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|or2_MS:\GENFOR:2:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:3:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:3:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|or2_MS:\GENFOR:3:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:4:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:4:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|or2_MS:\GENFOR:4:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:5:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:5:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|or2_MS:\GENFOR:5:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:6:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:6:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|or2_MS:\GENFOR:6:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:7:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:7:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|or2_MS:\GENFOR:7:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:8:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:8:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|or2_MS:\GENFOR:8:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:9:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:9:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|or2_MS:\GENFOR:9:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:10:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:10:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|or2_MS:\GENFOR:10:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:11:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:11:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|or2_MS:\GENFOR:11:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:12:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:12:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|or2_MS:\GENFOR:12:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:13:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:13:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|or2_MS:\GENFOR:13:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:14:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:14:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|or2_MS:\GENFOR:14:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:15:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:15:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|or2_MS:\GENFOR:15:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:16:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:16:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|or2_MS:\GENFOR:16:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:17:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:17:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|or2_MS:\GENFOR:17:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:18:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:18:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|or2_MS:\GENFOR:18:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:19:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:19:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|or2_MS:\GENFOR:19:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:20:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:20:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|or2_MS:\GENFOR:20:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:21:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:21:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|or2_MS:\GENFOR:21:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:22:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:22:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|or2_MS:\GENFOR:22:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:23:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:23:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|or2_MS:\GENFOR:23:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:24:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:24:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|or2_MS:\GENFOR:24:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:25:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:25:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|or2_MS:\GENFOR:25:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:26:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:26:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|or2_MS:\GENFOR:26:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:27:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:27:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|or2_MS:\GENFOR:27:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:28:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:28:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|or2_MS:\GENFOR:28:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:29:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:29:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|or2_MS:\GENFOR:29:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:30:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:30:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|or2_MS:\GENFOR:30:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:31:and_sel_y
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|and2_MS:\GENFOR:31:and_notsel_x
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|mips_single_cycle|mux_2_1_struct:mux_JAL|or2_MS:\GENFOR:31:or_xysel
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


