<stg><name>input_split</name>


<trans_list>

<trans id="40" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="5" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="in_word_last" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="32">
<![CDATA[
entry:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="32">
<![CDATA[
entry:1 %add_i_i5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i_i5"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64">
<![CDATA[
entry:2 %p_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64">
<![CDATA[
entry:3 %byte_count_write_assign_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="byte_count_write_assign_loc"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="16" op_8_bw="0">
<![CDATA[
entry:4 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %input_stream_V_data_V, i64 %input_stream_V_keep_V, i64 %input_stream_V_strb_V, i1 %input_stream_V_user_V, i1 %input_stream_V_last_V, i1 %input_stream_V_id_V, i16 %input_stream_V_dest_V, void @empty_2

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %long_bytes, void @empty_10, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %short_bytes, void @empty_10, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="64" op_6_bw="64" op_7_bw="512" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_stream_V_dest_V, i1 %input_stream_V_id_V, i1 %input_stream_V_last_V, i1 %input_stream_V_user_V, i64 %input_stream_V_strb_V, i64 %input_stream_V_keep_V, i512 %input_stream_V_data_V, void @empty_7, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:8 %store_ln0 = store i64 0, i64 %add_i_i5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:9 %store_ln0 = store i64 0, i64 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
entry:10 %br_ln36 = br void %VITIS_LOOP_39_2

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="659" op_0_bw="659" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="16">
<![CDATA[
VITIS_LOOP_39_2:3 %empty_32 = read i659 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i1P0A.i1P0A.i16P0A, i512 %input_stream_V_data_V, i64 %input_stream_V_keep_V, i64 %input_stream_V_strb_V, i1 %input_stream_V_user_V, i1 %input_stream_V_last_V, i1 %input_stream_V_id_V, i16 %input_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="512" op_0_bw="659">
<![CDATA[
VITIS_LOOP_39_2:4 %in_word_data = extractvalue i659 %empty_32

]]></Node>
<StgValue><ssdm name="in_word_data"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="659">
<![CDATA[
VITIS_LOOP_39_2:5 %in_word_keep = extractvalue i659 %empty_32

]]></Node>
<StgValue><ssdm name="in_word_keep"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="659">
<![CDATA[
VITIS_LOOP_39_2:6 %in_word_last = extractvalue i659 %empty_32

]]></Node>
<StgValue><ssdm name="in_word_last"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="659">
<![CDATA[
VITIS_LOOP_39_2:7 %in_word_dest = extractvalue i659 %empty_32

]]></Node>
<StgValue><ssdm name="in_word_dest"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_39_2:0 %p_load = load i64 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_39_2:1 %add_i_i5_load = load i64 %add_i_i5

]]></Node>
<StgValue><ssdm name="add_i_i5_load"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_39_2:8 %empty_33 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="512" op_5_bw="9" op_6_bw="9" op_7_bw="64" op_8_bw="64" op_9_bw="0">
<![CDATA[
VITIS_LOOP_39_2:9 %call_ln37 = call void @input_split_Pipeline_VITIS_LOOP_39_2, i64 %add_i_i5_load, i64 %p_load, i64 %in_word_keep, i512 %in_word_data, i9 %short_bytes, i9 %long_bytes, i64 %byte_count_write_assign_loc, i64 %p_loc

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="26" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="512" op_5_bw="9" op_6_bw="9" op_7_bw="64" op_8_bw="64" op_9_bw="0">
<![CDATA[
VITIS_LOOP_39_2:9 %call_ln37 = call void @input_split_Pipeline_VITIS_LOOP_39_2, i64 %add_i_i5_load, i64 %p_load, i64 %in_word_keep, i512 %in_word_data, i9 %short_bytes, i9 %long_bytes, i64 %byte_count_write_assign_loc, i64 %p_loc

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="27" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_39_2:2 %specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln36"/></StgValue>
</operation>

<operation id="28" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_39_2:10 %byte_count_write_assign_loc_load = load i64 %byte_count_write_assign_loc

]]></Node>
<StgValue><ssdm name="byte_count_write_assign_loc_load"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_39_2:11 %p_loc_load = load i64 %p_loc

]]></Node>
<StgValue><ssdm name="p_loc_load"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_39_2:12 %empty_34 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_39_2:13 %br_ln50 = br i1 %in_word_last, void %cleanup, void %if.then9

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_word_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
cleanup:0 %store_ln0 = store i64 %byte_count_write_assign_loc_load, i64 %add_i_i5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_word_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
cleanup:1 %store_ln0 = store i64 %p_loc_load, i64 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_word_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
cleanup:2 %br_ln36 = br void %VITIS_LOOP_39_2

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_word_last" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="9" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then9:0 %write_ln54 = write void @_ssdm_op_Write.ap_fifo.volatile.i9P0A, i9 %short_bytes, i9 256

]]></Node>
<StgValue><ssdm name="write_ln54"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_word_last" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="9" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then9:1 %write_ln55 = write void @_ssdm_op_Write.ap_fifo.volatile.i9P0A, i9 %long_bytes, i9 256

]]></Node>
<StgValue><ssdm name="write_ln55"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_word_last" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="80" op_0_bw="80" op_1_bw="16">
<![CDATA[
if.then9:2 %mrv = insertvalue i80 <undef>, i16 %in_word_dest

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_word_last" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="80" op_0_bw="80" op_1_bw="64">
<![CDATA[
if.then9:3 %mrv_1 = insertvalue i80 %mrv, i64 %byte_count_write_assign_loc_load

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_word_last" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="80">
<![CDATA[
if.then9:4 %ret_ln59 = ret i80 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln59"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="45" name="input_stream_V_data_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_stream_V_data_V"/></StgValue>
</port>
<port id="46" name="input_stream_V_keep_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_stream_V_keep_V"/></StgValue>
</port>
<port id="47" name="input_stream_V_strb_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_stream_V_strb_V"/></StgValue>
</port>
<port id="48" name="input_stream_V_user_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_stream_V_user_V"/></StgValue>
</port>
<port id="49" name="input_stream_V_last_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_stream_V_last_V"/></StgValue>
</port>
<port id="50" name="input_stream_V_id_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_stream_V_id_V"/></StgValue>
</port>
<port id="51" name="input_stream_V_dest_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_stream_V_dest_V"/></StgValue>
</port>
<port id="52" name="short_bytes" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="short_bytes"/></StgValue>
</port>
<port id="53" name="long_bytes" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="long_bytes"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="55" from="StgValue_54" to="empty" fromId="54" toId="6">
</dataflow>
<dataflow id="56" from="StgValue_54" to="add_i_i5" fromId="54" toId="7">
</dataflow>
<dataflow id="58" from="StgValue_57" to="p_loc" fromId="57" toId="8">
</dataflow>
<dataflow id="59" from="StgValue_57" to="byte_count_write_assign_loc" fromId="57" toId="9">
</dataflow>
<dataflow id="61" from="_ssdm_op_SpecAXISSideChannel" to="specaxissidechannel_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="62" from="input_stream_V_data_V" to="specaxissidechannel_ln0" fromId="45" toId="10">
</dataflow>
<dataflow id="63" from="input_stream_V_keep_V" to="specaxissidechannel_ln0" fromId="46" toId="10">
</dataflow>
<dataflow id="64" from="input_stream_V_strb_V" to="specaxissidechannel_ln0" fromId="47" toId="10">
</dataflow>
<dataflow id="65" from="input_stream_V_user_V" to="specaxissidechannel_ln0" fromId="48" toId="10">
</dataflow>
<dataflow id="66" from="input_stream_V_last_V" to="specaxissidechannel_ln0" fromId="49" toId="10">
</dataflow>
<dataflow id="67" from="input_stream_V_id_V" to="specaxissidechannel_ln0" fromId="50" toId="10">
</dataflow>
<dataflow id="68" from="input_stream_V_dest_V" to="specaxissidechannel_ln0" fromId="51" toId="10">
</dataflow>
<dataflow id="70" from="empty_2" to="specaxissidechannel_ln0" fromId="69" toId="10">
</dataflow>
<dataflow id="72" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="71" toId="11">
</dataflow>
<dataflow id="73" from="long_bytes" to="specinterface_ln0" fromId="53" toId="11">
</dataflow>
<dataflow id="75" from="empty_10" to="specinterface_ln0" fromId="74" toId="11">
</dataflow>
<dataflow id="77" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="78" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="80" from="empty_5" to="specinterface_ln0" fromId="79" toId="11">
</dataflow>
<dataflow id="81" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="82" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="83" from="empty_5" to="specinterface_ln0" fromId="79" toId="11">
</dataflow>
<dataflow id="84" from="empty_5" to="specinterface_ln0" fromId="79" toId="11">
</dataflow>
<dataflow id="85" from="empty_5" to="specinterface_ln0" fromId="79" toId="11">
</dataflow>
<dataflow id="86" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="87" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="88" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="89" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="90" from="empty_5" to="specinterface_ln0" fromId="79" toId="11">
</dataflow>
<dataflow id="91" from="empty_5" to="specinterface_ln0" fromId="79" toId="11">
</dataflow>
<dataflow id="93" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="11">
</dataflow>
<dataflow id="94" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="71" toId="12">
</dataflow>
<dataflow id="96" from="short_bytes" to="specinterface_ln0" fromId="52" toId="12">
</dataflow>
<dataflow id="97" from="empty_10" to="specinterface_ln0" fromId="74" toId="12">
</dataflow>
<dataflow id="98" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="99" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="100" from="empty_5" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="101" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="102" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="103" from="empty_5" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="104" from="empty_5" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="105" from="empty_5" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="106" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="107" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="108" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="109" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="110" from="empty_5" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="111" from="empty_5" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="112" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="113" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="71" toId="13">
</dataflow>
<dataflow id="115" from="input_stream_V_dest_V" to="specinterface_ln0" fromId="51" toId="13">
</dataflow>
<dataflow id="116" from="input_stream_V_id_V" to="specinterface_ln0" fromId="50" toId="13">
</dataflow>
<dataflow id="117" from="input_stream_V_last_V" to="specinterface_ln0" fromId="49" toId="13">
</dataflow>
<dataflow id="118" from="input_stream_V_user_V" to="specinterface_ln0" fromId="48" toId="13">
</dataflow>
<dataflow id="119" from="input_stream_V_strb_V" to="specinterface_ln0" fromId="47" toId="13">
</dataflow>
<dataflow id="120" from="input_stream_V_keep_V" to="specinterface_ln0" fromId="46" toId="13">
</dataflow>
<dataflow id="121" from="input_stream_V_data_V" to="specinterface_ln0" fromId="45" toId="13">
</dataflow>
<dataflow id="123" from="empty_7" to="specinterface_ln0" fromId="122" toId="13">
</dataflow>
<dataflow id="124" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="13">
</dataflow>
<dataflow id="125" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="13">
</dataflow>
<dataflow id="127" from="empty_6" to="specinterface_ln0" fromId="126" toId="13">
</dataflow>
<dataflow id="128" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="129" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="130" from="empty_5" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="131" from="empty_5" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="132" from="empty_5" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="133" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="134" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="135" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="136" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="137" from="empty_5" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="138" from="empty_5" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="139" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="13">
</dataflow>
<dataflow id="140" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="142" from="StgValue_141" to="store_ln0" fromId="141" toId="14">
</dataflow>
<dataflow id="143" from="add_i_i5" to="store_ln0" fromId="7" toId="14">
</dataflow>
<dataflow id="144" from="StgValue_141" to="store_ln0" fromId="141" toId="15">
</dataflow>
<dataflow id="145" from="empty" to="store_ln0" fromId="6" toId="15">
</dataflow>
<dataflow id="147" from="_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i1P0A.i1P0A.i16P0A" to="empty_32" fromId="146" toId="17">
</dataflow>
<dataflow id="148" from="input_stream_V_data_V" to="empty_32" fromId="45" toId="17">
</dataflow>
<dataflow id="149" from="input_stream_V_keep_V" to="empty_32" fromId="46" toId="17">
</dataflow>
<dataflow id="150" from="input_stream_V_strb_V" to="empty_32" fromId="47" toId="17">
</dataflow>
<dataflow id="151" from="input_stream_V_user_V" to="empty_32" fromId="48" toId="17">
</dataflow>
<dataflow id="152" from="input_stream_V_last_V" to="empty_32" fromId="49" toId="17">
</dataflow>
<dataflow id="153" from="input_stream_V_id_V" to="empty_32" fromId="50" toId="17">
</dataflow>
<dataflow id="154" from="input_stream_V_dest_V" to="empty_32" fromId="51" toId="17">
</dataflow>
<dataflow id="155" from="empty_32" to="in_word_data" fromId="17" toId="18">
</dataflow>
<dataflow id="156" from="empty_32" to="in_word_keep" fromId="17" toId="19">
</dataflow>
<dataflow id="157" from="empty_32" to="in_word_last" fromId="17" toId="20">
</dataflow>
<dataflow id="158" from="empty_32" to="in_word_dest" fromId="17" toId="21">
</dataflow>
<dataflow id="159" from="empty" to="p_load" fromId="6" toId="22">
</dataflow>
<dataflow id="160" from="add_i_i5" to="add_i_i5_load" fromId="7" toId="23">
</dataflow>
<dataflow id="162" from="_ssdm_op_Wait" to="empty_33" fromId="161" toId="24">
</dataflow>
<dataflow id="164" from="input_split_Pipeline_VITIS_LOOP_39_2" to="call_ln37" fromId="163" toId="25">
</dataflow>
<dataflow id="165" from="add_i_i5_load" to="call_ln37" fromId="23" toId="25">
</dataflow>
<dataflow id="166" from="p_load" to="call_ln37" fromId="22" toId="25">
</dataflow>
<dataflow id="167" from="in_word_keep" to="call_ln37" fromId="19" toId="25">
</dataflow>
<dataflow id="168" from="in_word_data" to="call_ln37" fromId="18" toId="25">
</dataflow>
<dataflow id="169" from="short_bytes" to="call_ln37" fromId="52" toId="25">
</dataflow>
<dataflow id="170" from="long_bytes" to="call_ln37" fromId="53" toId="25">
</dataflow>
<dataflow id="171" from="byte_count_write_assign_loc" to="call_ln37" fromId="9" toId="25">
</dataflow>
<dataflow id="172" from="p_loc" to="call_ln37" fromId="8" toId="25">
</dataflow>
<dataflow id="173" from="input_split_Pipeline_VITIS_LOOP_39_2" to="call_ln37" fromId="163" toId="26">
</dataflow>
<dataflow id="174" from="add_i_i5_load" to="call_ln37" fromId="23" toId="26">
</dataflow>
<dataflow id="175" from="p_load" to="call_ln37" fromId="22" toId="26">
</dataflow>
<dataflow id="176" from="in_word_keep" to="call_ln37" fromId="19" toId="26">
</dataflow>
<dataflow id="177" from="in_word_data" to="call_ln37" fromId="18" toId="26">
</dataflow>
<dataflow id="178" from="short_bytes" to="call_ln37" fromId="52" toId="26">
</dataflow>
<dataflow id="179" from="long_bytes" to="call_ln37" fromId="53" toId="26">
</dataflow>
<dataflow id="180" from="byte_count_write_assign_loc" to="call_ln37" fromId="9" toId="26">
</dataflow>
<dataflow id="181" from="p_loc" to="call_ln37" fromId="8" toId="26">
</dataflow>
<dataflow id="183" from="_ssdm_op_SpecLoopName" to="specloopname_ln36" fromId="182" toId="27">
</dataflow>
<dataflow id="185" from="empty" to="specloopname_ln36" fromId="184" toId="27">
</dataflow>
<dataflow id="186" from="byte_count_write_assign_loc" to="byte_count_write_assign_loc_load" fromId="9" toId="28">
</dataflow>
<dataflow id="187" from="p_loc" to="p_loc_load" fromId="8" toId="29">
</dataflow>
<dataflow id="188" from="_ssdm_op_Wait" to="empty_34" fromId="161" toId="30">
</dataflow>
<dataflow id="189" from="in_word_last" to="br_ln50" fromId="20" toId="31">
</dataflow>
<dataflow id="190" from="byte_count_write_assign_loc_load" to="store_ln0" fromId="28" toId="32">
</dataflow>
<dataflow id="191" from="add_i_i5" to="store_ln0" fromId="7" toId="32">
</dataflow>
<dataflow id="192" from="p_loc_load" to="store_ln0" fromId="29" toId="33">
</dataflow>
<dataflow id="193" from="empty" to="store_ln0" fromId="6" toId="33">
</dataflow>
<dataflow id="195" from="_ssdm_op_Write.ap_fifo.volatile.i9P0A" to="write_ln54" fromId="194" toId="35">
</dataflow>
<dataflow id="196" from="short_bytes" to="write_ln54" fromId="52" toId="35">
</dataflow>
<dataflow id="198" from="StgValue_197" to="write_ln54" fromId="197" toId="35">
</dataflow>
<dataflow id="199" from="_ssdm_op_Write.ap_fifo.volatile.i9P0A" to="write_ln55" fromId="194" toId="36">
</dataflow>
<dataflow id="200" from="long_bytes" to="write_ln55" fromId="53" toId="36">
</dataflow>
<dataflow id="201" from="StgValue_197" to="write_ln55" fromId="197" toId="36">
</dataflow>
<dataflow id="203" from="StgValue_202" to="mrv" fromId="202" toId="37">
</dataflow>
<dataflow id="204" from="in_word_dest" to="mrv" fromId="21" toId="37">
</dataflow>
<dataflow id="205" from="mrv" to="mrv_1" fromId="37" toId="38">
</dataflow>
<dataflow id="206" from="byte_count_write_assign_loc_load" to="mrv_1" fromId="28" toId="38">
</dataflow>
<dataflow id="207" from="mrv_1" to="ret_ln59" fromId="38" toId="39">
</dataflow>
<dataflow id="208" from="in_word_last" to="StgValue_5" fromId="20" toId="5">
</dataflow>
</dataflows>


</stg>
