
#################################################################
# 时序分析报告 Tue Mar 19 10:59:07 2024
#################################################################
#  分析类型                               : 建立(setup)
#  分析/报告未加约束IO与寄存器之间路径    : No
#  分析/报告跨时钟域路径                  : No
#  分析/报告最小脉冲宽度检查              : No
#  分析中动态截断组合回路                 : No
#  报告物理层次中的的时序节点             : No
#  报告用户层次模块上的时序节点           : No
#  报告的最大路径数目                     : 10
#  每个检查点上报告的最大路径数目         : 1
#  从每个路径起始点可报告的最大路径数目   : 不限 
#################################################################

********************
* 路径 1
********************
时间余量 : 3796 ps
起点     : cm0_inst1/u_logic/n_4338/AQ       [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/vis_r7_o[14]/BX [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
========================================================================================================================================================================================
|                        节点                         |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                              连线                               | 扇出 |
========================================================================================================================================================================================
| CLOCK'clkPLL40                                      |   N/A   |      0 |   Tlat:0 |               |         | N/A                                                             |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                      | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                                                         | 800  |
| cm0_inst1/u_logic/n_4338/CLK                        | SLICEL  | 1119.4 |   1119.4 |      net      | R23C54L | clk_40M                                                         |      |
| --                                                  |   --    |     -- |       -- |      --       | --      | --                                                              | --   |
| cm0_inst1/u_logic/n_4338/AQ                         | SLICEL  |   30.5 |   1149.9 |     Tcko      |         | cm0_inst1/u_logic/R4gpw6[55]                                    | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/C1                     | SLICEL  | 1111.5 |   2261.4 |      net      | R23C48L | cm0_inst1/u_logic/R4gpw6[55]                                    |      |
| cm0_inst1/u_logic/Vbgpw6[26]/C                      | SLICEL  |   75.1 |   2336.5 |     Tilo      |         | cm0_inst1/u_logic/_i_15092_decomp                               | 2    |
| cm0_inst1/u_logic/Vbgpw6[26]/D4                     | SLICEL  |  209.9 |   2546.4 |      net      | R23C48L | cm0_inst1/u_logic/_i_15092_decomp                               |      |
| cm0_inst1/u_logic/Vbgpw6[26]/D                      | SLICEL  |   75.1 |   2621.5 |     Tilo      |         | cm0_inst1/u_logic/Vdgow6                                        | 6    |
| cm0_inst1/u_logic/Upsow6/C4                         | SLICEL  | 1279.6 |   3901.2 |      net      | R23C48M | cm0_inst1/u_logic/Vdgow6                                        |      |
| cm0_inst1/u_logic/Upsow6/C                          | SLICEL  |   75.1 |   3976.3 |     Tilo      |         | cm0_inst1/u_logic/_i_15071_decomp                               | 1    |
| cm0_inst1/u_logic/Upsow6/D4                         | SLICEL  |  209.9 |   4186.2 |      net      | R23C48M | cm0_inst1/u_logic/_i_15071_decomp                               |      |
| cm0_inst1/u_logic/Upsow6/D                          | SLICEL  |   75.1 |   4261.3 |     Tilo      |         | cm0_inst1/u_logic/n_4672                                        | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/B2                     | SLICEL  |  304.3 |   4565.5 |      net      | R23C48L | cm0_inst1/u_logic/n_4672                                        |      |
| cm0_inst1/u_logic/Vbgpw6[26]/B                      | SLICEL  |   75.1 |   4640.6 |     Tilo      |         | cm0_inst1/u_logic/Uxrow6                                        | 2    |
| cm0_inst1/u_logic/n_4685/D2                         | SLICEL  | 1268.3 |     5909 |      net      | R22C48M | cm0_inst1/u_logic/Uxrow6                                        |      |
| cm0_inst1/u_logic/n_4685/D                          | SLICEL  |   75.1 |   5984.1 |     Tilo      |         | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       | 1    |
| cm0_inst1/u_logic/n_4685/C5                         | SLICEL  |    205 |   6189.1 |      net      | R22C48M | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       |      |
| cm0_inst1/u_logic/n_4685/C                          | SLICEL  |   75.1 |   6264.2 |     Tilo      |         | cm0_inst1/u_logic/n_4666                                        | 7    |
| cm0_inst1/u_logic/n_4692/D3                         | SLICEL  |  508.1 |   6772.3 |      net      | R20C48M | cm0_inst1/u_logic/n_4666                                        |      |
| cm0_inst1/u_logic/n_4692/D                          | SLICEL  |   75.1 |   6847.4 |     Tilo      |         | cm0_inst1/u_logic/Mtrow6                                        | 3    |
| cm0_inst1/u_logic/Ylrow6/C2                         | SLICEL  |    544 |   7391.4 |      net      | R20C49L | cm0_inst1/u_logic/Mtrow6                                        |      |
| cm0_inst1/u_logic/Ylrow6/C                          | SLICEL  |   75.1 |   7466.5 |     Tilo      |         | cm0_inst1/u_logic/_i_14887_rkd_2                                | 1    |
| cm0_inst1/u_logic/Ylrow6/D4                         | SLICEL  |  209.9 |   7676.4 |      net      | R20C49L | cm0_inst1/u_logic/_i_14887_rkd_2                                |      |
| cm0_inst1/u_logic/Ylrow6/D                          | SLICEL  |   75.1 |   7751.5 |     Tilo      |         | cm0_inst1/u_logic/n_4611                                        | 7    |
| cm0_inst1/u_logic/Ylrow6/A4                         | SLICEL  |  312.6 |   8064.1 |      net      | R20C49L | cm0_inst1/u_logic/n_4611                                        |      |
| cm0_inst1/u_logic/Ylrow6/A                          | SLICEL  |   75.1 |   8139.2 |     Tilo      |         | cm0_inst1/u_logic/Ylrow6                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/D1                         | SLICEL  |  486.4 |   8625.7 |      net      | R20C50L | cm0_inst1/u_logic/Ylrow6                                        |      |
| cm0_inst1/u_logic/Hnrow6/D                          | SLICEL  |   75.1 |   8700.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14861_rkd_0                                | 3    |
| net_extracted_nHQX460/A1                            | SLICEL  |  486.7 |   9187.4 |      net      | R22C50L | cm0_inst1/u_logic/_i_14861_rkd_0                                |      |
| net_extracted_nHQX460/A                             | SLICEL  |   75.1 |   9262.5 |     Tilo      |         | net_extracted_nHQX460                                           | 4    |
| cm0_inst1/u_logic/n_4603/A5                         | SLICEL  |  755.4 |  10017.9 |      net      | R20C48L | net_extracted_nHQX460                                           |      |
| cm0_inst1/u_logic/n_4603/A                          | SLICEL  |   75.1 |    10093 |     Tilo      |         | cm0_inst1/u_logic/n_4603                                        | 3    |
| cm0_inst1/u_logic/V0fow6/D1                         | SLICEL  |  770.3 |  10863.3 |      net      | R22C49M | cm0_inst1/u_logic/n_4603                                        |      |
| cm0_inst1/u_logic/V0fow6/D                          | SLICEL  |   75.1 |  10938.4 |     Tilo      |         | _n_120630                                                       | 6    |
| cm0_inst1/u_logic/n_4598/A5                         | SLICEL  |  518.5 |  11456.9 |      net      | R20C50M | _n_120630                                                       |      |
| cm0_inst1/u_logic/n_4598/A                          | SLICEL  |   75.1 |    11532 |     Tilo      |         | cm0_inst1/u_logic/n_4598                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/C2                         | SLICEL  |    270 |    11802 |      net      | R20C50L | cm0_inst1/u_logic/n_4598                                        |      |
| cm0_inst1/u_logic/Hnrow6/C                          | SLICEL  |   75.1 |  11877.1 |     Tilo      |         | cm0_inst1/u_logic/Mfrow6                                        | 2    |
| cm0_inst1/u_logic/n_4589/B2                         | SLICEL  |  509.9 |    12387 |      net      | R21C50M | cm0_inst1/u_logic/Mfrow6                                        |      |
| cm0_inst1/u_logic/n_4589/B                          | SLICEL  |   75.1 |  12462.1 |     Tilo      |         | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         | 1    |
| cm0_inst1/u_logic/n_4589/A4                         | SLICEL  |  209.9 |    12672 |      net      | R21C50M | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         |      |
| cm0_inst1/u_logic/n_4589/A                          | SLICEL  |   75.1 |  12747.1 |     Tilo      |         | cm0_inst1/u_logic/n_4589                                        | 6    |
| cm0_inst1/u_logic/n_4589/D1                         | SLICEL  |  312.5 |  13059.7 |      net      | R21C50M | cm0_inst1/u_logic/n_4589                                        |      |
| cm0_inst1/u_logic/n_4589/D                          | SLICEL  |   75.1 |  13134.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14801_decomp                               | 1    |
| cm0_inst1/u_logic/B3gpw6[1]/D3                      | SLICEL  |  225.8 |  13360.6 |      net      | R21C50L | cm0_inst1/u_logic/_i_14801_decomp                               |      |
| cm0_inst1/u_logic/B3gpw6[1]/D                       | SLICEL  |   75.1 |  13435.7 |     Tilo      |         | cm0_inst1/u_logic/n_4582                                        | 3    |
| cm0_inst1/u_logic/vis_primask_o/C1                  | SLICEL  |  757.8 |  14193.5 |      net      | R21C56M | cm0_inst1/u_logic/n_4582                                        |      |
| cm0_inst1/u_logic/vis_primask_o/C                   | SLICEL  |   75.1 |  14268.6 |     Tilo      |         | cm0_inst1/u_logic/U6piu6                                        | 5    |
| cm0_inst1/u_logic/n_4436/B6                         | SLICEL  |  488.5 |  14757.1 |      net      | R19C56L | cm0_inst1/u_logic/U6piu6                                        |      |
| cm0_inst1/u_logic/n_4436/B                          | SLICEL  |   75.1 |  14832.2 |     Tilo      |         | cm0_inst1/u_logic/_i_13894_decomp                               | 2    |
| _i_148_decomp_rkd_5/C3                              | SLICEL  |  260.1 |  15092.3 |      net      | R19C56M | cm0_inst1/u_logic/_i_13894_decomp                               |      |
| _i_148_decomp_rkd_5/C                               | SLICEL  |   75.1 |  15167.4 |     Tilo      |         | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 | 1    |
| cm0_inst1/u_logic/_i_13445_decomp/C2                | SLICEL  | 1151.3 |  16318.7 |      net      | R19C62L | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 |      |
| cm0_inst1/u_logic/_i_13445_decomp/C                 | SLICEL  |   75.1 |  16393.8 |     Tilo      |         | cm0_inst1/u_logic/H78ow6                                        | 6    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B6 | SLICEL  |  516.4 |  16910.2 |      net      | R21C62L | cm0_inst1/u_logic/H78ow6                                        |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B  | SLICEL  |   75.1 |  16985.3 |     Tilo      |         | cm0_inst1/u_logic/_i_13860_decomp                               | 1    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D6 | SLICEL  |  176.4 |  17161.7 |      net      | R21C62L | cm0_inst1/u_logic/_i_13860_decomp                               |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D  | SLICEL  |   75.1 |  17236.8 |     Tilo      |         | cm0_inst1/u_logic/n_4254                                        | 4    |
| cm0_inst1/u_logic/_i_13526_decomp/B1                | SLICEL  |  518.1 |  17754.9 |      net      | R21C63L | cm0_inst1/u_logic/n_4254                                        |      |
| cm0_inst1/u_logic/_i_13526_decomp/B                 | SLICEL  |   75.1 |    17830 |     Tilo      |         | net_extracted_nHQX444                                           | 1    |
| cm0_inst1/u_logic/_i_13526_decomp/C6                | SLICEL  |  176.4 |  18006.4 |      net      | R21C63L | net_extracted_nHQX444                                           |      |
| cm0_inst1/u_logic/_i_13526_decomp/C                 | SLICEL  |   75.1 |  18081.5 |     Tilo      |         | cm0_inst1/u_logic/Ytcow6                                        | 9    |
| cm0_inst1/u_logic/vis_r11_o[20]/D4                  | SLICEL  |  789.3 |  18870.9 |      net      | R20C69L | cm0_inst1/u_logic/Ytcow6                                        |      |
| cm0_inst1/u_logic/vis_r11_o[20]/D                   | SLICEL  |   75.1 |    18946 |     Tilo      |         | cm0_inst1/u_logic/n_4220                                        | 8    |
| cm0_inst1/u_logic/_i_11798_andor_decomp_2/D3        | SLICEL  |  552.5 |  19498.4 |      net      | R20C67M | cm0_inst1/u_logic/n_4220                                        |      |
| cm0_inst1/u_logic/_i_11798_andor_decomp_2/D         | SLICEL  |   75.1 |  19573.5 |     Tilo      |         | net_extracted_nHQX188                                           | 2    |
| cm0_inst1/u_logic/vis_r0_o[16]/A2                   | SLICEL  | 1203.4 |  20776.9 |      net      | R18C73M | net_extracted_nHQX188                                           |      |
| cm0_inst1/u_logic/vis_r0_o[16]/A                    | SLICEL  |   75.1 |    20852 |     Tilo      |         | cm0_inst1/u_logic/n_1676                                        | 13   |
| cm0_inst1/u_logic/vis_r7_o[14]/BX                   | SLICEL  | 1384.8 |  22236.7 |      net      | R22C77M | cm0_inst1/u_logic/n_1676                                        |      |
========================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 21117.3    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 2403.2 
        总的连线延迟 = 18683.6 
        逻辑级数     = 32 

[数据捕获路径]
===================================================================================================================
|                节点                |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
===================================================================================================================
| CLOCK'clkPLL40                     |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3     | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/u_logic/vis_r7_o[14]/CLK | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R22C77M | clk_40M |      |
===================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tdick)
         = 26080.4    + 0          - 0          - 1119.4     - 21117.3    - 47.7       
         = 3796 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


********************
* 路径 2
********************
时间余量 : 3822.2 ps
起点     : cm0_inst1/u_logic/n_4338/AQ       [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/vis_r6_o[14]/BX [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
========================================================================================================================================================================================
|                        节点                         |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                              连线                               | 扇出 |
========================================================================================================================================================================================
| CLOCK'clkPLL40                                      |   N/A   |      0 |   Tlat:0 |               |         | N/A                                                             |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                      | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                                                         | 800  |
| cm0_inst1/u_logic/n_4338/CLK                        | SLICEL  | 1119.4 |   1119.4 |      net      | R23C54L | clk_40M                                                         |      |
| --                                                  |   --    |     -- |       -- |      --       | --      | --                                                              | --   |
| cm0_inst1/u_logic/n_4338/AQ                         | SLICEL  |   30.5 |   1149.9 |     Tcko      |         | cm0_inst1/u_logic/R4gpw6[55]                                    | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/C1                     | SLICEL  | 1111.5 |   2261.4 |      net      | R23C48L | cm0_inst1/u_logic/R4gpw6[55]                                    |      |
| cm0_inst1/u_logic/Vbgpw6[26]/C                      | SLICEL  |   75.1 |   2336.5 |     Tilo      |         | cm0_inst1/u_logic/_i_15092_decomp                               | 2    |
| cm0_inst1/u_logic/Vbgpw6[26]/D4                     | SLICEL  |  209.9 |   2546.4 |      net      | R23C48L | cm0_inst1/u_logic/_i_15092_decomp                               |      |
| cm0_inst1/u_logic/Vbgpw6[26]/D                      | SLICEL  |   75.1 |   2621.5 |     Tilo      |         | cm0_inst1/u_logic/Vdgow6                                        | 6    |
| cm0_inst1/u_logic/Upsow6/C4                         | SLICEL  | 1279.6 |   3901.2 |      net      | R23C48M | cm0_inst1/u_logic/Vdgow6                                        |      |
| cm0_inst1/u_logic/Upsow6/C                          | SLICEL  |   75.1 |   3976.3 |     Tilo      |         | cm0_inst1/u_logic/_i_15071_decomp                               | 1    |
| cm0_inst1/u_logic/Upsow6/D4                         | SLICEL  |  209.9 |   4186.2 |      net      | R23C48M | cm0_inst1/u_logic/_i_15071_decomp                               |      |
| cm0_inst1/u_logic/Upsow6/D                          | SLICEL  |   75.1 |   4261.3 |     Tilo      |         | cm0_inst1/u_logic/n_4672                                        | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/B2                     | SLICEL  |  304.3 |   4565.5 |      net      | R23C48L | cm0_inst1/u_logic/n_4672                                        |      |
| cm0_inst1/u_logic/Vbgpw6[26]/B                      | SLICEL  |   75.1 |   4640.6 |     Tilo      |         | cm0_inst1/u_logic/Uxrow6                                        | 2    |
| cm0_inst1/u_logic/n_4685/D2                         | SLICEL  | 1268.3 |     5909 |      net      | R22C48M | cm0_inst1/u_logic/Uxrow6                                        |      |
| cm0_inst1/u_logic/n_4685/D                          | SLICEL  |   75.1 |   5984.1 |     Tilo      |         | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       | 1    |
| cm0_inst1/u_logic/n_4685/C5                         | SLICEL  |    205 |   6189.1 |      net      | R22C48M | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       |      |
| cm0_inst1/u_logic/n_4685/C                          | SLICEL  |   75.1 |   6264.2 |     Tilo      |         | cm0_inst1/u_logic/n_4666                                        | 7    |
| cm0_inst1/u_logic/n_4692/D3                         | SLICEL  |  508.1 |   6772.3 |      net      | R20C48M | cm0_inst1/u_logic/n_4666                                        |      |
| cm0_inst1/u_logic/n_4692/D                          | SLICEL  |   75.1 |   6847.4 |     Tilo      |         | cm0_inst1/u_logic/Mtrow6                                        | 3    |
| cm0_inst1/u_logic/Ylrow6/C2                         | SLICEL  |    544 |   7391.4 |      net      | R20C49L | cm0_inst1/u_logic/Mtrow6                                        |      |
| cm0_inst1/u_logic/Ylrow6/C                          | SLICEL  |   75.1 |   7466.5 |     Tilo      |         | cm0_inst1/u_logic/_i_14887_rkd_2                                | 1    |
| cm0_inst1/u_logic/Ylrow6/D4                         | SLICEL  |  209.9 |   7676.4 |      net      | R20C49L | cm0_inst1/u_logic/_i_14887_rkd_2                                |      |
| cm0_inst1/u_logic/Ylrow6/D                          | SLICEL  |   75.1 |   7751.5 |     Tilo      |         | cm0_inst1/u_logic/n_4611                                        | 7    |
| cm0_inst1/u_logic/Ylrow6/A4                         | SLICEL  |  312.6 |   8064.1 |      net      | R20C49L | cm0_inst1/u_logic/n_4611                                        |      |
| cm0_inst1/u_logic/Ylrow6/A                          | SLICEL  |   75.1 |   8139.2 |     Tilo      |         | cm0_inst1/u_logic/Ylrow6                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/D1                         | SLICEL  |  486.4 |   8625.7 |      net      | R20C50L | cm0_inst1/u_logic/Ylrow6                                        |      |
| cm0_inst1/u_logic/Hnrow6/D                          | SLICEL  |   75.1 |   8700.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14861_rkd_0                                | 3    |
| net_extracted_nHQX460/A1                            | SLICEL  |  486.7 |   9187.4 |      net      | R22C50L | cm0_inst1/u_logic/_i_14861_rkd_0                                |      |
| net_extracted_nHQX460/A                             | SLICEL  |   75.1 |   9262.5 |     Tilo      |         | net_extracted_nHQX460                                           | 4    |
| cm0_inst1/u_logic/n_4603/A5                         | SLICEL  |  755.4 |  10017.9 |      net      | R20C48L | net_extracted_nHQX460                                           |      |
| cm0_inst1/u_logic/n_4603/A                          | SLICEL  |   75.1 |    10093 |     Tilo      |         | cm0_inst1/u_logic/n_4603                                        | 3    |
| cm0_inst1/u_logic/V0fow6/D1                         | SLICEL  |  770.3 |  10863.3 |      net      | R22C49M | cm0_inst1/u_logic/n_4603                                        |      |
| cm0_inst1/u_logic/V0fow6/D                          | SLICEL  |   75.1 |  10938.4 |     Tilo      |         | _n_120630                                                       | 6    |
| cm0_inst1/u_logic/n_4598/A5                         | SLICEL  |  518.5 |  11456.9 |      net      | R20C50M | _n_120630                                                       |      |
| cm0_inst1/u_logic/n_4598/A                          | SLICEL  |   75.1 |    11532 |     Tilo      |         | cm0_inst1/u_logic/n_4598                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/C2                         | SLICEL  |    270 |    11802 |      net      | R20C50L | cm0_inst1/u_logic/n_4598                                        |      |
| cm0_inst1/u_logic/Hnrow6/C                          | SLICEL  |   75.1 |  11877.1 |     Tilo      |         | cm0_inst1/u_logic/Mfrow6                                        | 2    |
| cm0_inst1/u_logic/n_4589/B2                         | SLICEL  |  509.9 |    12387 |      net      | R21C50M | cm0_inst1/u_logic/Mfrow6                                        |      |
| cm0_inst1/u_logic/n_4589/B                          | SLICEL  |   75.1 |  12462.1 |     Tilo      |         | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         | 1    |
| cm0_inst1/u_logic/n_4589/A4                         | SLICEL  |  209.9 |    12672 |      net      | R21C50M | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         |      |
| cm0_inst1/u_logic/n_4589/A                          | SLICEL  |   75.1 |  12747.1 |     Tilo      |         | cm0_inst1/u_logic/n_4589                                        | 6    |
| cm0_inst1/u_logic/n_4589/D1                         | SLICEL  |  312.5 |  13059.7 |      net      | R21C50M | cm0_inst1/u_logic/n_4589                                        |      |
| cm0_inst1/u_logic/n_4589/D                          | SLICEL  |   75.1 |  13134.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14801_decomp                               | 1    |
| cm0_inst1/u_logic/B3gpw6[1]/D3                      | SLICEL  |  225.8 |  13360.6 |      net      | R21C50L | cm0_inst1/u_logic/_i_14801_decomp                               |      |
| cm0_inst1/u_logic/B3gpw6[1]/D                       | SLICEL  |   75.1 |  13435.7 |     Tilo      |         | cm0_inst1/u_logic/n_4582                                        | 3    |
| cm0_inst1/u_logic/vis_primask_o/C1                  | SLICEL  |  757.8 |  14193.5 |      net      | R21C56M | cm0_inst1/u_logic/n_4582                                        |      |
| cm0_inst1/u_logic/vis_primask_o/C                   | SLICEL  |   75.1 |  14268.6 |     Tilo      |         | cm0_inst1/u_logic/U6piu6                                        | 5    |
| cm0_inst1/u_logic/n_4436/B6                         | SLICEL  |  488.5 |  14757.1 |      net      | R19C56L | cm0_inst1/u_logic/U6piu6                                        |      |
| cm0_inst1/u_logic/n_4436/B                          | SLICEL  |   75.1 |  14832.2 |     Tilo      |         | cm0_inst1/u_logic/_i_13894_decomp                               | 2    |
| _i_148_decomp_rkd_5/C3                              | SLICEL  |  260.1 |  15092.3 |      net      | R19C56M | cm0_inst1/u_logic/_i_13894_decomp                               |      |
| _i_148_decomp_rkd_5/C                               | SLICEL  |   75.1 |  15167.4 |     Tilo      |         | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 | 1    |
| cm0_inst1/u_logic/_i_13445_decomp/C2                | SLICEL  | 1151.3 |  16318.7 |      net      | R19C62L | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 |      |
| cm0_inst1/u_logic/_i_13445_decomp/C                 | SLICEL  |   75.1 |  16393.8 |     Tilo      |         | cm0_inst1/u_logic/H78ow6                                        | 6    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B6 | SLICEL  |  516.4 |  16910.2 |      net      | R21C62L | cm0_inst1/u_logic/H78ow6                                        |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B  | SLICEL  |   75.1 |  16985.3 |     Tilo      |         | cm0_inst1/u_logic/_i_13860_decomp                               | 1    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D6 | SLICEL  |  176.4 |  17161.7 |      net      | R21C62L | cm0_inst1/u_logic/_i_13860_decomp                               |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D  | SLICEL  |   75.1 |  17236.8 |     Tilo      |         | cm0_inst1/u_logic/n_4254                                        | 4    |
| cm0_inst1/u_logic/_i_13526_decomp/B1                | SLICEL  |  518.1 |  17754.9 |      net      | R21C63L | cm0_inst1/u_logic/n_4254                                        |      |
| cm0_inst1/u_logic/_i_13526_decomp/B                 | SLICEL  |   75.1 |    17830 |     Tilo      |         | net_extracted_nHQX444                                           | 1    |
| cm0_inst1/u_logic/_i_13526_decomp/C6                | SLICEL  |  176.4 |  18006.4 |      net      | R21C63L | net_extracted_nHQX444                                           |      |
| cm0_inst1/u_logic/_i_13526_decomp/C                 | SLICEL  |   75.1 |  18081.5 |     Tilo      |         | cm0_inst1/u_logic/Ytcow6                                        | 9    |
| cm0_inst1/u_logic/vis_r11_o[20]/D4                  | SLICEL  |  789.3 |  18870.9 |      net      | R20C69L | cm0_inst1/u_logic/Ytcow6                                        |      |
| cm0_inst1/u_logic/vis_r11_o[20]/D                   | SLICEL  |   75.1 |    18946 |     Tilo      |         | cm0_inst1/u_logic/n_4220                                        | 8    |
| cm0_inst1/u_logic/_i_11798_andor_decomp_2/D3        | SLICEL  |  552.5 |  19498.4 |      net      | R20C67M | cm0_inst1/u_logic/n_4220                                        |      |
| cm0_inst1/u_logic/_i_11798_andor_decomp_2/D         | SLICEL  |   75.1 |  19573.5 |     Tilo      |         | net_extracted_nHQX188                                           | 2    |
| cm0_inst1/u_logic/vis_r0_o[16]/A2                   | SLICEL  | 1203.4 |  20776.9 |      net      | R18C73M | net_extracted_nHQX188                                           |      |
| cm0_inst1/u_logic/vis_r0_o[16]/A                    | SLICEL  |   75.1 |    20852 |     Tilo      |         | cm0_inst1/u_logic/n_1676                                        | 13   |
| cm0_inst1/u_logic/vis_r6_o[14]/BX                   | SLICEL  | 1358.5 |  22210.5 |      net      | R13C77L | cm0_inst1/u_logic/n_1676                                        |      |
========================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 21091.1    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 2403.2 
        总的连线延迟 = 18657.4 
        逻辑级数     = 32 

[数据捕获路径]
===================================================================================================================
|                节点                |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
===================================================================================================================
| CLOCK'clkPLL40                     |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3     | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/u_logic/vis_r6_o[14]/CLK | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R13C77L | clk_40M |      |
===================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tdick)
         = 26080.4    + 0          - 0          - 1119.4     - 21091.1    - 47.7       
         = 3822.2 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


********************
* 路径 3
********************
时间余量 : 3828.9 ps
起点     : cm0_inst1/u_logic/n_4338/AQ [激发时钟: clkPLL40, 上升沿1]
终点     : _n_129920/AX                [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
========================================================================================================================================================================================
|                        节点                         |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                              连线                               | 扇出 |
========================================================================================================================================================================================
| CLOCK'clkPLL40                                      |   N/A   |      0 |   Tlat:0 |               |         | N/A                                                             |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                      | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                                                         | 800  |
| cm0_inst1/u_logic/n_4338/CLK                        | SLICEL  | 1119.4 |   1119.4 |      net      | R23C54L | clk_40M                                                         |      |
| --                                                  |   --    |     -- |       -- |      --       | --      | --                                                              | --   |
| cm0_inst1/u_logic/n_4338/AQ                         | SLICEL  |   30.5 |   1149.9 |     Tcko      |         | cm0_inst1/u_logic/R4gpw6[55]                                    | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/C1                     | SLICEL  | 1111.5 |   2261.4 |      net      | R23C48L | cm0_inst1/u_logic/R4gpw6[55]                                    |      |
| cm0_inst1/u_logic/Vbgpw6[26]/C                      | SLICEL  |   75.1 |   2336.5 |     Tilo      |         | cm0_inst1/u_logic/_i_15092_decomp                               | 2    |
| cm0_inst1/u_logic/Vbgpw6[26]/D4                     | SLICEL  |  209.9 |   2546.4 |      net      | R23C48L | cm0_inst1/u_logic/_i_15092_decomp                               |      |
| cm0_inst1/u_logic/Vbgpw6[26]/D                      | SLICEL  |   75.1 |   2621.5 |     Tilo      |         | cm0_inst1/u_logic/Vdgow6                                        | 6    |
| cm0_inst1/u_logic/Upsow6/C4                         | SLICEL  | 1279.6 |   3901.2 |      net      | R23C48M | cm0_inst1/u_logic/Vdgow6                                        |      |
| cm0_inst1/u_logic/Upsow6/C                          | SLICEL  |   75.1 |   3976.3 |     Tilo      |         | cm0_inst1/u_logic/_i_15071_decomp                               | 1    |
| cm0_inst1/u_logic/Upsow6/D4                         | SLICEL  |  209.9 |   4186.2 |      net      | R23C48M | cm0_inst1/u_logic/_i_15071_decomp                               |      |
| cm0_inst1/u_logic/Upsow6/D                          | SLICEL  |   75.1 |   4261.3 |     Tilo      |         | cm0_inst1/u_logic/n_4672                                        | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/B2                     | SLICEL  |  304.3 |   4565.5 |      net      | R23C48L | cm0_inst1/u_logic/n_4672                                        |      |
| cm0_inst1/u_logic/Vbgpw6[26]/B                      | SLICEL  |   75.1 |   4640.6 |     Tilo      |         | cm0_inst1/u_logic/Uxrow6                                        | 2    |
| cm0_inst1/u_logic/n_4685/D2                         | SLICEL  | 1268.3 |     5909 |      net      | R22C48M | cm0_inst1/u_logic/Uxrow6                                        |      |
| cm0_inst1/u_logic/n_4685/D                          | SLICEL  |   75.1 |   5984.1 |     Tilo      |         | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       | 1    |
| cm0_inst1/u_logic/n_4685/C5                         | SLICEL  |    205 |   6189.1 |      net      | R22C48M | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       |      |
| cm0_inst1/u_logic/n_4685/C                          | SLICEL  |   75.1 |   6264.2 |     Tilo      |         | cm0_inst1/u_logic/n_4666                                        | 7    |
| cm0_inst1/u_logic/n_4692/D3                         | SLICEL  |  508.1 |   6772.3 |      net      | R20C48M | cm0_inst1/u_logic/n_4666                                        |      |
| cm0_inst1/u_logic/n_4692/D                          | SLICEL  |   75.1 |   6847.4 |     Tilo      |         | cm0_inst1/u_logic/Mtrow6                                        | 3    |
| cm0_inst1/u_logic/Ylrow6/C2                         | SLICEL  |    544 |   7391.4 |      net      | R20C49L | cm0_inst1/u_logic/Mtrow6                                        |      |
| cm0_inst1/u_logic/Ylrow6/C                          | SLICEL  |   75.1 |   7466.5 |     Tilo      |         | cm0_inst1/u_logic/_i_14887_rkd_2                                | 1    |
| cm0_inst1/u_logic/Ylrow6/D4                         | SLICEL  |  209.9 |   7676.4 |      net      | R20C49L | cm0_inst1/u_logic/_i_14887_rkd_2                                |      |
| cm0_inst1/u_logic/Ylrow6/D                          | SLICEL  |   75.1 |   7751.5 |     Tilo      |         | cm0_inst1/u_logic/n_4611                                        | 7    |
| cm0_inst1/u_logic/Ylrow6/A4                         | SLICEL  |  312.6 |   8064.1 |      net      | R20C49L | cm0_inst1/u_logic/n_4611                                        |      |
| cm0_inst1/u_logic/Ylrow6/A                          | SLICEL  |   75.1 |   8139.2 |     Tilo      |         | cm0_inst1/u_logic/Ylrow6                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/D1                         | SLICEL  |  486.4 |   8625.7 |      net      | R20C50L | cm0_inst1/u_logic/Ylrow6                                        |      |
| cm0_inst1/u_logic/Hnrow6/D                          | SLICEL  |   75.1 |   8700.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14861_rkd_0                                | 3    |
| net_extracted_nHQX460/A1                            | SLICEL  |  486.7 |   9187.4 |      net      | R22C50L | cm0_inst1/u_logic/_i_14861_rkd_0                                |      |
| net_extracted_nHQX460/A                             | SLICEL  |   75.1 |   9262.5 |     Tilo      |         | net_extracted_nHQX460                                           | 4    |
| cm0_inst1/u_logic/n_4603/A5                         | SLICEL  |  755.4 |  10017.9 |      net      | R20C48L | net_extracted_nHQX460                                           |      |
| cm0_inst1/u_logic/n_4603/A                          | SLICEL  |   75.1 |    10093 |     Tilo      |         | cm0_inst1/u_logic/n_4603                                        | 3    |
| cm0_inst1/u_logic/V0fow6/D1                         | SLICEL  |  770.3 |  10863.3 |      net      | R22C49M | cm0_inst1/u_logic/n_4603                                        |      |
| cm0_inst1/u_logic/V0fow6/D                          | SLICEL  |   75.1 |  10938.4 |     Tilo      |         | _n_120630                                                       | 6    |
| cm0_inst1/u_logic/n_4598/A5                         | SLICEL  |  518.5 |  11456.9 |      net      | R20C50M | _n_120630                                                       |      |
| cm0_inst1/u_logic/n_4598/A                          | SLICEL  |   75.1 |    11532 |     Tilo      |         | cm0_inst1/u_logic/n_4598                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/C2                         | SLICEL  |    270 |    11802 |      net      | R20C50L | cm0_inst1/u_logic/n_4598                                        |      |
| cm0_inst1/u_logic/Hnrow6/C                          | SLICEL  |   75.1 |  11877.1 |     Tilo      |         | cm0_inst1/u_logic/Mfrow6                                        | 2    |
| cm0_inst1/u_logic/n_4589/B2                         | SLICEL  |  509.9 |    12387 |      net      | R21C50M | cm0_inst1/u_logic/Mfrow6                                        |      |
| cm0_inst1/u_logic/n_4589/B                          | SLICEL  |   75.1 |  12462.1 |     Tilo      |         | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         | 1    |
| cm0_inst1/u_logic/n_4589/A4                         | SLICEL  |  209.9 |    12672 |      net      | R21C50M | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         |      |
| cm0_inst1/u_logic/n_4589/A                          | SLICEL  |   75.1 |  12747.1 |     Tilo      |         | cm0_inst1/u_logic/n_4589                                        | 6    |
| cm0_inst1/u_logic/n_4589/D1                         | SLICEL  |  312.5 |  13059.7 |      net      | R21C50M | cm0_inst1/u_logic/n_4589                                        |      |
| cm0_inst1/u_logic/n_4589/D                          | SLICEL  |   75.1 |  13134.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14801_decomp                               | 1    |
| cm0_inst1/u_logic/B3gpw6[1]/D3                      | SLICEL  |  225.8 |  13360.6 |      net      | R21C50L | cm0_inst1/u_logic/_i_14801_decomp                               |      |
| cm0_inst1/u_logic/B3gpw6[1]/D                       | SLICEL  |   75.1 |  13435.7 |     Tilo      |         | cm0_inst1/u_logic/n_4582                                        | 3    |
| cm0_inst1/u_logic/vis_primask_o/C1                  | SLICEL  |  757.8 |  14193.5 |      net      | R21C56M | cm0_inst1/u_logic/n_4582                                        |      |
| cm0_inst1/u_logic/vis_primask_o/C                   | SLICEL  |   75.1 |  14268.6 |     Tilo      |         | cm0_inst1/u_logic/U6piu6                                        | 5    |
| cm0_inst1/u_logic/n_4436/B6                         | SLICEL  |  488.5 |  14757.1 |      net      | R19C56L | cm0_inst1/u_logic/U6piu6                                        |      |
| cm0_inst1/u_logic/n_4436/B                          | SLICEL  |   75.1 |  14832.2 |     Tilo      |         | cm0_inst1/u_logic/_i_13894_decomp                               | 2    |
| _i_148_decomp_rkd_5/C3                              | SLICEL  |  260.1 |  15092.3 |      net      | R19C56M | cm0_inst1/u_logic/_i_13894_decomp                               |      |
| _i_148_decomp_rkd_5/C                               | SLICEL  |   75.1 |  15167.4 |     Tilo      |         | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 | 1    |
| cm0_inst1/u_logic/_i_13445_decomp/C2                | SLICEL  | 1151.3 |  16318.7 |      net      | R19C62L | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 |      |
| cm0_inst1/u_logic/_i_13445_decomp/C                 | SLICEL  |   75.1 |  16393.8 |     Tilo      |         | cm0_inst1/u_logic/H78ow6                                        | 6    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B6 | SLICEL  |  516.4 |  16910.2 |      net      | R21C62L | cm0_inst1/u_logic/H78ow6                                        |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B  | SLICEL  |   75.1 |  16985.3 |     Tilo      |         | cm0_inst1/u_logic/_i_13860_decomp                               | 1    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D6 | SLICEL  |  176.4 |  17161.7 |      net      | R21C62L | cm0_inst1/u_logic/_i_13860_decomp                               |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D  | SLICEL  |   75.1 |  17236.8 |     Tilo      |         | cm0_inst1/u_logic/n_4254                                        | 4    |
| cm0_inst1/u_logic/_i_13526_decomp/B1                | SLICEL  |  518.1 |  17754.9 |      net      | R21C63L | cm0_inst1/u_logic/n_4254                                        |      |
| cm0_inst1/u_logic/_i_13526_decomp/B                 | SLICEL  |   75.1 |    17830 |     Tilo      |         | net_extracted_nHQX444                                           | 1    |
| cm0_inst1/u_logic/_i_13526_decomp/C6                | SLICEL  |  176.4 |  18006.4 |      net      | R21C63L | net_extracted_nHQX444                                           |      |
| cm0_inst1/u_logic/_i_13526_decomp/C                 | SLICEL  |   75.1 |  18081.5 |     Tilo      |         | cm0_inst1/u_logic/Ytcow6                                        | 9    |
| cm0_inst1/u_logic/vis_r11_o[20]/D4                  | SLICEL  |  789.3 |  18870.9 |      net      | R20C69L | cm0_inst1/u_logic/Ytcow6                                        |      |
| cm0_inst1/u_logic/vis_r11_o[20]/D                   | SLICEL  |   75.1 |    18946 |     Tilo      |         | cm0_inst1/u_logic/n_4220                                        | 8    |
| cm0_inst1/u_logic/_i_11798_andor_decomp_2/D3        | SLICEL  |  552.5 |  19498.4 |      net      | R20C67M | cm0_inst1/u_logic/n_4220                                        |      |
| cm0_inst1/u_logic/_i_11798_andor_decomp_2/D         | SLICEL  |   75.1 |  19573.5 |     Tilo      |         | net_extracted_nHQX188                                           | 2    |
| cm0_inst1/u_logic/vis_r0_o[16]/A2                   | SLICEL  | 1203.4 |  20776.9 |      net      | R18C73M | net_extracted_nHQX188                                           |      |
| cm0_inst1/u_logic/vis_r0_o[16]/A                    | SLICEL  |   75.1 |    20852 |     Tilo      |         | cm0_inst1/u_logic/n_1676                                        | 13   |
| _n_129920/AX                                        | SLICEL  | 1351.9 |  22203.8 |      net      | R14C71M | cm0_inst1/u_logic/n_1676                                        |      |
========================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 21084.4    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 2403.2 
        总的连线延迟 = 18650.7 
        逻辑级数     = 32 

[数据捕获路径]
===============================================================================================================
|              节点              |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
===============================================================================================================
| CLOCK'clkPLL40                 |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3 | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 800  |
| _n_129920/CLK                  | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R14C71M | clk_40M |      |
===============================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tdick)
         = 26080.4    + 0          - 0          - 1119.4     - 21084.4    - 47.7       
         = 3828.9 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


********************
* 路径 4
********************
时间余量 : 3831.5 ps
起点     : cm0_inst1/u_logic/n_4338/AQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/n_195/BX  [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
========================================================================================================================================================================================
|                        节点                         |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                              连线                               | 扇出 |
========================================================================================================================================================================================
| CLOCK'clkPLL40                                      |   N/A   |      0 |   Tlat:0 |               |         | N/A                                                             |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                      | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                                                         | 800  |
| cm0_inst1/u_logic/n_4338/CLK                        | SLICEL  | 1119.4 |   1119.4 |      net      | R23C54L | clk_40M                                                         |      |
| --                                                  |   --    |     -- |       -- |      --       | --      | --                                                              | --   |
| cm0_inst1/u_logic/n_4338/AQ                         | SLICEL  |   30.5 |   1149.9 |     Tcko      |         | cm0_inst1/u_logic/R4gpw6[55]                                    | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/C1                     | SLICEL  | 1111.5 |   2261.4 |      net      | R23C48L | cm0_inst1/u_logic/R4gpw6[55]                                    |      |
| cm0_inst1/u_logic/Vbgpw6[26]/C                      | SLICEL  |   75.1 |   2336.5 |     Tilo      |         | cm0_inst1/u_logic/_i_15092_decomp                               | 2    |
| cm0_inst1/u_logic/Vbgpw6[26]/D4                     | SLICEL  |  209.9 |   2546.4 |      net      | R23C48L | cm0_inst1/u_logic/_i_15092_decomp                               |      |
| cm0_inst1/u_logic/Vbgpw6[26]/D                      | SLICEL  |   75.1 |   2621.5 |     Tilo      |         | cm0_inst1/u_logic/Vdgow6                                        | 6    |
| cm0_inst1/u_logic/Upsow6/C4                         | SLICEL  | 1279.6 |   3901.2 |      net      | R23C48M | cm0_inst1/u_logic/Vdgow6                                        |      |
| cm0_inst1/u_logic/Upsow6/C                          | SLICEL  |   75.1 |   3976.3 |     Tilo      |         | cm0_inst1/u_logic/_i_15071_decomp                               | 1    |
| cm0_inst1/u_logic/Upsow6/D4                         | SLICEL  |  209.9 |   4186.2 |      net      | R23C48M | cm0_inst1/u_logic/_i_15071_decomp                               |      |
| cm0_inst1/u_logic/Upsow6/D                          | SLICEL  |   75.1 |   4261.3 |     Tilo      |         | cm0_inst1/u_logic/n_4672                                        | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/B2                     | SLICEL  |  304.3 |   4565.5 |      net      | R23C48L | cm0_inst1/u_logic/n_4672                                        |      |
| cm0_inst1/u_logic/Vbgpw6[26]/B                      | SLICEL  |   75.1 |   4640.6 |     Tilo      |         | cm0_inst1/u_logic/Uxrow6                                        | 2    |
| cm0_inst1/u_logic/n_4685/D2                         | SLICEL  | 1268.3 |     5909 |      net      | R22C48M | cm0_inst1/u_logic/Uxrow6                                        |      |
| cm0_inst1/u_logic/n_4685/D                          | SLICEL  |   75.1 |   5984.1 |     Tilo      |         | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       | 1    |
| cm0_inst1/u_logic/n_4685/C5                         | SLICEL  |    205 |   6189.1 |      net      | R22C48M | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       |      |
| cm0_inst1/u_logic/n_4685/C                          | SLICEL  |   75.1 |   6264.2 |     Tilo      |         | cm0_inst1/u_logic/n_4666                                        | 7    |
| cm0_inst1/u_logic/n_4692/D3                         | SLICEL  |  508.1 |   6772.3 |      net      | R20C48M | cm0_inst1/u_logic/n_4666                                        |      |
| cm0_inst1/u_logic/n_4692/D                          | SLICEL  |   75.1 |   6847.4 |     Tilo      |         | cm0_inst1/u_logic/Mtrow6                                        | 3    |
| cm0_inst1/u_logic/Ylrow6/C2                         | SLICEL  |    544 |   7391.4 |      net      | R20C49L | cm0_inst1/u_logic/Mtrow6                                        |      |
| cm0_inst1/u_logic/Ylrow6/C                          | SLICEL  |   75.1 |   7466.5 |     Tilo      |         | cm0_inst1/u_logic/_i_14887_rkd_2                                | 1    |
| cm0_inst1/u_logic/Ylrow6/D4                         | SLICEL  |  209.9 |   7676.4 |      net      | R20C49L | cm0_inst1/u_logic/_i_14887_rkd_2                                |      |
| cm0_inst1/u_logic/Ylrow6/D                          | SLICEL  |   75.1 |   7751.5 |     Tilo      |         | cm0_inst1/u_logic/n_4611                                        | 7    |
| cm0_inst1/u_logic/Ylrow6/A4                         | SLICEL  |  312.6 |   8064.1 |      net      | R20C49L | cm0_inst1/u_logic/n_4611                                        |      |
| cm0_inst1/u_logic/Ylrow6/A                          | SLICEL  |   75.1 |   8139.2 |     Tilo      |         | cm0_inst1/u_logic/Ylrow6                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/D1                         | SLICEL  |  486.4 |   8625.7 |      net      | R20C50L | cm0_inst1/u_logic/Ylrow6                                        |      |
| cm0_inst1/u_logic/Hnrow6/D                          | SLICEL  |   75.1 |   8700.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14861_rkd_0                                | 3    |
| net_extracted_nHQX460/A1                            | SLICEL  |  486.7 |   9187.4 |      net      | R22C50L | cm0_inst1/u_logic/_i_14861_rkd_0                                |      |
| net_extracted_nHQX460/A                             | SLICEL  |   75.1 |   9262.5 |     Tilo      |         | net_extracted_nHQX460                                           | 4    |
| cm0_inst1/u_logic/n_4603/A5                         | SLICEL  |  755.4 |  10017.9 |      net      | R20C48L | net_extracted_nHQX460                                           |      |
| cm0_inst1/u_logic/n_4603/A                          | SLICEL  |   75.1 |    10093 |     Tilo      |         | cm0_inst1/u_logic/n_4603                                        | 3    |
| cm0_inst1/u_logic/V0fow6/D1                         | SLICEL  |  770.3 |  10863.3 |      net      | R22C49M | cm0_inst1/u_logic/n_4603                                        |      |
| cm0_inst1/u_logic/V0fow6/D                          | SLICEL  |   75.1 |  10938.4 |     Tilo      |         | _n_120630                                                       | 6    |
| cm0_inst1/u_logic/n_4598/A5                         | SLICEL  |  518.5 |  11456.9 |      net      | R20C50M | _n_120630                                                       |      |
| cm0_inst1/u_logic/n_4598/A                          | SLICEL  |   75.1 |    11532 |     Tilo      |         | cm0_inst1/u_logic/n_4598                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/C2                         | SLICEL  |    270 |    11802 |      net      | R20C50L | cm0_inst1/u_logic/n_4598                                        |      |
| cm0_inst1/u_logic/Hnrow6/C                          | SLICEL  |   75.1 |  11877.1 |     Tilo      |         | cm0_inst1/u_logic/Mfrow6                                        | 2    |
| cm0_inst1/u_logic/n_4589/B2                         | SLICEL  |  509.9 |    12387 |      net      | R21C50M | cm0_inst1/u_logic/Mfrow6                                        |      |
| cm0_inst1/u_logic/n_4589/B                          | SLICEL  |   75.1 |  12462.1 |     Tilo      |         | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         | 1    |
| cm0_inst1/u_logic/n_4589/A4                         | SLICEL  |  209.9 |    12672 |      net      | R21C50M | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         |      |
| cm0_inst1/u_logic/n_4589/A                          | SLICEL  |   75.1 |  12747.1 |     Tilo      |         | cm0_inst1/u_logic/n_4589                                        | 6    |
| cm0_inst1/u_logic/n_4589/D1                         | SLICEL  |  312.5 |  13059.7 |      net      | R21C50M | cm0_inst1/u_logic/n_4589                                        |      |
| cm0_inst1/u_logic/n_4589/D                          | SLICEL  |   75.1 |  13134.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14801_decomp                               | 1    |
| cm0_inst1/u_logic/B3gpw6[1]/D3                      | SLICEL  |  225.8 |  13360.6 |      net      | R21C50L | cm0_inst1/u_logic/_i_14801_decomp                               |      |
| cm0_inst1/u_logic/B3gpw6[1]/D                       | SLICEL  |   75.1 |  13435.7 |     Tilo      |         | cm0_inst1/u_logic/n_4582                                        | 3    |
| cm0_inst1/u_logic/vis_primask_o/C1                  | SLICEL  |  757.8 |  14193.5 |      net      | R21C56M | cm0_inst1/u_logic/n_4582                                        |      |
| cm0_inst1/u_logic/vis_primask_o/C                   | SLICEL  |   75.1 |  14268.6 |     Tilo      |         | cm0_inst1/u_logic/U6piu6                                        | 5    |
| cm0_inst1/u_logic/n_4436/B6                         | SLICEL  |  488.5 |  14757.1 |      net      | R19C56L | cm0_inst1/u_logic/U6piu6                                        |      |
| cm0_inst1/u_logic/n_4436/B                          | SLICEL  |   75.1 |  14832.2 |     Tilo      |         | cm0_inst1/u_logic/_i_13894_decomp                               | 2    |
| _i_148_decomp_rkd_5/C3                              | SLICEL  |  260.1 |  15092.3 |      net      | R19C56M | cm0_inst1/u_logic/_i_13894_decomp                               |      |
| _i_148_decomp_rkd_5/C                               | SLICEL  |   75.1 |  15167.4 |     Tilo      |         | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 | 1    |
| cm0_inst1/u_logic/_i_13445_decomp/C2                | SLICEL  | 1151.3 |  16318.7 |      net      | R19C62L | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 |      |
| cm0_inst1/u_logic/_i_13445_decomp/C                 | SLICEL  |   75.1 |  16393.8 |     Tilo      |         | cm0_inst1/u_logic/H78ow6                                        | 6    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B6 | SLICEL  |  516.4 |  16910.2 |      net      | R21C62L | cm0_inst1/u_logic/H78ow6                                        |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B  | SLICEL  |   75.1 |  16985.3 |     Tilo      |         | cm0_inst1/u_logic/_i_13860_decomp                               | 1    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D6 | SLICEL  |  176.4 |  17161.7 |      net      | R21C62L | cm0_inst1/u_logic/_i_13860_decomp                               |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D  | SLICEL  |   75.1 |  17236.8 |     Tilo      |         | cm0_inst1/u_logic/n_4254                                        | 4    |
| cm0_inst1/u_logic/_i_13526_decomp/B1                | SLICEL  |  518.1 |  17754.9 |      net      | R21C63L | cm0_inst1/u_logic/n_4254                                        |      |
| cm0_inst1/u_logic/_i_13526_decomp/B                 | SLICEL  |   75.1 |    17830 |     Tilo      |         | net_extracted_nHQX444                                           | 1    |
| cm0_inst1/u_logic/_i_13526_decomp/C6                | SLICEL  |  176.4 |  18006.4 |      net      | R21C63L | net_extracted_nHQX444                                           |      |
| cm0_inst1/u_logic/_i_13526_decomp/C                 | SLICEL  |   75.1 |  18081.5 |     Tilo      |         | cm0_inst1/u_logic/Ytcow6                                        | 9    |
| cm0_inst1/u_logic/vis_r11_o[20]/D4                  | SLICEL  |  789.3 |  18870.9 |      net      | R20C69L | cm0_inst1/u_logic/Ytcow6                                        |      |
| cm0_inst1/u_logic/vis_r11_o[20]/D                   | SLICEL  |   75.1 |    18946 |     Tilo      |         | cm0_inst1/u_logic/n_4220                                        | 8    |
| cm0_inst1/u_logic/_i_11798_andor_decomp_2/D3        | SLICEL  |  552.5 |  19498.4 |      net      | R20C67M | cm0_inst1/u_logic/n_4220                                        |      |
| cm0_inst1/u_logic/_i_11798_andor_decomp_2/D         | SLICEL  |   75.1 |  19573.5 |     Tilo      |         | net_extracted_nHQX188                                           | 2    |
| cm0_inst1/u_logic/vis_r0_o[16]/A2                   | SLICEL  | 1203.4 |  20776.9 |      net      | R18C73M | net_extracted_nHQX188                                           |      |
| cm0_inst1/u_logic/vis_r0_o[16]/A                    | SLICEL  |   75.1 |    20852 |     Tilo      |         | cm0_inst1/u_logic/n_1676                                        | 13   |
| cm0_inst1/u_logic/n_195/BX                          | SLICEL  | 1349.2 |  22201.2 |      net      | R15C75L | cm0_inst1/u_logic/n_1676                                        |      |
========================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 21081.8    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 2403.2 
        总的连线延迟 = 18648.1 
        逻辑级数     = 32 

[数据捕获路径]
===============================================================================================================
|              节点              |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
===============================================================================================================
| CLOCK'clkPLL40                 |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3 | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/u_logic/n_195/CLK    | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R15C75L | clk_40M |      |
===============================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tdick)
         = 26080.4    + 0          - 0          - 1119.4     - 21081.8    - 47.7       
         = 3831.5 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


********************
* 路径 5
********************
时间余量 : 3848 ps
起点     : cm0_inst1/u_logic/n_4338/AQ              [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/_i_18656/_i_0_rkd_1/AX [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
========================================================================================================================================================================================
|                        节点                         |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                              连线                               | 扇出 |
========================================================================================================================================================================================
| CLOCK'clkPLL40                                      |   N/A   |      0 |   Tlat:0 |               |         | N/A                                                             |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                      | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                                                         | 800  |
| cm0_inst1/u_logic/n_4338/CLK                        | SLICEL  | 1119.4 |   1119.4 |      net      | R23C54L | clk_40M                                                         |      |
| --                                                  |   --    |     -- |       -- |      --       | --      | --                                                              | --   |
| cm0_inst1/u_logic/n_4338/AQ                         | SLICEL  |   30.5 |   1149.9 |     Tcko      |         | cm0_inst1/u_logic/R4gpw6[55]                                    | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/C1                     | SLICEL  | 1111.5 |   2261.4 |      net      | R23C48L | cm0_inst1/u_logic/R4gpw6[55]                                    |      |
| cm0_inst1/u_logic/Vbgpw6[26]/C                      | SLICEL  |   75.1 |   2336.5 |     Tilo      |         | cm0_inst1/u_logic/_i_15092_decomp                               | 2    |
| cm0_inst1/u_logic/Vbgpw6[26]/D4                     | SLICEL  |  209.9 |   2546.4 |      net      | R23C48L | cm0_inst1/u_logic/_i_15092_decomp                               |      |
| cm0_inst1/u_logic/Vbgpw6[26]/D                      | SLICEL  |   75.1 |   2621.5 |     Tilo      |         | cm0_inst1/u_logic/Vdgow6                                        | 6    |
| cm0_inst1/u_logic/Upsow6/C4                         | SLICEL  | 1279.6 |   3901.2 |      net      | R23C48M | cm0_inst1/u_logic/Vdgow6                                        |      |
| cm0_inst1/u_logic/Upsow6/C                          | SLICEL  |   75.1 |   3976.3 |     Tilo      |         | cm0_inst1/u_logic/_i_15071_decomp                               | 1    |
| cm0_inst1/u_logic/Upsow6/D4                         | SLICEL  |  209.9 |   4186.2 |      net      | R23C48M | cm0_inst1/u_logic/_i_15071_decomp                               |      |
| cm0_inst1/u_logic/Upsow6/D                          | SLICEL  |   75.1 |   4261.3 |     Tilo      |         | cm0_inst1/u_logic/n_4672                                        | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/B2                     | SLICEL  |  304.3 |   4565.5 |      net      | R23C48L | cm0_inst1/u_logic/n_4672                                        |      |
| cm0_inst1/u_logic/Vbgpw6[26]/B                      | SLICEL  |   75.1 |   4640.6 |     Tilo      |         | cm0_inst1/u_logic/Uxrow6                                        | 2    |
| cm0_inst1/u_logic/n_4685/D2                         | SLICEL  | 1268.3 |     5909 |      net      | R22C48M | cm0_inst1/u_logic/Uxrow6                                        |      |
| cm0_inst1/u_logic/n_4685/D                          | SLICEL  |   75.1 |   5984.1 |     Tilo      |         | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       | 1    |
| cm0_inst1/u_logic/n_4685/C5                         | SLICEL  |    205 |   6189.1 |      net      | R22C48M | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       |      |
| cm0_inst1/u_logic/n_4685/C                          | SLICEL  |   75.1 |   6264.2 |     Tilo      |         | cm0_inst1/u_logic/n_4666                                        | 7    |
| cm0_inst1/u_logic/n_4692/D3                         | SLICEL  |  508.1 |   6772.3 |      net      | R20C48M | cm0_inst1/u_logic/n_4666                                        |      |
| cm0_inst1/u_logic/n_4692/D                          | SLICEL  |   75.1 |   6847.4 |     Tilo      |         | cm0_inst1/u_logic/Mtrow6                                        | 3    |
| cm0_inst1/u_logic/Ylrow6/C2                         | SLICEL  |    544 |   7391.4 |      net      | R20C49L | cm0_inst1/u_logic/Mtrow6                                        |      |
| cm0_inst1/u_logic/Ylrow6/C                          | SLICEL  |   75.1 |   7466.5 |     Tilo      |         | cm0_inst1/u_logic/_i_14887_rkd_2                                | 1    |
| cm0_inst1/u_logic/Ylrow6/D4                         | SLICEL  |  209.9 |   7676.4 |      net      | R20C49L | cm0_inst1/u_logic/_i_14887_rkd_2                                |      |
| cm0_inst1/u_logic/Ylrow6/D                          | SLICEL  |   75.1 |   7751.5 |     Tilo      |         | cm0_inst1/u_logic/n_4611                                        | 7    |
| cm0_inst1/u_logic/Ylrow6/A4                         | SLICEL  |  312.6 |   8064.1 |      net      | R20C49L | cm0_inst1/u_logic/n_4611                                        |      |
| cm0_inst1/u_logic/Ylrow6/A                          | SLICEL  |   75.1 |   8139.2 |     Tilo      |         | cm0_inst1/u_logic/Ylrow6                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/D1                         | SLICEL  |  486.4 |   8625.7 |      net      | R20C50L | cm0_inst1/u_logic/Ylrow6                                        |      |
| cm0_inst1/u_logic/Hnrow6/D                          | SLICEL  |   75.1 |   8700.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14861_rkd_0                                | 3    |
| net_extracted_nHQX460/A1                            | SLICEL  |  486.7 |   9187.4 |      net      | R22C50L | cm0_inst1/u_logic/_i_14861_rkd_0                                |      |
| net_extracted_nHQX460/A                             | SLICEL  |   75.1 |   9262.5 |     Tilo      |         | net_extracted_nHQX460                                           | 4    |
| cm0_inst1/u_logic/n_4603/A5                         | SLICEL  |  755.4 |  10017.9 |      net      | R20C48L | net_extracted_nHQX460                                           |      |
| cm0_inst1/u_logic/n_4603/A                          | SLICEL  |   75.1 |    10093 |     Tilo      |         | cm0_inst1/u_logic/n_4603                                        | 3    |
| cm0_inst1/u_logic/V0fow6/D1                         | SLICEL  |  770.3 |  10863.3 |      net      | R22C49M | cm0_inst1/u_logic/n_4603                                        |      |
| cm0_inst1/u_logic/V0fow6/D                          | SLICEL  |   75.1 |  10938.4 |     Tilo      |         | _n_120630                                                       | 6    |
| cm0_inst1/u_logic/n_4598/A5                         | SLICEL  |  518.5 |  11456.9 |      net      | R20C50M | _n_120630                                                       |      |
| cm0_inst1/u_logic/n_4598/A                          | SLICEL  |   75.1 |    11532 |     Tilo      |         | cm0_inst1/u_logic/n_4598                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/C2                         | SLICEL  |    270 |    11802 |      net      | R20C50L | cm0_inst1/u_logic/n_4598                                        |      |
| cm0_inst1/u_logic/Hnrow6/C                          | SLICEL  |   75.1 |  11877.1 |     Tilo      |         | cm0_inst1/u_logic/Mfrow6                                        | 2    |
| cm0_inst1/u_logic/n_4589/B2                         | SLICEL  |  509.9 |    12387 |      net      | R21C50M | cm0_inst1/u_logic/Mfrow6                                        |      |
| cm0_inst1/u_logic/n_4589/B                          | SLICEL  |   75.1 |  12462.1 |     Tilo      |         | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         | 1    |
| cm0_inst1/u_logic/n_4589/A4                         | SLICEL  |  209.9 |    12672 |      net      | R21C50M | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         |      |
| cm0_inst1/u_logic/n_4589/A                          | SLICEL  |   75.1 |  12747.1 |     Tilo      |         | cm0_inst1/u_logic/n_4589                                        | 6    |
| cm0_inst1/u_logic/n_4589/D1                         | SLICEL  |  312.5 |  13059.7 |      net      | R21C50M | cm0_inst1/u_logic/n_4589                                        |      |
| cm0_inst1/u_logic/n_4589/D                          | SLICEL  |   75.1 |  13134.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14801_decomp                               | 1    |
| cm0_inst1/u_logic/B3gpw6[1]/D3                      | SLICEL  |  225.8 |  13360.6 |      net      | R21C50L | cm0_inst1/u_logic/_i_14801_decomp                               |      |
| cm0_inst1/u_logic/B3gpw6[1]/D                       | SLICEL  |   75.1 |  13435.7 |     Tilo      |         | cm0_inst1/u_logic/n_4582                                        | 3    |
| cm0_inst1/u_logic/vis_primask_o/C1                  | SLICEL  |  757.8 |  14193.5 |      net      | R21C56M | cm0_inst1/u_logic/n_4582                                        |      |
| cm0_inst1/u_logic/vis_primask_o/C                   | SLICEL  |   75.1 |  14268.6 |     Tilo      |         | cm0_inst1/u_logic/U6piu6                                        | 5    |
| cm0_inst1/u_logic/n_4436/B6                         | SLICEL  |  488.5 |  14757.1 |      net      | R19C56L | cm0_inst1/u_logic/U6piu6                                        |      |
| cm0_inst1/u_logic/n_4436/B                          | SLICEL  |   75.1 |  14832.2 |     Tilo      |         | cm0_inst1/u_logic/_i_13894_decomp                               | 2    |
| _i_148_decomp_rkd_5/C3                              | SLICEL  |  260.1 |  15092.3 |      net      | R19C56M | cm0_inst1/u_logic/_i_13894_decomp                               |      |
| _i_148_decomp_rkd_5/C                               | SLICEL  |   75.1 |  15167.4 |     Tilo      |         | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 | 1    |
| cm0_inst1/u_logic/_i_13445_decomp/C2                | SLICEL  | 1151.3 |  16318.7 |      net      | R19C62L | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 |      |
| cm0_inst1/u_logic/_i_13445_decomp/C                 | SLICEL  |   75.1 |  16393.8 |     Tilo      |         | cm0_inst1/u_logic/H78ow6                                        | 6    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B6 | SLICEL  |  516.4 |  16910.2 |      net      | R21C62L | cm0_inst1/u_logic/H78ow6                                        |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B  | SLICEL  |   75.1 |  16985.3 |     Tilo      |         | cm0_inst1/u_logic/_i_13860_decomp                               | 1    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D6 | SLICEL  |  176.4 |  17161.7 |      net      | R21C62L | cm0_inst1/u_logic/_i_13860_decomp                               |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D  | SLICEL  |   75.1 |  17236.8 |     Tilo      |         | cm0_inst1/u_logic/n_4254                                        | 4    |
| cm0_inst1/u_logic/_i_13526_decomp/B1                | SLICEL  |  518.1 |  17754.9 |      net      | R21C63L | cm0_inst1/u_logic/n_4254                                        |      |
| cm0_inst1/u_logic/_i_13526_decomp/B                 | SLICEL  |   75.1 |    17830 |     Tilo      |         | net_extracted_nHQX444                                           | 1    |
| cm0_inst1/u_logic/_i_13526_decomp/C6                | SLICEL  |  176.4 |  18006.4 |      net      | R21C63L | net_extracted_nHQX444                                           |      |
| cm0_inst1/u_logic/_i_13526_decomp/C                 | SLICEL  |   75.1 |  18081.5 |     Tilo      |         | cm0_inst1/u_logic/Ytcow6                                        | 9    |
| cm0_inst1/u_logic/vis_r11_o[20]/D4                  | SLICEL  |  789.3 |  18870.9 |      net      | R20C69L | cm0_inst1/u_logic/Ytcow6                                        |      |
| cm0_inst1/u_logic/vis_r11_o[20]/D                   | SLICEL  |   75.1 |    18946 |     Tilo      |         | cm0_inst1/u_logic/n_4220                                        | 8    |
| cm0_inst1/u_logic/_i_11798_andor_decomp_2/D3        | SLICEL  |  552.5 |  19498.4 |      net      | R20C67M | cm0_inst1/u_logic/n_4220                                        |      |
| cm0_inst1/u_logic/_i_11798_andor_decomp_2/D         | SLICEL  |   75.1 |  19573.5 |     Tilo      |         | net_extracted_nHQX188                                           | 2    |
| cm0_inst1/u_logic/vis_r0_o[16]/A2                   | SLICEL  | 1203.4 |  20776.9 |      net      | R18C73M | net_extracted_nHQX188                                           |      |
| cm0_inst1/u_logic/vis_r0_o[16]/A                    | SLICEL  |   75.1 |    20852 |     Tilo      |         | cm0_inst1/u_logic/n_1676                                        | 13   |
| cm0_inst1/u_logic/_i_18656/_i_0_rkd_1/AX            | SLICEL  | 1332.7 |  22184.7 |      net      | R15C75M | cm0_inst1/u_logic/n_1676                                        |      |
========================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 21065.3    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 2403.2 
        总的连线延迟 = 18631.6 
        逻辑级数     = 32 

[数据捕获路径]
==========================================================================================================================
|                   节点                    |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
==========================================================================================================================
| CLOCK'clkPLL40                            |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3            | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/u_logic/_i_18656/_i_0_rkd_1/CLK | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R15C75M | clk_40M |      |
==========================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tdick)
         = 26080.4    + 0          - 0          - 1119.4     - 21065.3    - 47.7       
         = 3848 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


********************
* 路径 6
********************
时间余量 : 3856.1 ps
起点     : cm0_inst1/u_logic/n_4338/AQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/J71pw6/BX [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
========================================================================================================================================================================================
|                        节点                         |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                              连线                               | 扇出 |
========================================================================================================================================================================================
| CLOCK'clkPLL40                                      |   N/A   |      0 |   Tlat:0 |               |         | N/A                                                             |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                      | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                                                         | 800  |
| cm0_inst1/u_logic/n_4338/CLK                        | SLICEL  | 1119.4 |   1119.4 |      net      | R23C54L | clk_40M                                                         |      |
| --                                                  |   --    |     -- |       -- |      --       | --      | --                                                              | --   |
| cm0_inst1/u_logic/n_4338/AQ                         | SLICEL  |   30.5 |   1149.9 |     Tcko      |         | cm0_inst1/u_logic/R4gpw6[55]                                    | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/C1                     | SLICEL  | 1111.5 |   2261.4 |      net      | R23C48L | cm0_inst1/u_logic/R4gpw6[55]                                    |      |
| cm0_inst1/u_logic/Vbgpw6[26]/C                      | SLICEL  |   75.1 |   2336.5 |     Tilo      |         | cm0_inst1/u_logic/_i_15092_decomp                               | 2    |
| cm0_inst1/u_logic/Vbgpw6[26]/D4                     | SLICEL  |  209.9 |   2546.4 |      net      | R23C48L | cm0_inst1/u_logic/_i_15092_decomp                               |      |
| cm0_inst1/u_logic/Vbgpw6[26]/D                      | SLICEL  |   75.1 |   2621.5 |     Tilo      |         | cm0_inst1/u_logic/Vdgow6                                        | 6    |
| cm0_inst1/u_logic/Upsow6/C4                         | SLICEL  | 1279.6 |   3901.2 |      net      | R23C48M | cm0_inst1/u_logic/Vdgow6                                        |      |
| cm0_inst1/u_logic/Upsow6/C                          | SLICEL  |   75.1 |   3976.3 |     Tilo      |         | cm0_inst1/u_logic/_i_15071_decomp                               | 1    |
| cm0_inst1/u_logic/Upsow6/D4                         | SLICEL  |  209.9 |   4186.2 |      net      | R23C48M | cm0_inst1/u_logic/_i_15071_decomp                               |      |
| cm0_inst1/u_logic/Upsow6/D                          | SLICEL  |   75.1 |   4261.3 |     Tilo      |         | cm0_inst1/u_logic/n_4672                                        | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/B2                     | SLICEL  |  304.3 |   4565.5 |      net      | R23C48L | cm0_inst1/u_logic/n_4672                                        |      |
| cm0_inst1/u_logic/Vbgpw6[26]/B                      | SLICEL  |   75.1 |   4640.6 |     Tilo      |         | cm0_inst1/u_logic/Uxrow6                                        | 2    |
| cm0_inst1/u_logic/n_4685/D2                         | SLICEL  | 1268.3 |     5909 |      net      | R22C48M | cm0_inst1/u_logic/Uxrow6                                        |      |
| cm0_inst1/u_logic/n_4685/D                          | SLICEL  |   75.1 |   5984.1 |     Tilo      |         | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       | 1    |
| cm0_inst1/u_logic/n_4685/C5                         | SLICEL  |    205 |   6189.1 |      net      | R22C48M | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       |      |
| cm0_inst1/u_logic/n_4685/C                          | SLICEL  |   75.1 |   6264.2 |     Tilo      |         | cm0_inst1/u_logic/n_4666                                        | 7    |
| cm0_inst1/u_logic/n_4692/D3                         | SLICEL  |  508.1 |   6772.3 |      net      | R20C48M | cm0_inst1/u_logic/n_4666                                        |      |
| cm0_inst1/u_logic/n_4692/D                          | SLICEL  |   75.1 |   6847.4 |     Tilo      |         | cm0_inst1/u_logic/Mtrow6                                        | 3    |
| cm0_inst1/u_logic/Ylrow6/C2                         | SLICEL  |    544 |   7391.4 |      net      | R20C49L | cm0_inst1/u_logic/Mtrow6                                        |      |
| cm0_inst1/u_logic/Ylrow6/C                          | SLICEL  |   75.1 |   7466.5 |     Tilo      |         | cm0_inst1/u_logic/_i_14887_rkd_2                                | 1    |
| cm0_inst1/u_logic/Ylrow6/D4                         | SLICEL  |  209.9 |   7676.4 |      net      | R20C49L | cm0_inst1/u_logic/_i_14887_rkd_2                                |      |
| cm0_inst1/u_logic/Ylrow6/D                          | SLICEL  |   75.1 |   7751.5 |     Tilo      |         | cm0_inst1/u_logic/n_4611                                        | 7    |
| cm0_inst1/u_logic/Ylrow6/A4                         | SLICEL  |  312.6 |   8064.1 |      net      | R20C49L | cm0_inst1/u_logic/n_4611                                        |      |
| cm0_inst1/u_logic/Ylrow6/A                          | SLICEL  |   75.1 |   8139.2 |     Tilo      |         | cm0_inst1/u_logic/Ylrow6                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/D1                         | SLICEL  |  486.4 |   8625.7 |      net      | R20C50L | cm0_inst1/u_logic/Ylrow6                                        |      |
| cm0_inst1/u_logic/Hnrow6/D                          | SLICEL  |   75.1 |   8700.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14861_rkd_0                                | 3    |
| net_extracted_nHQX460/A1                            | SLICEL  |  486.7 |   9187.4 |      net      | R22C50L | cm0_inst1/u_logic/_i_14861_rkd_0                                |      |
| net_extracted_nHQX460/A                             | SLICEL  |   75.1 |   9262.5 |     Tilo      |         | net_extracted_nHQX460                                           | 4    |
| cm0_inst1/u_logic/n_4603/A5                         | SLICEL  |  755.4 |  10017.9 |      net      | R20C48L | net_extracted_nHQX460                                           |      |
| cm0_inst1/u_logic/n_4603/A                          | SLICEL  |   75.1 |    10093 |     Tilo      |         | cm0_inst1/u_logic/n_4603                                        | 3    |
| cm0_inst1/u_logic/V0fow6/D1                         | SLICEL  |  770.3 |  10863.3 |      net      | R22C49M | cm0_inst1/u_logic/n_4603                                        |      |
| cm0_inst1/u_logic/V0fow6/D                          | SLICEL  |   75.1 |  10938.4 |     Tilo      |         | _n_120630                                                       | 6    |
| cm0_inst1/u_logic/n_4598/A5                         | SLICEL  |  518.5 |  11456.9 |      net      | R20C50M | _n_120630                                                       |      |
| cm0_inst1/u_logic/n_4598/A                          | SLICEL  |   75.1 |    11532 |     Tilo      |         | cm0_inst1/u_logic/n_4598                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/C2                         | SLICEL  |    270 |    11802 |      net      | R20C50L | cm0_inst1/u_logic/n_4598                                        |      |
| cm0_inst1/u_logic/Hnrow6/C                          | SLICEL  |   75.1 |  11877.1 |     Tilo      |         | cm0_inst1/u_logic/Mfrow6                                        | 2    |
| cm0_inst1/u_logic/n_4589/B2                         | SLICEL  |  509.9 |    12387 |      net      | R21C50M | cm0_inst1/u_logic/Mfrow6                                        |      |
| cm0_inst1/u_logic/n_4589/B                          | SLICEL  |   75.1 |  12462.1 |     Tilo      |         | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         | 1    |
| cm0_inst1/u_logic/n_4589/A4                         | SLICEL  |  209.9 |    12672 |      net      | R21C50M | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         |      |
| cm0_inst1/u_logic/n_4589/A                          | SLICEL  |   75.1 |  12747.1 |     Tilo      |         | cm0_inst1/u_logic/n_4589                                        | 6    |
| cm0_inst1/u_logic/n_4589/D1                         | SLICEL  |  312.5 |  13059.7 |      net      | R21C50M | cm0_inst1/u_logic/n_4589                                        |      |
| cm0_inst1/u_logic/n_4589/D                          | SLICEL  |   75.1 |  13134.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14801_decomp                               | 1    |
| cm0_inst1/u_logic/B3gpw6[1]/D3                      | SLICEL  |  225.8 |  13360.6 |      net      | R21C50L | cm0_inst1/u_logic/_i_14801_decomp                               |      |
| cm0_inst1/u_logic/B3gpw6[1]/D                       | SLICEL  |   75.1 |  13435.7 |     Tilo      |         | cm0_inst1/u_logic/n_4582                                        | 3    |
| cm0_inst1/u_logic/vis_primask_o/C1                  | SLICEL  |  757.8 |  14193.5 |      net      | R21C56M | cm0_inst1/u_logic/n_4582                                        |      |
| cm0_inst1/u_logic/vis_primask_o/C                   | SLICEL  |   75.1 |  14268.6 |     Tilo      |         | cm0_inst1/u_logic/U6piu6                                        | 5    |
| cm0_inst1/u_logic/n_4436/B6                         | SLICEL  |  488.5 |  14757.1 |      net      | R19C56L | cm0_inst1/u_logic/U6piu6                                        |      |
| cm0_inst1/u_logic/n_4436/B                          | SLICEL  |   75.1 |  14832.2 |     Tilo      |         | cm0_inst1/u_logic/_i_13894_decomp                               | 2    |
| _i_148_decomp_rkd_5/C3                              | SLICEL  |  260.1 |  15092.3 |      net      | R19C56M | cm0_inst1/u_logic/_i_13894_decomp                               |      |
| _i_148_decomp_rkd_5/C                               | SLICEL  |   75.1 |  15167.4 |     Tilo      |         | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 | 1    |
| cm0_inst1/u_logic/_i_13445_decomp/C2                | SLICEL  | 1151.3 |  16318.7 |      net      | R19C62L | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 |      |
| cm0_inst1/u_logic/_i_13445_decomp/C                 | SLICEL  |   75.1 |  16393.8 |     Tilo      |         | cm0_inst1/u_logic/H78ow6                                        | 6    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B6 | SLICEL  |  516.4 |  16910.2 |      net      | R21C62L | cm0_inst1/u_logic/H78ow6                                        |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B  | SLICEL  |   75.1 |  16985.3 |     Tilo      |         | cm0_inst1/u_logic/_i_13860_decomp                               | 1    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D6 | SLICEL  |  176.4 |  17161.7 |      net      | R21C62L | cm0_inst1/u_logic/_i_13860_decomp                               |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D  | SLICEL  |   75.1 |  17236.8 |     Tilo      |         | cm0_inst1/u_logic/n_4254                                        | 4    |
| cm0_inst1/u_logic/_i_13526_decomp/B1                | SLICEL  |  518.1 |  17754.9 |      net      | R21C63L | cm0_inst1/u_logic/n_4254                                        |      |
| cm0_inst1/u_logic/_i_13526_decomp/B                 | SLICEL  |   75.1 |    17830 |     Tilo      |         | net_extracted_nHQX444                                           | 1    |
| cm0_inst1/u_logic/_i_13526_decomp/C6                | SLICEL  |  176.4 |  18006.4 |      net      | R21C63L | net_extracted_nHQX444                                           |      |
| cm0_inst1/u_logic/_i_13526_decomp/C                 | SLICEL  |   75.1 |  18081.5 |     Tilo      |         | cm0_inst1/u_logic/Ytcow6                                        | 9    |
| cm0_inst1/u_logic/S44ju6/D2                         | SLICEL  |    270 |  18351.5 |      net      | R21C63M | cm0_inst1/u_logic/Ytcow6                                        |      |
| cm0_inst1/u_logic/S44ju6/D                          | SLICEL  |   75.1 |  18426.6 |     Tilo      |         | cm0_inst1/u_logic/n_3686                                        | 8    |
| cm0_inst1/u_logic/Njciu6/D1                         | SLICEL  |  581.5 |  19008.1 |      net      | R21C64M | cm0_inst1/u_logic/n_3686                                        |      |
| cm0_inst1/u_logic/Njciu6/D                          | SLICEL  |   75.1 |  19083.2 |     Tilo      |         | net_extracted_nHQX175                                           | 2    |
| net_extracted_nHQX177/A1                            | SLICEL  |  738.8 |    19822 |      net      | R25C64M | net_extracted_nHQX175                                           |      |
| net_extracted_nHQX177/A                             | SLICEL  |   75.1 |  19897.1 |     Tilo      |         | net_extracted_nHQX177                                           | 2    |
| net_extracted_nHQX32/B3                             | SLICEL  |  919.5 |  20816.6 |      net      | R25C70M | net_extracted_nHQX177                                           |      |
| net_extracted_nHQX32/B                              | SLICEL  |   75.1 |  20891.7 |     Tilo      |         | cm0_inst1/u_logic/Hsliu6                                        | 13   |
| cm0_inst1/u_logic/J71pw6/BX                         | SLICEL  | 1284.9 |  22176.6 |      net      | R15C71M | cm0_inst1/u_logic/Hsliu6                                        |      |
========================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 21057.2    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 2478.3 
        总的连线延迟 = 18548.4 
        逻辑级数     = 33 

[数据捕获路径]
===============================================================================================================
|              节点              |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
===============================================================================================================
| CLOCK'clkPLL40                 |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3 | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/u_logic/J71pw6/CLK   | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R15C71M | clk_40M |      |
===============================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tdick)
         = 26080.4    + 0          - 0          - 1119.4     - 21057.2    - 47.7       
         = 3856.1 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


********************
* 路径 7
********************
时间余量 : 3929.5 ps
起点     : cm0_inst1/u_logic/n_4338/AQ       [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/vis_r7_o[21]/BX [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
========================================================================================================================================================================================
|                        节点                         |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                              连线                               | 扇出 |
========================================================================================================================================================================================
| CLOCK'clkPLL40                                      |   N/A   |      0 |   Tlat:0 |               |         | N/A                                                             |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                      | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                                                         | 800  |
| cm0_inst1/u_logic/n_4338/CLK                        | SLICEL  | 1119.4 |   1119.4 |      net      | R23C54L | clk_40M                                                         |      |
| --                                                  |   --    |     -- |       -- |      --       | --      | --                                                              | --   |
| cm0_inst1/u_logic/n_4338/AQ                         | SLICEL  |   30.5 |   1149.9 |     Tcko      |         | cm0_inst1/u_logic/R4gpw6[55]                                    | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/C1                     | SLICEL  | 1111.5 |   2261.4 |      net      | R23C48L | cm0_inst1/u_logic/R4gpw6[55]                                    |      |
| cm0_inst1/u_logic/Vbgpw6[26]/C                      | SLICEL  |   75.1 |   2336.5 |     Tilo      |         | cm0_inst1/u_logic/_i_15092_decomp                               | 2    |
| cm0_inst1/u_logic/Vbgpw6[26]/D4                     | SLICEL  |  209.9 |   2546.4 |      net      | R23C48L | cm0_inst1/u_logic/_i_15092_decomp                               |      |
| cm0_inst1/u_logic/Vbgpw6[26]/D                      | SLICEL  |   75.1 |   2621.5 |     Tilo      |         | cm0_inst1/u_logic/Vdgow6                                        | 6    |
| cm0_inst1/u_logic/Upsow6/C4                         | SLICEL  | 1279.6 |   3901.2 |      net      | R23C48M | cm0_inst1/u_logic/Vdgow6                                        |      |
| cm0_inst1/u_logic/Upsow6/C                          | SLICEL  |   75.1 |   3976.3 |     Tilo      |         | cm0_inst1/u_logic/_i_15071_decomp                               | 1    |
| cm0_inst1/u_logic/Upsow6/D4                         | SLICEL  |  209.9 |   4186.2 |      net      | R23C48M | cm0_inst1/u_logic/_i_15071_decomp                               |      |
| cm0_inst1/u_logic/Upsow6/D                          | SLICEL  |   75.1 |   4261.3 |     Tilo      |         | cm0_inst1/u_logic/n_4672                                        | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/B2                     | SLICEL  |  304.3 |   4565.5 |      net      | R23C48L | cm0_inst1/u_logic/n_4672                                        |      |
| cm0_inst1/u_logic/Vbgpw6[26]/B                      | SLICEL  |   75.1 |   4640.6 |     Tilo      |         | cm0_inst1/u_logic/Uxrow6                                        | 2    |
| cm0_inst1/u_logic/n_4685/D2                         | SLICEL  | 1268.3 |     5909 |      net      | R22C48M | cm0_inst1/u_logic/Uxrow6                                        |      |
| cm0_inst1/u_logic/n_4685/D                          | SLICEL  |   75.1 |   5984.1 |     Tilo      |         | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       | 1    |
| cm0_inst1/u_logic/n_4685/C5                         | SLICEL  |    205 |   6189.1 |      net      | R22C48M | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       |      |
| cm0_inst1/u_logic/n_4685/C                          | SLICEL  |   75.1 |   6264.2 |     Tilo      |         | cm0_inst1/u_logic/n_4666                                        | 7    |
| cm0_inst1/u_logic/n_4692/D3                         | SLICEL  |  508.1 |   6772.3 |      net      | R20C48M | cm0_inst1/u_logic/n_4666                                        |      |
| cm0_inst1/u_logic/n_4692/D                          | SLICEL  |   75.1 |   6847.4 |     Tilo      |         | cm0_inst1/u_logic/Mtrow6                                        | 3    |
| cm0_inst1/u_logic/Ylrow6/C2                         | SLICEL  |    544 |   7391.4 |      net      | R20C49L | cm0_inst1/u_logic/Mtrow6                                        |      |
| cm0_inst1/u_logic/Ylrow6/C                          | SLICEL  |   75.1 |   7466.5 |     Tilo      |         | cm0_inst1/u_logic/_i_14887_rkd_2                                | 1    |
| cm0_inst1/u_logic/Ylrow6/D4                         | SLICEL  |  209.9 |   7676.4 |      net      | R20C49L | cm0_inst1/u_logic/_i_14887_rkd_2                                |      |
| cm0_inst1/u_logic/Ylrow6/D                          | SLICEL  |   75.1 |   7751.5 |     Tilo      |         | cm0_inst1/u_logic/n_4611                                        | 7    |
| cm0_inst1/u_logic/Ylrow6/A4                         | SLICEL  |  312.6 |   8064.1 |      net      | R20C49L | cm0_inst1/u_logic/n_4611                                        |      |
| cm0_inst1/u_logic/Ylrow6/A                          | SLICEL  |   75.1 |   8139.2 |     Tilo      |         | cm0_inst1/u_logic/Ylrow6                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/D1                         | SLICEL  |  486.4 |   8625.7 |      net      | R20C50L | cm0_inst1/u_logic/Ylrow6                                        |      |
| cm0_inst1/u_logic/Hnrow6/D                          | SLICEL  |   75.1 |   8700.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14861_rkd_0                                | 3    |
| net_extracted_nHQX460/A1                            | SLICEL  |  486.7 |   9187.4 |      net      | R22C50L | cm0_inst1/u_logic/_i_14861_rkd_0                                |      |
| net_extracted_nHQX460/A                             | SLICEL  |   75.1 |   9262.5 |     Tilo      |         | net_extracted_nHQX460                                           | 4    |
| cm0_inst1/u_logic/n_4603/A5                         | SLICEL  |  755.4 |  10017.9 |      net      | R20C48L | net_extracted_nHQX460                                           |      |
| cm0_inst1/u_logic/n_4603/A                          | SLICEL  |   75.1 |    10093 |     Tilo      |         | cm0_inst1/u_logic/n_4603                                        | 3    |
| cm0_inst1/u_logic/V0fow6/D1                         | SLICEL  |  770.3 |  10863.3 |      net      | R22C49M | cm0_inst1/u_logic/n_4603                                        |      |
| cm0_inst1/u_logic/V0fow6/D                          | SLICEL  |   75.1 |  10938.4 |     Tilo      |         | _n_120630                                                       | 6    |
| cm0_inst1/u_logic/n_4598/A5                         | SLICEL  |  518.5 |  11456.9 |      net      | R20C50M | _n_120630                                                       |      |
| cm0_inst1/u_logic/n_4598/A                          | SLICEL  |   75.1 |    11532 |     Tilo      |         | cm0_inst1/u_logic/n_4598                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/C2                         | SLICEL  |    270 |    11802 |      net      | R20C50L | cm0_inst1/u_logic/n_4598                                        |      |
| cm0_inst1/u_logic/Hnrow6/C                          | SLICEL  |   75.1 |  11877.1 |     Tilo      |         | cm0_inst1/u_logic/Mfrow6                                        | 2    |
| cm0_inst1/u_logic/n_4589/B2                         | SLICEL  |  509.9 |    12387 |      net      | R21C50M | cm0_inst1/u_logic/Mfrow6                                        |      |
| cm0_inst1/u_logic/n_4589/B                          | SLICEL  |   75.1 |  12462.1 |     Tilo      |         | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         | 1    |
| cm0_inst1/u_logic/n_4589/A4                         | SLICEL  |  209.9 |    12672 |      net      | R21C50M | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         |      |
| cm0_inst1/u_logic/n_4589/A                          | SLICEL  |   75.1 |  12747.1 |     Tilo      |         | cm0_inst1/u_logic/n_4589                                        | 6    |
| cm0_inst1/u_logic/n_4589/D1                         | SLICEL  |  312.5 |  13059.7 |      net      | R21C50M | cm0_inst1/u_logic/n_4589                                        |      |
| cm0_inst1/u_logic/n_4589/D                          | SLICEL  |   75.1 |  13134.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14801_decomp                               | 1    |
| cm0_inst1/u_logic/B3gpw6[1]/D3                      | SLICEL  |  225.8 |  13360.6 |      net      | R21C50L | cm0_inst1/u_logic/_i_14801_decomp                               |      |
| cm0_inst1/u_logic/B3gpw6[1]/D                       | SLICEL  |   75.1 |  13435.7 |     Tilo      |         | cm0_inst1/u_logic/n_4582                                        | 3    |
| cm0_inst1/u_logic/vis_primask_o/C1                  | SLICEL  |  757.8 |  14193.5 |      net      | R21C56M | cm0_inst1/u_logic/n_4582                                        |      |
| cm0_inst1/u_logic/vis_primask_o/C                   | SLICEL  |   75.1 |  14268.6 |     Tilo      |         | cm0_inst1/u_logic/U6piu6                                        | 5    |
| cm0_inst1/u_logic/n_4436/B6                         | SLICEL  |  488.5 |  14757.1 |      net      | R19C56L | cm0_inst1/u_logic/U6piu6                                        |      |
| cm0_inst1/u_logic/n_4436/B                          | SLICEL  |   75.1 |  14832.2 |     Tilo      |         | cm0_inst1/u_logic/_i_13894_decomp                               | 2    |
| _i_148_decomp_rkd_5/C3                              | SLICEL  |  260.1 |  15092.3 |      net      | R19C56M | cm0_inst1/u_logic/_i_13894_decomp                               |      |
| _i_148_decomp_rkd_5/C                               | SLICEL  |   75.1 |  15167.4 |     Tilo      |         | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 | 1    |
| cm0_inst1/u_logic/_i_13445_decomp/C2                | SLICEL  | 1151.3 |  16318.7 |      net      | R19C62L | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 |      |
| cm0_inst1/u_logic/_i_13445_decomp/C                 | SLICEL  |   75.1 |  16393.8 |     Tilo      |         | cm0_inst1/u_logic/H78ow6                                        | 6    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B6 | SLICEL  |  516.4 |  16910.2 |      net      | R21C62L | cm0_inst1/u_logic/H78ow6                                        |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B  | SLICEL  |   75.1 |  16985.3 |     Tilo      |         | cm0_inst1/u_logic/_i_13860_decomp                               | 1    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D6 | SLICEL  |  176.4 |  17161.7 |      net      | R21C62L | cm0_inst1/u_logic/_i_13860_decomp                               |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D  | SLICEL  |   75.1 |  17236.8 |     Tilo      |         | cm0_inst1/u_logic/n_4254                                        | 4    |
| cm0_inst1/u_logic/_i_13526_decomp/B1                | SLICEL  |  518.1 |  17754.9 |      net      | R21C63L | cm0_inst1/u_logic/n_4254                                        |      |
| cm0_inst1/u_logic/_i_13526_decomp/B                 | SLICEL  |   75.1 |    17830 |     Tilo      |         | net_extracted_nHQX444                                           | 1    |
| cm0_inst1/u_logic/_i_13526_decomp/C6                | SLICEL  |  176.4 |  18006.4 |      net      | R21C63L | net_extracted_nHQX444                                           |      |
| cm0_inst1/u_logic/_i_13526_decomp/C                 | SLICEL  |   75.1 |  18081.5 |     Tilo      |         | cm0_inst1/u_logic/Ytcow6                                        | 9    |
| cm0_inst1/u_logic/S44ju6/D2                         | SLICEL  |    270 |  18351.5 |      net      | R21C63M | cm0_inst1/u_logic/Ytcow6                                        |      |
| cm0_inst1/u_logic/S44ju6/D                          | SLICEL  |   75.1 |  18426.6 |     Tilo      |         | cm0_inst1/u_logic/n_3686                                        | 8    |
| cm0_inst1/u_logic/Njciu6/D1                         | SLICEL  |  581.5 |  19008.1 |      net      | R21C64M | cm0_inst1/u_logic/n_3686                                        |      |
| cm0_inst1/u_logic/Njciu6/D                          | SLICEL  |   75.1 |  19083.2 |     Tilo      |         | net_extracted_nHQX175                                           | 2    |
| net_extracted_nHQX177/A1                            | SLICEL  |  738.8 |    19822 |      net      | R25C64M | net_extracted_nHQX175                                           |      |
| net_extracted_nHQX177/A                             | SLICEL  |   75.1 |  19897.1 |     Tilo      |         | net_extracted_nHQX177                                           | 2    |
| net_extracted_nHQX32/B3                             | SLICEL  |  919.5 |  20816.6 |      net      | R25C70M | net_extracted_nHQX177                                           |      |
| net_extracted_nHQX32/B                              | SLICEL  |   75.1 |  20891.7 |     Tilo      |         | cm0_inst1/u_logic/Hsliu6                                        | 13   |
| cm0_inst1/u_logic/vis_r7_o[21]/BX                   | SLICEL  | 1211.5 |  22103.2 |      net      | R26C76M | cm0_inst1/u_logic/Hsliu6                                        |      |
========================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 20983.8    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 2478.3 
        总的连线延迟 = 18475 
        逻辑级数     = 33 

[数据捕获路径]
===================================================================================================================
|                节点                |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
===================================================================================================================
| CLOCK'clkPLL40                     |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3     | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/u_logic/vis_r7_o[21]/CLK | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R26C76M | clk_40M |      |
===================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tdick)
         = 26080.4    + 0          - 0          - 1119.4     - 20983.8    - 47.7       
         = 3929.5 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


********************
* 路径 8
********************
时间余量 : 3934.4 ps
起点     : cm0_inst1/u_logic/n_4338/AQ          [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/_i_18681_decomp/AX [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
========================================================================================================================================================================================
|                        节点                         |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                              连线                               | 扇出 |
========================================================================================================================================================================================
| CLOCK'clkPLL40                                      |   N/A   |      0 |   Tlat:0 |               |         | N/A                                                             |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                      | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                                                         | 800  |
| cm0_inst1/u_logic/n_4338/CLK                        | SLICEL  | 1119.4 |   1119.4 |      net      | R23C54L | clk_40M                                                         |      |
| --                                                  |   --    |     -- |       -- |      --       | --      | --                                                              | --   |
| cm0_inst1/u_logic/n_4338/AQ                         | SLICEL  |   30.5 |   1149.9 |     Tcko      |         | cm0_inst1/u_logic/R4gpw6[55]                                    | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/C1                     | SLICEL  | 1111.5 |   2261.4 |      net      | R23C48L | cm0_inst1/u_logic/R4gpw6[55]                                    |      |
| cm0_inst1/u_logic/Vbgpw6[26]/C                      | SLICEL  |   75.1 |   2336.5 |     Tilo      |         | cm0_inst1/u_logic/_i_15092_decomp                               | 2    |
| cm0_inst1/u_logic/Vbgpw6[26]/D4                     | SLICEL  |  209.9 |   2546.4 |      net      | R23C48L | cm0_inst1/u_logic/_i_15092_decomp                               |      |
| cm0_inst1/u_logic/Vbgpw6[26]/D                      | SLICEL  |   75.1 |   2621.5 |     Tilo      |         | cm0_inst1/u_logic/Vdgow6                                        | 6    |
| cm0_inst1/u_logic/Upsow6/C4                         | SLICEL  | 1279.6 |   3901.2 |      net      | R23C48M | cm0_inst1/u_logic/Vdgow6                                        |      |
| cm0_inst1/u_logic/Upsow6/C                          | SLICEL  |   75.1 |   3976.3 |     Tilo      |         | cm0_inst1/u_logic/_i_15071_decomp                               | 1    |
| cm0_inst1/u_logic/Upsow6/D4                         | SLICEL  |  209.9 |   4186.2 |      net      | R23C48M | cm0_inst1/u_logic/_i_15071_decomp                               |      |
| cm0_inst1/u_logic/Upsow6/D                          | SLICEL  |   75.1 |   4261.3 |     Tilo      |         | cm0_inst1/u_logic/n_4672                                        | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/B2                     | SLICEL  |  304.3 |   4565.5 |      net      | R23C48L | cm0_inst1/u_logic/n_4672                                        |      |
| cm0_inst1/u_logic/Vbgpw6[26]/B                      | SLICEL  |   75.1 |   4640.6 |     Tilo      |         | cm0_inst1/u_logic/Uxrow6                                        | 2    |
| cm0_inst1/u_logic/n_4685/D2                         | SLICEL  | 1268.3 |     5909 |      net      | R22C48M | cm0_inst1/u_logic/Uxrow6                                        |      |
| cm0_inst1/u_logic/n_4685/D                          | SLICEL  |   75.1 |   5984.1 |     Tilo      |         | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       | 1    |
| cm0_inst1/u_logic/n_4685/C5                         | SLICEL  |    205 |   6189.1 |      net      | R22C48M | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       |      |
| cm0_inst1/u_logic/n_4685/C                          | SLICEL  |   75.1 |   6264.2 |     Tilo      |         | cm0_inst1/u_logic/n_4666                                        | 7    |
| cm0_inst1/u_logic/n_4692/D3                         | SLICEL  |  508.1 |   6772.3 |      net      | R20C48M | cm0_inst1/u_logic/n_4666                                        |      |
| cm0_inst1/u_logic/n_4692/D                          | SLICEL  |   75.1 |   6847.4 |     Tilo      |         | cm0_inst1/u_logic/Mtrow6                                        | 3    |
| cm0_inst1/u_logic/Ylrow6/C2                         | SLICEL  |    544 |   7391.4 |      net      | R20C49L | cm0_inst1/u_logic/Mtrow6                                        |      |
| cm0_inst1/u_logic/Ylrow6/C                          | SLICEL  |   75.1 |   7466.5 |     Tilo      |         | cm0_inst1/u_logic/_i_14887_rkd_2                                | 1    |
| cm0_inst1/u_logic/Ylrow6/D4                         | SLICEL  |  209.9 |   7676.4 |      net      | R20C49L | cm0_inst1/u_logic/_i_14887_rkd_2                                |      |
| cm0_inst1/u_logic/Ylrow6/D                          | SLICEL  |   75.1 |   7751.5 |     Tilo      |         | cm0_inst1/u_logic/n_4611                                        | 7    |
| cm0_inst1/u_logic/Ylrow6/A4                         | SLICEL  |  312.6 |   8064.1 |      net      | R20C49L | cm0_inst1/u_logic/n_4611                                        |      |
| cm0_inst1/u_logic/Ylrow6/A                          | SLICEL  |   75.1 |   8139.2 |     Tilo      |         | cm0_inst1/u_logic/Ylrow6                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/D1                         | SLICEL  |  486.4 |   8625.7 |      net      | R20C50L | cm0_inst1/u_logic/Ylrow6                                        |      |
| cm0_inst1/u_logic/Hnrow6/D                          | SLICEL  |   75.1 |   8700.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14861_rkd_0                                | 3    |
| net_extracted_nHQX460/A1                            | SLICEL  |  486.7 |   9187.4 |      net      | R22C50L | cm0_inst1/u_logic/_i_14861_rkd_0                                |      |
| net_extracted_nHQX460/A                             | SLICEL  |   75.1 |   9262.5 |     Tilo      |         | net_extracted_nHQX460                                           | 4    |
| cm0_inst1/u_logic/n_4603/A5                         | SLICEL  |  755.4 |  10017.9 |      net      | R20C48L | net_extracted_nHQX460                                           |      |
| cm0_inst1/u_logic/n_4603/A                          | SLICEL  |   75.1 |    10093 |     Tilo      |         | cm0_inst1/u_logic/n_4603                                        | 3    |
| cm0_inst1/u_logic/V0fow6/D1                         | SLICEL  |  770.3 |  10863.3 |      net      | R22C49M | cm0_inst1/u_logic/n_4603                                        |      |
| cm0_inst1/u_logic/V0fow6/D                          | SLICEL  |   75.1 |  10938.4 |     Tilo      |         | _n_120630                                                       | 6    |
| cm0_inst1/u_logic/n_4598/A5                         | SLICEL  |  518.5 |  11456.9 |      net      | R20C50M | _n_120630                                                       |      |
| cm0_inst1/u_logic/n_4598/A                          | SLICEL  |   75.1 |    11532 |     Tilo      |         | cm0_inst1/u_logic/n_4598                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/C2                         | SLICEL  |    270 |    11802 |      net      | R20C50L | cm0_inst1/u_logic/n_4598                                        |      |
| cm0_inst1/u_logic/Hnrow6/C                          | SLICEL  |   75.1 |  11877.1 |     Tilo      |         | cm0_inst1/u_logic/Mfrow6                                        | 2    |
| cm0_inst1/u_logic/n_4589/B2                         | SLICEL  |  509.9 |    12387 |      net      | R21C50M | cm0_inst1/u_logic/Mfrow6                                        |      |
| cm0_inst1/u_logic/n_4589/B                          | SLICEL  |   75.1 |  12462.1 |     Tilo      |         | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         | 1    |
| cm0_inst1/u_logic/n_4589/A4                         | SLICEL  |  209.9 |    12672 |      net      | R21C50M | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         |      |
| cm0_inst1/u_logic/n_4589/A                          | SLICEL  |   75.1 |  12747.1 |     Tilo      |         | cm0_inst1/u_logic/n_4589                                        | 6    |
| cm0_inst1/u_logic/n_4589/D1                         | SLICEL  |  312.5 |  13059.7 |      net      | R21C50M | cm0_inst1/u_logic/n_4589                                        |      |
| cm0_inst1/u_logic/n_4589/D                          | SLICEL  |   75.1 |  13134.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14801_decomp                               | 1    |
| cm0_inst1/u_logic/B3gpw6[1]/D3                      | SLICEL  |  225.8 |  13360.6 |      net      | R21C50L | cm0_inst1/u_logic/_i_14801_decomp                               |      |
| cm0_inst1/u_logic/B3gpw6[1]/D                       | SLICEL  |   75.1 |  13435.7 |     Tilo      |         | cm0_inst1/u_logic/n_4582                                        | 3    |
| cm0_inst1/u_logic/vis_primask_o/C1                  | SLICEL  |  757.8 |  14193.5 |      net      | R21C56M | cm0_inst1/u_logic/n_4582                                        |      |
| cm0_inst1/u_logic/vis_primask_o/C                   | SLICEL  |   75.1 |  14268.6 |     Tilo      |         | cm0_inst1/u_logic/U6piu6                                        | 5    |
| cm0_inst1/u_logic/n_4436/B6                         | SLICEL  |  488.5 |  14757.1 |      net      | R19C56L | cm0_inst1/u_logic/U6piu6                                        |      |
| cm0_inst1/u_logic/n_4436/B                          | SLICEL  |   75.1 |  14832.2 |     Tilo      |         | cm0_inst1/u_logic/_i_13894_decomp                               | 2    |
| _i_148_decomp_rkd_5/C3                              | SLICEL  |  260.1 |  15092.3 |      net      | R19C56M | cm0_inst1/u_logic/_i_13894_decomp                               |      |
| _i_148_decomp_rkd_5/C                               | SLICEL  |   75.1 |  15167.4 |     Tilo      |         | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 | 1    |
| cm0_inst1/u_logic/_i_13445_decomp/C2                | SLICEL  | 1151.3 |  16318.7 |      net      | R19C62L | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 |      |
| cm0_inst1/u_logic/_i_13445_decomp/C                 | SLICEL  |   75.1 |  16393.8 |     Tilo      |         | cm0_inst1/u_logic/H78ow6                                        | 6    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B6 | SLICEL  |  516.4 |  16910.2 |      net      | R21C62L | cm0_inst1/u_logic/H78ow6                                        |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B  | SLICEL  |   75.1 |  16985.3 |     Tilo      |         | cm0_inst1/u_logic/_i_13860_decomp                               | 1    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D6 | SLICEL  |  176.4 |  17161.7 |      net      | R21C62L | cm0_inst1/u_logic/_i_13860_decomp                               |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D  | SLICEL  |   75.1 |  17236.8 |     Tilo      |         | cm0_inst1/u_logic/n_4254                                        | 4    |
| cm0_inst1/u_logic/_i_13526_decomp/B1                | SLICEL  |  518.1 |  17754.9 |      net      | R21C63L | cm0_inst1/u_logic/n_4254                                        |      |
| cm0_inst1/u_logic/_i_13526_decomp/B                 | SLICEL  |   75.1 |    17830 |     Tilo      |         | net_extracted_nHQX444                                           | 1    |
| cm0_inst1/u_logic/_i_13526_decomp/C6                | SLICEL  |  176.4 |  18006.4 |      net      | R21C63L | net_extracted_nHQX444                                           |      |
| cm0_inst1/u_logic/_i_13526_decomp/C                 | SLICEL  |   75.1 |  18081.5 |     Tilo      |         | cm0_inst1/u_logic/Ytcow6                                        | 9    |
| cm0_inst1/u_logic/vis_r11_o[20]/D4                  | SLICEL  |  789.3 |  18870.9 |      net      | R20C69L | cm0_inst1/u_logic/Ytcow6                                        |      |
| cm0_inst1/u_logic/vis_r11_o[20]/D                   | SLICEL  |   75.1 |    18946 |     Tilo      |         | cm0_inst1/u_logic/n_4220                                        | 8    |
| cm0_inst1/u_logic/_i_11798_andor_decomp_2/D3        | SLICEL  |  552.5 |  19498.4 |      net      | R20C67M | cm0_inst1/u_logic/n_4220                                        |      |
| cm0_inst1/u_logic/_i_11798_andor_decomp_2/D         | SLICEL  |   75.1 |  19573.5 |     Tilo      |         | net_extracted_nHQX188                                           | 2    |
| cm0_inst1/u_logic/vis_r0_o[16]/A2                   | SLICEL  | 1203.4 |  20776.9 |      net      | R18C73M | net_extracted_nHQX188                                           |      |
| cm0_inst1/u_logic/vis_r0_o[16]/A                    | SLICEL  |   75.1 |    20852 |     Tilo      |         | cm0_inst1/u_logic/n_1676                                        | 13   |
| cm0_inst1/u_logic/_i_18681_decomp/AX                | SLICEL  | 1246.3 |  22098.3 |      net      | R14C77L | cm0_inst1/u_logic/n_1676                                        |      |
========================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 20978.9    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 2403.2 
        总的连线延迟 = 18545.2 
        逻辑级数     = 32 

[数据捕获路径]
======================================================================================================================
|                 节点                  |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
======================================================================================================================
| CLOCK'clkPLL40                        |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3        | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/u_logic/_i_18681_decomp/CLK | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R14C77L | clk_40M |      |
======================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tdick)
         = 26080.4    + 0          - 0          - 1119.4     - 20978.9    - 47.7       
         = 3934.4 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


********************
* 路径 9
********************
时间余量 : 3969.7 ps
起点     : cm0_inst1/u_logic/n_4338/AQ      [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/vis_r2_o[6]/AX [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
========================================================================================================================================================================================
|                        节点                         |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                              连线                               | 扇出 |
========================================================================================================================================================================================
| CLOCK'clkPLL40                                      |   N/A   |      0 |   Tlat:0 |               |         | N/A                                                             |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                      | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                                                         | 800  |
| cm0_inst1/u_logic/n_4338/CLK                        | SLICEL  | 1119.4 |   1119.4 |      net      | R23C54L | clk_40M                                                         |      |
| --                                                  |   --    |     -- |       -- |      --       | --      | --                                                              | --   |
| cm0_inst1/u_logic/n_4338/AQ                         | SLICEL  |   30.5 |   1149.9 |     Tcko      |         | cm0_inst1/u_logic/R4gpw6[55]                                    | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/C1                     | SLICEL  | 1111.5 |   2261.4 |      net      | R23C48L | cm0_inst1/u_logic/R4gpw6[55]                                    |      |
| cm0_inst1/u_logic/Vbgpw6[26]/C                      | SLICEL  |   75.1 |   2336.5 |     Tilo      |         | cm0_inst1/u_logic/_i_15092_decomp                               | 2    |
| cm0_inst1/u_logic/Vbgpw6[26]/D4                     | SLICEL  |  209.9 |   2546.4 |      net      | R23C48L | cm0_inst1/u_logic/_i_15092_decomp                               |      |
| cm0_inst1/u_logic/Vbgpw6[26]/D                      | SLICEL  |   75.1 |   2621.5 |     Tilo      |         | cm0_inst1/u_logic/Vdgow6                                        | 6    |
| cm0_inst1/u_logic/Upsow6/C4                         | SLICEL  | 1279.6 |   3901.2 |      net      | R23C48M | cm0_inst1/u_logic/Vdgow6                                        |      |
| cm0_inst1/u_logic/Upsow6/C                          | SLICEL  |   75.1 |   3976.3 |     Tilo      |         | cm0_inst1/u_logic/_i_15071_decomp                               | 1    |
| cm0_inst1/u_logic/Upsow6/D4                         | SLICEL  |  209.9 |   4186.2 |      net      | R23C48M | cm0_inst1/u_logic/_i_15071_decomp                               |      |
| cm0_inst1/u_logic/Upsow6/D                          | SLICEL  |   75.1 |   4261.3 |     Tilo      |         | cm0_inst1/u_logic/n_4672                                        | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/B2                     | SLICEL  |  304.3 |   4565.5 |      net      | R23C48L | cm0_inst1/u_logic/n_4672                                        |      |
| cm0_inst1/u_logic/Vbgpw6[26]/B                      | SLICEL  |   75.1 |   4640.6 |     Tilo      |         | cm0_inst1/u_logic/Uxrow6                                        | 2    |
| cm0_inst1/u_logic/n_4685/D2                         | SLICEL  | 1268.3 |     5909 |      net      | R22C48M | cm0_inst1/u_logic/Uxrow6                                        |      |
| cm0_inst1/u_logic/n_4685/D                          | SLICEL  |   75.1 |   5984.1 |     Tilo      |         | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       | 1    |
| cm0_inst1/u_logic/n_4685/C5                         | SLICEL  |    205 |   6189.1 |      net      | R22C48M | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       |      |
| cm0_inst1/u_logic/n_4685/C                          | SLICEL  |   75.1 |   6264.2 |     Tilo      |         | cm0_inst1/u_logic/n_4666                                        | 7    |
| cm0_inst1/u_logic/n_4692/D3                         | SLICEL  |  508.1 |   6772.3 |      net      | R20C48M | cm0_inst1/u_logic/n_4666                                        |      |
| cm0_inst1/u_logic/n_4692/D                          | SLICEL  |   75.1 |   6847.4 |     Tilo      |         | cm0_inst1/u_logic/Mtrow6                                        | 3    |
| cm0_inst1/u_logic/Ylrow6/C2                         | SLICEL  |    544 |   7391.4 |      net      | R20C49L | cm0_inst1/u_logic/Mtrow6                                        |      |
| cm0_inst1/u_logic/Ylrow6/C                          | SLICEL  |   75.1 |   7466.5 |     Tilo      |         | cm0_inst1/u_logic/_i_14887_rkd_2                                | 1    |
| cm0_inst1/u_logic/Ylrow6/D4                         | SLICEL  |  209.9 |   7676.4 |      net      | R20C49L | cm0_inst1/u_logic/_i_14887_rkd_2                                |      |
| cm0_inst1/u_logic/Ylrow6/D                          | SLICEL  |   75.1 |   7751.5 |     Tilo      |         | cm0_inst1/u_logic/n_4611                                        | 7    |
| cm0_inst1/u_logic/Ylrow6/A4                         | SLICEL  |  312.6 |   8064.1 |      net      | R20C49L | cm0_inst1/u_logic/n_4611                                        |      |
| cm0_inst1/u_logic/Ylrow6/A                          | SLICEL  |   75.1 |   8139.2 |     Tilo      |         | cm0_inst1/u_logic/Ylrow6                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/D1                         | SLICEL  |  486.4 |   8625.7 |      net      | R20C50L | cm0_inst1/u_logic/Ylrow6                                        |      |
| cm0_inst1/u_logic/Hnrow6/D                          | SLICEL  |   75.1 |   8700.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14861_rkd_0                                | 3    |
| net_extracted_nHQX460/A1                            | SLICEL  |  486.7 |   9187.4 |      net      | R22C50L | cm0_inst1/u_logic/_i_14861_rkd_0                                |      |
| net_extracted_nHQX460/A                             | SLICEL  |   75.1 |   9262.5 |     Tilo      |         | net_extracted_nHQX460                                           | 4    |
| cm0_inst1/u_logic/n_4603/A5                         | SLICEL  |  755.4 |  10017.9 |      net      | R20C48L | net_extracted_nHQX460                                           |      |
| cm0_inst1/u_logic/n_4603/A                          | SLICEL  |   75.1 |    10093 |     Tilo      |         | cm0_inst1/u_logic/n_4603                                        | 3    |
| cm0_inst1/u_logic/V0fow6/D1                         | SLICEL  |  770.3 |  10863.3 |      net      | R22C49M | cm0_inst1/u_logic/n_4603                                        |      |
| cm0_inst1/u_logic/V0fow6/D                          | SLICEL  |   75.1 |  10938.4 |     Tilo      |         | _n_120630                                                       | 6    |
| cm0_inst1/u_logic/n_4598/A5                         | SLICEL  |  518.5 |  11456.9 |      net      | R20C50M | _n_120630                                                       |      |
| cm0_inst1/u_logic/n_4598/A                          | SLICEL  |   75.1 |    11532 |     Tilo      |         | cm0_inst1/u_logic/n_4598                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/C2                         | SLICEL  |    270 |    11802 |      net      | R20C50L | cm0_inst1/u_logic/n_4598                                        |      |
| cm0_inst1/u_logic/Hnrow6/C                          | SLICEL  |   75.1 |  11877.1 |     Tilo      |         | cm0_inst1/u_logic/Mfrow6                                        | 2    |
| cm0_inst1/u_logic/n_4589/B2                         | SLICEL  |  509.9 |    12387 |      net      | R21C50M | cm0_inst1/u_logic/Mfrow6                                        |      |
| cm0_inst1/u_logic/n_4589/B                          | SLICEL  |   75.1 |  12462.1 |     Tilo      |         | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         | 1    |
| cm0_inst1/u_logic/n_4589/A4                         | SLICEL  |  209.9 |    12672 |      net      | R21C50M | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         |      |
| cm0_inst1/u_logic/n_4589/A                          | SLICEL  |   75.1 |  12747.1 |     Tilo      |         | cm0_inst1/u_logic/n_4589                                        | 6    |
| cm0_inst1/u_logic/n_4589/D1                         | SLICEL  |  312.5 |  13059.7 |      net      | R21C50M | cm0_inst1/u_logic/n_4589                                        |      |
| cm0_inst1/u_logic/n_4589/D                          | SLICEL  |   75.1 |  13134.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14801_decomp                               | 1    |
| cm0_inst1/u_logic/B3gpw6[1]/D3                      | SLICEL  |  225.8 |  13360.6 |      net      | R21C50L | cm0_inst1/u_logic/_i_14801_decomp                               |      |
| cm0_inst1/u_logic/B3gpw6[1]/D                       | SLICEL  |   75.1 |  13435.7 |     Tilo      |         | cm0_inst1/u_logic/n_4582                                        | 3    |
| cm0_inst1/u_logic/vis_primask_o/C1                  | SLICEL  |  757.8 |  14193.5 |      net      | R21C56M | cm0_inst1/u_logic/n_4582                                        |      |
| cm0_inst1/u_logic/vis_primask_o/C                   | SLICEL  |   75.1 |  14268.6 |     Tilo      |         | cm0_inst1/u_logic/U6piu6                                        | 5    |
| cm0_inst1/u_logic/n_4436/B6                         | SLICEL  |  488.5 |  14757.1 |      net      | R19C56L | cm0_inst1/u_logic/U6piu6                                        |      |
| cm0_inst1/u_logic/n_4436/B                          | SLICEL  |   75.1 |  14832.2 |     Tilo      |         | cm0_inst1/u_logic/_i_13894_decomp                               | 2    |
| _i_148_decomp_rkd_5/C3                              | SLICEL  |  260.1 |  15092.3 |      net      | R19C56M | cm0_inst1/u_logic/_i_13894_decomp                               |      |
| _i_148_decomp_rkd_5/C                               | SLICEL  |   75.1 |  15167.4 |     Tilo      |         | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 | 1    |
| cm0_inst1/u_logic/_i_13445_decomp/C2                | SLICEL  | 1151.3 |  16318.7 |      net      | R19C62L | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 |      |
| cm0_inst1/u_logic/_i_13445_decomp/C                 | SLICEL  |   75.1 |  16393.8 |     Tilo      |         | cm0_inst1/u_logic/H78ow6                                        | 6    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B6 | SLICEL  |  516.4 |  16910.2 |      net      | R21C62L | cm0_inst1/u_logic/H78ow6                                        |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B  | SLICEL  |   75.1 |  16985.3 |     Tilo      |         | cm0_inst1/u_logic/_i_13860_decomp                               | 1    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D6 | SLICEL  |  176.4 |  17161.7 |      net      | R21C62L | cm0_inst1/u_logic/_i_13860_decomp                               |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D  | SLICEL  |   75.1 |  17236.8 |     Tilo      |         | cm0_inst1/u_logic/n_4254                                        | 4    |
| cm0_inst1/u_logic/S44ju6/B6                         | SLICEL  |  456.6 |  17693.4 |      net      | R21C63M | cm0_inst1/u_logic/n_4254                                        |      |
| cm0_inst1/u_logic/S44ju6/B                          | SLICEL  |   75.1 |  17768.5 |     Tilo      |         | _n_119573                                                       | 8    |
| inst_extracted_iHQX166_andor_decomp_2/D6            | SLICEL  |  516.2 |  18284.6 |      net      | R21C62M | _n_119573                                                       |      |
| inst_extracted_iHQX166_andor_decomp_2/D             | SLICEL  |   75.1 |  18359.7 |     Tilo      |         | net_extracted_nHQX170                                           | 2    |
| net_extracted_nHQX157/A2                            | SLICEL  | 1030.7 |  19390.5 |      net      | R18C65L | net_extracted_nHQX170                                           |      |
| net_extracted_nHQX157/A                             | SLICEL  |   75.1 |  19465.6 |     Tilo      |         | net_extracted_nHQX157                                           | 2    |
| cm0_inst1/u_logic/n_2970/B3                         | SLICEL  |  962.1 |  20427.6 |      net      | R20C72L | net_extracted_nHQX157                                           |      |
| cm0_inst1/u_logic/n_2970/B                          | SLICEL  |   75.1 |  20502.7 |     Tilo      |         | cm0_inst1/u_logic/Sokiu6                                        | 13   |
| cm0_inst1/u_logic/vis_r2_o[6]/AX                    | SLICEL  | 1560.3 |    22063 |      net      | R23C81L | cm0_inst1/u_logic/Sokiu6                                        |      |
========================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 20943.6    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 2328.1 
        总的连线延迟 = 18585 
        逻辑级数     = 31 

[数据捕获路径]
==================================================================================================================
|               节点                |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
==================================================================================================================
| CLOCK'clkPLL40                    |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3    | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/u_logic/vis_r2_o[6]/CLK | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R23C81L | clk_40M |      |
==================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tdick)
         = 26080.4    + 0          - 0          - 1119.4     - 20943.6    - 47.7       
         = 3969.7 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


********************
* 路径 10
********************
时间余量 : 3994.6 ps
起点     : cm0_inst1/u_logic/n_4338/AQ       [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/vis_r2_o[21]/BX [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
========================================================================================================================================================================================
|                        节点                         |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                              连线                               | 扇出 |
========================================================================================================================================================================================
| CLOCK'clkPLL40                                      |   N/A   |      0 |   Tlat:0 |               |         | N/A                                                             |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                      | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                                                         | 800  |
| cm0_inst1/u_logic/n_4338/CLK                        | SLICEL  | 1119.4 |   1119.4 |      net      | R23C54L | clk_40M                                                         |      |
| --                                                  |   --    |     -- |       -- |      --       | --      | --                                                              | --   |
| cm0_inst1/u_logic/n_4338/AQ                         | SLICEL  |   30.5 |   1149.9 |     Tcko      |         | cm0_inst1/u_logic/R4gpw6[55]                                    | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/C1                     | SLICEL  | 1111.5 |   2261.4 |      net      | R23C48L | cm0_inst1/u_logic/R4gpw6[55]                                    |      |
| cm0_inst1/u_logic/Vbgpw6[26]/C                      | SLICEL  |   75.1 |   2336.5 |     Tilo      |         | cm0_inst1/u_logic/_i_15092_decomp                               | 2    |
| cm0_inst1/u_logic/Vbgpw6[26]/D4                     | SLICEL  |  209.9 |   2546.4 |      net      | R23C48L | cm0_inst1/u_logic/_i_15092_decomp                               |      |
| cm0_inst1/u_logic/Vbgpw6[26]/D                      | SLICEL  |   75.1 |   2621.5 |     Tilo      |         | cm0_inst1/u_logic/Vdgow6                                        | 6    |
| cm0_inst1/u_logic/Upsow6/C4                         | SLICEL  | 1279.6 |   3901.2 |      net      | R23C48M | cm0_inst1/u_logic/Vdgow6                                        |      |
| cm0_inst1/u_logic/Upsow6/C                          | SLICEL  |   75.1 |   3976.3 |     Tilo      |         | cm0_inst1/u_logic/_i_15071_decomp                               | 1    |
| cm0_inst1/u_logic/Upsow6/D4                         | SLICEL  |  209.9 |   4186.2 |      net      | R23C48M | cm0_inst1/u_logic/_i_15071_decomp                               |      |
| cm0_inst1/u_logic/Upsow6/D                          | SLICEL  |   75.1 |   4261.3 |     Tilo      |         | cm0_inst1/u_logic/n_4672                                        | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/B2                     | SLICEL  |  304.3 |   4565.5 |      net      | R23C48L | cm0_inst1/u_logic/n_4672                                        |      |
| cm0_inst1/u_logic/Vbgpw6[26]/B                      | SLICEL  |   75.1 |   4640.6 |     Tilo      |         | cm0_inst1/u_logic/Uxrow6                                        | 2    |
| cm0_inst1/u_logic/n_4685/D2                         | SLICEL  | 1268.3 |     5909 |      net      | R22C48M | cm0_inst1/u_logic/Uxrow6                                        |      |
| cm0_inst1/u_logic/n_4685/D                          | SLICEL  |   75.1 |   5984.1 |     Tilo      |         | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       | 1    |
| cm0_inst1/u_logic/n_4685/C5                         | SLICEL  |    205 |   6189.1 |      net      | R22C48M | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       |      |
| cm0_inst1/u_logic/n_4685/C                          | SLICEL  |   75.1 |   6264.2 |     Tilo      |         | cm0_inst1/u_logic/n_4666                                        | 7    |
| cm0_inst1/u_logic/n_4692/D3                         | SLICEL  |  508.1 |   6772.3 |      net      | R20C48M | cm0_inst1/u_logic/n_4666                                        |      |
| cm0_inst1/u_logic/n_4692/D                          | SLICEL  |   75.1 |   6847.4 |     Tilo      |         | cm0_inst1/u_logic/Mtrow6                                        | 3    |
| cm0_inst1/u_logic/Ylrow6/C2                         | SLICEL  |    544 |   7391.4 |      net      | R20C49L | cm0_inst1/u_logic/Mtrow6                                        |      |
| cm0_inst1/u_logic/Ylrow6/C                          | SLICEL  |   75.1 |   7466.5 |     Tilo      |         | cm0_inst1/u_logic/_i_14887_rkd_2                                | 1    |
| cm0_inst1/u_logic/Ylrow6/D4                         | SLICEL  |  209.9 |   7676.4 |      net      | R20C49L | cm0_inst1/u_logic/_i_14887_rkd_2                                |      |
| cm0_inst1/u_logic/Ylrow6/D                          | SLICEL  |   75.1 |   7751.5 |     Tilo      |         | cm0_inst1/u_logic/n_4611                                        | 7    |
| cm0_inst1/u_logic/Ylrow6/A4                         | SLICEL  |  312.6 |   8064.1 |      net      | R20C49L | cm0_inst1/u_logic/n_4611                                        |      |
| cm0_inst1/u_logic/Ylrow6/A                          | SLICEL  |   75.1 |   8139.2 |     Tilo      |         | cm0_inst1/u_logic/Ylrow6                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/D1                         | SLICEL  |  486.4 |   8625.7 |      net      | R20C50L | cm0_inst1/u_logic/Ylrow6                                        |      |
| cm0_inst1/u_logic/Hnrow6/D                          | SLICEL  |   75.1 |   8700.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14861_rkd_0                                | 3    |
| net_extracted_nHQX460/A1                            | SLICEL  |  486.7 |   9187.4 |      net      | R22C50L | cm0_inst1/u_logic/_i_14861_rkd_0                                |      |
| net_extracted_nHQX460/A                             | SLICEL  |   75.1 |   9262.5 |     Tilo      |         | net_extracted_nHQX460                                           | 4    |
| cm0_inst1/u_logic/n_4603/A5                         | SLICEL  |  755.4 |  10017.9 |      net      | R20C48L | net_extracted_nHQX460                                           |      |
| cm0_inst1/u_logic/n_4603/A                          | SLICEL  |   75.1 |    10093 |     Tilo      |         | cm0_inst1/u_logic/n_4603                                        | 3    |
| cm0_inst1/u_logic/V0fow6/D1                         | SLICEL  |  770.3 |  10863.3 |      net      | R22C49M | cm0_inst1/u_logic/n_4603                                        |      |
| cm0_inst1/u_logic/V0fow6/D                          | SLICEL  |   75.1 |  10938.4 |     Tilo      |         | _n_120630                                                       | 6    |
| cm0_inst1/u_logic/n_4598/A5                         | SLICEL  |  518.5 |  11456.9 |      net      | R20C50M | _n_120630                                                       |      |
| cm0_inst1/u_logic/n_4598/A                          | SLICEL  |   75.1 |    11532 |     Tilo      |         | cm0_inst1/u_logic/n_4598                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/C2                         | SLICEL  |    270 |    11802 |      net      | R20C50L | cm0_inst1/u_logic/n_4598                                        |      |
| cm0_inst1/u_logic/Hnrow6/C                          | SLICEL  |   75.1 |  11877.1 |     Tilo      |         | cm0_inst1/u_logic/Mfrow6                                        | 2    |
| cm0_inst1/u_logic/n_4589/B2                         | SLICEL  |  509.9 |    12387 |      net      | R21C50M | cm0_inst1/u_logic/Mfrow6                                        |      |
| cm0_inst1/u_logic/n_4589/B                          | SLICEL  |   75.1 |  12462.1 |     Tilo      |         | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         | 1    |
| cm0_inst1/u_logic/n_4589/A4                         | SLICEL  |  209.9 |    12672 |      net      | R21C50M | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         |      |
| cm0_inst1/u_logic/n_4589/A                          | SLICEL  |   75.1 |  12747.1 |     Tilo      |         | cm0_inst1/u_logic/n_4589                                        | 6    |
| cm0_inst1/u_logic/n_4589/D1                         | SLICEL  |  312.5 |  13059.7 |      net      | R21C50M | cm0_inst1/u_logic/n_4589                                        |      |
| cm0_inst1/u_logic/n_4589/D                          | SLICEL  |   75.1 |  13134.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14801_decomp                               | 1    |
| cm0_inst1/u_logic/B3gpw6[1]/D3                      | SLICEL  |  225.8 |  13360.6 |      net      | R21C50L | cm0_inst1/u_logic/_i_14801_decomp                               |      |
| cm0_inst1/u_logic/B3gpw6[1]/D                       | SLICEL  |   75.1 |  13435.7 |     Tilo      |         | cm0_inst1/u_logic/n_4582                                        | 3    |
| cm0_inst1/u_logic/vis_primask_o/C1                  | SLICEL  |  757.8 |  14193.5 |      net      | R21C56M | cm0_inst1/u_logic/n_4582                                        |      |
| cm0_inst1/u_logic/vis_primask_o/C                   | SLICEL  |   75.1 |  14268.6 |     Tilo      |         | cm0_inst1/u_logic/U6piu6                                        | 5    |
| cm0_inst1/u_logic/n_4436/B6                         | SLICEL  |  488.5 |  14757.1 |      net      | R19C56L | cm0_inst1/u_logic/U6piu6                                        |      |
| cm0_inst1/u_logic/n_4436/B                          | SLICEL  |   75.1 |  14832.2 |     Tilo      |         | cm0_inst1/u_logic/_i_13894_decomp                               | 2    |
| _i_148_decomp_rkd_5/C3                              | SLICEL  |  260.1 |  15092.3 |      net      | R19C56M | cm0_inst1/u_logic/_i_13894_decomp                               |      |
| _i_148_decomp_rkd_5/C                               | SLICEL  |   75.1 |  15167.4 |     Tilo      |         | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 | 1    |
| cm0_inst1/u_logic/_i_13445_decomp/C2                | SLICEL  | 1151.3 |  16318.7 |      net      | R19C62L | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 |      |
| cm0_inst1/u_logic/_i_13445_decomp/C                 | SLICEL  |   75.1 |  16393.8 |     Tilo      |         | cm0_inst1/u_logic/H78ow6                                        | 6    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B6 | SLICEL  |  516.4 |  16910.2 |      net      | R21C62L | cm0_inst1/u_logic/H78ow6                                        |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B  | SLICEL  |   75.1 |  16985.3 |     Tilo      |         | cm0_inst1/u_logic/_i_13860_decomp                               | 1    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D6 | SLICEL  |  176.4 |  17161.7 |      net      | R21C62L | cm0_inst1/u_logic/_i_13860_decomp                               |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D  | SLICEL  |   75.1 |  17236.8 |     Tilo      |         | cm0_inst1/u_logic/n_4254                                        | 4    |
| cm0_inst1/u_logic/_i_13526_decomp/B1                | SLICEL  |  518.1 |  17754.9 |      net      | R21C63L | cm0_inst1/u_logic/n_4254                                        |      |
| cm0_inst1/u_logic/_i_13526_decomp/B                 | SLICEL  |   75.1 |    17830 |     Tilo      |         | net_extracted_nHQX444                                           | 1    |
| cm0_inst1/u_logic/_i_13526_decomp/C6                | SLICEL  |  176.4 |  18006.4 |      net      | R21C63L | net_extracted_nHQX444                                           |      |
| cm0_inst1/u_logic/_i_13526_decomp/C                 | SLICEL  |   75.1 |  18081.5 |     Tilo      |         | cm0_inst1/u_logic/Ytcow6                                        | 9    |
| cm0_inst1/u_logic/S44ju6/D2                         | SLICEL  |    270 |  18351.5 |      net      | R21C63M | cm0_inst1/u_logic/Ytcow6                                        |      |
| cm0_inst1/u_logic/S44ju6/D                          | SLICEL  |   75.1 |  18426.6 |     Tilo      |         | cm0_inst1/u_logic/n_3686                                        | 8    |
| cm0_inst1/u_logic/Njciu6/D1                         | SLICEL  |  581.5 |  19008.1 |      net      | R21C64M | cm0_inst1/u_logic/n_3686                                        |      |
| cm0_inst1/u_logic/Njciu6/D                          | SLICEL  |   75.1 |  19083.2 |     Tilo      |         | net_extracted_nHQX175                                           | 2    |
| net_extracted_nHQX177/A1                            | SLICEL  |  738.8 |    19822 |      net      | R25C64M | net_extracted_nHQX175                                           |      |
| net_extracted_nHQX177/A                             | SLICEL  |   75.1 |  19897.1 |     Tilo      |         | net_extracted_nHQX177                                           | 2    |
| net_extracted_nHQX32/B3                             | SLICEL  |  919.5 |  20816.6 |      net      | R25C70M | net_extracted_nHQX177                                           |      |
| net_extracted_nHQX32/B                              | SLICEL  |   75.1 |  20891.7 |     Tilo      |         | cm0_inst1/u_logic/Hsliu6                                        | 13   |
| cm0_inst1/u_logic/vis_r2_o[21]/BX                   | SLICEL  | 1146.4 |  22038.1 |      net      | R25C76M | cm0_inst1/u_logic/Hsliu6                                        |      |
========================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 20918.7    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 2478.3 
        总的连线延迟 = 18409.9 
        逻辑级数     = 33 

[数据捕获路径]
===================================================================================================================
|                节点                |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
===================================================================================================================
| CLOCK'clkPLL40                     |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3     | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/u_logic/vis_r2_o[21]/CLK | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R25C76M | clk_40M |      |
===================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tdick)
         = 26080.4    + 0          - 0          - 1119.4     - 20918.7    - 47.7       
         = 3994.6 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


#################################################################
# 时序分析报告 Tue Mar 19 10:59:07 2024
#################################################################
#  分析类型                               : 保持(hold)
#  分析/报告未加约束IO与寄存器之间路径    : No
#  分析/报告跨时钟域路径                  : No
#  分析/报告最小脉冲宽度检查              : No
#  分析中动态截断组合回路                 : No
#  报告物理层次中的的时序节点             : No
#  报告用户层次模块上的时序节点           : No
#  报告的最大路径数目                     : 10
#  每个检查点上报告的最大路径数目         : 1
#  从每个路径起始点可报告的最大路径数目   : 不限 
#################################################################

********************
* 路径 1
********************
时间余量 : 318.1 ps
起点     : cm0_inst1/seg_inst/segx_reg_5[5]/AQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/HRDATA[13]/B5             [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
==========================================================================================================================================
|                 节点                 |  单元   |  延迟  | 到达时间 |     类型      |  位置   |               连线               | 扇出 |
==========================================================================================================================================
| CLOCK'clkPLL40                       |   N/A   |      0 |   Tlat:0 |               |         | N/A                              |      |
| PLL_25to200_1/PLLInst_0/CLKOS3       | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                          | 800  |
| cm0_inst1/seg_inst/segx_reg_5[5]/CLK | SLICEL  | 1080.4 |   1080.4 |      net      | R22C45M | clk_40M                          |      |
| --                                   |   --    |     -- |       -- |      --       | --      | --                               | --   |
| cm0_inst1/seg_inst/segx_reg_5[5]/AQ  | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/seg_inst/segx_reg_5[5] | 2    |
| cm0_inst1/HRDATA[13]/B5              | SLICEL  |  208.8 |   1319.7 |      net      | R22C45L | cm0_inst1/seg_inst/segx_reg_5[5] |      |
==========================================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 239.3      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 208.8 
        逻辑级数     = 0 

[数据捕获路径]
==============================================================================================================
|              节点              |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
==============================================================================================================
| CLOCK'clkPLL40                 |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3 | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/HRDATA[13]/CLK       | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R22C45L | clk_40M |      |
==============================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 239.3      - 1119.4     - -117.8     
         = 318.1 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


********************
* 路径 2
********************
时间余量 : 320.3 ps
起点     : cm0_inst1/seg_inst/clk_DRV/CQ       [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/seg_inst/clk_1M_cnt[0]/B6 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
=========================================================================================================================================
|                节点                 |  单元   |  延迟  | 到达时间 |     类型      |  位置   |               连线               | 扇出 |
=========================================================================================================================================
| CLOCK'clkPLL40                      |   N/A   |      0 |   Tlat:0 |               |         | N/A                              |      |
| PLL_25to200_1/PLLInst_0/CLKOS3      | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                          | 800  |
| cm0_inst1/seg_inst/clk_DRV/CLK      | SLICEL  | 1080.4 |   1080.4 |      net      | R23C40L | clk_40M                          |      |
| --                                  |   --    |     -- |       -- |      --       | --      | --                               | --   |
| cm0_inst1/seg_inst/clk_DRV/CQ       | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/seg_inst/clk_1M_cnt[2] | 9    |
| cm0_inst1/seg_inst/clk_1M_cnt[0]/B6 | SLICEL  |    211 |   1321.9 |      net      | R23C40M | cm0_inst1/seg_inst/clk_1M_cnt[2] |      |
=========================================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 241.5      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 211 
        逻辑级数     = 0 

[数据捕获路径]
====================================================================================================================
|                 节点                 |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
====================================================================================================================
| CLOCK'clkPLL40                       |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3       | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/seg_inst/clk_1M_cnt[0]/CLK | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R23C40M | clk_40M |      |
====================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 241.5      - 1119.4     - -117.8     
         = 320.3 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


********************
* 路径 3
********************
时间余量 : 325.9 ps
起点     : cm0_inst1/seg_inst/segx_reg_0[5]/AQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/seg_inst/segx_reg_0[5]/A3 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
==========================================================================================================================================
|                 节点                 |  单元   |  延迟  | 到达时间 |     类型      |  位置   |               连线               | 扇出 |
==========================================================================================================================================
| CLOCK'clkPLL40                       |   N/A   |      0 |   Tlat:0 |               |         | N/A                              |      |
| PLL_25to200_1/PLLInst_0/CLKOS3       | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                          | 800  |
| cm0_inst1/seg_inst/segx_reg_0[5]/CLK | SLICEL  | 1080.4 |   1080.4 |      net      | R18C47M | clk_40M                          |      |
| --                                   |   --    |     -- |       -- |      --       | --      | --                               | --   |
| cm0_inst1/seg_inst/segx_reg_0[5]/AQ  | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/seg_inst/segx_reg_0[5] | 1    |
| cm0_inst1/seg_inst/segx_reg_0[5]/A3  | SLICEL  |  216.6 |   1327.5 |      net      | R18C47M | cm0_inst1/seg_inst/segx_reg_0[5] |      |
==========================================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 247.1      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 216.6 
        逻辑级数     = 0 

[数据捕获路径]
====================================================================================================================
|                 节点                 |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
====================================================================================================================
| CLOCK'clkPLL40                       |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3       | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/seg_inst/segx_reg_0[5]/CLK | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R18C47M | clk_40M |      |
====================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 247.1      - 1119.4     - -117.8     
         = 325.9 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


********************
* 路径 4
********************
时间余量 : 325.9 ps
起点     : cm0_inst1/seg_inst/segx_reg_1[6]/AQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/seg_inst/segx_reg_1[6]/A3 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
==========================================================================================================================================
|                 节点                 |  单元   |  延迟  | 到达时间 |     类型      |  位置   |               连线               | 扇出 |
==========================================================================================================================================
| CLOCK'clkPLL40                       |   N/A   |      0 |   Tlat:0 |               |         | N/A                              |      |
| PLL_25to200_1/PLLInst_0/CLKOS3       | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                          | 800  |
| cm0_inst1/seg_inst/segx_reg_1[6]/CLK | SLICEL  | 1080.4 |   1080.4 |      net      | R15C45M | clk_40M                          |      |
| --                                   |   --    |     -- |       -- |      --       | --      | --                               | --   |
| cm0_inst1/seg_inst/segx_reg_1[6]/AQ  | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/seg_inst/segx_reg_1[6] | 1    |
| cm0_inst1/seg_inst/segx_reg_1[6]/A3  | SLICEL  |  216.6 |   1327.5 |      net      | R15C45M | cm0_inst1/seg_inst/segx_reg_1[6] |      |
==========================================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 247.1      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 216.6 
        逻辑级数     = 0 

[数据捕获路径]
====================================================================================================================
|                 节点                 |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
====================================================================================================================
| CLOCK'clkPLL40                       |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3       | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/seg_inst/segx_reg_1[6]/CLK | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R15C45M | clk_40M |      |
====================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 247.1      - 1119.4     - -117.8     
         = 325.9 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


********************
* 路径 5
********************
时间余量 : 325.9 ps
起点     : cm0_inst1/seg_inst/segx_reg_2[7]/AQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/seg_inst/segx_reg_2[7]/A3 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
==========================================================================================================================================
|                 节点                 |  单元   |  延迟  | 到达时间 |     类型      |  位置   |               连线               | 扇出 |
==========================================================================================================================================
| CLOCK'clkPLL40                       |   N/A   |      0 |   Tlat:0 |               |         | N/A                              |      |
| PLL_25to200_1/PLLInst_0/CLKOS3       | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                          | 800  |
| cm0_inst1/seg_inst/segx_reg_2[7]/CLK | SLICEL  | 1080.4 |   1080.4 |      net      | R19C44M | clk_40M                          |      |
| --                                   |   --    |     -- |       -- |      --       | --      | --                               | --   |
| cm0_inst1/seg_inst/segx_reg_2[7]/AQ  | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/seg_inst/segx_reg_2[7] | 1    |
| cm0_inst1/seg_inst/segx_reg_2[7]/A3  | SLICEL  |  216.6 |   1327.5 |      net      | R19C44M | cm0_inst1/seg_inst/segx_reg_2[7] |      |
==========================================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 247.1      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 216.6 
        逻辑级数     = 0 

[数据捕获路径]
====================================================================================================================
|                 节点                 |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
====================================================================================================================
| CLOCK'clkPLL40                       |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3       | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/seg_inst/segx_reg_2[7]/CLK | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R19C44M | clk_40M |      |
====================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 247.1      - 1119.4     - -117.8     
         = 325.9 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


********************
* 路径 6
********************
时间余量 : 325.9 ps
起点     : cm0_inst1/seg_inst/segx_reg_2[6]/AQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/seg_inst/segx_reg_2[6]/A3 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
==========================================================================================================================================
|                 节点                 |  单元   |  延迟  | 到达时间 |     类型      |  位置   |               连线               | 扇出 |
==========================================================================================================================================
| CLOCK'clkPLL40                       |   N/A   |      0 |   Tlat:0 |               |         | N/A                              |      |
| PLL_25to200_1/PLLInst_0/CLKOS3       | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                          | 800  |
| cm0_inst1/seg_inst/segx_reg_2[6]/CLK | SLICEL  | 1080.4 |   1080.4 |      net      | R27C53M | clk_40M                          |      |
| --                                   |   --    |     -- |       -- |      --       | --      | --                               | --   |
| cm0_inst1/seg_inst/segx_reg_2[6]/AQ  | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/seg_inst/segx_reg_2[6] | 1    |
| cm0_inst1/seg_inst/segx_reg_2[6]/A3  | SLICEL  |  216.6 |   1327.5 |      net      | R27C53M | cm0_inst1/seg_inst/segx_reg_2[6] |      |
==========================================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 247.1      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 216.6 
        逻辑级数     = 0 

[数据捕获路径]
====================================================================================================================
|                 节点                 |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
====================================================================================================================
| CLOCK'clkPLL40                       |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3       | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/seg_inst/segx_reg_2[6]/CLK | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R27C53M | clk_40M |      |
====================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 247.1      - 1119.4     - -117.8     
         = 325.9 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


********************
* 路径 7
********************
时间余量 : 334.2 ps
起点     : cm0_inst1/seg_inst/seg_2_dec[0]/CQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/seg_inst/seg_2_dec[0]/C2 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
=========================================================================================================================================
|                节点                 |  单元   |  延迟  | 到达时间 |     类型      |  位置   |               连线               | 扇出 |
=========================================================================================================================================
| CLOCK'clkPLL40                      |   N/A   |      0 |   Tlat:0 |               |         | N/A                              |      |
| PLL_25to200_1/PLLInst_0/CLKOS3      | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                          | 800  |
| cm0_inst1/seg_inst/seg_2_dec[0]/CLK | SLICEL  | 1080.4 |   1080.4 |      net      | R19C45L | clk_40M                          |      |
| --                                  |   --    |     -- |       -- |      --       | --      | --                               | --   |
| cm0_inst1/seg_inst/seg_2_dec[0]/CQ  | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/seg_inst/segx_reg_0[7] | 1    |
| cm0_inst1/seg_inst/seg_2_dec[0]/C2  | SLICEL  |  224.9 |   1335.8 |      net      | R19C45L | cm0_inst1/seg_inst/segx_reg_0[7] |      |
=========================================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 255.4      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 224.9 
        逻辑级数     = 0 

[数据捕获路径]
===================================================================================================================
|                节点                 |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
===================================================================================================================
| CLOCK'clkPLL40                      |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3      | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/seg_inst/seg_2_dec[0]/CLK | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R19C45L | clk_40M |      |
===================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 255.4      - 1119.4     - -117.8     
         = 334.2 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


********************
* 路径 8
********************
时间余量 : 334.2 ps
起点     : cm0_inst1/ahb_uart1/n_6649/CQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/ahb_uart1/n_6649/D2 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
===============================================================================================================================
|              节点              |  单元   |  延迟  | 到达时间 |     类型      |  位置   |            连线             | 扇出 |
===============================================================================================================================
| CLOCK'clkPLL40                 |   N/A   |      0 |   Tlat:0 |               |         | N/A                         |      |
| PLL_25to200_1/PLLInst_0/CLKOS3 | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                     | 800  |
| cm0_inst1/ahb_uart1/n_6649/CLK | SLICEL  | 1080.4 |   1080.4 |      net      | R10C59M | clk_40M                     |      |
| --                             |   --    |     -- |       -- |      --       | --      | --                          | --   |
| cm0_inst1/ahb_uart1/n_6649/CQ  | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/ahb_uart1/read_en | 1    |
| cm0_inst1/ahb_uart1/n_6649/D2  | SLICEL  |  224.9 |   1335.8 |      net      | R10C59M | cm0_inst1/ahb_uart1/read_en |      |
===============================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 255.4      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 224.9 
        逻辑级数     = 0 

[数据捕获路径]
==============================================================================================================
|              节点              |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
==============================================================================================================
| CLOCK'clkPLL40                 |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3 | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/ahb_uart1/n_6649/CLK | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R10C59M | clk_40M |      |
==============================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 255.4      - 1119.4     - -117.8     
         = 334.2 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


********************
* 路径 9
********************
时间余量 : 334.2 ps
起点     : cm0_inst1/seg_inst/seg_2_dec[1]/CQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/seg_inst/seg_2_dec[1]/C2 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
=========================================================================================================================================
|                节点                 |  单元   |  延迟  | 到达时间 |     类型      |  位置   |               连线               | 扇出 |
=========================================================================================================================================
| CLOCK'clkPLL40                      |   N/A   |      0 |   Tlat:0 |               |         | N/A                              |      |
| PLL_25to200_1/PLLInst_0/CLKOS3      | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                          | 800  |
| cm0_inst1/seg_inst/seg_2_dec[1]/CLK | SLICEL  | 1080.4 |   1080.4 |      net      | R15C46M | clk_40M                          |      |
| --                                  |   --    |     -- |       -- |      --       | --      | --                               | --   |
| cm0_inst1/seg_inst/seg_2_dec[1]/CQ  | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/seg_inst/segx_reg_3[7] | 1    |
| cm0_inst1/seg_inst/seg_2_dec[1]/C2  | SLICEL  |  224.9 |   1335.8 |      net      | R15C46M | cm0_inst1/seg_inst/segx_reg_3[7] |      |
=========================================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 255.4      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 224.9 
        逻辑级数     = 0 

[数据捕获路径]
===================================================================================================================
|                节点                 |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
===================================================================================================================
| CLOCK'clkPLL40                      |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3      | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/seg_inst/seg_2_dec[1]/CLK | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R15C46M | clk_40M |      |
===================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 255.4      - 1119.4     - -117.8     
         = 334.2 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


********************
* 路径 10
********************
时间余量 : 334.2 ps
起点     : cm0_inst1/seg_inst/segx_reg_3[2]/CQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/seg_inst/segx_reg_3[2]/C2 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
==========================================================================================================================================
|                 节点                 |  单元   |  延迟  | 到达时间 |     类型      |  位置   |               连线               | 扇出 |
==========================================================================================================================================
| CLOCK'clkPLL40                       |   N/A   |      0 |   Tlat:0 |               |         | N/A                              |      |
| PLL_25to200_1/PLLInst_0/CLKOS3       | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                          | 800  |
| cm0_inst1/seg_inst/segx_reg_3[2]/CLK | SLICEL  | 1080.4 |   1080.4 |      net      | R18C52L | clk_40M                          |      |
| --                                   |   --    |     -- |       -- |      --       | --      | --                               | --   |
| cm0_inst1/seg_inst/segx_reg_3[2]/CQ  | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/seg_inst/segx_reg_3[5] | 1    |
| cm0_inst1/seg_inst/segx_reg_3[2]/C2  | SLICEL  |  224.9 |   1335.8 |      net      | R18C52L | cm0_inst1/seg_inst/segx_reg_3[5] |      |
==========================================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 255.4      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 224.9 
        逻辑级数     = 0 

[数据捕获路径]
====================================================================================================================
|                 节点                 |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
====================================================================================================================
| CLOCK'clkPLL40                       |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3       | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/seg_inst/segx_reg_3[2]/CLK | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R18C52L | clk_40M |      |
====================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 255.4      - 1119.4     - -117.8     
         = 334.2 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


#################################################################
# 时序分析报告 Tue Mar 19 10:59:07 2024
#################################################################
#  分析类型                               : 建立(setup)
#  分析/报告未加约束IO与寄存器之间路径    : No
#  分析/报告跨时钟域路径                  : No
#  分析/报告最小脉冲宽度检查              : No
#  分析中动态截断组合回路                 : No
#  报告物理层次中的的时序节点             : No
#  报告用户层次模块上的时序节点           : No
#  报告的最大路径数目                     : 10
#  每个检查点上报告的最大路径数目         : 1
#  从每个路径起始点可报告的最大路径数目   : 不限 
#
########################  [用户指定路径]  #######################
#  起点 : 时钟: clkbase
#  终点 : 时钟: clkbase
#  经过 : 
#  排除 :  
#################################################################
Info: 未找到路径.

#################################################################
# 时序分析报告 Tue Mar 19 10:59:07 2024
#################################################################
#  分析类型                               : 保持(hold)
#  分析/报告未加约束IO与寄存器之间路径    : No
#  分析/报告跨时钟域路径                  : No
#  分析/报告最小脉冲宽度检查              : No
#  分析中动态截断组合回路                 : No
#  报告物理层次中的的时序节点             : No
#  报告用户层次模块上的时序节点           : No
#  报告的最大路径数目                     : 10
#  每个检查点上报告的最大路径数目         : 1
#  从每个路径起始点可报告的最大路径数目   : 不限 
#
########################  [用户指定路径]  #######################
#  起点 : 时钟: clkbase
#  终点 : 时钟: clkbase
#  经过 : 
#  排除 :  
#################################################################
Info: 未找到路径.

#################################################################
# 时序分析报告 Tue Mar 19 10:59:07 2024
#################################################################
#  分析类型                               : 建立(setup)
#  分析/报告未加约束IO与寄存器之间路径    : No
#  分析/报告跨时钟域路径                  : No
#  分析/报告最小脉冲宽度检查              : No
#  分析中动态截断组合回路                 : No
#  报告物理层次中的的时序节点             : No
#  报告用户层次模块上的时序节点           : No
#  报告的最大路径数目                     : 10
#  每个检查点上报告的最大路径数目         : 1
#  从每个路径起始点可报告的最大路径数目   : 不限 
#
########################  [用户指定路径]  #######################
#  起点 : 时钟: clkPLL40
#  终点 : 时钟: clkPLL40
#  经过 : 
#  排除 :  
#################################################################

********************
* 路径 1
********************
时间余量 : 3796 ps
起点     : cm0_inst1/u_logic/n_4338/AQ       [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/vis_r7_o[14]/BX [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
========================================================================================================================================================================================
|                        节点                         |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                              连线                               | 扇出 |
========================================================================================================================================================================================
| CLOCK'clkPLL40                                      |   N/A   |      0 |   Tlat:0 |               |         | N/A                                                             |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                      | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                                                         | 800  |
| cm0_inst1/u_logic/n_4338/CLK                        | SLICEL  | 1119.4 |   1119.4 |      net      | R23C54L | clk_40M                                                         |      |
| --                                                  |   --    |     -- |       -- |      --       | --      | --                                                              | --   |
| cm0_inst1/u_logic/n_4338/AQ                         | SLICEL  |   30.5 |   1149.9 |     Tcko      |         | cm0_inst1/u_logic/R4gpw6[55]                                    | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/C1                     | SLICEL  | 1111.5 |   2261.4 |      net      | R23C48L | cm0_inst1/u_logic/R4gpw6[55]                                    |      |
| cm0_inst1/u_logic/Vbgpw6[26]/C                      | SLICEL  |   75.1 |   2336.5 |     Tilo      |         | cm0_inst1/u_logic/_i_15092_decomp                               | 2    |
| cm0_inst1/u_logic/Vbgpw6[26]/D4                     | SLICEL  |  209.9 |   2546.4 |      net      | R23C48L | cm0_inst1/u_logic/_i_15092_decomp                               |      |
| cm0_inst1/u_logic/Vbgpw6[26]/D                      | SLICEL  |   75.1 |   2621.5 |     Tilo      |         | cm0_inst1/u_logic/Vdgow6                                        | 6    |
| cm0_inst1/u_logic/Upsow6/C4                         | SLICEL  | 1279.6 |   3901.2 |      net      | R23C48M | cm0_inst1/u_logic/Vdgow6                                        |      |
| cm0_inst1/u_logic/Upsow6/C                          | SLICEL  |   75.1 |   3976.3 |     Tilo      |         | cm0_inst1/u_logic/_i_15071_decomp                               | 1    |
| cm0_inst1/u_logic/Upsow6/D4                         | SLICEL  |  209.9 |   4186.2 |      net      | R23C48M | cm0_inst1/u_logic/_i_15071_decomp                               |      |
| cm0_inst1/u_logic/Upsow6/D                          | SLICEL  |   75.1 |   4261.3 |     Tilo      |         | cm0_inst1/u_logic/n_4672                                        | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/B2                     | SLICEL  |  304.3 |   4565.5 |      net      | R23C48L | cm0_inst1/u_logic/n_4672                                        |      |
| cm0_inst1/u_logic/Vbgpw6[26]/B                      | SLICEL  |   75.1 |   4640.6 |     Tilo      |         | cm0_inst1/u_logic/Uxrow6                                        | 2    |
| cm0_inst1/u_logic/n_4685/D2                         | SLICEL  | 1268.3 |     5909 |      net      | R22C48M | cm0_inst1/u_logic/Uxrow6                                        |      |
| cm0_inst1/u_logic/n_4685/D                          | SLICEL  |   75.1 |   5984.1 |     Tilo      |         | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       | 1    |
| cm0_inst1/u_logic/n_4685/C5                         | SLICEL  |    205 |   6189.1 |      net      | R22C48M | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       |      |
| cm0_inst1/u_logic/n_4685/C                          | SLICEL  |   75.1 |   6264.2 |     Tilo      |         | cm0_inst1/u_logic/n_4666                                        | 7    |
| cm0_inst1/u_logic/n_4692/D3                         | SLICEL  |  508.1 |   6772.3 |      net      | R20C48M | cm0_inst1/u_logic/n_4666                                        |      |
| cm0_inst1/u_logic/n_4692/D                          | SLICEL  |   75.1 |   6847.4 |     Tilo      |         | cm0_inst1/u_logic/Mtrow6                                        | 3    |
| cm0_inst1/u_logic/Ylrow6/C2                         | SLICEL  |    544 |   7391.4 |      net      | R20C49L | cm0_inst1/u_logic/Mtrow6                                        |      |
| cm0_inst1/u_logic/Ylrow6/C                          | SLICEL  |   75.1 |   7466.5 |     Tilo      |         | cm0_inst1/u_logic/_i_14887_rkd_2                                | 1    |
| cm0_inst1/u_logic/Ylrow6/D4                         | SLICEL  |  209.9 |   7676.4 |      net      | R20C49L | cm0_inst1/u_logic/_i_14887_rkd_2                                |      |
| cm0_inst1/u_logic/Ylrow6/D                          | SLICEL  |   75.1 |   7751.5 |     Tilo      |         | cm0_inst1/u_logic/n_4611                                        | 7    |
| cm0_inst1/u_logic/Ylrow6/A4                         | SLICEL  |  312.6 |   8064.1 |      net      | R20C49L | cm0_inst1/u_logic/n_4611                                        |      |
| cm0_inst1/u_logic/Ylrow6/A                          | SLICEL  |   75.1 |   8139.2 |     Tilo      |         | cm0_inst1/u_logic/Ylrow6                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/D1                         | SLICEL  |  486.4 |   8625.7 |      net      | R20C50L | cm0_inst1/u_logic/Ylrow6                                        |      |
| cm0_inst1/u_logic/Hnrow6/D                          | SLICEL  |   75.1 |   8700.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14861_rkd_0                                | 3    |
| net_extracted_nHQX460/A1                            | SLICEL  |  486.7 |   9187.4 |      net      | R22C50L | cm0_inst1/u_logic/_i_14861_rkd_0                                |      |
| net_extracted_nHQX460/A                             | SLICEL  |   75.1 |   9262.5 |     Tilo      |         | net_extracted_nHQX460                                           | 4    |
| cm0_inst1/u_logic/n_4603/A5                         | SLICEL  |  755.4 |  10017.9 |      net      | R20C48L | net_extracted_nHQX460                                           |      |
| cm0_inst1/u_logic/n_4603/A                          | SLICEL  |   75.1 |    10093 |     Tilo      |         | cm0_inst1/u_logic/n_4603                                        | 3    |
| cm0_inst1/u_logic/V0fow6/D1                         | SLICEL  |  770.3 |  10863.3 |      net      | R22C49M | cm0_inst1/u_logic/n_4603                                        |      |
| cm0_inst1/u_logic/V0fow6/D                          | SLICEL  |   75.1 |  10938.4 |     Tilo      |         | _n_120630                                                       | 6    |
| cm0_inst1/u_logic/n_4598/A5                         | SLICEL  |  518.5 |  11456.9 |      net      | R20C50M | _n_120630                                                       |      |
| cm0_inst1/u_logic/n_4598/A                          | SLICEL  |   75.1 |    11532 |     Tilo      |         | cm0_inst1/u_logic/n_4598                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/C2                         | SLICEL  |    270 |    11802 |      net      | R20C50L | cm0_inst1/u_logic/n_4598                                        |      |
| cm0_inst1/u_logic/Hnrow6/C                          | SLICEL  |   75.1 |  11877.1 |     Tilo      |         | cm0_inst1/u_logic/Mfrow6                                        | 2    |
| cm0_inst1/u_logic/n_4589/B2                         | SLICEL  |  509.9 |    12387 |      net      | R21C50M | cm0_inst1/u_logic/Mfrow6                                        |      |
| cm0_inst1/u_logic/n_4589/B                          | SLICEL  |   75.1 |  12462.1 |     Tilo      |         | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         | 1    |
| cm0_inst1/u_logic/n_4589/A4                         | SLICEL  |  209.9 |    12672 |      net      | R21C50M | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         |      |
| cm0_inst1/u_logic/n_4589/A                          | SLICEL  |   75.1 |  12747.1 |     Tilo      |         | cm0_inst1/u_logic/n_4589                                        | 6    |
| cm0_inst1/u_logic/n_4589/D1                         | SLICEL  |  312.5 |  13059.7 |      net      | R21C50M | cm0_inst1/u_logic/n_4589                                        |      |
| cm0_inst1/u_logic/n_4589/D                          | SLICEL  |   75.1 |  13134.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14801_decomp                               | 1    |
| cm0_inst1/u_logic/B3gpw6[1]/D3                      | SLICEL  |  225.8 |  13360.6 |      net      | R21C50L | cm0_inst1/u_logic/_i_14801_decomp                               |      |
| cm0_inst1/u_logic/B3gpw6[1]/D                       | SLICEL  |   75.1 |  13435.7 |     Tilo      |         | cm0_inst1/u_logic/n_4582                                        | 3    |
| cm0_inst1/u_logic/vis_primask_o/C1                  | SLICEL  |  757.8 |  14193.5 |      net      | R21C56M | cm0_inst1/u_logic/n_4582                                        |      |
| cm0_inst1/u_logic/vis_primask_o/C                   | SLICEL  |   75.1 |  14268.6 |     Tilo      |         | cm0_inst1/u_logic/U6piu6                                        | 5    |
| cm0_inst1/u_logic/n_4436/B6                         | SLICEL  |  488.5 |  14757.1 |      net      | R19C56L | cm0_inst1/u_logic/U6piu6                                        |      |
| cm0_inst1/u_logic/n_4436/B                          | SLICEL  |   75.1 |  14832.2 |     Tilo      |         | cm0_inst1/u_logic/_i_13894_decomp                               | 2    |
| _i_148_decomp_rkd_5/C3                              | SLICEL  |  260.1 |  15092.3 |      net      | R19C56M | cm0_inst1/u_logic/_i_13894_decomp                               |      |
| _i_148_decomp_rkd_5/C                               | SLICEL  |   75.1 |  15167.4 |     Tilo      |         | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 | 1    |
| cm0_inst1/u_logic/_i_13445_decomp/C2                | SLICEL  | 1151.3 |  16318.7 |      net      | R19C62L | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 |      |
| cm0_inst1/u_logic/_i_13445_decomp/C                 | SLICEL  |   75.1 |  16393.8 |     Tilo      |         | cm0_inst1/u_logic/H78ow6                                        | 6    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B6 | SLICEL  |  516.4 |  16910.2 |      net      | R21C62L | cm0_inst1/u_logic/H78ow6                                        |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B  | SLICEL  |   75.1 |  16985.3 |     Tilo      |         | cm0_inst1/u_logic/_i_13860_decomp                               | 1    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D6 | SLICEL  |  176.4 |  17161.7 |      net      | R21C62L | cm0_inst1/u_logic/_i_13860_decomp                               |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D  | SLICEL  |   75.1 |  17236.8 |     Tilo      |         | cm0_inst1/u_logic/n_4254                                        | 4    |
| cm0_inst1/u_logic/_i_13526_decomp/B1                | SLICEL  |  518.1 |  17754.9 |      net      | R21C63L | cm0_inst1/u_logic/n_4254                                        |      |
| cm0_inst1/u_logic/_i_13526_decomp/B                 | SLICEL  |   75.1 |    17830 |     Tilo      |         | net_extracted_nHQX444                                           | 1    |
| cm0_inst1/u_logic/_i_13526_decomp/C6                | SLICEL  |  176.4 |  18006.4 |      net      | R21C63L | net_extracted_nHQX444                                           |      |
| cm0_inst1/u_logic/_i_13526_decomp/C                 | SLICEL  |   75.1 |  18081.5 |     Tilo      |         | cm0_inst1/u_logic/Ytcow6                                        | 9    |
| cm0_inst1/u_logic/vis_r11_o[20]/D4                  | SLICEL  |  789.3 |  18870.9 |      net      | R20C69L | cm0_inst1/u_logic/Ytcow6                                        |      |
| cm0_inst1/u_logic/vis_r11_o[20]/D                   | SLICEL  |   75.1 |    18946 |     Tilo      |         | cm0_inst1/u_logic/n_4220                                        | 8    |
| cm0_inst1/u_logic/_i_11798_andor_decomp_2/D3        | SLICEL  |  552.5 |  19498.4 |      net      | R20C67M | cm0_inst1/u_logic/n_4220                                        |      |
| cm0_inst1/u_logic/_i_11798_andor_decomp_2/D         | SLICEL  |   75.1 |  19573.5 |     Tilo      |         | net_extracted_nHQX188                                           | 2    |
| cm0_inst1/u_logic/vis_r0_o[16]/A2                   | SLICEL  | 1203.4 |  20776.9 |      net      | R18C73M | net_extracted_nHQX188                                           |      |
| cm0_inst1/u_logic/vis_r0_o[16]/A                    | SLICEL  |   75.1 |    20852 |     Tilo      |         | cm0_inst1/u_logic/n_1676                                        | 13   |
| cm0_inst1/u_logic/vis_r7_o[14]/BX                   | SLICEL  | 1384.8 |  22236.7 |      net      | R22C77M | cm0_inst1/u_logic/n_1676                                        |      |
========================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 21117.3    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 2403.2 
        总的连线延迟 = 18683.6 
        逻辑级数     = 32 

[数据捕获路径]
===================================================================================================================
|                节点                |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
===================================================================================================================
| CLOCK'clkPLL40                     |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3     | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/u_logic/vis_r7_o[14]/CLK | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R22C77M | clk_40M |      |
===================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tdick)
         = 26080.4    + 0          - 0          - 1119.4     - 21117.3    - 47.7       
         = 3796 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


********************
* 路径 2
********************
时间余量 : 3822.2 ps
起点     : cm0_inst1/u_logic/n_4338/AQ       [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/vis_r6_o[14]/BX [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
========================================================================================================================================================================================
|                        节点                         |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                              连线                               | 扇出 |
========================================================================================================================================================================================
| CLOCK'clkPLL40                                      |   N/A   |      0 |   Tlat:0 |               |         | N/A                                                             |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                      | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                                                         | 800  |
| cm0_inst1/u_logic/n_4338/CLK                        | SLICEL  | 1119.4 |   1119.4 |      net      | R23C54L | clk_40M                                                         |      |
| --                                                  |   --    |     -- |       -- |      --       | --      | --                                                              | --   |
| cm0_inst1/u_logic/n_4338/AQ                         | SLICEL  |   30.5 |   1149.9 |     Tcko      |         | cm0_inst1/u_logic/R4gpw6[55]                                    | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/C1                     | SLICEL  | 1111.5 |   2261.4 |      net      | R23C48L | cm0_inst1/u_logic/R4gpw6[55]                                    |      |
| cm0_inst1/u_logic/Vbgpw6[26]/C                      | SLICEL  |   75.1 |   2336.5 |     Tilo      |         | cm0_inst1/u_logic/_i_15092_decomp                               | 2    |
| cm0_inst1/u_logic/Vbgpw6[26]/D4                     | SLICEL  |  209.9 |   2546.4 |      net      | R23C48L | cm0_inst1/u_logic/_i_15092_decomp                               |      |
| cm0_inst1/u_logic/Vbgpw6[26]/D                      | SLICEL  |   75.1 |   2621.5 |     Tilo      |         | cm0_inst1/u_logic/Vdgow6                                        | 6    |
| cm0_inst1/u_logic/Upsow6/C4                         | SLICEL  | 1279.6 |   3901.2 |      net      | R23C48M | cm0_inst1/u_logic/Vdgow6                                        |      |
| cm0_inst1/u_logic/Upsow6/C                          | SLICEL  |   75.1 |   3976.3 |     Tilo      |         | cm0_inst1/u_logic/_i_15071_decomp                               | 1    |
| cm0_inst1/u_logic/Upsow6/D4                         | SLICEL  |  209.9 |   4186.2 |      net      | R23C48M | cm0_inst1/u_logic/_i_15071_decomp                               |      |
| cm0_inst1/u_logic/Upsow6/D                          | SLICEL  |   75.1 |   4261.3 |     Tilo      |         | cm0_inst1/u_logic/n_4672                                        | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/B2                     | SLICEL  |  304.3 |   4565.5 |      net      | R23C48L | cm0_inst1/u_logic/n_4672                                        |      |
| cm0_inst1/u_logic/Vbgpw6[26]/B                      | SLICEL  |   75.1 |   4640.6 |     Tilo      |         | cm0_inst1/u_logic/Uxrow6                                        | 2    |
| cm0_inst1/u_logic/n_4685/D2                         | SLICEL  | 1268.3 |     5909 |      net      | R22C48M | cm0_inst1/u_logic/Uxrow6                                        |      |
| cm0_inst1/u_logic/n_4685/D                          | SLICEL  |   75.1 |   5984.1 |     Tilo      |         | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       | 1    |
| cm0_inst1/u_logic/n_4685/C5                         | SLICEL  |    205 |   6189.1 |      net      | R22C48M | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       |      |
| cm0_inst1/u_logic/n_4685/C                          | SLICEL  |   75.1 |   6264.2 |     Tilo      |         | cm0_inst1/u_logic/n_4666                                        | 7    |
| cm0_inst1/u_logic/n_4692/D3                         | SLICEL  |  508.1 |   6772.3 |      net      | R20C48M | cm0_inst1/u_logic/n_4666                                        |      |
| cm0_inst1/u_logic/n_4692/D                          | SLICEL  |   75.1 |   6847.4 |     Tilo      |         | cm0_inst1/u_logic/Mtrow6                                        | 3    |
| cm0_inst1/u_logic/Ylrow6/C2                         | SLICEL  |    544 |   7391.4 |      net      | R20C49L | cm0_inst1/u_logic/Mtrow6                                        |      |
| cm0_inst1/u_logic/Ylrow6/C                          | SLICEL  |   75.1 |   7466.5 |     Tilo      |         | cm0_inst1/u_logic/_i_14887_rkd_2                                | 1    |
| cm0_inst1/u_logic/Ylrow6/D4                         | SLICEL  |  209.9 |   7676.4 |      net      | R20C49L | cm0_inst1/u_logic/_i_14887_rkd_2                                |      |
| cm0_inst1/u_logic/Ylrow6/D                          | SLICEL  |   75.1 |   7751.5 |     Tilo      |         | cm0_inst1/u_logic/n_4611                                        | 7    |
| cm0_inst1/u_logic/Ylrow6/A4                         | SLICEL  |  312.6 |   8064.1 |      net      | R20C49L | cm0_inst1/u_logic/n_4611                                        |      |
| cm0_inst1/u_logic/Ylrow6/A                          | SLICEL  |   75.1 |   8139.2 |     Tilo      |         | cm0_inst1/u_logic/Ylrow6                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/D1                         | SLICEL  |  486.4 |   8625.7 |      net      | R20C50L | cm0_inst1/u_logic/Ylrow6                                        |      |
| cm0_inst1/u_logic/Hnrow6/D                          | SLICEL  |   75.1 |   8700.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14861_rkd_0                                | 3    |
| net_extracted_nHQX460/A1                            | SLICEL  |  486.7 |   9187.4 |      net      | R22C50L | cm0_inst1/u_logic/_i_14861_rkd_0                                |      |
| net_extracted_nHQX460/A                             | SLICEL  |   75.1 |   9262.5 |     Tilo      |         | net_extracted_nHQX460                                           | 4    |
| cm0_inst1/u_logic/n_4603/A5                         | SLICEL  |  755.4 |  10017.9 |      net      | R20C48L | net_extracted_nHQX460                                           |      |
| cm0_inst1/u_logic/n_4603/A                          | SLICEL  |   75.1 |    10093 |     Tilo      |         | cm0_inst1/u_logic/n_4603                                        | 3    |
| cm0_inst1/u_logic/V0fow6/D1                         | SLICEL  |  770.3 |  10863.3 |      net      | R22C49M | cm0_inst1/u_logic/n_4603                                        |      |
| cm0_inst1/u_logic/V0fow6/D                          | SLICEL  |   75.1 |  10938.4 |     Tilo      |         | _n_120630                                                       | 6    |
| cm0_inst1/u_logic/n_4598/A5                         | SLICEL  |  518.5 |  11456.9 |      net      | R20C50M | _n_120630                                                       |      |
| cm0_inst1/u_logic/n_4598/A                          | SLICEL  |   75.1 |    11532 |     Tilo      |         | cm0_inst1/u_logic/n_4598                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/C2                         | SLICEL  |    270 |    11802 |      net      | R20C50L | cm0_inst1/u_logic/n_4598                                        |      |
| cm0_inst1/u_logic/Hnrow6/C                          | SLICEL  |   75.1 |  11877.1 |     Tilo      |         | cm0_inst1/u_logic/Mfrow6                                        | 2    |
| cm0_inst1/u_logic/n_4589/B2                         | SLICEL  |  509.9 |    12387 |      net      | R21C50M | cm0_inst1/u_logic/Mfrow6                                        |      |
| cm0_inst1/u_logic/n_4589/B                          | SLICEL  |   75.1 |  12462.1 |     Tilo      |         | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         | 1    |
| cm0_inst1/u_logic/n_4589/A4                         | SLICEL  |  209.9 |    12672 |      net      | R21C50M | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         |      |
| cm0_inst1/u_logic/n_4589/A                          | SLICEL  |   75.1 |  12747.1 |     Tilo      |         | cm0_inst1/u_logic/n_4589                                        | 6    |
| cm0_inst1/u_logic/n_4589/D1                         | SLICEL  |  312.5 |  13059.7 |      net      | R21C50M | cm0_inst1/u_logic/n_4589                                        |      |
| cm0_inst1/u_logic/n_4589/D                          | SLICEL  |   75.1 |  13134.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14801_decomp                               | 1    |
| cm0_inst1/u_logic/B3gpw6[1]/D3                      | SLICEL  |  225.8 |  13360.6 |      net      | R21C50L | cm0_inst1/u_logic/_i_14801_decomp                               |      |
| cm0_inst1/u_logic/B3gpw6[1]/D                       | SLICEL  |   75.1 |  13435.7 |     Tilo      |         | cm0_inst1/u_logic/n_4582                                        | 3    |
| cm0_inst1/u_logic/vis_primask_o/C1                  | SLICEL  |  757.8 |  14193.5 |      net      | R21C56M | cm0_inst1/u_logic/n_4582                                        |      |
| cm0_inst1/u_logic/vis_primask_o/C                   | SLICEL  |   75.1 |  14268.6 |     Tilo      |         | cm0_inst1/u_logic/U6piu6                                        | 5    |
| cm0_inst1/u_logic/n_4436/B6                         | SLICEL  |  488.5 |  14757.1 |      net      | R19C56L | cm0_inst1/u_logic/U6piu6                                        |      |
| cm0_inst1/u_logic/n_4436/B                          | SLICEL  |   75.1 |  14832.2 |     Tilo      |         | cm0_inst1/u_logic/_i_13894_decomp                               | 2    |
| _i_148_decomp_rkd_5/C3                              | SLICEL  |  260.1 |  15092.3 |      net      | R19C56M | cm0_inst1/u_logic/_i_13894_decomp                               |      |
| _i_148_decomp_rkd_5/C                               | SLICEL  |   75.1 |  15167.4 |     Tilo      |         | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 | 1    |
| cm0_inst1/u_logic/_i_13445_decomp/C2                | SLICEL  | 1151.3 |  16318.7 |      net      | R19C62L | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 |      |
| cm0_inst1/u_logic/_i_13445_decomp/C                 | SLICEL  |   75.1 |  16393.8 |     Tilo      |         | cm0_inst1/u_logic/H78ow6                                        | 6    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B6 | SLICEL  |  516.4 |  16910.2 |      net      | R21C62L | cm0_inst1/u_logic/H78ow6                                        |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B  | SLICEL  |   75.1 |  16985.3 |     Tilo      |         | cm0_inst1/u_logic/_i_13860_decomp                               | 1    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D6 | SLICEL  |  176.4 |  17161.7 |      net      | R21C62L | cm0_inst1/u_logic/_i_13860_decomp                               |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D  | SLICEL  |   75.1 |  17236.8 |     Tilo      |         | cm0_inst1/u_logic/n_4254                                        | 4    |
| cm0_inst1/u_logic/_i_13526_decomp/B1                | SLICEL  |  518.1 |  17754.9 |      net      | R21C63L | cm0_inst1/u_logic/n_4254                                        |      |
| cm0_inst1/u_logic/_i_13526_decomp/B                 | SLICEL  |   75.1 |    17830 |     Tilo      |         | net_extracted_nHQX444                                           | 1    |
| cm0_inst1/u_logic/_i_13526_decomp/C6                | SLICEL  |  176.4 |  18006.4 |      net      | R21C63L | net_extracted_nHQX444                                           |      |
| cm0_inst1/u_logic/_i_13526_decomp/C                 | SLICEL  |   75.1 |  18081.5 |     Tilo      |         | cm0_inst1/u_logic/Ytcow6                                        | 9    |
| cm0_inst1/u_logic/vis_r11_o[20]/D4                  | SLICEL  |  789.3 |  18870.9 |      net      | R20C69L | cm0_inst1/u_logic/Ytcow6                                        |      |
| cm0_inst1/u_logic/vis_r11_o[20]/D                   | SLICEL  |   75.1 |    18946 |     Tilo      |         | cm0_inst1/u_logic/n_4220                                        | 8    |
| cm0_inst1/u_logic/_i_11798_andor_decomp_2/D3        | SLICEL  |  552.5 |  19498.4 |      net      | R20C67M | cm0_inst1/u_logic/n_4220                                        |      |
| cm0_inst1/u_logic/_i_11798_andor_decomp_2/D         | SLICEL  |   75.1 |  19573.5 |     Tilo      |         | net_extracted_nHQX188                                           | 2    |
| cm0_inst1/u_logic/vis_r0_o[16]/A2                   | SLICEL  | 1203.4 |  20776.9 |      net      | R18C73M | net_extracted_nHQX188                                           |      |
| cm0_inst1/u_logic/vis_r0_o[16]/A                    | SLICEL  |   75.1 |    20852 |     Tilo      |         | cm0_inst1/u_logic/n_1676                                        | 13   |
| cm0_inst1/u_logic/vis_r6_o[14]/BX                   | SLICEL  | 1358.5 |  22210.5 |      net      | R13C77L | cm0_inst1/u_logic/n_1676                                        |      |
========================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 21091.1    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 2403.2 
        总的连线延迟 = 18657.4 
        逻辑级数     = 32 

[数据捕获路径]
===================================================================================================================
|                节点                |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
===================================================================================================================
| CLOCK'clkPLL40                     |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3     | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/u_logic/vis_r6_o[14]/CLK | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R13C77L | clk_40M |      |
===================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tdick)
         = 26080.4    + 0          - 0          - 1119.4     - 21091.1    - 47.7       
         = 3822.2 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


********************
* 路径 3
********************
时间余量 : 3828.9 ps
起点     : cm0_inst1/u_logic/n_4338/AQ [激发时钟: clkPLL40, 上升沿1]
终点     : _n_129920/AX                [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
========================================================================================================================================================================================
|                        节点                         |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                              连线                               | 扇出 |
========================================================================================================================================================================================
| CLOCK'clkPLL40                                      |   N/A   |      0 |   Tlat:0 |               |         | N/A                                                             |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                      | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                                                         | 800  |
| cm0_inst1/u_logic/n_4338/CLK                        | SLICEL  | 1119.4 |   1119.4 |      net      | R23C54L | clk_40M                                                         |      |
| --                                                  |   --    |     -- |       -- |      --       | --      | --                                                              | --   |
| cm0_inst1/u_logic/n_4338/AQ                         | SLICEL  |   30.5 |   1149.9 |     Tcko      |         | cm0_inst1/u_logic/R4gpw6[55]                                    | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/C1                     | SLICEL  | 1111.5 |   2261.4 |      net      | R23C48L | cm0_inst1/u_logic/R4gpw6[55]                                    |      |
| cm0_inst1/u_logic/Vbgpw6[26]/C                      | SLICEL  |   75.1 |   2336.5 |     Tilo      |         | cm0_inst1/u_logic/_i_15092_decomp                               | 2    |
| cm0_inst1/u_logic/Vbgpw6[26]/D4                     | SLICEL  |  209.9 |   2546.4 |      net      | R23C48L | cm0_inst1/u_logic/_i_15092_decomp                               |      |
| cm0_inst1/u_logic/Vbgpw6[26]/D                      | SLICEL  |   75.1 |   2621.5 |     Tilo      |         | cm0_inst1/u_logic/Vdgow6                                        | 6    |
| cm0_inst1/u_logic/Upsow6/C4                         | SLICEL  | 1279.6 |   3901.2 |      net      | R23C48M | cm0_inst1/u_logic/Vdgow6                                        |      |
| cm0_inst1/u_logic/Upsow6/C                          | SLICEL  |   75.1 |   3976.3 |     Tilo      |         | cm0_inst1/u_logic/_i_15071_decomp                               | 1    |
| cm0_inst1/u_logic/Upsow6/D4                         | SLICEL  |  209.9 |   4186.2 |      net      | R23C48M | cm0_inst1/u_logic/_i_15071_decomp                               |      |
| cm0_inst1/u_logic/Upsow6/D                          | SLICEL  |   75.1 |   4261.3 |     Tilo      |         | cm0_inst1/u_logic/n_4672                                        | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/B2                     | SLICEL  |  304.3 |   4565.5 |      net      | R23C48L | cm0_inst1/u_logic/n_4672                                        |      |
| cm0_inst1/u_logic/Vbgpw6[26]/B                      | SLICEL  |   75.1 |   4640.6 |     Tilo      |         | cm0_inst1/u_logic/Uxrow6                                        | 2    |
| cm0_inst1/u_logic/n_4685/D2                         | SLICEL  | 1268.3 |     5909 |      net      | R22C48M | cm0_inst1/u_logic/Uxrow6                                        |      |
| cm0_inst1/u_logic/n_4685/D                          | SLICEL  |   75.1 |   5984.1 |     Tilo      |         | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       | 1    |
| cm0_inst1/u_logic/n_4685/C5                         | SLICEL  |    205 |   6189.1 |      net      | R22C48M | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       |      |
| cm0_inst1/u_logic/n_4685/C                          | SLICEL  |   75.1 |   6264.2 |     Tilo      |         | cm0_inst1/u_logic/n_4666                                        | 7    |
| cm0_inst1/u_logic/n_4692/D3                         | SLICEL  |  508.1 |   6772.3 |      net      | R20C48M | cm0_inst1/u_logic/n_4666                                        |      |
| cm0_inst1/u_logic/n_4692/D                          | SLICEL  |   75.1 |   6847.4 |     Tilo      |         | cm0_inst1/u_logic/Mtrow6                                        | 3    |
| cm0_inst1/u_logic/Ylrow6/C2                         | SLICEL  |    544 |   7391.4 |      net      | R20C49L | cm0_inst1/u_logic/Mtrow6                                        |      |
| cm0_inst1/u_logic/Ylrow6/C                          | SLICEL  |   75.1 |   7466.5 |     Tilo      |         | cm0_inst1/u_logic/_i_14887_rkd_2                                | 1    |
| cm0_inst1/u_logic/Ylrow6/D4                         | SLICEL  |  209.9 |   7676.4 |      net      | R20C49L | cm0_inst1/u_logic/_i_14887_rkd_2                                |      |
| cm0_inst1/u_logic/Ylrow6/D                          | SLICEL  |   75.1 |   7751.5 |     Tilo      |         | cm0_inst1/u_logic/n_4611                                        | 7    |
| cm0_inst1/u_logic/Ylrow6/A4                         | SLICEL  |  312.6 |   8064.1 |      net      | R20C49L | cm0_inst1/u_logic/n_4611                                        |      |
| cm0_inst1/u_logic/Ylrow6/A                          | SLICEL  |   75.1 |   8139.2 |     Tilo      |         | cm0_inst1/u_logic/Ylrow6                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/D1                         | SLICEL  |  486.4 |   8625.7 |      net      | R20C50L | cm0_inst1/u_logic/Ylrow6                                        |      |
| cm0_inst1/u_logic/Hnrow6/D                          | SLICEL  |   75.1 |   8700.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14861_rkd_0                                | 3    |
| net_extracted_nHQX460/A1                            | SLICEL  |  486.7 |   9187.4 |      net      | R22C50L | cm0_inst1/u_logic/_i_14861_rkd_0                                |      |
| net_extracted_nHQX460/A                             | SLICEL  |   75.1 |   9262.5 |     Tilo      |         | net_extracted_nHQX460                                           | 4    |
| cm0_inst1/u_logic/n_4603/A5                         | SLICEL  |  755.4 |  10017.9 |      net      | R20C48L | net_extracted_nHQX460                                           |      |
| cm0_inst1/u_logic/n_4603/A                          | SLICEL  |   75.1 |    10093 |     Tilo      |         | cm0_inst1/u_logic/n_4603                                        | 3    |
| cm0_inst1/u_logic/V0fow6/D1                         | SLICEL  |  770.3 |  10863.3 |      net      | R22C49M | cm0_inst1/u_logic/n_4603                                        |      |
| cm0_inst1/u_logic/V0fow6/D                          | SLICEL  |   75.1 |  10938.4 |     Tilo      |         | _n_120630                                                       | 6    |
| cm0_inst1/u_logic/n_4598/A5                         | SLICEL  |  518.5 |  11456.9 |      net      | R20C50M | _n_120630                                                       |      |
| cm0_inst1/u_logic/n_4598/A                          | SLICEL  |   75.1 |    11532 |     Tilo      |         | cm0_inst1/u_logic/n_4598                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/C2                         | SLICEL  |    270 |    11802 |      net      | R20C50L | cm0_inst1/u_logic/n_4598                                        |      |
| cm0_inst1/u_logic/Hnrow6/C                          | SLICEL  |   75.1 |  11877.1 |     Tilo      |         | cm0_inst1/u_logic/Mfrow6                                        | 2    |
| cm0_inst1/u_logic/n_4589/B2                         | SLICEL  |  509.9 |    12387 |      net      | R21C50M | cm0_inst1/u_logic/Mfrow6                                        |      |
| cm0_inst1/u_logic/n_4589/B                          | SLICEL  |   75.1 |  12462.1 |     Tilo      |         | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         | 1    |
| cm0_inst1/u_logic/n_4589/A4                         | SLICEL  |  209.9 |    12672 |      net      | R21C50M | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         |      |
| cm0_inst1/u_logic/n_4589/A                          | SLICEL  |   75.1 |  12747.1 |     Tilo      |         | cm0_inst1/u_logic/n_4589                                        | 6    |
| cm0_inst1/u_logic/n_4589/D1                         | SLICEL  |  312.5 |  13059.7 |      net      | R21C50M | cm0_inst1/u_logic/n_4589                                        |      |
| cm0_inst1/u_logic/n_4589/D                          | SLICEL  |   75.1 |  13134.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14801_decomp                               | 1    |
| cm0_inst1/u_logic/B3gpw6[1]/D3                      | SLICEL  |  225.8 |  13360.6 |      net      | R21C50L | cm0_inst1/u_logic/_i_14801_decomp                               |      |
| cm0_inst1/u_logic/B3gpw6[1]/D                       | SLICEL  |   75.1 |  13435.7 |     Tilo      |         | cm0_inst1/u_logic/n_4582                                        | 3    |
| cm0_inst1/u_logic/vis_primask_o/C1                  | SLICEL  |  757.8 |  14193.5 |      net      | R21C56M | cm0_inst1/u_logic/n_4582                                        |      |
| cm0_inst1/u_logic/vis_primask_o/C                   | SLICEL  |   75.1 |  14268.6 |     Tilo      |         | cm0_inst1/u_logic/U6piu6                                        | 5    |
| cm0_inst1/u_logic/n_4436/B6                         | SLICEL  |  488.5 |  14757.1 |      net      | R19C56L | cm0_inst1/u_logic/U6piu6                                        |      |
| cm0_inst1/u_logic/n_4436/B                          | SLICEL  |   75.1 |  14832.2 |     Tilo      |         | cm0_inst1/u_logic/_i_13894_decomp                               | 2    |
| _i_148_decomp_rkd_5/C3                              | SLICEL  |  260.1 |  15092.3 |      net      | R19C56M | cm0_inst1/u_logic/_i_13894_decomp                               |      |
| _i_148_decomp_rkd_5/C                               | SLICEL  |   75.1 |  15167.4 |     Tilo      |         | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 | 1    |
| cm0_inst1/u_logic/_i_13445_decomp/C2                | SLICEL  | 1151.3 |  16318.7 |      net      | R19C62L | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 |      |
| cm0_inst1/u_logic/_i_13445_decomp/C                 | SLICEL  |   75.1 |  16393.8 |     Tilo      |         | cm0_inst1/u_logic/H78ow6                                        | 6    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B6 | SLICEL  |  516.4 |  16910.2 |      net      | R21C62L | cm0_inst1/u_logic/H78ow6                                        |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B  | SLICEL  |   75.1 |  16985.3 |     Tilo      |         | cm0_inst1/u_logic/_i_13860_decomp                               | 1    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D6 | SLICEL  |  176.4 |  17161.7 |      net      | R21C62L | cm0_inst1/u_logic/_i_13860_decomp                               |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D  | SLICEL  |   75.1 |  17236.8 |     Tilo      |         | cm0_inst1/u_logic/n_4254                                        | 4    |
| cm0_inst1/u_logic/_i_13526_decomp/B1                | SLICEL  |  518.1 |  17754.9 |      net      | R21C63L | cm0_inst1/u_logic/n_4254                                        |      |
| cm0_inst1/u_logic/_i_13526_decomp/B                 | SLICEL  |   75.1 |    17830 |     Tilo      |         | net_extracted_nHQX444                                           | 1    |
| cm0_inst1/u_logic/_i_13526_decomp/C6                | SLICEL  |  176.4 |  18006.4 |      net      | R21C63L | net_extracted_nHQX444                                           |      |
| cm0_inst1/u_logic/_i_13526_decomp/C                 | SLICEL  |   75.1 |  18081.5 |     Tilo      |         | cm0_inst1/u_logic/Ytcow6                                        | 9    |
| cm0_inst1/u_logic/vis_r11_o[20]/D4                  | SLICEL  |  789.3 |  18870.9 |      net      | R20C69L | cm0_inst1/u_logic/Ytcow6                                        |      |
| cm0_inst1/u_logic/vis_r11_o[20]/D                   | SLICEL  |   75.1 |    18946 |     Tilo      |         | cm0_inst1/u_logic/n_4220                                        | 8    |
| cm0_inst1/u_logic/_i_11798_andor_decomp_2/D3        | SLICEL  |  552.5 |  19498.4 |      net      | R20C67M | cm0_inst1/u_logic/n_4220                                        |      |
| cm0_inst1/u_logic/_i_11798_andor_decomp_2/D         | SLICEL  |   75.1 |  19573.5 |     Tilo      |         | net_extracted_nHQX188                                           | 2    |
| cm0_inst1/u_logic/vis_r0_o[16]/A2                   | SLICEL  | 1203.4 |  20776.9 |      net      | R18C73M | net_extracted_nHQX188                                           |      |
| cm0_inst1/u_logic/vis_r0_o[16]/A                    | SLICEL  |   75.1 |    20852 |     Tilo      |         | cm0_inst1/u_logic/n_1676                                        | 13   |
| _n_129920/AX                                        | SLICEL  | 1351.9 |  22203.8 |      net      | R14C71M | cm0_inst1/u_logic/n_1676                                        |      |
========================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 21084.4    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 2403.2 
        总的连线延迟 = 18650.7 
        逻辑级数     = 32 

[数据捕获路径]
===============================================================================================================
|              节点              |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
===============================================================================================================
| CLOCK'clkPLL40                 |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3 | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 800  |
| _n_129920/CLK                  | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R14C71M | clk_40M |      |
===============================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tdick)
         = 26080.4    + 0          - 0          - 1119.4     - 21084.4    - 47.7       
         = 3828.9 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


********************
* 路径 4
********************
时间余量 : 3831.5 ps
起点     : cm0_inst1/u_logic/n_4338/AQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/n_195/BX  [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
========================================================================================================================================================================================
|                        节点                         |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                              连线                               | 扇出 |
========================================================================================================================================================================================
| CLOCK'clkPLL40                                      |   N/A   |      0 |   Tlat:0 |               |         | N/A                                                             |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                      | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                                                         | 800  |
| cm0_inst1/u_logic/n_4338/CLK                        | SLICEL  | 1119.4 |   1119.4 |      net      | R23C54L | clk_40M                                                         |      |
| --                                                  |   --    |     -- |       -- |      --       | --      | --                                                              | --   |
| cm0_inst1/u_logic/n_4338/AQ                         | SLICEL  |   30.5 |   1149.9 |     Tcko      |         | cm0_inst1/u_logic/R4gpw6[55]                                    | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/C1                     | SLICEL  | 1111.5 |   2261.4 |      net      | R23C48L | cm0_inst1/u_logic/R4gpw6[55]                                    |      |
| cm0_inst1/u_logic/Vbgpw6[26]/C                      | SLICEL  |   75.1 |   2336.5 |     Tilo      |         | cm0_inst1/u_logic/_i_15092_decomp                               | 2    |
| cm0_inst1/u_logic/Vbgpw6[26]/D4                     | SLICEL  |  209.9 |   2546.4 |      net      | R23C48L | cm0_inst1/u_logic/_i_15092_decomp                               |      |
| cm0_inst1/u_logic/Vbgpw6[26]/D                      | SLICEL  |   75.1 |   2621.5 |     Tilo      |         | cm0_inst1/u_logic/Vdgow6                                        | 6    |
| cm0_inst1/u_logic/Upsow6/C4                         | SLICEL  | 1279.6 |   3901.2 |      net      | R23C48M | cm0_inst1/u_logic/Vdgow6                                        |      |
| cm0_inst1/u_logic/Upsow6/C                          | SLICEL  |   75.1 |   3976.3 |     Tilo      |         | cm0_inst1/u_logic/_i_15071_decomp                               | 1    |
| cm0_inst1/u_logic/Upsow6/D4                         | SLICEL  |  209.9 |   4186.2 |      net      | R23C48M | cm0_inst1/u_logic/_i_15071_decomp                               |      |
| cm0_inst1/u_logic/Upsow6/D                          | SLICEL  |   75.1 |   4261.3 |     Tilo      |         | cm0_inst1/u_logic/n_4672                                        | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/B2                     | SLICEL  |  304.3 |   4565.5 |      net      | R23C48L | cm0_inst1/u_logic/n_4672                                        |      |
| cm0_inst1/u_logic/Vbgpw6[26]/B                      | SLICEL  |   75.1 |   4640.6 |     Tilo      |         | cm0_inst1/u_logic/Uxrow6                                        | 2    |
| cm0_inst1/u_logic/n_4685/D2                         | SLICEL  | 1268.3 |     5909 |      net      | R22C48M | cm0_inst1/u_logic/Uxrow6                                        |      |
| cm0_inst1/u_logic/n_4685/D                          | SLICEL  |   75.1 |   5984.1 |     Tilo      |         | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       | 1    |
| cm0_inst1/u_logic/n_4685/C5                         | SLICEL  |    205 |   6189.1 |      net      | R22C48M | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       |      |
| cm0_inst1/u_logic/n_4685/C                          | SLICEL  |   75.1 |   6264.2 |     Tilo      |         | cm0_inst1/u_logic/n_4666                                        | 7    |
| cm0_inst1/u_logic/n_4692/D3                         | SLICEL  |  508.1 |   6772.3 |      net      | R20C48M | cm0_inst1/u_logic/n_4666                                        |      |
| cm0_inst1/u_logic/n_4692/D                          | SLICEL  |   75.1 |   6847.4 |     Tilo      |         | cm0_inst1/u_logic/Mtrow6                                        | 3    |
| cm0_inst1/u_logic/Ylrow6/C2                         | SLICEL  |    544 |   7391.4 |      net      | R20C49L | cm0_inst1/u_logic/Mtrow6                                        |      |
| cm0_inst1/u_logic/Ylrow6/C                          | SLICEL  |   75.1 |   7466.5 |     Tilo      |         | cm0_inst1/u_logic/_i_14887_rkd_2                                | 1    |
| cm0_inst1/u_logic/Ylrow6/D4                         | SLICEL  |  209.9 |   7676.4 |      net      | R20C49L | cm0_inst1/u_logic/_i_14887_rkd_2                                |      |
| cm0_inst1/u_logic/Ylrow6/D                          | SLICEL  |   75.1 |   7751.5 |     Tilo      |         | cm0_inst1/u_logic/n_4611                                        | 7    |
| cm0_inst1/u_logic/Ylrow6/A4                         | SLICEL  |  312.6 |   8064.1 |      net      | R20C49L | cm0_inst1/u_logic/n_4611                                        |      |
| cm0_inst1/u_logic/Ylrow6/A                          | SLICEL  |   75.1 |   8139.2 |     Tilo      |         | cm0_inst1/u_logic/Ylrow6                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/D1                         | SLICEL  |  486.4 |   8625.7 |      net      | R20C50L | cm0_inst1/u_logic/Ylrow6                                        |      |
| cm0_inst1/u_logic/Hnrow6/D                          | SLICEL  |   75.1 |   8700.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14861_rkd_0                                | 3    |
| net_extracted_nHQX460/A1                            | SLICEL  |  486.7 |   9187.4 |      net      | R22C50L | cm0_inst1/u_logic/_i_14861_rkd_0                                |      |
| net_extracted_nHQX460/A                             | SLICEL  |   75.1 |   9262.5 |     Tilo      |         | net_extracted_nHQX460                                           | 4    |
| cm0_inst1/u_logic/n_4603/A5                         | SLICEL  |  755.4 |  10017.9 |      net      | R20C48L | net_extracted_nHQX460                                           |      |
| cm0_inst1/u_logic/n_4603/A                          | SLICEL  |   75.1 |    10093 |     Tilo      |         | cm0_inst1/u_logic/n_4603                                        | 3    |
| cm0_inst1/u_logic/V0fow6/D1                         | SLICEL  |  770.3 |  10863.3 |      net      | R22C49M | cm0_inst1/u_logic/n_4603                                        |      |
| cm0_inst1/u_logic/V0fow6/D                          | SLICEL  |   75.1 |  10938.4 |     Tilo      |         | _n_120630                                                       | 6    |
| cm0_inst1/u_logic/n_4598/A5                         | SLICEL  |  518.5 |  11456.9 |      net      | R20C50M | _n_120630                                                       |      |
| cm0_inst1/u_logic/n_4598/A                          | SLICEL  |   75.1 |    11532 |     Tilo      |         | cm0_inst1/u_logic/n_4598                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/C2                         | SLICEL  |    270 |    11802 |      net      | R20C50L | cm0_inst1/u_logic/n_4598                                        |      |
| cm0_inst1/u_logic/Hnrow6/C                          | SLICEL  |   75.1 |  11877.1 |     Tilo      |         | cm0_inst1/u_logic/Mfrow6                                        | 2    |
| cm0_inst1/u_logic/n_4589/B2                         | SLICEL  |  509.9 |    12387 |      net      | R21C50M | cm0_inst1/u_logic/Mfrow6                                        |      |
| cm0_inst1/u_logic/n_4589/B                          | SLICEL  |   75.1 |  12462.1 |     Tilo      |         | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         | 1    |
| cm0_inst1/u_logic/n_4589/A4                         | SLICEL  |  209.9 |    12672 |      net      | R21C50M | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         |      |
| cm0_inst1/u_logic/n_4589/A                          | SLICEL  |   75.1 |  12747.1 |     Tilo      |         | cm0_inst1/u_logic/n_4589                                        | 6    |
| cm0_inst1/u_logic/n_4589/D1                         | SLICEL  |  312.5 |  13059.7 |      net      | R21C50M | cm0_inst1/u_logic/n_4589                                        |      |
| cm0_inst1/u_logic/n_4589/D                          | SLICEL  |   75.1 |  13134.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14801_decomp                               | 1    |
| cm0_inst1/u_logic/B3gpw6[1]/D3                      | SLICEL  |  225.8 |  13360.6 |      net      | R21C50L | cm0_inst1/u_logic/_i_14801_decomp                               |      |
| cm0_inst1/u_logic/B3gpw6[1]/D                       | SLICEL  |   75.1 |  13435.7 |     Tilo      |         | cm0_inst1/u_logic/n_4582                                        | 3    |
| cm0_inst1/u_logic/vis_primask_o/C1                  | SLICEL  |  757.8 |  14193.5 |      net      | R21C56M | cm0_inst1/u_logic/n_4582                                        |      |
| cm0_inst1/u_logic/vis_primask_o/C                   | SLICEL  |   75.1 |  14268.6 |     Tilo      |         | cm0_inst1/u_logic/U6piu6                                        | 5    |
| cm0_inst1/u_logic/n_4436/B6                         | SLICEL  |  488.5 |  14757.1 |      net      | R19C56L | cm0_inst1/u_logic/U6piu6                                        |      |
| cm0_inst1/u_logic/n_4436/B                          | SLICEL  |   75.1 |  14832.2 |     Tilo      |         | cm0_inst1/u_logic/_i_13894_decomp                               | 2    |
| _i_148_decomp_rkd_5/C3                              | SLICEL  |  260.1 |  15092.3 |      net      | R19C56M | cm0_inst1/u_logic/_i_13894_decomp                               |      |
| _i_148_decomp_rkd_5/C                               | SLICEL  |   75.1 |  15167.4 |     Tilo      |         | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 | 1    |
| cm0_inst1/u_logic/_i_13445_decomp/C2                | SLICEL  | 1151.3 |  16318.7 |      net      | R19C62L | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 |      |
| cm0_inst1/u_logic/_i_13445_decomp/C                 | SLICEL  |   75.1 |  16393.8 |     Tilo      |         | cm0_inst1/u_logic/H78ow6                                        | 6    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B6 | SLICEL  |  516.4 |  16910.2 |      net      | R21C62L | cm0_inst1/u_logic/H78ow6                                        |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B  | SLICEL  |   75.1 |  16985.3 |     Tilo      |         | cm0_inst1/u_logic/_i_13860_decomp                               | 1    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D6 | SLICEL  |  176.4 |  17161.7 |      net      | R21C62L | cm0_inst1/u_logic/_i_13860_decomp                               |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D  | SLICEL  |   75.1 |  17236.8 |     Tilo      |         | cm0_inst1/u_logic/n_4254                                        | 4    |
| cm0_inst1/u_logic/_i_13526_decomp/B1                | SLICEL  |  518.1 |  17754.9 |      net      | R21C63L | cm0_inst1/u_logic/n_4254                                        |      |
| cm0_inst1/u_logic/_i_13526_decomp/B                 | SLICEL  |   75.1 |    17830 |     Tilo      |         | net_extracted_nHQX444                                           | 1    |
| cm0_inst1/u_logic/_i_13526_decomp/C6                | SLICEL  |  176.4 |  18006.4 |      net      | R21C63L | net_extracted_nHQX444                                           |      |
| cm0_inst1/u_logic/_i_13526_decomp/C                 | SLICEL  |   75.1 |  18081.5 |     Tilo      |         | cm0_inst1/u_logic/Ytcow6                                        | 9    |
| cm0_inst1/u_logic/vis_r11_o[20]/D4                  | SLICEL  |  789.3 |  18870.9 |      net      | R20C69L | cm0_inst1/u_logic/Ytcow6                                        |      |
| cm0_inst1/u_logic/vis_r11_o[20]/D                   | SLICEL  |   75.1 |    18946 |     Tilo      |         | cm0_inst1/u_logic/n_4220                                        | 8    |
| cm0_inst1/u_logic/_i_11798_andor_decomp_2/D3        | SLICEL  |  552.5 |  19498.4 |      net      | R20C67M | cm0_inst1/u_logic/n_4220                                        |      |
| cm0_inst1/u_logic/_i_11798_andor_decomp_2/D         | SLICEL  |   75.1 |  19573.5 |     Tilo      |         | net_extracted_nHQX188                                           | 2    |
| cm0_inst1/u_logic/vis_r0_o[16]/A2                   | SLICEL  | 1203.4 |  20776.9 |      net      | R18C73M | net_extracted_nHQX188                                           |      |
| cm0_inst1/u_logic/vis_r0_o[16]/A                    | SLICEL  |   75.1 |    20852 |     Tilo      |         | cm0_inst1/u_logic/n_1676                                        | 13   |
| cm0_inst1/u_logic/n_195/BX                          | SLICEL  | 1349.2 |  22201.2 |      net      | R15C75L | cm0_inst1/u_logic/n_1676                                        |      |
========================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 21081.8    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 2403.2 
        总的连线延迟 = 18648.1 
        逻辑级数     = 32 

[数据捕获路径]
===============================================================================================================
|              节点              |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
===============================================================================================================
| CLOCK'clkPLL40                 |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3 | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/u_logic/n_195/CLK    | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R15C75L | clk_40M |      |
===============================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tdick)
         = 26080.4    + 0          - 0          - 1119.4     - 21081.8    - 47.7       
         = 3831.5 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


********************
* 路径 5
********************
时间余量 : 3848 ps
起点     : cm0_inst1/u_logic/n_4338/AQ              [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/_i_18656/_i_0_rkd_1/AX [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
========================================================================================================================================================================================
|                        节点                         |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                              连线                               | 扇出 |
========================================================================================================================================================================================
| CLOCK'clkPLL40                                      |   N/A   |      0 |   Tlat:0 |               |         | N/A                                                             |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                      | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                                                         | 800  |
| cm0_inst1/u_logic/n_4338/CLK                        | SLICEL  | 1119.4 |   1119.4 |      net      | R23C54L | clk_40M                                                         |      |
| --                                                  |   --    |     -- |       -- |      --       | --      | --                                                              | --   |
| cm0_inst1/u_logic/n_4338/AQ                         | SLICEL  |   30.5 |   1149.9 |     Tcko      |         | cm0_inst1/u_logic/R4gpw6[55]                                    | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/C1                     | SLICEL  | 1111.5 |   2261.4 |      net      | R23C48L | cm0_inst1/u_logic/R4gpw6[55]                                    |      |
| cm0_inst1/u_logic/Vbgpw6[26]/C                      | SLICEL  |   75.1 |   2336.5 |     Tilo      |         | cm0_inst1/u_logic/_i_15092_decomp                               | 2    |
| cm0_inst1/u_logic/Vbgpw6[26]/D4                     | SLICEL  |  209.9 |   2546.4 |      net      | R23C48L | cm0_inst1/u_logic/_i_15092_decomp                               |      |
| cm0_inst1/u_logic/Vbgpw6[26]/D                      | SLICEL  |   75.1 |   2621.5 |     Tilo      |         | cm0_inst1/u_logic/Vdgow6                                        | 6    |
| cm0_inst1/u_logic/Upsow6/C4                         | SLICEL  | 1279.6 |   3901.2 |      net      | R23C48M | cm0_inst1/u_logic/Vdgow6                                        |      |
| cm0_inst1/u_logic/Upsow6/C                          | SLICEL  |   75.1 |   3976.3 |     Tilo      |         | cm0_inst1/u_logic/_i_15071_decomp                               | 1    |
| cm0_inst1/u_logic/Upsow6/D4                         | SLICEL  |  209.9 |   4186.2 |      net      | R23C48M | cm0_inst1/u_logic/_i_15071_decomp                               |      |
| cm0_inst1/u_logic/Upsow6/D                          | SLICEL  |   75.1 |   4261.3 |     Tilo      |         | cm0_inst1/u_logic/n_4672                                        | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/B2                     | SLICEL  |  304.3 |   4565.5 |      net      | R23C48L | cm0_inst1/u_logic/n_4672                                        |      |
| cm0_inst1/u_logic/Vbgpw6[26]/B                      | SLICEL  |   75.1 |   4640.6 |     Tilo      |         | cm0_inst1/u_logic/Uxrow6                                        | 2    |
| cm0_inst1/u_logic/n_4685/D2                         | SLICEL  | 1268.3 |     5909 |      net      | R22C48M | cm0_inst1/u_logic/Uxrow6                                        |      |
| cm0_inst1/u_logic/n_4685/D                          | SLICEL  |   75.1 |   5984.1 |     Tilo      |         | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       | 1    |
| cm0_inst1/u_logic/n_4685/C5                         | SLICEL  |    205 |   6189.1 |      net      | R22C48M | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       |      |
| cm0_inst1/u_logic/n_4685/C                          | SLICEL  |   75.1 |   6264.2 |     Tilo      |         | cm0_inst1/u_logic/n_4666                                        | 7    |
| cm0_inst1/u_logic/n_4692/D3                         | SLICEL  |  508.1 |   6772.3 |      net      | R20C48M | cm0_inst1/u_logic/n_4666                                        |      |
| cm0_inst1/u_logic/n_4692/D                          | SLICEL  |   75.1 |   6847.4 |     Tilo      |         | cm0_inst1/u_logic/Mtrow6                                        | 3    |
| cm0_inst1/u_logic/Ylrow6/C2                         | SLICEL  |    544 |   7391.4 |      net      | R20C49L | cm0_inst1/u_logic/Mtrow6                                        |      |
| cm0_inst1/u_logic/Ylrow6/C                          | SLICEL  |   75.1 |   7466.5 |     Tilo      |         | cm0_inst1/u_logic/_i_14887_rkd_2                                | 1    |
| cm0_inst1/u_logic/Ylrow6/D4                         | SLICEL  |  209.9 |   7676.4 |      net      | R20C49L | cm0_inst1/u_logic/_i_14887_rkd_2                                |      |
| cm0_inst1/u_logic/Ylrow6/D                          | SLICEL  |   75.1 |   7751.5 |     Tilo      |         | cm0_inst1/u_logic/n_4611                                        | 7    |
| cm0_inst1/u_logic/Ylrow6/A4                         | SLICEL  |  312.6 |   8064.1 |      net      | R20C49L | cm0_inst1/u_logic/n_4611                                        |      |
| cm0_inst1/u_logic/Ylrow6/A                          | SLICEL  |   75.1 |   8139.2 |     Tilo      |         | cm0_inst1/u_logic/Ylrow6                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/D1                         | SLICEL  |  486.4 |   8625.7 |      net      | R20C50L | cm0_inst1/u_logic/Ylrow6                                        |      |
| cm0_inst1/u_logic/Hnrow6/D                          | SLICEL  |   75.1 |   8700.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14861_rkd_0                                | 3    |
| net_extracted_nHQX460/A1                            | SLICEL  |  486.7 |   9187.4 |      net      | R22C50L | cm0_inst1/u_logic/_i_14861_rkd_0                                |      |
| net_extracted_nHQX460/A                             | SLICEL  |   75.1 |   9262.5 |     Tilo      |         | net_extracted_nHQX460                                           | 4    |
| cm0_inst1/u_logic/n_4603/A5                         | SLICEL  |  755.4 |  10017.9 |      net      | R20C48L | net_extracted_nHQX460                                           |      |
| cm0_inst1/u_logic/n_4603/A                          | SLICEL  |   75.1 |    10093 |     Tilo      |         | cm0_inst1/u_logic/n_4603                                        | 3    |
| cm0_inst1/u_logic/V0fow6/D1                         | SLICEL  |  770.3 |  10863.3 |      net      | R22C49M | cm0_inst1/u_logic/n_4603                                        |      |
| cm0_inst1/u_logic/V0fow6/D                          | SLICEL  |   75.1 |  10938.4 |     Tilo      |         | _n_120630                                                       | 6    |
| cm0_inst1/u_logic/n_4598/A5                         | SLICEL  |  518.5 |  11456.9 |      net      | R20C50M | _n_120630                                                       |      |
| cm0_inst1/u_logic/n_4598/A                          | SLICEL  |   75.1 |    11532 |     Tilo      |         | cm0_inst1/u_logic/n_4598                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/C2                         | SLICEL  |    270 |    11802 |      net      | R20C50L | cm0_inst1/u_logic/n_4598                                        |      |
| cm0_inst1/u_logic/Hnrow6/C                          | SLICEL  |   75.1 |  11877.1 |     Tilo      |         | cm0_inst1/u_logic/Mfrow6                                        | 2    |
| cm0_inst1/u_logic/n_4589/B2                         | SLICEL  |  509.9 |    12387 |      net      | R21C50M | cm0_inst1/u_logic/Mfrow6                                        |      |
| cm0_inst1/u_logic/n_4589/B                          | SLICEL  |   75.1 |  12462.1 |     Tilo      |         | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         | 1    |
| cm0_inst1/u_logic/n_4589/A4                         | SLICEL  |  209.9 |    12672 |      net      | R21C50M | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         |      |
| cm0_inst1/u_logic/n_4589/A                          | SLICEL  |   75.1 |  12747.1 |     Tilo      |         | cm0_inst1/u_logic/n_4589                                        | 6    |
| cm0_inst1/u_logic/n_4589/D1                         | SLICEL  |  312.5 |  13059.7 |      net      | R21C50M | cm0_inst1/u_logic/n_4589                                        |      |
| cm0_inst1/u_logic/n_4589/D                          | SLICEL  |   75.1 |  13134.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14801_decomp                               | 1    |
| cm0_inst1/u_logic/B3gpw6[1]/D3                      | SLICEL  |  225.8 |  13360.6 |      net      | R21C50L | cm0_inst1/u_logic/_i_14801_decomp                               |      |
| cm0_inst1/u_logic/B3gpw6[1]/D                       | SLICEL  |   75.1 |  13435.7 |     Tilo      |         | cm0_inst1/u_logic/n_4582                                        | 3    |
| cm0_inst1/u_logic/vis_primask_o/C1                  | SLICEL  |  757.8 |  14193.5 |      net      | R21C56M | cm0_inst1/u_logic/n_4582                                        |      |
| cm0_inst1/u_logic/vis_primask_o/C                   | SLICEL  |   75.1 |  14268.6 |     Tilo      |         | cm0_inst1/u_logic/U6piu6                                        | 5    |
| cm0_inst1/u_logic/n_4436/B6                         | SLICEL  |  488.5 |  14757.1 |      net      | R19C56L | cm0_inst1/u_logic/U6piu6                                        |      |
| cm0_inst1/u_logic/n_4436/B                          | SLICEL  |   75.1 |  14832.2 |     Tilo      |         | cm0_inst1/u_logic/_i_13894_decomp                               | 2    |
| _i_148_decomp_rkd_5/C3                              | SLICEL  |  260.1 |  15092.3 |      net      | R19C56M | cm0_inst1/u_logic/_i_13894_decomp                               |      |
| _i_148_decomp_rkd_5/C                               | SLICEL  |   75.1 |  15167.4 |     Tilo      |         | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 | 1    |
| cm0_inst1/u_logic/_i_13445_decomp/C2                | SLICEL  | 1151.3 |  16318.7 |      net      | R19C62L | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 |      |
| cm0_inst1/u_logic/_i_13445_decomp/C                 | SLICEL  |   75.1 |  16393.8 |     Tilo      |         | cm0_inst1/u_logic/H78ow6                                        | 6    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B6 | SLICEL  |  516.4 |  16910.2 |      net      | R21C62L | cm0_inst1/u_logic/H78ow6                                        |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B  | SLICEL  |   75.1 |  16985.3 |     Tilo      |         | cm0_inst1/u_logic/_i_13860_decomp                               | 1    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D6 | SLICEL  |  176.4 |  17161.7 |      net      | R21C62L | cm0_inst1/u_logic/_i_13860_decomp                               |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D  | SLICEL  |   75.1 |  17236.8 |     Tilo      |         | cm0_inst1/u_logic/n_4254                                        | 4    |
| cm0_inst1/u_logic/_i_13526_decomp/B1                | SLICEL  |  518.1 |  17754.9 |      net      | R21C63L | cm0_inst1/u_logic/n_4254                                        |      |
| cm0_inst1/u_logic/_i_13526_decomp/B                 | SLICEL  |   75.1 |    17830 |     Tilo      |         | net_extracted_nHQX444                                           | 1    |
| cm0_inst1/u_logic/_i_13526_decomp/C6                | SLICEL  |  176.4 |  18006.4 |      net      | R21C63L | net_extracted_nHQX444                                           |      |
| cm0_inst1/u_logic/_i_13526_decomp/C                 | SLICEL  |   75.1 |  18081.5 |     Tilo      |         | cm0_inst1/u_logic/Ytcow6                                        | 9    |
| cm0_inst1/u_logic/vis_r11_o[20]/D4                  | SLICEL  |  789.3 |  18870.9 |      net      | R20C69L | cm0_inst1/u_logic/Ytcow6                                        |      |
| cm0_inst1/u_logic/vis_r11_o[20]/D                   | SLICEL  |   75.1 |    18946 |     Tilo      |         | cm0_inst1/u_logic/n_4220                                        | 8    |
| cm0_inst1/u_logic/_i_11798_andor_decomp_2/D3        | SLICEL  |  552.5 |  19498.4 |      net      | R20C67M | cm0_inst1/u_logic/n_4220                                        |      |
| cm0_inst1/u_logic/_i_11798_andor_decomp_2/D         | SLICEL  |   75.1 |  19573.5 |     Tilo      |         | net_extracted_nHQX188                                           | 2    |
| cm0_inst1/u_logic/vis_r0_o[16]/A2                   | SLICEL  | 1203.4 |  20776.9 |      net      | R18C73M | net_extracted_nHQX188                                           |      |
| cm0_inst1/u_logic/vis_r0_o[16]/A                    | SLICEL  |   75.1 |    20852 |     Tilo      |         | cm0_inst1/u_logic/n_1676                                        | 13   |
| cm0_inst1/u_logic/_i_18656/_i_0_rkd_1/AX            | SLICEL  | 1332.7 |  22184.7 |      net      | R15C75M | cm0_inst1/u_logic/n_1676                                        |      |
========================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 21065.3    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 2403.2 
        总的连线延迟 = 18631.6 
        逻辑级数     = 32 

[数据捕获路径]
==========================================================================================================================
|                   节点                    |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
==========================================================================================================================
| CLOCK'clkPLL40                            |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3            | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/u_logic/_i_18656/_i_0_rkd_1/CLK | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R15C75M | clk_40M |      |
==========================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tdick)
         = 26080.4    + 0          - 0          - 1119.4     - 21065.3    - 47.7       
         = 3848 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


********************
* 路径 6
********************
时间余量 : 3856.1 ps
起点     : cm0_inst1/u_logic/n_4338/AQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/J71pw6/BX [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
========================================================================================================================================================================================
|                        节点                         |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                              连线                               | 扇出 |
========================================================================================================================================================================================
| CLOCK'clkPLL40                                      |   N/A   |      0 |   Tlat:0 |               |         | N/A                                                             |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                      | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                                                         | 800  |
| cm0_inst1/u_logic/n_4338/CLK                        | SLICEL  | 1119.4 |   1119.4 |      net      | R23C54L | clk_40M                                                         |      |
| --                                                  |   --    |     -- |       -- |      --       | --      | --                                                              | --   |
| cm0_inst1/u_logic/n_4338/AQ                         | SLICEL  |   30.5 |   1149.9 |     Tcko      |         | cm0_inst1/u_logic/R4gpw6[55]                                    | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/C1                     | SLICEL  | 1111.5 |   2261.4 |      net      | R23C48L | cm0_inst1/u_logic/R4gpw6[55]                                    |      |
| cm0_inst1/u_logic/Vbgpw6[26]/C                      | SLICEL  |   75.1 |   2336.5 |     Tilo      |         | cm0_inst1/u_logic/_i_15092_decomp                               | 2    |
| cm0_inst1/u_logic/Vbgpw6[26]/D4                     | SLICEL  |  209.9 |   2546.4 |      net      | R23C48L | cm0_inst1/u_logic/_i_15092_decomp                               |      |
| cm0_inst1/u_logic/Vbgpw6[26]/D                      | SLICEL  |   75.1 |   2621.5 |     Tilo      |         | cm0_inst1/u_logic/Vdgow6                                        | 6    |
| cm0_inst1/u_logic/Upsow6/C4                         | SLICEL  | 1279.6 |   3901.2 |      net      | R23C48M | cm0_inst1/u_logic/Vdgow6                                        |      |
| cm0_inst1/u_logic/Upsow6/C                          | SLICEL  |   75.1 |   3976.3 |     Tilo      |         | cm0_inst1/u_logic/_i_15071_decomp                               | 1    |
| cm0_inst1/u_logic/Upsow6/D4                         | SLICEL  |  209.9 |   4186.2 |      net      | R23C48M | cm0_inst1/u_logic/_i_15071_decomp                               |      |
| cm0_inst1/u_logic/Upsow6/D                          | SLICEL  |   75.1 |   4261.3 |     Tilo      |         | cm0_inst1/u_logic/n_4672                                        | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/B2                     | SLICEL  |  304.3 |   4565.5 |      net      | R23C48L | cm0_inst1/u_logic/n_4672                                        |      |
| cm0_inst1/u_logic/Vbgpw6[26]/B                      | SLICEL  |   75.1 |   4640.6 |     Tilo      |         | cm0_inst1/u_logic/Uxrow6                                        | 2    |
| cm0_inst1/u_logic/n_4685/D2                         | SLICEL  | 1268.3 |     5909 |      net      | R22C48M | cm0_inst1/u_logic/Uxrow6                                        |      |
| cm0_inst1/u_logic/n_4685/D                          | SLICEL  |   75.1 |   5984.1 |     Tilo      |         | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       | 1    |
| cm0_inst1/u_logic/n_4685/C5                         | SLICEL  |    205 |   6189.1 |      net      | R22C48M | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       |      |
| cm0_inst1/u_logic/n_4685/C                          | SLICEL  |   75.1 |   6264.2 |     Tilo      |         | cm0_inst1/u_logic/n_4666                                        | 7    |
| cm0_inst1/u_logic/n_4692/D3                         | SLICEL  |  508.1 |   6772.3 |      net      | R20C48M | cm0_inst1/u_logic/n_4666                                        |      |
| cm0_inst1/u_logic/n_4692/D                          | SLICEL  |   75.1 |   6847.4 |     Tilo      |         | cm0_inst1/u_logic/Mtrow6                                        | 3    |
| cm0_inst1/u_logic/Ylrow6/C2                         | SLICEL  |    544 |   7391.4 |      net      | R20C49L | cm0_inst1/u_logic/Mtrow6                                        |      |
| cm0_inst1/u_logic/Ylrow6/C                          | SLICEL  |   75.1 |   7466.5 |     Tilo      |         | cm0_inst1/u_logic/_i_14887_rkd_2                                | 1    |
| cm0_inst1/u_logic/Ylrow6/D4                         | SLICEL  |  209.9 |   7676.4 |      net      | R20C49L | cm0_inst1/u_logic/_i_14887_rkd_2                                |      |
| cm0_inst1/u_logic/Ylrow6/D                          | SLICEL  |   75.1 |   7751.5 |     Tilo      |         | cm0_inst1/u_logic/n_4611                                        | 7    |
| cm0_inst1/u_logic/Ylrow6/A4                         | SLICEL  |  312.6 |   8064.1 |      net      | R20C49L | cm0_inst1/u_logic/n_4611                                        |      |
| cm0_inst1/u_logic/Ylrow6/A                          | SLICEL  |   75.1 |   8139.2 |     Tilo      |         | cm0_inst1/u_logic/Ylrow6                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/D1                         | SLICEL  |  486.4 |   8625.7 |      net      | R20C50L | cm0_inst1/u_logic/Ylrow6                                        |      |
| cm0_inst1/u_logic/Hnrow6/D                          | SLICEL  |   75.1 |   8700.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14861_rkd_0                                | 3    |
| net_extracted_nHQX460/A1                            | SLICEL  |  486.7 |   9187.4 |      net      | R22C50L | cm0_inst1/u_logic/_i_14861_rkd_0                                |      |
| net_extracted_nHQX460/A                             | SLICEL  |   75.1 |   9262.5 |     Tilo      |         | net_extracted_nHQX460                                           | 4    |
| cm0_inst1/u_logic/n_4603/A5                         | SLICEL  |  755.4 |  10017.9 |      net      | R20C48L | net_extracted_nHQX460                                           |      |
| cm0_inst1/u_logic/n_4603/A                          | SLICEL  |   75.1 |    10093 |     Tilo      |         | cm0_inst1/u_logic/n_4603                                        | 3    |
| cm0_inst1/u_logic/V0fow6/D1                         | SLICEL  |  770.3 |  10863.3 |      net      | R22C49M | cm0_inst1/u_logic/n_4603                                        |      |
| cm0_inst1/u_logic/V0fow6/D                          | SLICEL  |   75.1 |  10938.4 |     Tilo      |         | _n_120630                                                       | 6    |
| cm0_inst1/u_logic/n_4598/A5                         | SLICEL  |  518.5 |  11456.9 |      net      | R20C50M | _n_120630                                                       |      |
| cm0_inst1/u_logic/n_4598/A                          | SLICEL  |   75.1 |    11532 |     Tilo      |         | cm0_inst1/u_logic/n_4598                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/C2                         | SLICEL  |    270 |    11802 |      net      | R20C50L | cm0_inst1/u_logic/n_4598                                        |      |
| cm0_inst1/u_logic/Hnrow6/C                          | SLICEL  |   75.1 |  11877.1 |     Tilo      |         | cm0_inst1/u_logic/Mfrow6                                        | 2    |
| cm0_inst1/u_logic/n_4589/B2                         | SLICEL  |  509.9 |    12387 |      net      | R21C50M | cm0_inst1/u_logic/Mfrow6                                        |      |
| cm0_inst1/u_logic/n_4589/B                          | SLICEL  |   75.1 |  12462.1 |     Tilo      |         | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         | 1    |
| cm0_inst1/u_logic/n_4589/A4                         | SLICEL  |  209.9 |    12672 |      net      | R21C50M | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         |      |
| cm0_inst1/u_logic/n_4589/A                          | SLICEL  |   75.1 |  12747.1 |     Tilo      |         | cm0_inst1/u_logic/n_4589                                        | 6    |
| cm0_inst1/u_logic/n_4589/D1                         | SLICEL  |  312.5 |  13059.7 |      net      | R21C50M | cm0_inst1/u_logic/n_4589                                        |      |
| cm0_inst1/u_logic/n_4589/D                          | SLICEL  |   75.1 |  13134.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14801_decomp                               | 1    |
| cm0_inst1/u_logic/B3gpw6[1]/D3                      | SLICEL  |  225.8 |  13360.6 |      net      | R21C50L | cm0_inst1/u_logic/_i_14801_decomp                               |      |
| cm0_inst1/u_logic/B3gpw6[1]/D                       | SLICEL  |   75.1 |  13435.7 |     Tilo      |         | cm0_inst1/u_logic/n_4582                                        | 3    |
| cm0_inst1/u_logic/vis_primask_o/C1                  | SLICEL  |  757.8 |  14193.5 |      net      | R21C56M | cm0_inst1/u_logic/n_4582                                        |      |
| cm0_inst1/u_logic/vis_primask_o/C                   | SLICEL  |   75.1 |  14268.6 |     Tilo      |         | cm0_inst1/u_logic/U6piu6                                        | 5    |
| cm0_inst1/u_logic/n_4436/B6                         | SLICEL  |  488.5 |  14757.1 |      net      | R19C56L | cm0_inst1/u_logic/U6piu6                                        |      |
| cm0_inst1/u_logic/n_4436/B                          | SLICEL  |   75.1 |  14832.2 |     Tilo      |         | cm0_inst1/u_logic/_i_13894_decomp                               | 2    |
| _i_148_decomp_rkd_5/C3                              | SLICEL  |  260.1 |  15092.3 |      net      | R19C56M | cm0_inst1/u_logic/_i_13894_decomp                               |      |
| _i_148_decomp_rkd_5/C                               | SLICEL  |   75.1 |  15167.4 |     Tilo      |         | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 | 1    |
| cm0_inst1/u_logic/_i_13445_decomp/C2                | SLICEL  | 1151.3 |  16318.7 |      net      | R19C62L | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 |      |
| cm0_inst1/u_logic/_i_13445_decomp/C                 | SLICEL  |   75.1 |  16393.8 |     Tilo      |         | cm0_inst1/u_logic/H78ow6                                        | 6    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B6 | SLICEL  |  516.4 |  16910.2 |      net      | R21C62L | cm0_inst1/u_logic/H78ow6                                        |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B  | SLICEL  |   75.1 |  16985.3 |     Tilo      |         | cm0_inst1/u_logic/_i_13860_decomp                               | 1    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D6 | SLICEL  |  176.4 |  17161.7 |      net      | R21C62L | cm0_inst1/u_logic/_i_13860_decomp                               |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D  | SLICEL  |   75.1 |  17236.8 |     Tilo      |         | cm0_inst1/u_logic/n_4254                                        | 4    |
| cm0_inst1/u_logic/_i_13526_decomp/B1                | SLICEL  |  518.1 |  17754.9 |      net      | R21C63L | cm0_inst1/u_logic/n_4254                                        |      |
| cm0_inst1/u_logic/_i_13526_decomp/B                 | SLICEL  |   75.1 |    17830 |     Tilo      |         | net_extracted_nHQX444                                           | 1    |
| cm0_inst1/u_logic/_i_13526_decomp/C6                | SLICEL  |  176.4 |  18006.4 |      net      | R21C63L | net_extracted_nHQX444                                           |      |
| cm0_inst1/u_logic/_i_13526_decomp/C                 | SLICEL  |   75.1 |  18081.5 |     Tilo      |         | cm0_inst1/u_logic/Ytcow6                                        | 9    |
| cm0_inst1/u_logic/S44ju6/D2                         | SLICEL  |    270 |  18351.5 |      net      | R21C63M | cm0_inst1/u_logic/Ytcow6                                        |      |
| cm0_inst1/u_logic/S44ju6/D                          | SLICEL  |   75.1 |  18426.6 |     Tilo      |         | cm0_inst1/u_logic/n_3686                                        | 8    |
| cm0_inst1/u_logic/Njciu6/D1                         | SLICEL  |  581.5 |  19008.1 |      net      | R21C64M | cm0_inst1/u_logic/n_3686                                        |      |
| cm0_inst1/u_logic/Njciu6/D                          | SLICEL  |   75.1 |  19083.2 |     Tilo      |         | net_extracted_nHQX175                                           | 2    |
| net_extracted_nHQX177/A1                            | SLICEL  |  738.8 |    19822 |      net      | R25C64M | net_extracted_nHQX175                                           |      |
| net_extracted_nHQX177/A                             | SLICEL  |   75.1 |  19897.1 |     Tilo      |         | net_extracted_nHQX177                                           | 2    |
| net_extracted_nHQX32/B3                             | SLICEL  |  919.5 |  20816.6 |      net      | R25C70M | net_extracted_nHQX177                                           |      |
| net_extracted_nHQX32/B                              | SLICEL  |   75.1 |  20891.7 |     Tilo      |         | cm0_inst1/u_logic/Hsliu6                                        | 13   |
| cm0_inst1/u_logic/J71pw6/BX                         | SLICEL  | 1284.9 |  22176.6 |      net      | R15C71M | cm0_inst1/u_logic/Hsliu6                                        |      |
========================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 21057.2    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 2478.3 
        总的连线延迟 = 18548.4 
        逻辑级数     = 33 

[数据捕获路径]
===============================================================================================================
|              节点              |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
===============================================================================================================
| CLOCK'clkPLL40                 |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3 | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/u_logic/J71pw6/CLK   | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R15C71M | clk_40M |      |
===============================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tdick)
         = 26080.4    + 0          - 0          - 1119.4     - 21057.2    - 47.7       
         = 3856.1 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


********************
* 路径 7
********************
时间余量 : 3929.5 ps
起点     : cm0_inst1/u_logic/n_4338/AQ       [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/vis_r7_o[21]/BX [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
========================================================================================================================================================================================
|                        节点                         |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                              连线                               | 扇出 |
========================================================================================================================================================================================
| CLOCK'clkPLL40                                      |   N/A   |      0 |   Tlat:0 |               |         | N/A                                                             |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                      | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                                                         | 800  |
| cm0_inst1/u_logic/n_4338/CLK                        | SLICEL  | 1119.4 |   1119.4 |      net      | R23C54L | clk_40M                                                         |      |
| --                                                  |   --    |     -- |       -- |      --       | --      | --                                                              | --   |
| cm0_inst1/u_logic/n_4338/AQ                         | SLICEL  |   30.5 |   1149.9 |     Tcko      |         | cm0_inst1/u_logic/R4gpw6[55]                                    | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/C1                     | SLICEL  | 1111.5 |   2261.4 |      net      | R23C48L | cm0_inst1/u_logic/R4gpw6[55]                                    |      |
| cm0_inst1/u_logic/Vbgpw6[26]/C                      | SLICEL  |   75.1 |   2336.5 |     Tilo      |         | cm0_inst1/u_logic/_i_15092_decomp                               | 2    |
| cm0_inst1/u_logic/Vbgpw6[26]/D4                     | SLICEL  |  209.9 |   2546.4 |      net      | R23C48L | cm0_inst1/u_logic/_i_15092_decomp                               |      |
| cm0_inst1/u_logic/Vbgpw6[26]/D                      | SLICEL  |   75.1 |   2621.5 |     Tilo      |         | cm0_inst1/u_logic/Vdgow6                                        | 6    |
| cm0_inst1/u_logic/Upsow6/C4                         | SLICEL  | 1279.6 |   3901.2 |      net      | R23C48M | cm0_inst1/u_logic/Vdgow6                                        |      |
| cm0_inst1/u_logic/Upsow6/C                          | SLICEL  |   75.1 |   3976.3 |     Tilo      |         | cm0_inst1/u_logic/_i_15071_decomp                               | 1    |
| cm0_inst1/u_logic/Upsow6/D4                         | SLICEL  |  209.9 |   4186.2 |      net      | R23C48M | cm0_inst1/u_logic/_i_15071_decomp                               |      |
| cm0_inst1/u_logic/Upsow6/D                          | SLICEL  |   75.1 |   4261.3 |     Tilo      |         | cm0_inst1/u_logic/n_4672                                        | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/B2                     | SLICEL  |  304.3 |   4565.5 |      net      | R23C48L | cm0_inst1/u_logic/n_4672                                        |      |
| cm0_inst1/u_logic/Vbgpw6[26]/B                      | SLICEL  |   75.1 |   4640.6 |     Tilo      |         | cm0_inst1/u_logic/Uxrow6                                        | 2    |
| cm0_inst1/u_logic/n_4685/D2                         | SLICEL  | 1268.3 |     5909 |      net      | R22C48M | cm0_inst1/u_logic/Uxrow6                                        |      |
| cm0_inst1/u_logic/n_4685/D                          | SLICEL  |   75.1 |   5984.1 |     Tilo      |         | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       | 1    |
| cm0_inst1/u_logic/n_4685/C5                         | SLICEL  |    205 |   6189.1 |      net      | R22C48M | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       |      |
| cm0_inst1/u_logic/n_4685/C                          | SLICEL  |   75.1 |   6264.2 |     Tilo      |         | cm0_inst1/u_logic/n_4666                                        | 7    |
| cm0_inst1/u_logic/n_4692/D3                         | SLICEL  |  508.1 |   6772.3 |      net      | R20C48M | cm0_inst1/u_logic/n_4666                                        |      |
| cm0_inst1/u_logic/n_4692/D                          | SLICEL  |   75.1 |   6847.4 |     Tilo      |         | cm0_inst1/u_logic/Mtrow6                                        | 3    |
| cm0_inst1/u_logic/Ylrow6/C2                         | SLICEL  |    544 |   7391.4 |      net      | R20C49L | cm0_inst1/u_logic/Mtrow6                                        |      |
| cm0_inst1/u_logic/Ylrow6/C                          | SLICEL  |   75.1 |   7466.5 |     Tilo      |         | cm0_inst1/u_logic/_i_14887_rkd_2                                | 1    |
| cm0_inst1/u_logic/Ylrow6/D4                         | SLICEL  |  209.9 |   7676.4 |      net      | R20C49L | cm0_inst1/u_logic/_i_14887_rkd_2                                |      |
| cm0_inst1/u_logic/Ylrow6/D                          | SLICEL  |   75.1 |   7751.5 |     Tilo      |         | cm0_inst1/u_logic/n_4611                                        | 7    |
| cm0_inst1/u_logic/Ylrow6/A4                         | SLICEL  |  312.6 |   8064.1 |      net      | R20C49L | cm0_inst1/u_logic/n_4611                                        |      |
| cm0_inst1/u_logic/Ylrow6/A                          | SLICEL  |   75.1 |   8139.2 |     Tilo      |         | cm0_inst1/u_logic/Ylrow6                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/D1                         | SLICEL  |  486.4 |   8625.7 |      net      | R20C50L | cm0_inst1/u_logic/Ylrow6                                        |      |
| cm0_inst1/u_logic/Hnrow6/D                          | SLICEL  |   75.1 |   8700.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14861_rkd_0                                | 3    |
| net_extracted_nHQX460/A1                            | SLICEL  |  486.7 |   9187.4 |      net      | R22C50L | cm0_inst1/u_logic/_i_14861_rkd_0                                |      |
| net_extracted_nHQX460/A                             | SLICEL  |   75.1 |   9262.5 |     Tilo      |         | net_extracted_nHQX460                                           | 4    |
| cm0_inst1/u_logic/n_4603/A5                         | SLICEL  |  755.4 |  10017.9 |      net      | R20C48L | net_extracted_nHQX460                                           |      |
| cm0_inst1/u_logic/n_4603/A                          | SLICEL  |   75.1 |    10093 |     Tilo      |         | cm0_inst1/u_logic/n_4603                                        | 3    |
| cm0_inst1/u_logic/V0fow6/D1                         | SLICEL  |  770.3 |  10863.3 |      net      | R22C49M | cm0_inst1/u_logic/n_4603                                        |      |
| cm0_inst1/u_logic/V0fow6/D                          | SLICEL  |   75.1 |  10938.4 |     Tilo      |         | _n_120630                                                       | 6    |
| cm0_inst1/u_logic/n_4598/A5                         | SLICEL  |  518.5 |  11456.9 |      net      | R20C50M | _n_120630                                                       |      |
| cm0_inst1/u_logic/n_4598/A                          | SLICEL  |   75.1 |    11532 |     Tilo      |         | cm0_inst1/u_logic/n_4598                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/C2                         | SLICEL  |    270 |    11802 |      net      | R20C50L | cm0_inst1/u_logic/n_4598                                        |      |
| cm0_inst1/u_logic/Hnrow6/C                          | SLICEL  |   75.1 |  11877.1 |     Tilo      |         | cm0_inst1/u_logic/Mfrow6                                        | 2    |
| cm0_inst1/u_logic/n_4589/B2                         | SLICEL  |  509.9 |    12387 |      net      | R21C50M | cm0_inst1/u_logic/Mfrow6                                        |      |
| cm0_inst1/u_logic/n_4589/B                          | SLICEL  |   75.1 |  12462.1 |     Tilo      |         | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         | 1    |
| cm0_inst1/u_logic/n_4589/A4                         | SLICEL  |  209.9 |    12672 |      net      | R21C50M | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         |      |
| cm0_inst1/u_logic/n_4589/A                          | SLICEL  |   75.1 |  12747.1 |     Tilo      |         | cm0_inst1/u_logic/n_4589                                        | 6    |
| cm0_inst1/u_logic/n_4589/D1                         | SLICEL  |  312.5 |  13059.7 |      net      | R21C50M | cm0_inst1/u_logic/n_4589                                        |      |
| cm0_inst1/u_logic/n_4589/D                          | SLICEL  |   75.1 |  13134.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14801_decomp                               | 1    |
| cm0_inst1/u_logic/B3gpw6[1]/D3                      | SLICEL  |  225.8 |  13360.6 |      net      | R21C50L | cm0_inst1/u_logic/_i_14801_decomp                               |      |
| cm0_inst1/u_logic/B3gpw6[1]/D                       | SLICEL  |   75.1 |  13435.7 |     Tilo      |         | cm0_inst1/u_logic/n_4582                                        | 3    |
| cm0_inst1/u_logic/vis_primask_o/C1                  | SLICEL  |  757.8 |  14193.5 |      net      | R21C56M | cm0_inst1/u_logic/n_4582                                        |      |
| cm0_inst1/u_logic/vis_primask_o/C                   | SLICEL  |   75.1 |  14268.6 |     Tilo      |         | cm0_inst1/u_logic/U6piu6                                        | 5    |
| cm0_inst1/u_logic/n_4436/B6                         | SLICEL  |  488.5 |  14757.1 |      net      | R19C56L | cm0_inst1/u_logic/U6piu6                                        |      |
| cm0_inst1/u_logic/n_4436/B                          | SLICEL  |   75.1 |  14832.2 |     Tilo      |         | cm0_inst1/u_logic/_i_13894_decomp                               | 2    |
| _i_148_decomp_rkd_5/C3                              | SLICEL  |  260.1 |  15092.3 |      net      | R19C56M | cm0_inst1/u_logic/_i_13894_decomp                               |      |
| _i_148_decomp_rkd_5/C                               | SLICEL  |   75.1 |  15167.4 |     Tilo      |         | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 | 1    |
| cm0_inst1/u_logic/_i_13445_decomp/C2                | SLICEL  | 1151.3 |  16318.7 |      net      | R19C62L | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 |      |
| cm0_inst1/u_logic/_i_13445_decomp/C                 | SLICEL  |   75.1 |  16393.8 |     Tilo      |         | cm0_inst1/u_logic/H78ow6                                        | 6    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B6 | SLICEL  |  516.4 |  16910.2 |      net      | R21C62L | cm0_inst1/u_logic/H78ow6                                        |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B  | SLICEL  |   75.1 |  16985.3 |     Tilo      |         | cm0_inst1/u_logic/_i_13860_decomp                               | 1    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D6 | SLICEL  |  176.4 |  17161.7 |      net      | R21C62L | cm0_inst1/u_logic/_i_13860_decomp                               |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D  | SLICEL  |   75.1 |  17236.8 |     Tilo      |         | cm0_inst1/u_logic/n_4254                                        | 4    |
| cm0_inst1/u_logic/_i_13526_decomp/B1                | SLICEL  |  518.1 |  17754.9 |      net      | R21C63L | cm0_inst1/u_logic/n_4254                                        |      |
| cm0_inst1/u_logic/_i_13526_decomp/B                 | SLICEL  |   75.1 |    17830 |     Tilo      |         | net_extracted_nHQX444                                           | 1    |
| cm0_inst1/u_logic/_i_13526_decomp/C6                | SLICEL  |  176.4 |  18006.4 |      net      | R21C63L | net_extracted_nHQX444                                           |      |
| cm0_inst1/u_logic/_i_13526_decomp/C                 | SLICEL  |   75.1 |  18081.5 |     Tilo      |         | cm0_inst1/u_logic/Ytcow6                                        | 9    |
| cm0_inst1/u_logic/S44ju6/D2                         | SLICEL  |    270 |  18351.5 |      net      | R21C63M | cm0_inst1/u_logic/Ytcow6                                        |      |
| cm0_inst1/u_logic/S44ju6/D                          | SLICEL  |   75.1 |  18426.6 |     Tilo      |         | cm0_inst1/u_logic/n_3686                                        | 8    |
| cm0_inst1/u_logic/Njciu6/D1                         | SLICEL  |  581.5 |  19008.1 |      net      | R21C64M | cm0_inst1/u_logic/n_3686                                        |      |
| cm0_inst1/u_logic/Njciu6/D                          | SLICEL  |   75.1 |  19083.2 |     Tilo      |         | net_extracted_nHQX175                                           | 2    |
| net_extracted_nHQX177/A1                            | SLICEL  |  738.8 |    19822 |      net      | R25C64M | net_extracted_nHQX175                                           |      |
| net_extracted_nHQX177/A                             | SLICEL  |   75.1 |  19897.1 |     Tilo      |         | net_extracted_nHQX177                                           | 2    |
| net_extracted_nHQX32/B3                             | SLICEL  |  919.5 |  20816.6 |      net      | R25C70M | net_extracted_nHQX177                                           |      |
| net_extracted_nHQX32/B                              | SLICEL  |   75.1 |  20891.7 |     Tilo      |         | cm0_inst1/u_logic/Hsliu6                                        | 13   |
| cm0_inst1/u_logic/vis_r7_o[21]/BX                   | SLICEL  | 1211.5 |  22103.2 |      net      | R26C76M | cm0_inst1/u_logic/Hsliu6                                        |      |
========================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 20983.8    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 2478.3 
        总的连线延迟 = 18475 
        逻辑级数     = 33 

[数据捕获路径]
===================================================================================================================
|                节点                |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
===================================================================================================================
| CLOCK'clkPLL40                     |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3     | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/u_logic/vis_r7_o[21]/CLK | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R26C76M | clk_40M |      |
===================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tdick)
         = 26080.4    + 0          - 0          - 1119.4     - 20983.8    - 47.7       
         = 3929.5 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


********************
* 路径 8
********************
时间余量 : 3934.4 ps
起点     : cm0_inst1/u_logic/n_4338/AQ          [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/_i_18681_decomp/AX [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
========================================================================================================================================================================================
|                        节点                         |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                              连线                               | 扇出 |
========================================================================================================================================================================================
| CLOCK'clkPLL40                                      |   N/A   |      0 |   Tlat:0 |               |         | N/A                                                             |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                      | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                                                         | 800  |
| cm0_inst1/u_logic/n_4338/CLK                        | SLICEL  | 1119.4 |   1119.4 |      net      | R23C54L | clk_40M                                                         |      |
| --                                                  |   --    |     -- |       -- |      --       | --      | --                                                              | --   |
| cm0_inst1/u_logic/n_4338/AQ                         | SLICEL  |   30.5 |   1149.9 |     Tcko      |         | cm0_inst1/u_logic/R4gpw6[55]                                    | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/C1                     | SLICEL  | 1111.5 |   2261.4 |      net      | R23C48L | cm0_inst1/u_logic/R4gpw6[55]                                    |      |
| cm0_inst1/u_logic/Vbgpw6[26]/C                      | SLICEL  |   75.1 |   2336.5 |     Tilo      |         | cm0_inst1/u_logic/_i_15092_decomp                               | 2    |
| cm0_inst1/u_logic/Vbgpw6[26]/D4                     | SLICEL  |  209.9 |   2546.4 |      net      | R23C48L | cm0_inst1/u_logic/_i_15092_decomp                               |      |
| cm0_inst1/u_logic/Vbgpw6[26]/D                      | SLICEL  |   75.1 |   2621.5 |     Tilo      |         | cm0_inst1/u_logic/Vdgow6                                        | 6    |
| cm0_inst1/u_logic/Upsow6/C4                         | SLICEL  | 1279.6 |   3901.2 |      net      | R23C48M | cm0_inst1/u_logic/Vdgow6                                        |      |
| cm0_inst1/u_logic/Upsow6/C                          | SLICEL  |   75.1 |   3976.3 |     Tilo      |         | cm0_inst1/u_logic/_i_15071_decomp                               | 1    |
| cm0_inst1/u_logic/Upsow6/D4                         | SLICEL  |  209.9 |   4186.2 |      net      | R23C48M | cm0_inst1/u_logic/_i_15071_decomp                               |      |
| cm0_inst1/u_logic/Upsow6/D                          | SLICEL  |   75.1 |   4261.3 |     Tilo      |         | cm0_inst1/u_logic/n_4672                                        | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/B2                     | SLICEL  |  304.3 |   4565.5 |      net      | R23C48L | cm0_inst1/u_logic/n_4672                                        |      |
| cm0_inst1/u_logic/Vbgpw6[26]/B                      | SLICEL  |   75.1 |   4640.6 |     Tilo      |         | cm0_inst1/u_logic/Uxrow6                                        | 2    |
| cm0_inst1/u_logic/n_4685/D2                         | SLICEL  | 1268.3 |     5909 |      net      | R22C48M | cm0_inst1/u_logic/Uxrow6                                        |      |
| cm0_inst1/u_logic/n_4685/D                          | SLICEL  |   75.1 |   5984.1 |     Tilo      |         | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       | 1    |
| cm0_inst1/u_logic/n_4685/C5                         | SLICEL  |    205 |   6189.1 |      net      | R22C48M | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       |      |
| cm0_inst1/u_logic/n_4685/C                          | SLICEL  |   75.1 |   6264.2 |     Tilo      |         | cm0_inst1/u_logic/n_4666                                        | 7    |
| cm0_inst1/u_logic/n_4692/D3                         | SLICEL  |  508.1 |   6772.3 |      net      | R20C48M | cm0_inst1/u_logic/n_4666                                        |      |
| cm0_inst1/u_logic/n_4692/D                          | SLICEL  |   75.1 |   6847.4 |     Tilo      |         | cm0_inst1/u_logic/Mtrow6                                        | 3    |
| cm0_inst1/u_logic/Ylrow6/C2                         | SLICEL  |    544 |   7391.4 |      net      | R20C49L | cm0_inst1/u_logic/Mtrow6                                        |      |
| cm0_inst1/u_logic/Ylrow6/C                          | SLICEL  |   75.1 |   7466.5 |     Tilo      |         | cm0_inst1/u_logic/_i_14887_rkd_2                                | 1    |
| cm0_inst1/u_logic/Ylrow6/D4                         | SLICEL  |  209.9 |   7676.4 |      net      | R20C49L | cm0_inst1/u_logic/_i_14887_rkd_2                                |      |
| cm0_inst1/u_logic/Ylrow6/D                          | SLICEL  |   75.1 |   7751.5 |     Tilo      |         | cm0_inst1/u_logic/n_4611                                        | 7    |
| cm0_inst1/u_logic/Ylrow6/A4                         | SLICEL  |  312.6 |   8064.1 |      net      | R20C49L | cm0_inst1/u_logic/n_4611                                        |      |
| cm0_inst1/u_logic/Ylrow6/A                          | SLICEL  |   75.1 |   8139.2 |     Tilo      |         | cm0_inst1/u_logic/Ylrow6                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/D1                         | SLICEL  |  486.4 |   8625.7 |      net      | R20C50L | cm0_inst1/u_logic/Ylrow6                                        |      |
| cm0_inst1/u_logic/Hnrow6/D                          | SLICEL  |   75.1 |   8700.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14861_rkd_0                                | 3    |
| net_extracted_nHQX460/A1                            | SLICEL  |  486.7 |   9187.4 |      net      | R22C50L | cm0_inst1/u_logic/_i_14861_rkd_0                                |      |
| net_extracted_nHQX460/A                             | SLICEL  |   75.1 |   9262.5 |     Tilo      |         | net_extracted_nHQX460                                           | 4    |
| cm0_inst1/u_logic/n_4603/A5                         | SLICEL  |  755.4 |  10017.9 |      net      | R20C48L | net_extracted_nHQX460                                           |      |
| cm0_inst1/u_logic/n_4603/A                          | SLICEL  |   75.1 |    10093 |     Tilo      |         | cm0_inst1/u_logic/n_4603                                        | 3    |
| cm0_inst1/u_logic/V0fow6/D1                         | SLICEL  |  770.3 |  10863.3 |      net      | R22C49M | cm0_inst1/u_logic/n_4603                                        |      |
| cm0_inst1/u_logic/V0fow6/D                          | SLICEL  |   75.1 |  10938.4 |     Tilo      |         | _n_120630                                                       | 6    |
| cm0_inst1/u_logic/n_4598/A5                         | SLICEL  |  518.5 |  11456.9 |      net      | R20C50M | _n_120630                                                       |      |
| cm0_inst1/u_logic/n_4598/A                          | SLICEL  |   75.1 |    11532 |     Tilo      |         | cm0_inst1/u_logic/n_4598                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/C2                         | SLICEL  |    270 |    11802 |      net      | R20C50L | cm0_inst1/u_logic/n_4598                                        |      |
| cm0_inst1/u_logic/Hnrow6/C                          | SLICEL  |   75.1 |  11877.1 |     Tilo      |         | cm0_inst1/u_logic/Mfrow6                                        | 2    |
| cm0_inst1/u_logic/n_4589/B2                         | SLICEL  |  509.9 |    12387 |      net      | R21C50M | cm0_inst1/u_logic/Mfrow6                                        |      |
| cm0_inst1/u_logic/n_4589/B                          | SLICEL  |   75.1 |  12462.1 |     Tilo      |         | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         | 1    |
| cm0_inst1/u_logic/n_4589/A4                         | SLICEL  |  209.9 |    12672 |      net      | R21C50M | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         |      |
| cm0_inst1/u_logic/n_4589/A                          | SLICEL  |   75.1 |  12747.1 |     Tilo      |         | cm0_inst1/u_logic/n_4589                                        | 6    |
| cm0_inst1/u_logic/n_4589/D1                         | SLICEL  |  312.5 |  13059.7 |      net      | R21C50M | cm0_inst1/u_logic/n_4589                                        |      |
| cm0_inst1/u_logic/n_4589/D                          | SLICEL  |   75.1 |  13134.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14801_decomp                               | 1    |
| cm0_inst1/u_logic/B3gpw6[1]/D3                      | SLICEL  |  225.8 |  13360.6 |      net      | R21C50L | cm0_inst1/u_logic/_i_14801_decomp                               |      |
| cm0_inst1/u_logic/B3gpw6[1]/D                       | SLICEL  |   75.1 |  13435.7 |     Tilo      |         | cm0_inst1/u_logic/n_4582                                        | 3    |
| cm0_inst1/u_logic/vis_primask_o/C1                  | SLICEL  |  757.8 |  14193.5 |      net      | R21C56M | cm0_inst1/u_logic/n_4582                                        |      |
| cm0_inst1/u_logic/vis_primask_o/C                   | SLICEL  |   75.1 |  14268.6 |     Tilo      |         | cm0_inst1/u_logic/U6piu6                                        | 5    |
| cm0_inst1/u_logic/n_4436/B6                         | SLICEL  |  488.5 |  14757.1 |      net      | R19C56L | cm0_inst1/u_logic/U6piu6                                        |      |
| cm0_inst1/u_logic/n_4436/B                          | SLICEL  |   75.1 |  14832.2 |     Tilo      |         | cm0_inst1/u_logic/_i_13894_decomp                               | 2    |
| _i_148_decomp_rkd_5/C3                              | SLICEL  |  260.1 |  15092.3 |      net      | R19C56M | cm0_inst1/u_logic/_i_13894_decomp                               |      |
| _i_148_decomp_rkd_5/C                               | SLICEL  |   75.1 |  15167.4 |     Tilo      |         | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 | 1    |
| cm0_inst1/u_logic/_i_13445_decomp/C2                | SLICEL  | 1151.3 |  16318.7 |      net      | R19C62L | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 |      |
| cm0_inst1/u_logic/_i_13445_decomp/C                 | SLICEL  |   75.1 |  16393.8 |     Tilo      |         | cm0_inst1/u_logic/H78ow6                                        | 6    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B6 | SLICEL  |  516.4 |  16910.2 |      net      | R21C62L | cm0_inst1/u_logic/H78ow6                                        |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B  | SLICEL  |   75.1 |  16985.3 |     Tilo      |         | cm0_inst1/u_logic/_i_13860_decomp                               | 1    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D6 | SLICEL  |  176.4 |  17161.7 |      net      | R21C62L | cm0_inst1/u_logic/_i_13860_decomp                               |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D  | SLICEL  |   75.1 |  17236.8 |     Tilo      |         | cm0_inst1/u_logic/n_4254                                        | 4    |
| cm0_inst1/u_logic/_i_13526_decomp/B1                | SLICEL  |  518.1 |  17754.9 |      net      | R21C63L | cm0_inst1/u_logic/n_4254                                        |      |
| cm0_inst1/u_logic/_i_13526_decomp/B                 | SLICEL  |   75.1 |    17830 |     Tilo      |         | net_extracted_nHQX444                                           | 1    |
| cm0_inst1/u_logic/_i_13526_decomp/C6                | SLICEL  |  176.4 |  18006.4 |      net      | R21C63L | net_extracted_nHQX444                                           |      |
| cm0_inst1/u_logic/_i_13526_decomp/C                 | SLICEL  |   75.1 |  18081.5 |     Tilo      |         | cm0_inst1/u_logic/Ytcow6                                        | 9    |
| cm0_inst1/u_logic/vis_r11_o[20]/D4                  | SLICEL  |  789.3 |  18870.9 |      net      | R20C69L | cm0_inst1/u_logic/Ytcow6                                        |      |
| cm0_inst1/u_logic/vis_r11_o[20]/D                   | SLICEL  |   75.1 |    18946 |     Tilo      |         | cm0_inst1/u_logic/n_4220                                        | 8    |
| cm0_inst1/u_logic/_i_11798_andor_decomp_2/D3        | SLICEL  |  552.5 |  19498.4 |      net      | R20C67M | cm0_inst1/u_logic/n_4220                                        |      |
| cm0_inst1/u_logic/_i_11798_andor_decomp_2/D         | SLICEL  |   75.1 |  19573.5 |     Tilo      |         | net_extracted_nHQX188                                           | 2    |
| cm0_inst1/u_logic/vis_r0_o[16]/A2                   | SLICEL  | 1203.4 |  20776.9 |      net      | R18C73M | net_extracted_nHQX188                                           |      |
| cm0_inst1/u_logic/vis_r0_o[16]/A                    | SLICEL  |   75.1 |    20852 |     Tilo      |         | cm0_inst1/u_logic/n_1676                                        | 13   |
| cm0_inst1/u_logic/_i_18681_decomp/AX                | SLICEL  | 1246.3 |  22098.3 |      net      | R14C77L | cm0_inst1/u_logic/n_1676                                        |      |
========================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 20978.9    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 2403.2 
        总的连线延迟 = 18545.2 
        逻辑级数     = 32 

[数据捕获路径]
======================================================================================================================
|                 节点                  |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
======================================================================================================================
| CLOCK'clkPLL40                        |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3        | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/u_logic/_i_18681_decomp/CLK | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R14C77L | clk_40M |      |
======================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tdick)
         = 26080.4    + 0          - 0          - 1119.4     - 20978.9    - 47.7       
         = 3934.4 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


********************
* 路径 9
********************
时间余量 : 3969.7 ps
起点     : cm0_inst1/u_logic/n_4338/AQ      [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/vis_r2_o[6]/AX [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
========================================================================================================================================================================================
|                        节点                         |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                              连线                               | 扇出 |
========================================================================================================================================================================================
| CLOCK'clkPLL40                                      |   N/A   |      0 |   Tlat:0 |               |         | N/A                                                             |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                      | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                                                         | 800  |
| cm0_inst1/u_logic/n_4338/CLK                        | SLICEL  | 1119.4 |   1119.4 |      net      | R23C54L | clk_40M                                                         |      |
| --                                                  |   --    |     -- |       -- |      --       | --      | --                                                              | --   |
| cm0_inst1/u_logic/n_4338/AQ                         | SLICEL  |   30.5 |   1149.9 |     Tcko      |         | cm0_inst1/u_logic/R4gpw6[55]                                    | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/C1                     | SLICEL  | 1111.5 |   2261.4 |      net      | R23C48L | cm0_inst1/u_logic/R4gpw6[55]                                    |      |
| cm0_inst1/u_logic/Vbgpw6[26]/C                      | SLICEL  |   75.1 |   2336.5 |     Tilo      |         | cm0_inst1/u_logic/_i_15092_decomp                               | 2    |
| cm0_inst1/u_logic/Vbgpw6[26]/D4                     | SLICEL  |  209.9 |   2546.4 |      net      | R23C48L | cm0_inst1/u_logic/_i_15092_decomp                               |      |
| cm0_inst1/u_logic/Vbgpw6[26]/D                      | SLICEL  |   75.1 |   2621.5 |     Tilo      |         | cm0_inst1/u_logic/Vdgow6                                        | 6    |
| cm0_inst1/u_logic/Upsow6/C4                         | SLICEL  | 1279.6 |   3901.2 |      net      | R23C48M | cm0_inst1/u_logic/Vdgow6                                        |      |
| cm0_inst1/u_logic/Upsow6/C                          | SLICEL  |   75.1 |   3976.3 |     Tilo      |         | cm0_inst1/u_logic/_i_15071_decomp                               | 1    |
| cm0_inst1/u_logic/Upsow6/D4                         | SLICEL  |  209.9 |   4186.2 |      net      | R23C48M | cm0_inst1/u_logic/_i_15071_decomp                               |      |
| cm0_inst1/u_logic/Upsow6/D                          | SLICEL  |   75.1 |   4261.3 |     Tilo      |         | cm0_inst1/u_logic/n_4672                                        | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/B2                     | SLICEL  |  304.3 |   4565.5 |      net      | R23C48L | cm0_inst1/u_logic/n_4672                                        |      |
| cm0_inst1/u_logic/Vbgpw6[26]/B                      | SLICEL  |   75.1 |   4640.6 |     Tilo      |         | cm0_inst1/u_logic/Uxrow6                                        | 2    |
| cm0_inst1/u_logic/n_4685/D2                         | SLICEL  | 1268.3 |     5909 |      net      | R22C48M | cm0_inst1/u_logic/Uxrow6                                        |      |
| cm0_inst1/u_logic/n_4685/D                          | SLICEL  |   75.1 |   5984.1 |     Tilo      |         | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       | 1    |
| cm0_inst1/u_logic/n_4685/C5                         | SLICEL  |    205 |   6189.1 |      net      | R22C48M | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       |      |
| cm0_inst1/u_logic/n_4685/C                          | SLICEL  |   75.1 |   6264.2 |     Tilo      |         | cm0_inst1/u_logic/n_4666                                        | 7    |
| cm0_inst1/u_logic/n_4692/D3                         | SLICEL  |  508.1 |   6772.3 |      net      | R20C48M | cm0_inst1/u_logic/n_4666                                        |      |
| cm0_inst1/u_logic/n_4692/D                          | SLICEL  |   75.1 |   6847.4 |     Tilo      |         | cm0_inst1/u_logic/Mtrow6                                        | 3    |
| cm0_inst1/u_logic/Ylrow6/C2                         | SLICEL  |    544 |   7391.4 |      net      | R20C49L | cm0_inst1/u_logic/Mtrow6                                        |      |
| cm0_inst1/u_logic/Ylrow6/C                          | SLICEL  |   75.1 |   7466.5 |     Tilo      |         | cm0_inst1/u_logic/_i_14887_rkd_2                                | 1    |
| cm0_inst1/u_logic/Ylrow6/D4                         | SLICEL  |  209.9 |   7676.4 |      net      | R20C49L | cm0_inst1/u_logic/_i_14887_rkd_2                                |      |
| cm0_inst1/u_logic/Ylrow6/D                          | SLICEL  |   75.1 |   7751.5 |     Tilo      |         | cm0_inst1/u_logic/n_4611                                        | 7    |
| cm0_inst1/u_logic/Ylrow6/A4                         | SLICEL  |  312.6 |   8064.1 |      net      | R20C49L | cm0_inst1/u_logic/n_4611                                        |      |
| cm0_inst1/u_logic/Ylrow6/A                          | SLICEL  |   75.1 |   8139.2 |     Tilo      |         | cm0_inst1/u_logic/Ylrow6                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/D1                         | SLICEL  |  486.4 |   8625.7 |      net      | R20C50L | cm0_inst1/u_logic/Ylrow6                                        |      |
| cm0_inst1/u_logic/Hnrow6/D                          | SLICEL  |   75.1 |   8700.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14861_rkd_0                                | 3    |
| net_extracted_nHQX460/A1                            | SLICEL  |  486.7 |   9187.4 |      net      | R22C50L | cm0_inst1/u_logic/_i_14861_rkd_0                                |      |
| net_extracted_nHQX460/A                             | SLICEL  |   75.1 |   9262.5 |     Tilo      |         | net_extracted_nHQX460                                           | 4    |
| cm0_inst1/u_logic/n_4603/A5                         | SLICEL  |  755.4 |  10017.9 |      net      | R20C48L | net_extracted_nHQX460                                           |      |
| cm0_inst1/u_logic/n_4603/A                          | SLICEL  |   75.1 |    10093 |     Tilo      |         | cm0_inst1/u_logic/n_4603                                        | 3    |
| cm0_inst1/u_logic/V0fow6/D1                         | SLICEL  |  770.3 |  10863.3 |      net      | R22C49M | cm0_inst1/u_logic/n_4603                                        |      |
| cm0_inst1/u_logic/V0fow6/D                          | SLICEL  |   75.1 |  10938.4 |     Tilo      |         | _n_120630                                                       | 6    |
| cm0_inst1/u_logic/n_4598/A5                         | SLICEL  |  518.5 |  11456.9 |      net      | R20C50M | _n_120630                                                       |      |
| cm0_inst1/u_logic/n_4598/A                          | SLICEL  |   75.1 |    11532 |     Tilo      |         | cm0_inst1/u_logic/n_4598                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/C2                         | SLICEL  |    270 |    11802 |      net      | R20C50L | cm0_inst1/u_logic/n_4598                                        |      |
| cm0_inst1/u_logic/Hnrow6/C                          | SLICEL  |   75.1 |  11877.1 |     Tilo      |         | cm0_inst1/u_logic/Mfrow6                                        | 2    |
| cm0_inst1/u_logic/n_4589/B2                         | SLICEL  |  509.9 |    12387 |      net      | R21C50M | cm0_inst1/u_logic/Mfrow6                                        |      |
| cm0_inst1/u_logic/n_4589/B                          | SLICEL  |   75.1 |  12462.1 |     Tilo      |         | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         | 1    |
| cm0_inst1/u_logic/n_4589/A4                         | SLICEL  |  209.9 |    12672 |      net      | R21C50M | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         |      |
| cm0_inst1/u_logic/n_4589/A                          | SLICEL  |   75.1 |  12747.1 |     Tilo      |         | cm0_inst1/u_logic/n_4589                                        | 6    |
| cm0_inst1/u_logic/n_4589/D1                         | SLICEL  |  312.5 |  13059.7 |      net      | R21C50M | cm0_inst1/u_logic/n_4589                                        |      |
| cm0_inst1/u_logic/n_4589/D                          | SLICEL  |   75.1 |  13134.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14801_decomp                               | 1    |
| cm0_inst1/u_logic/B3gpw6[1]/D3                      | SLICEL  |  225.8 |  13360.6 |      net      | R21C50L | cm0_inst1/u_logic/_i_14801_decomp                               |      |
| cm0_inst1/u_logic/B3gpw6[1]/D                       | SLICEL  |   75.1 |  13435.7 |     Tilo      |         | cm0_inst1/u_logic/n_4582                                        | 3    |
| cm0_inst1/u_logic/vis_primask_o/C1                  | SLICEL  |  757.8 |  14193.5 |      net      | R21C56M | cm0_inst1/u_logic/n_4582                                        |      |
| cm0_inst1/u_logic/vis_primask_o/C                   | SLICEL  |   75.1 |  14268.6 |     Tilo      |         | cm0_inst1/u_logic/U6piu6                                        | 5    |
| cm0_inst1/u_logic/n_4436/B6                         | SLICEL  |  488.5 |  14757.1 |      net      | R19C56L | cm0_inst1/u_logic/U6piu6                                        |      |
| cm0_inst1/u_logic/n_4436/B                          | SLICEL  |   75.1 |  14832.2 |     Tilo      |         | cm0_inst1/u_logic/_i_13894_decomp                               | 2    |
| _i_148_decomp_rkd_5/C3                              | SLICEL  |  260.1 |  15092.3 |      net      | R19C56M | cm0_inst1/u_logic/_i_13894_decomp                               |      |
| _i_148_decomp_rkd_5/C                               | SLICEL  |   75.1 |  15167.4 |     Tilo      |         | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 | 1    |
| cm0_inst1/u_logic/_i_13445_decomp/C2                | SLICEL  | 1151.3 |  16318.7 |      net      | R19C62L | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 |      |
| cm0_inst1/u_logic/_i_13445_decomp/C                 | SLICEL  |   75.1 |  16393.8 |     Tilo      |         | cm0_inst1/u_logic/H78ow6                                        | 6    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B6 | SLICEL  |  516.4 |  16910.2 |      net      | R21C62L | cm0_inst1/u_logic/H78ow6                                        |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B  | SLICEL  |   75.1 |  16985.3 |     Tilo      |         | cm0_inst1/u_logic/_i_13860_decomp                               | 1    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D6 | SLICEL  |  176.4 |  17161.7 |      net      | R21C62L | cm0_inst1/u_logic/_i_13860_decomp                               |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D  | SLICEL  |   75.1 |  17236.8 |     Tilo      |         | cm0_inst1/u_logic/n_4254                                        | 4    |
| cm0_inst1/u_logic/S44ju6/B6                         | SLICEL  |  456.6 |  17693.4 |      net      | R21C63M | cm0_inst1/u_logic/n_4254                                        |      |
| cm0_inst1/u_logic/S44ju6/B                          | SLICEL  |   75.1 |  17768.5 |     Tilo      |         | _n_119573                                                       | 8    |
| inst_extracted_iHQX166_andor_decomp_2/D6            | SLICEL  |  516.2 |  18284.6 |      net      | R21C62M | _n_119573                                                       |      |
| inst_extracted_iHQX166_andor_decomp_2/D             | SLICEL  |   75.1 |  18359.7 |     Tilo      |         | net_extracted_nHQX170                                           | 2    |
| net_extracted_nHQX157/A2                            | SLICEL  | 1030.7 |  19390.5 |      net      | R18C65L | net_extracted_nHQX170                                           |      |
| net_extracted_nHQX157/A                             | SLICEL  |   75.1 |  19465.6 |     Tilo      |         | net_extracted_nHQX157                                           | 2    |
| cm0_inst1/u_logic/n_2970/B3                         | SLICEL  |  962.1 |  20427.6 |      net      | R20C72L | net_extracted_nHQX157                                           |      |
| cm0_inst1/u_logic/n_2970/B                          | SLICEL  |   75.1 |  20502.7 |     Tilo      |         | cm0_inst1/u_logic/Sokiu6                                        | 13   |
| cm0_inst1/u_logic/vis_r2_o[6]/AX                    | SLICEL  | 1560.3 |    22063 |      net      | R23C81L | cm0_inst1/u_logic/Sokiu6                                        |      |
========================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 20943.6    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 2328.1 
        总的连线延迟 = 18585 
        逻辑级数     = 31 

[数据捕获路径]
==================================================================================================================
|               节点                |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
==================================================================================================================
| CLOCK'clkPLL40                    |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3    | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/u_logic/vis_r2_o[6]/CLK | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R23C81L | clk_40M |      |
==================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tdick)
         = 26080.4    + 0          - 0          - 1119.4     - 20943.6    - 47.7       
         = 3969.7 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


********************
* 路径 10
********************
时间余量 : 3994.6 ps
起点     : cm0_inst1/u_logic/n_4338/AQ       [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/u_logic/vis_r2_o[21]/BX [捕获时钟: clkPLL40, 上升沿2]
类型     : 建立(setup) 

数据产生路径
========================================================================================================================================================================================
|                        节点                         |  单元   |  延迟  | 到达时间 |     类型      |  位置   |                              连线                               | 扇出 |
========================================================================================================================================================================================
| CLOCK'clkPLL40                                      |   N/A   |      0 |   Tlat:0 |               |         | N/A                                                             |      |
| PLL_25to200_1/PLLInst_0/CLKOS3                      | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                                                         | 800  |
| cm0_inst1/u_logic/n_4338/CLK                        | SLICEL  | 1119.4 |   1119.4 |      net      | R23C54L | clk_40M                                                         |      |
| --                                                  |   --    |     -- |       -- |      --       | --      | --                                                              | --   |
| cm0_inst1/u_logic/n_4338/AQ                         | SLICEL  |   30.5 |   1149.9 |     Tcko      |         | cm0_inst1/u_logic/R4gpw6[55]                                    | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/C1                     | SLICEL  | 1111.5 |   2261.4 |      net      | R23C48L | cm0_inst1/u_logic/R4gpw6[55]                                    |      |
| cm0_inst1/u_logic/Vbgpw6[26]/C                      | SLICEL  |   75.1 |   2336.5 |     Tilo      |         | cm0_inst1/u_logic/_i_15092_decomp                               | 2    |
| cm0_inst1/u_logic/Vbgpw6[26]/D4                     | SLICEL  |  209.9 |   2546.4 |      net      | R23C48L | cm0_inst1/u_logic/_i_15092_decomp                               |      |
| cm0_inst1/u_logic/Vbgpw6[26]/D                      | SLICEL  |   75.1 |   2621.5 |     Tilo      |         | cm0_inst1/u_logic/Vdgow6                                        | 6    |
| cm0_inst1/u_logic/Upsow6/C4                         | SLICEL  | 1279.6 |   3901.2 |      net      | R23C48M | cm0_inst1/u_logic/Vdgow6                                        |      |
| cm0_inst1/u_logic/Upsow6/C                          | SLICEL  |   75.1 |   3976.3 |     Tilo      |         | cm0_inst1/u_logic/_i_15071_decomp                               | 1    |
| cm0_inst1/u_logic/Upsow6/D4                         | SLICEL  |  209.9 |   4186.2 |      net      | R23C48M | cm0_inst1/u_logic/_i_15071_decomp                               |      |
| cm0_inst1/u_logic/Upsow6/D                          | SLICEL  |   75.1 |   4261.3 |     Tilo      |         | cm0_inst1/u_logic/n_4672                                        | 5    |
| cm0_inst1/u_logic/Vbgpw6[26]/B2                     | SLICEL  |  304.3 |   4565.5 |      net      | R23C48L | cm0_inst1/u_logic/n_4672                                        |      |
| cm0_inst1/u_logic/Vbgpw6[26]/B                      | SLICEL  |   75.1 |   4640.6 |     Tilo      |         | cm0_inst1/u_logic/Uxrow6                                        | 2    |
| cm0_inst1/u_logic/n_4685/D2                         | SLICEL  | 1268.3 |     5909 |      net      | R22C48M | cm0_inst1/u_logic/Uxrow6                                        |      |
| cm0_inst1/u_logic/n_4685/D                          | SLICEL  |   75.1 |   5984.1 |     Tilo      |         | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       | 1    |
| cm0_inst1/u_logic/n_4685/C5                         | SLICEL  |    205 |   6189.1 |      net      | R22C48M | cm0_inst1/u_logic/_i_15048_andor_decomp_1                       |      |
| cm0_inst1/u_logic/n_4685/C                          | SLICEL  |   75.1 |   6264.2 |     Tilo      |         | cm0_inst1/u_logic/n_4666                                        | 7    |
| cm0_inst1/u_logic/n_4692/D3                         | SLICEL  |  508.1 |   6772.3 |      net      | R20C48M | cm0_inst1/u_logic/n_4666                                        |      |
| cm0_inst1/u_logic/n_4692/D                          | SLICEL  |   75.1 |   6847.4 |     Tilo      |         | cm0_inst1/u_logic/Mtrow6                                        | 3    |
| cm0_inst1/u_logic/Ylrow6/C2                         | SLICEL  |    544 |   7391.4 |      net      | R20C49L | cm0_inst1/u_logic/Mtrow6                                        |      |
| cm0_inst1/u_logic/Ylrow6/C                          | SLICEL  |   75.1 |   7466.5 |     Tilo      |         | cm0_inst1/u_logic/_i_14887_rkd_2                                | 1    |
| cm0_inst1/u_logic/Ylrow6/D4                         | SLICEL  |  209.9 |   7676.4 |      net      | R20C49L | cm0_inst1/u_logic/_i_14887_rkd_2                                |      |
| cm0_inst1/u_logic/Ylrow6/D                          | SLICEL  |   75.1 |   7751.5 |     Tilo      |         | cm0_inst1/u_logic/n_4611                                        | 7    |
| cm0_inst1/u_logic/Ylrow6/A4                         | SLICEL  |  312.6 |   8064.1 |      net      | R20C49L | cm0_inst1/u_logic/n_4611                                        |      |
| cm0_inst1/u_logic/Ylrow6/A                          | SLICEL  |   75.1 |   8139.2 |     Tilo      |         | cm0_inst1/u_logic/Ylrow6                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/D1                         | SLICEL  |  486.4 |   8625.7 |      net      | R20C50L | cm0_inst1/u_logic/Ylrow6                                        |      |
| cm0_inst1/u_logic/Hnrow6/D                          | SLICEL  |   75.1 |   8700.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14861_rkd_0                                | 3    |
| net_extracted_nHQX460/A1                            | SLICEL  |  486.7 |   9187.4 |      net      | R22C50L | cm0_inst1/u_logic/_i_14861_rkd_0                                |      |
| net_extracted_nHQX460/A                             | SLICEL  |   75.1 |   9262.5 |     Tilo      |         | net_extracted_nHQX460                                           | 4    |
| cm0_inst1/u_logic/n_4603/A5                         | SLICEL  |  755.4 |  10017.9 |      net      | R20C48L | net_extracted_nHQX460                                           |      |
| cm0_inst1/u_logic/n_4603/A                          | SLICEL  |   75.1 |    10093 |     Tilo      |         | cm0_inst1/u_logic/n_4603                                        | 3    |
| cm0_inst1/u_logic/V0fow6/D1                         | SLICEL  |  770.3 |  10863.3 |      net      | R22C49M | cm0_inst1/u_logic/n_4603                                        |      |
| cm0_inst1/u_logic/V0fow6/D                          | SLICEL  |   75.1 |  10938.4 |     Tilo      |         | _n_120630                                                       | 6    |
| cm0_inst1/u_logic/n_4598/A5                         | SLICEL  |  518.5 |  11456.9 |      net      | R20C50M | _n_120630                                                       |      |
| cm0_inst1/u_logic/n_4598/A                          | SLICEL  |   75.1 |    11532 |     Tilo      |         | cm0_inst1/u_logic/n_4598                                        | 3    |
| cm0_inst1/u_logic/Hnrow6/C2                         | SLICEL  |    270 |    11802 |      net      | R20C50L | cm0_inst1/u_logic/n_4598                                        |      |
| cm0_inst1/u_logic/Hnrow6/C                          | SLICEL  |   75.1 |  11877.1 |     Tilo      |         | cm0_inst1/u_logic/Mfrow6                                        | 2    |
| cm0_inst1/u_logic/n_4589/B2                         | SLICEL  |  509.9 |    12387 |      net      | R21C50M | cm0_inst1/u_logic/Mfrow6                                        |      |
| cm0_inst1/u_logic/n_4589/B                          | SLICEL  |   75.1 |  12462.1 |     Tilo      |         | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         | 1    |
| cm0_inst1/u_logic/n_4589/A4                         | SLICEL  |  209.9 |    12672 |      net      | R21C50M | cm0_inst1/u_logic/_i_14813_decomp_rkd_0                         |      |
| cm0_inst1/u_logic/n_4589/A                          | SLICEL  |   75.1 |  12747.1 |     Tilo      |         | cm0_inst1/u_logic/n_4589                                        | 6    |
| cm0_inst1/u_logic/n_4589/D1                         | SLICEL  |  312.5 |  13059.7 |      net      | R21C50M | cm0_inst1/u_logic/n_4589                                        |      |
| cm0_inst1/u_logic/n_4589/D                          | SLICEL  |   75.1 |  13134.8 |     Tilo      |         | cm0_inst1/u_logic/_i_14801_decomp                               | 1    |
| cm0_inst1/u_logic/B3gpw6[1]/D3                      | SLICEL  |  225.8 |  13360.6 |      net      | R21C50L | cm0_inst1/u_logic/_i_14801_decomp                               |      |
| cm0_inst1/u_logic/B3gpw6[1]/D                       | SLICEL  |   75.1 |  13435.7 |     Tilo      |         | cm0_inst1/u_logic/n_4582                                        | 3    |
| cm0_inst1/u_logic/vis_primask_o/C1                  | SLICEL  |  757.8 |  14193.5 |      net      | R21C56M | cm0_inst1/u_logic/n_4582                                        |      |
| cm0_inst1/u_logic/vis_primask_o/C                   | SLICEL  |   75.1 |  14268.6 |     Tilo      |         | cm0_inst1/u_logic/U6piu6                                        | 5    |
| cm0_inst1/u_logic/n_4436/B6                         | SLICEL  |  488.5 |  14757.1 |      net      | R19C56L | cm0_inst1/u_logic/U6piu6                                        |      |
| cm0_inst1/u_logic/n_4436/B                          | SLICEL  |   75.1 |  14832.2 |     Tilo      |         | cm0_inst1/u_logic/_i_13894_decomp                               | 2    |
| _i_148_decomp_rkd_5/C3                              | SLICEL  |  260.1 |  15092.3 |      net      | R19C56M | cm0_inst1/u_logic/_i_13894_decomp                               |      |
| _i_148_decomp_rkd_5/C                               | SLICEL  |   75.1 |  15167.4 |     Tilo      |         | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 | 1    |
| cm0_inst1/u_logic/_i_13445_decomp/C2                | SLICEL  | 1151.3 |  16318.7 |      net      | R19C62L | cm0_inst1/u_logic/_i_13868_decomp_decomp_iHQX325_andor_decomp_1 |      |
| cm0_inst1/u_logic/_i_13445_decomp/C                 | SLICEL  |   75.1 |  16393.8 |     Tilo      |         | cm0_inst1/u_logic/H78ow6                                        | 6    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B6 | SLICEL  |  516.4 |  16910.2 |      net      | R21C62L | cm0_inst1/u_logic/H78ow6                                        |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/B  | SLICEL  |   75.1 |  16985.3 |     Tilo      |         | cm0_inst1/u_logic/_i_13860_decomp                               | 1    |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D6 | SLICEL  |  176.4 |  17161.7 |      net      | R21C62L | cm0_inst1/u_logic/_i_13860_decomp                               |      |
| cm0_inst1/u_logic/_i_13648_decomp_andor_decomp_1/D  | SLICEL  |   75.1 |  17236.8 |     Tilo      |         | cm0_inst1/u_logic/n_4254                                        | 4    |
| cm0_inst1/u_logic/_i_13526_decomp/B1                | SLICEL  |  518.1 |  17754.9 |      net      | R21C63L | cm0_inst1/u_logic/n_4254                                        |      |
| cm0_inst1/u_logic/_i_13526_decomp/B                 | SLICEL  |   75.1 |    17830 |     Tilo      |         | net_extracted_nHQX444                                           | 1    |
| cm0_inst1/u_logic/_i_13526_decomp/C6                | SLICEL  |  176.4 |  18006.4 |      net      | R21C63L | net_extracted_nHQX444                                           |      |
| cm0_inst1/u_logic/_i_13526_decomp/C                 | SLICEL  |   75.1 |  18081.5 |     Tilo      |         | cm0_inst1/u_logic/Ytcow6                                        | 9    |
| cm0_inst1/u_logic/S44ju6/D2                         | SLICEL  |    270 |  18351.5 |      net      | R21C63M | cm0_inst1/u_logic/Ytcow6                                        |      |
| cm0_inst1/u_logic/S44ju6/D                          | SLICEL  |   75.1 |  18426.6 |     Tilo      |         | cm0_inst1/u_logic/n_3686                                        | 8    |
| cm0_inst1/u_logic/Njciu6/D1                         | SLICEL  |  581.5 |  19008.1 |      net      | R21C64M | cm0_inst1/u_logic/n_3686                                        |      |
| cm0_inst1/u_logic/Njciu6/D                          | SLICEL  |   75.1 |  19083.2 |     Tilo      |         | net_extracted_nHQX175                                           | 2    |
| net_extracted_nHQX177/A1                            | SLICEL  |  738.8 |    19822 |      net      | R25C64M | net_extracted_nHQX175                                           |      |
| net_extracted_nHQX177/A                             | SLICEL  |   75.1 |  19897.1 |     Tilo      |         | net_extracted_nHQX177                                           | 2    |
| net_extracted_nHQX32/B3                             | SLICEL  |  919.5 |  20816.6 |      net      | R25C70M | net_extracted_nHQX177                                           |      |
| net_extracted_nHQX32/B                              | SLICEL  |   75.1 |  20891.7 |     Tilo      |         | cm0_inst1/u_logic/Hsliu6                                        | 13   |
| cm0_inst1/u_logic/vis_r2_o[21]/BX                   | SLICEL  | 1146.4 |  22038.1 |      net      | R25C76M | cm0_inst1/u_logic/Hsliu6                                        |      |
========================================================================================================================================================================================
时钟路径延迟         = 1119.4     (Tclkp)
数据路径延迟         = 20918.7    (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 2478.3 
        总的连线延迟 = 18409.9 
        逻辑级数     = 33 

[数据捕获路径]
===================================================================================================================
|                节点                |  单元   |  延迟  |   到达时间   |     类型      |  位置   |  连线   | 扇出 |
===================================================================================================================
| CLOCK'clkPLL40                     |   N/A   |      0 |        25000 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3     | PLL_25K |      0 |        25000 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/u_logic/vis_r2_o[21]/CLK | SLICEL  | 1080.4 | Tcat:26080.4 |      net      | R25C76M | clk_40M |      |
===================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tcat       + Tckpm      - Tlat       - Tclkp      - Tdatp      - Tsu(Tdick)
         = 26080.4    + 0          - 0          - 1119.4     - 20918.7    - 47.7       
         = 3994.6 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 


#################################################################
# 时序分析报告 Tue Mar 19 10:59:07 2024
#################################################################
#  分析类型                               : 保持(hold)
#  分析/报告未加约束IO与寄存器之间路径    : No
#  分析/报告跨时钟域路径                  : No
#  分析/报告最小脉冲宽度检查              : No
#  分析中动态截断组合回路                 : No
#  报告物理层次中的的时序节点             : No
#  报告用户层次模块上的时序节点           : No
#  报告的最大路径数目                     : 10
#  每个检查点上报告的最大路径数目         : 1
#  从每个路径起始点可报告的最大路径数目   : 不限 
#
########################  [用户指定路径]  #######################
#  起点 : 时钟: clkPLL40
#  终点 : 时钟: clkPLL40
#  经过 : 
#  排除 :  
#################################################################

********************
* 路径 1
********************
时间余量 : 318.1 ps
起点     : cm0_inst1/seg_inst/segx_reg_5[5]/AQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/HRDATA[13]/B5             [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
==========================================================================================================================================
|                 节点                 |  单元   |  延迟  | 到达时间 |     类型      |  位置   |               连线               | 扇出 |
==========================================================================================================================================
| CLOCK'clkPLL40                       |   N/A   |      0 |   Tlat:0 |               |         | N/A                              |      |
| PLL_25to200_1/PLLInst_0/CLKOS3       | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                          | 800  |
| cm0_inst1/seg_inst/segx_reg_5[5]/CLK | SLICEL  | 1080.4 |   1080.4 |      net      | R22C45M | clk_40M                          |      |
| --                                   |   --    |     -- |       -- |      --       | --      | --                               | --   |
| cm0_inst1/seg_inst/segx_reg_5[5]/AQ  | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/seg_inst/segx_reg_5[5] | 2    |
| cm0_inst1/HRDATA[13]/B5              | SLICEL  |  208.8 |   1319.7 |      net      | R22C45L | cm0_inst1/seg_inst/segx_reg_5[5] |      |
==========================================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 239.3      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 208.8 
        逻辑级数     = 0 

[数据捕获路径]
==============================================================================================================
|              节点              |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
==============================================================================================================
| CLOCK'clkPLL40                 |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3 | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/HRDATA[13]/CLK       | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R22C45L | clk_40M |      |
==============================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 239.3      - 1119.4     - -117.8     
         = 318.1 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


********************
* 路径 2
********************
时间余量 : 320.3 ps
起点     : cm0_inst1/seg_inst/clk_DRV/CQ       [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/seg_inst/clk_1M_cnt[0]/B6 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
=========================================================================================================================================
|                节点                 |  单元   |  延迟  | 到达时间 |     类型      |  位置   |               连线               | 扇出 |
=========================================================================================================================================
| CLOCK'clkPLL40                      |   N/A   |      0 |   Tlat:0 |               |         | N/A                              |      |
| PLL_25to200_1/PLLInst_0/CLKOS3      | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                          | 800  |
| cm0_inst1/seg_inst/clk_DRV/CLK      | SLICEL  | 1080.4 |   1080.4 |      net      | R23C40L | clk_40M                          |      |
| --                                  |   --    |     -- |       -- |      --       | --      | --                               | --   |
| cm0_inst1/seg_inst/clk_DRV/CQ       | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/seg_inst/clk_1M_cnt[2] | 9    |
| cm0_inst1/seg_inst/clk_1M_cnt[0]/B6 | SLICEL  |    211 |   1321.9 |      net      | R23C40M | cm0_inst1/seg_inst/clk_1M_cnt[2] |      |
=========================================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 241.5      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 211 
        逻辑级数     = 0 

[数据捕获路径]
====================================================================================================================
|                 节点                 |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
====================================================================================================================
| CLOCK'clkPLL40                       |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3       | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/seg_inst/clk_1M_cnt[0]/CLK | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R23C40M | clk_40M |      |
====================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 241.5      - 1119.4     - -117.8     
         = 320.3 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


********************
* 路径 3
********************
时间余量 : 325.9 ps
起点     : cm0_inst1/seg_inst/segx_reg_0[5]/AQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/seg_inst/segx_reg_0[5]/A3 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
==========================================================================================================================================
|                 节点                 |  单元   |  延迟  | 到达时间 |     类型      |  位置   |               连线               | 扇出 |
==========================================================================================================================================
| CLOCK'clkPLL40                       |   N/A   |      0 |   Tlat:0 |               |         | N/A                              |      |
| PLL_25to200_1/PLLInst_0/CLKOS3       | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                          | 800  |
| cm0_inst1/seg_inst/segx_reg_0[5]/CLK | SLICEL  | 1080.4 |   1080.4 |      net      | R18C47M | clk_40M                          |      |
| --                                   |   --    |     -- |       -- |      --       | --      | --                               | --   |
| cm0_inst1/seg_inst/segx_reg_0[5]/AQ  | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/seg_inst/segx_reg_0[5] | 1    |
| cm0_inst1/seg_inst/segx_reg_0[5]/A3  | SLICEL  |  216.6 |   1327.5 |      net      | R18C47M | cm0_inst1/seg_inst/segx_reg_0[5] |      |
==========================================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 247.1      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 216.6 
        逻辑级数     = 0 

[数据捕获路径]
====================================================================================================================
|                 节点                 |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
====================================================================================================================
| CLOCK'clkPLL40                       |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3       | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/seg_inst/segx_reg_0[5]/CLK | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R18C47M | clk_40M |      |
====================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 247.1      - 1119.4     - -117.8     
         = 325.9 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


********************
* 路径 4
********************
时间余量 : 325.9 ps
起点     : cm0_inst1/seg_inst/segx_reg_1[6]/AQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/seg_inst/segx_reg_1[6]/A3 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
==========================================================================================================================================
|                 节点                 |  单元   |  延迟  | 到达时间 |     类型      |  位置   |               连线               | 扇出 |
==========================================================================================================================================
| CLOCK'clkPLL40                       |   N/A   |      0 |   Tlat:0 |               |         | N/A                              |      |
| PLL_25to200_1/PLLInst_0/CLKOS3       | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                          | 800  |
| cm0_inst1/seg_inst/segx_reg_1[6]/CLK | SLICEL  | 1080.4 |   1080.4 |      net      | R15C45M | clk_40M                          |      |
| --                                   |   --    |     -- |       -- |      --       | --      | --                               | --   |
| cm0_inst1/seg_inst/segx_reg_1[6]/AQ  | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/seg_inst/segx_reg_1[6] | 1    |
| cm0_inst1/seg_inst/segx_reg_1[6]/A3  | SLICEL  |  216.6 |   1327.5 |      net      | R15C45M | cm0_inst1/seg_inst/segx_reg_1[6] |      |
==========================================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 247.1      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 216.6 
        逻辑级数     = 0 

[数据捕获路径]
====================================================================================================================
|                 节点                 |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
====================================================================================================================
| CLOCK'clkPLL40                       |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3       | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/seg_inst/segx_reg_1[6]/CLK | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R15C45M | clk_40M |      |
====================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 247.1      - 1119.4     - -117.8     
         = 325.9 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


********************
* 路径 5
********************
时间余量 : 325.9 ps
起点     : cm0_inst1/seg_inst/segx_reg_2[7]/AQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/seg_inst/segx_reg_2[7]/A3 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
==========================================================================================================================================
|                 节点                 |  单元   |  延迟  | 到达时间 |     类型      |  位置   |               连线               | 扇出 |
==========================================================================================================================================
| CLOCK'clkPLL40                       |   N/A   |      0 |   Tlat:0 |               |         | N/A                              |      |
| PLL_25to200_1/PLLInst_0/CLKOS3       | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                          | 800  |
| cm0_inst1/seg_inst/segx_reg_2[7]/CLK | SLICEL  | 1080.4 |   1080.4 |      net      | R19C44M | clk_40M                          |      |
| --                                   |   --    |     -- |       -- |      --       | --      | --                               | --   |
| cm0_inst1/seg_inst/segx_reg_2[7]/AQ  | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/seg_inst/segx_reg_2[7] | 1    |
| cm0_inst1/seg_inst/segx_reg_2[7]/A3  | SLICEL  |  216.6 |   1327.5 |      net      | R19C44M | cm0_inst1/seg_inst/segx_reg_2[7] |      |
==========================================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 247.1      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 216.6 
        逻辑级数     = 0 

[数据捕获路径]
====================================================================================================================
|                 节点                 |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
====================================================================================================================
| CLOCK'clkPLL40                       |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3       | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/seg_inst/segx_reg_2[7]/CLK | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R19C44M | clk_40M |      |
====================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 247.1      - 1119.4     - -117.8     
         = 325.9 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


********************
* 路径 6
********************
时间余量 : 325.9 ps
起点     : cm0_inst1/seg_inst/segx_reg_2[6]/AQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/seg_inst/segx_reg_2[6]/A3 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
==========================================================================================================================================
|                 节点                 |  单元   |  延迟  | 到达时间 |     类型      |  位置   |               连线               | 扇出 |
==========================================================================================================================================
| CLOCK'clkPLL40                       |   N/A   |      0 |   Tlat:0 |               |         | N/A                              |      |
| PLL_25to200_1/PLLInst_0/CLKOS3       | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                          | 800  |
| cm0_inst1/seg_inst/segx_reg_2[6]/CLK | SLICEL  | 1080.4 |   1080.4 |      net      | R27C53M | clk_40M                          |      |
| --                                   |   --    |     -- |       -- |      --       | --      | --                               | --   |
| cm0_inst1/seg_inst/segx_reg_2[6]/AQ  | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/seg_inst/segx_reg_2[6] | 1    |
| cm0_inst1/seg_inst/segx_reg_2[6]/A3  | SLICEL  |  216.6 |   1327.5 |      net      | R27C53M | cm0_inst1/seg_inst/segx_reg_2[6] |      |
==========================================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 247.1      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 216.6 
        逻辑级数     = 0 

[数据捕获路径]
====================================================================================================================
|                 节点                 |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
====================================================================================================================
| CLOCK'clkPLL40                       |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3       | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/seg_inst/segx_reg_2[6]/CLK | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R27C53M | clk_40M |      |
====================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 247.1      - 1119.4     - -117.8     
         = 325.9 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


********************
* 路径 7
********************
时间余量 : 334.2 ps
起点     : cm0_inst1/seg_inst/seg_2_dec[0]/CQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/seg_inst/seg_2_dec[0]/C2 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
=========================================================================================================================================
|                节点                 |  单元   |  延迟  | 到达时间 |     类型      |  位置   |               连线               | 扇出 |
=========================================================================================================================================
| CLOCK'clkPLL40                      |   N/A   |      0 |   Tlat:0 |               |         | N/A                              |      |
| PLL_25to200_1/PLLInst_0/CLKOS3      | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                          | 800  |
| cm0_inst1/seg_inst/seg_2_dec[0]/CLK | SLICEL  | 1080.4 |   1080.4 |      net      | R19C45L | clk_40M                          |      |
| --                                  |   --    |     -- |       -- |      --       | --      | --                               | --   |
| cm0_inst1/seg_inst/seg_2_dec[0]/CQ  | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/seg_inst/segx_reg_0[7] | 1    |
| cm0_inst1/seg_inst/seg_2_dec[0]/C2  | SLICEL  |  224.9 |   1335.8 |      net      | R19C45L | cm0_inst1/seg_inst/segx_reg_0[7] |      |
=========================================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 255.4      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 224.9 
        逻辑级数     = 0 

[数据捕获路径]
===================================================================================================================
|                节点                 |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
===================================================================================================================
| CLOCK'clkPLL40                      |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3      | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/seg_inst/seg_2_dec[0]/CLK | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R19C45L | clk_40M |      |
===================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 255.4      - 1119.4     - -117.8     
         = 334.2 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


********************
* 路径 8
********************
时间余量 : 334.2 ps
起点     : cm0_inst1/ahb_uart1/n_6649/CQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/ahb_uart1/n_6649/D2 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
===============================================================================================================================
|              节点              |  单元   |  延迟  | 到达时间 |     类型      |  位置   |            连线             | 扇出 |
===============================================================================================================================
| CLOCK'clkPLL40                 |   N/A   |      0 |   Tlat:0 |               |         | N/A                         |      |
| PLL_25to200_1/PLLInst_0/CLKOS3 | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                     | 800  |
| cm0_inst1/ahb_uart1/n_6649/CLK | SLICEL  | 1080.4 |   1080.4 |      net      | R10C59M | clk_40M                     |      |
| --                             |   --    |     -- |       -- |      --       | --      | --                          | --   |
| cm0_inst1/ahb_uart1/n_6649/CQ  | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/ahb_uart1/read_en | 1    |
| cm0_inst1/ahb_uart1/n_6649/D2  | SLICEL  |  224.9 |   1335.8 |      net      | R10C59M | cm0_inst1/ahb_uart1/read_en |      |
===============================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 255.4      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 224.9 
        逻辑级数     = 0 

[数据捕获路径]
==============================================================================================================
|              节点              |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
==============================================================================================================
| CLOCK'clkPLL40                 |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3 | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/ahb_uart1/n_6649/CLK | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R10C59M | clk_40M |      |
==============================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 255.4      - 1119.4     - -117.8     
         = 334.2 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


********************
* 路径 9
********************
时间余量 : 334.2 ps
起点     : cm0_inst1/seg_inst/seg_2_dec[1]/CQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/seg_inst/seg_2_dec[1]/C2 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
=========================================================================================================================================
|                节点                 |  单元   |  延迟  | 到达时间 |     类型      |  位置   |               连线               | 扇出 |
=========================================================================================================================================
| CLOCK'clkPLL40                      |   N/A   |      0 |   Tlat:0 |               |         | N/A                              |      |
| PLL_25to200_1/PLLInst_0/CLKOS3      | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                          | 800  |
| cm0_inst1/seg_inst/seg_2_dec[1]/CLK | SLICEL  | 1080.4 |   1080.4 |      net      | R15C46M | clk_40M                          |      |
| --                                  |   --    |     -- |       -- |      --       | --      | --                               | --   |
| cm0_inst1/seg_inst/seg_2_dec[1]/CQ  | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/seg_inst/segx_reg_3[7] | 1    |
| cm0_inst1/seg_inst/seg_2_dec[1]/C2  | SLICEL  |  224.9 |   1335.8 |      net      | R15C46M | cm0_inst1/seg_inst/segx_reg_3[7] |      |
=========================================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 255.4      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 224.9 
        逻辑级数     = 0 

[数据捕获路径]
===================================================================================================================
|                节点                 |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
===================================================================================================================
| CLOCK'clkPLL40                      |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3      | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/seg_inst/seg_2_dec[1]/CLK | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R15C46M | clk_40M |      |
===================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 255.4      - 1119.4     - -117.8     
         = 334.2 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 


********************
* 路径 10
********************
时间余量 : 334.2 ps
起点     : cm0_inst1/seg_inst/segx_reg_3[2]/CQ [激发时钟: clkPLL40, 上升沿1]
终点     : cm0_inst1/seg_inst/segx_reg_3[2]/C2 [捕获时钟: clkPLL40, 上升沿1]
类型     : 保持(hold) 

数据产生路径
==========================================================================================================================================
|                 节点                 |  单元   |  延迟  | 到达时间 |     类型      |  位置   |               连线               | 扇出 |
==========================================================================================================================================
| CLOCK'clkPLL40                       |   N/A   |      0 |   Tlat:0 |               |         | N/A                              |      |
| PLL_25to200_1/PLLInst_0/CLKOS3       | PLL_25K |      0 |        0 | clock_latency |         | clk_40M                          | 800  |
| cm0_inst1/seg_inst/segx_reg_3[2]/CLK | SLICEL  | 1080.4 |   1080.4 |      net      | R18C52L | clk_40M                          |      |
| --                                   |   --    |     -- |       -- |      --       | --      | --                               | --   |
| cm0_inst1/seg_inst/segx_reg_3[2]/CQ  | SLICEL  |   30.5 |   1110.9 |     Tcko      |         | cm0_inst1/seg_inst/segx_reg_3[5] | 1    |
| cm0_inst1/seg_inst/segx_reg_3[2]/C2  | SLICEL  |  224.9 |   1335.8 |      net      | R18C52L | cm0_inst1/seg_inst/segx_reg_3[5] |      |
==========================================================================================================================================
时钟路径延迟         = 1080.4     (Tclkp)
数据路径延迟         = 255.4      (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 0 
        总的连线延迟 = 224.9 
        逻辑级数     = 0 

[数据捕获路径]
====================================================================================================================
|                 节点                 |  单元   |  延迟  |  到达时间   |     类型      |  位置   |  连线   | 扇出 |
====================================================================================================================
| CLOCK'clkPLL40                       |   N/A   |      0 |           0 |               |         | N/A     |      |
| PLL_25to200_1/PLLInst_0/CLKOS3       | PLL_25K |      0 |           0 | clock_latency |         | clk_40M | 800  |
| cm0_inst1/seg_inst/segx_reg_3[2]/CLK | SLICEL  | 1119.4 | Tcat:1119.4 |      net      | R18C52L | clk_40M |      |
====================================================================================================================

[时间余量计算]
================================================================================
时间余量 = Tlat       + Tckpm      + Tclkp      + Tdatp      - Tcat       - Thd(Tah)
         = 0          + 0          + 1080.4     + 255.4      - 1119.4     - -117.8     
         = 334.2 
================================================================================
Tcat  -- 数据捕获时钟到达时间 
Tckpm -- 时钟悲观补偿 
Tlat  -- 数据产生时钟初始到达时间 
Tclkp -- 时钟路径延迟 
Tdatp -- 数据路径延迟 

