// Seed: 4053296198
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
  assign module_1.id_1 = 0;
endmodule
module module_1;
  specify
    if (id_1) (negedge id_2 => (id_3 +: id_3 == id_2)) = (id_1, 1);
  endspecify
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_2
  );
endmodule
module module_2 (
    input wor   id_0,
    input wire  id_1
    , id_4,
    input logic id_2
);
  wire id_5;
  wire id_6;
  assign id_4[1] = id_2;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  wire id_7;
  always @(1) force id_4 = id_2;
  initial begin : LABEL_0
    begin : LABEL_0
    end
    for (id_5 = id_0; 1; id_5 = 1'b0 - 1) @(1);
  end
endmodule
