# -------------------------------------------------------------------------- #
#
# Copyright (C) 2022  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
# Date created = 14:48:03  July 03, 2023
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		phy_tb_explainable_braking_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CEBA4F23C7
set_global_assignment -name TOP_LEVEL_ENTITY phy_tb_explainable_braking
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 22.1STD.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:48:03  JULY 03, 2023"
set_global_assignment -name LAST_QUARTUS_VERSION "22.1std.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name VHDL_FILE test_utils/edge_detector.vhd -hdl_version VHDL_2008
set_global_assignment -name VHDL_FILE test_utils/stimulus_list_speed.vhd -hdl_version VHDL_2008
set_global_assignment -name VHDL_FILE test_utils/stimulus_list_distance.vhd -hdl_version VHDL_2008
set_global_assignment -name VHDL_FILE test_utils/stimulus_list_deceleration.vhd -hdl_version VHDL_2008
set_global_assignment -name VHDL_FILE test_utils/stimulus_list_clk_enable_rf_2.vhd -hdl_version VHDL_2008
set_global_assignment -name VHDL_FILE test_utils/stimulus_list_clk_enable_rf_1.vhd -hdl_version VHDL_2008
set_global_assignment -name VHDL_FILE voting/voting.vhd -hdl_version VHDL_2008
set_global_assignment -name VHDL_FILE voting/mean.vhd -hdl_version VHDL_2008
set_global_assignment -name VHDL_FILE voting/decision.vhd -hdl_version VHDL_2008
set_global_assignment -name VHDL_FILE test_utils/rom_4096x16.vhd -hdl_version VHDL_2008
set_global_assignment -name VHDL_FILE test_utils/phy_stimuli_explainable_braking.vhd -hdl_version VHDL_2008
set_global_assignment -name VHDL_FILE test_utils/mux_package.vhd -hdl_version VHDL_2008
set_global_assignment -name VHDL_FILE test_utils/mux_m.vhd -hdl_version VHDL_2008
set_global_assignment -name VHDL_FILE test_utils/hexa7seg.vhd -hdl_version VHDL_2008
set_global_assignment -name VHDL_FILE test_utils/counter_m.vhd -hdl_version VHDL_2008
set_global_assignment -name VHDL_FILE random_forest_2/Types_2.vhd -hdl_version VHDL_2008
set_global_assignment -name VHDL_FILE random_forest_2/Tree_2.vhd -hdl_version VHDL_2008
set_global_assignment -name VHDL_FILE random_forest_2/Constants_2.vhd -hdl_version VHDL_2008
set_global_assignment -name VHDL_FILE random_forest_2/casting_2.vhd -hdl_version VHDL_2008
set_global_assignment -name VHDL_FILE random_forest_2/BDTTop_2.vhd -hdl_version VHDL_2008
set_global_assignment -name VHDL_FILE random_forest_2/BDT_2.vhd -hdl_version VHDL_2008
set_global_assignment -name VHDL_FILE random_forest_2/Arrays_2.vhd -hdl_version VHDL_2008
set_global_assignment -name VHDL_FILE random_forest_2/AddReduce_2.vhd -hdl_version VHDL_2008
set_global_assignment -name VHDL_FILE random_forest_1/Types.vhd -hdl_version VHDL_2008
set_global_assignment -name VHDL_FILE random_forest_1/Tree.vhd -hdl_version VHDL_2008
set_global_assignment -name VHDL_FILE random_forest_1/Constants.vhd -hdl_version VHDL_2008
set_global_assignment -name VHDL_FILE random_forest_1/casting.vhd -hdl_version VHDL_2008
set_global_assignment -name VHDL_FILE random_forest_1/BDTTop.vhd -hdl_version VHDL_2008
set_global_assignment -name VHDL_FILE random_forest_1/BDT.vhd -hdl_version VHDL_2008
set_global_assignment -name VHDL_FILE random_forest_1/Arrays0.vhd -hdl_version VHDL_2008
set_global_assignment -name VHDL_FILE random_forest_1/AddReduce.vhd -hdl_version VHDL_2008
set_global_assignment -name VHDL_FILE explainable_braking/explainable_braking.vhd -hdl_version VHDL_2008
set_global_assignment -name VHDL_FILE phy_tb_explainable_braking.vhd -hdl_version VHDL_2008
set_global_assignment -name ENABLE_OCT_DONE OFF
set_global_assignment -name ENABLE_CONFIGURATION_PINS OFF
set_global_assignment -name ENABLE_BOOT_SEL_PIN OFF
set_global_assignment -name STRATIXV_CONFIGURATION_SCHEME "PASSIVE SERIAL"
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name CRC_ERROR_OPEN_DRAIN ON
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name ACTIVE_SERIAL_CLOCK FREQ_100MHZ
set_location_assignment PIN_N16 -to clk_random_forest_1
set_location_assignment PIN_M16 -to clk_random_forest_2
set_location_assignment PIN_H16 -to clk_stimuli
set_location_assignment PIN_H15 -to clk_voting
set_location_assignment PIN_AA2 -to db_prob_valid_1
set_location_assignment PIN_AA1 -to db_prob_valid_2
set_location_assignment PIN_L2 -to finished_test_case
set_location_assignment PIN_L1 -to finished_tests
set_location_assignment PIN_U21 -to hexa_prob_0[0]
set_location_assignment PIN_V21 -to hexa_prob_0[1]
set_location_assignment PIN_W22 -to hexa_prob_0[2]
set_location_assignment PIN_W21 -to hexa_prob_0[3]
set_location_assignment PIN_Y22 -to hexa_prob_0[4]
set_location_assignment PIN_Y21 -to hexa_prob_0[5]
set_location_assignment PIN_AA22 -to hexa_prob_0[6]
set_location_assignment PIN_AA20 -to hexa_prob_1[0]
set_location_assignment PIN_AB20 -to hexa_prob_1[1]
set_location_assignment PIN_AA19 -to hexa_prob_1[2]
set_location_assignment PIN_AA18 -to hexa_prob_1[3]
set_location_assignment PIN_AB18 -to hexa_prob_1[4]
set_location_assignment PIN_AA17 -to hexa_prob_1[5]
set_location_assignment PIN_U22 -to hexa_prob_1[6]
set_location_assignment PIN_Y19 -to hexa_prob_2[0]
set_location_assignment PIN_AB17 -to hexa_prob_2[1]
set_location_assignment PIN_AA10 -to hexa_prob_2[2]
set_location_assignment PIN_Y14 -to hexa_prob_2[3]
set_location_assignment PIN_V14 -to hexa_prob_2[4]
set_location_assignment PIN_AB22 -to hexa_prob_2[5]
set_location_assignment PIN_AB21 -to hexa_prob_2[6]
set_location_assignment PIN_Y16 -to hexa_prob_3[0]
set_location_assignment PIN_W16 -to hexa_prob_3[1]
set_location_assignment PIN_Y17 -to hexa_prob_3[2]
set_location_assignment PIN_V16 -to hexa_prob_3[3]
set_location_assignment PIN_U17 -to hexa_prob_3[4]
set_location_assignment PIN_V18 -to hexa_prob_3[5]
set_location_assignment PIN_V19 -to hexa_prob_3[6]
set_location_assignment PIN_U20 -to hexa_tc_4[0]
set_location_assignment PIN_Y20 -to hexa_tc_4[1]
set_location_assignment PIN_V20 -to hexa_tc_4[2]
set_location_assignment PIN_U16 -to hexa_tc_4[3]
set_location_assignment PIN_U15 -to hexa_tc_4[4]
set_location_assignment PIN_Y15 -to hexa_tc_4[5]
set_location_assignment PIN_P9 -to hexa_tc_4[6]
set_location_assignment PIN_N9 -to hexa_tc_5[0]
set_location_assignment PIN_M8 -to hexa_tc_5[1]
set_location_assignment PIN_T14 -to hexa_tc_5[2]
set_location_assignment PIN_P14 -to hexa_tc_5[3]
set_location_assignment PIN_C1 -to hexa_tc_5[4]
set_location_assignment PIN_C2 -to hexa_tc_5[5]
set_location_assignment PIN_W19 -to hexa_tc_5[6]
set_location_assignment PIN_Y3 -to prediction
set_location_assignment PIN_N2 -to prob_int
set_location_assignment PIN_U13 -to prob_sel[0]
set_location_assignment PIN_V13 -to prob_sel[1]
set_location_assignment PIN_W2 -to prob_valid_mean
set_location_assignment PIN_M7 -to tb_iterate_and_run_test_case
set_location_assignment PIN_W9 -to tb_reset
set_location_assignment PIN_U1 -to db_tc_count_clear_as
set_location_assignment PIN_U2 -to db_tc_count_clock
set_location_assignment PIN_N1 -to db_tc_count_enable
set_global_assignment -name ROUTER_TIMING_OPTIMIZATION_LEVEL MINIMUM
set_global_assignment -name OPTIMIZE_HOLD_TIMING OFF
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING OFF
set_global_assignment -name OPTIMIZE_POWER_DURING_FITTING OFF
set_global_assignment -name OPTIMIZE_TIMING OFF
set_global_assignment -name OPTIMIZE_IOC_REGISTER_PLACEMENT_FOR_TIMING OFF
set_global_assignment -name FINAL_PLACEMENT_OPTIMIZATION NEVER
set_global_assignment -name FITTER_AGGRESSIVE_ROUTABILITY_OPTIMIZATION NEVER
set_global_assignment -name IO_PLACEMENT_OPTIMIZATION OFF
set_global_assignment -name ENABLE_BENEFICIAL_SKEW_OPTIMIZATION OFF
set_global_assignment -name ADVANCED_PHYSICAL_OPTIMIZATION OFF
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top