git clone --depth 1 --no-tags https://github.com/nabadir/Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676662003
git clone --depth 1 --no-tags https://github.com/Rahulprakash77/Designing-FIFO-using-Verilog-and-system-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682048373
git clone --depth 1 --no-tags https://github.com/kernekarina/Verification_ULA_UVM_methodology.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681200775
git clone --depth 1 --no-tags https://github.com/maharnabnath/Pipelined-MIPS32-Processor-Implementation-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683026221
git clone --depth 1 --no-tags https://github.com/ethanmpeterson/rtl-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677916661
git clone --depth 1 --no-tags https://github.com/Daniyal-Tahsildar/TLM_2.0_SAMPLE_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677874176
git clone --depth 1 --no-tags https://github.com/AlejoZapata/Practica0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679778369
git clone --depth 1 --no-tags https://github.com/CarmelitaBraga/loac-ufcg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679471857
git clone --depth 1 --no-tags https://github.com/febz012/Verilog-HDL-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678499337
git clone --depth 1 --no-tags https://github.com/pulp-platform/unbent.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678896663
git clone --depth 1 --no-tags https://github.com/wilitp/arqui.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685239077
git clone --depth 1 --no-tags https://github.com/namiwijeuom/32-Bit-Non-Pipelined-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683109646
git clone --depth 1 --no-tags https://github.com/sourabhshenoy04/synch_mod12_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674901411
git clone --depth 1 --no-tags https://github.com/stefana17/AMD_PRACTICA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659178933
git clone --depth 1 --no-tags https://github.com/lakki0704/Verilog_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659070973
git clone --depth 1 --no-tags https://github.com/vijayakannamaneni/Verilog-Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671323269
git clone --depth 1 --no-tags https://github.com/HUAIJIE0314/RV32I-RISC-V-Pipelined-CPU-with-one-cycle-delay-SRAM_V1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674424324
git clone --depth 1 --no-tags https://github.com/celaltrk/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662925176
git clone --depth 1 --no-tags https://github.com/padmatejamarathu/AHB---lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663240782
git clone --depth 1 --no-tags https://github.com/gouthampalem2/Design-and-Verification-of-a-I2C-based-memory-subsystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664349306
git clone --depth 1 --no-tags https://github.com/JuniorBrice/JR-COLLEGE-SingleCycleRISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663150751
git clone --depth 1 --no-tags https://github.com/lucaslimasilvafoligem/Loac-Assembly-System_verilog_Circuitverse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660786571
git clone --depth 1 --no-tags https://github.com/noamgalili694/verification_enviroment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662456376
git clone --depth 1 --no-tags https://github.com/mgslobodian/scr1_pipe_ialu_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670767832
git clone --depth 1 --no-tags https://github.com/jorgenkraghjakobsen/control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668721171
git clone --depth 1 --no-tags https://github.com/Temix707/PULPino.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666735849
git clone --depth 1 --no-tags https://github.com/Ukuma012/4-bit-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667861999
git clone --depth 1 --no-tags https://github.com/kevinHA0623/-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669444270
git clone --depth 1 --no-tags https://github.com/amityad33/16-bit-Carry-Lookahead-CLA-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675971268
git clone --depth 1 --no-tags https://github.com/gabrielchin96/utp-hft.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676999815
git clone --depth 1 --no-tags https://github.com/gdl1245105585/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676990445
git clone --depth 1 --no-tags https://github.com/jayant31j/SIT329-4.1P.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677254453
git clone --depth 1 --no-tags https://github.com/sachinym-git/AXI123.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677947206
git clone --depth 1 --no-tags https://github.com/sebasqr22/squesada_ylopez_mgarro_digital_design_lab_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681890167
git clone --depth 1 --no-tags https://github.com/RuzannaAleksanyan/digital_design_training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679894983
git clone --depth 1 --no-tags https://github.com/dvsprouts/dvs_clk_rst_vip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683782576
git clone --depth 1 --no-tags https://github.com/smyy1001/bilkent_cs223.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671525964
git clone --depth 1 --no-tags https://github.com/Tse3792/UVM_Learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671522845
git clone --depth 1 --no-tags https://github.com/anudeepnrao/complex8smul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674163643
git clone --depth 1 --no-tags https://github.com/Maani02/fifo_implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680085894
git clone --depth 1 --no-tags https://github.com/tonyalfred/APB-Master-Agent-UVM-VIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680266577
git clone --depth 1 --no-tags https://github.com/thinhngo11/DUT-aware-Scoreboards.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680916525
git clone --depth 1 --no-tags https://github.com/KushagraYADAV/Pipelined-MIPS32-Processor-Implementation-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681151004
git clone --depth 1 --no-tags https://github.com/vakshit/cse-bubble.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681209518
git clone --depth 1 --no-tags https://github.com/wpi-ece574-f23/ex-expressions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682701062
git clone --depth 1 --no-tags https://github.com/raccog/PumpkinComputer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683518797
git clone --depth 1 --no-tags https://github.com/yashdabke/Digital-Design-Programs-using-System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680887996
git clone --depth 1 --no-tags https://github.com/amidthestars/DAV-Outreach-Module-Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664441850
git clone --depth 1 --no-tags https://github.com/ShashankOV/noc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682369577
git clone --depth 1 --no-tags https://github.com/Sirius1232/ComputerArchitecture-CMU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679607759
git clone --depth 1 --no-tags https://github.com/mohamedelshafie/Verifying-ALU-using-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661453530
git clone --depth 1 --no-tags https://github.com/dsellerbrock/SystemVerilog_Prisoners.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661412736
git clone --depth 1 --no-tags https://github.com/maxsofar/044252---sim2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660049682
git clone --depth 1 --no-tags https://github.com/LiZhao1998/UVM_Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666053528
git clone --depth 1 --no-tags https://github.com/yangzeyu1026/CACHE_VICTIM_PREFETECH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683883744
git clone --depth 1 --no-tags https://github.com/brunomoraislopes1/alura.site.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675785573
git clone --depth 1 --no-tags https://github.com/anj501/CS120A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683556793
git clone --depth 1 --no-tags https://github.com/farbodfld/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678354438
git clone --depth 1 --no-tags https://github.com/kirollos9/multi_mode_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671510365
git clone --depth 1 --no-tags https://github.com/GURUNAM97/uvm-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674316858
git clone --depth 1 --no-tags https://github.com/Ishaananish/AHB_Bus_Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682894695
git clone --depth 1 --no-tags https://github.com/jayant31j/SIT329-5.1P.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680059001
git clone --depth 1 --no-tags https://github.com/akashsaraswatt/Latest_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681593767
git clone --depth 1 --no-tags https://github.com/zhuding924/uvm-s02-master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681610274
git clone --depth 1 --no-tags https://github.com/maharnabnath/Pipelined-3-Level-Unsigned-Multiplier-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683029852
git clone --depth 1 --no-tags https://github.com/balaji-vbr/Design-and-Verification-of-a-FIFO-with-Circular-Buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673040365
git clone --depth 1 --no-tags https://github.com/KimSeongGyul/lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670439436
git clone --depth 1 --no-tags https://github.com/EzzAddinKukhun/UART_TX_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680627840
git clone --depth 1 --no-tags https://github.com/cepdnaclk/e19-co227-Developing-image-capturing-and-analysing-system-using-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681978543
git clone --depth 1 --no-tags https://github.com/vicg42/ialu_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658057624
git clone --depth 1 --no-tags https://github.com/yurinvv/test_task_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663648151
git clone --depth 1 --no-tags https://github.com/akmsw/adc-tp3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662665081
git clone --depth 1 --no-tags https://github.com/Bipasha02/HighSpeed-CarryLookAhead-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663384044
git clone --depth 1 --no-tags https://github.com/teja-91/OpenPyDV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664198902
git clone --depth 1 --no-tags https://github.com/humayunsiraj123/RISC_V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661870684
git clone --depth 1 --no-tags https://github.com/vmartirosyan/cpu_in_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661645948
git clone --depth 1 --no-tags https://github.com/shri1407/uvm_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660103784
git clone --depth 1 --no-tags https://github.com/ronniegertman/32x32bit-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661030121
git clone --depth 1 --no-tags https://github.com/axyrai/makefileTest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667683701
git clone --depth 1 --no-tags https://github.com/moechaker/FIFO_Test_Bench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667707284
git clone --depth 1 --no-tags https://github.com/barawn/firmware-pueo-turf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667979597
git clone --depth 1 --no-tags https://github.com/MhamedAhmad/Pinball-VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669687021
git clone --depth 1 --no-tags https://github.com/AbhinayOja/ECE-564-Piplined-CNN-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668094531
git clone --depth 1 --no-tags https://github.com/Hao-Che-Tsai/VLSI-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668470603
git clone --depth 1 --no-tags https://github.com/AlPrime2k1/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672061748
git clone --depth 1 --no-tags https://github.com/Talin-Estiban/chip-design-course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681243990
git clone --depth 1 --no-tags https://github.com/mghgm/DSD-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661410419
git clone --depth 1 --no-tags https://github.com/CSCE-616-FA23/code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685118974
git clone --depth 1 --no-tags https://github.com/MrDoomsday/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670169873
git clone --depth 1 --no-tags https://github.com/Purdue-SoCET/intro-socet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677085487
git clone --depth 1 --no-tags https://github.com/ethanmpeterson/peripherals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678170308
git clone --depth 1 --no-tags https://github.com/Ishaananish/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682037056
git clone --depth 1 --no-tags https://github.com/B1mendez/FEGprocessorx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682413563
git clone --depth 1 --no-tags https://github.com/rookieovo1103/cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682095484
git clone --depth 1 --no-tags https://github.com/surendrayerragorla/Synchronous_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681736519
git clone --depth 1 --no-tags https://github.com/kakash221996/Synchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681703502
