Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : qor
Design : s35932
Version: M-2016.12-SP1
Date   : Wed Mar  1 10:41:08 2023
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          0.77
  Critical Path Slack:          -2.82
  Critical Path Clk Period:      2.00
  Total Negative Slack:      -3180.95
  No. of Violating Paths:     2048.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       1728
  Hierarchical Port Count:       5184
  Leaf Cell Count:               5730
  Buf/Inv Cell Count:            1019
  Buf Cell Count:                 339
  Inv Cell Count:                 680
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      4002
  Sequential Cell Count:         1728
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    11252.225710
  Noncombinational Area: 11418.182007
  Buf/Inv Area:           1587.383462
  Total Buffer Area:           689.24
  Total Inverter Area:         898.14
  Macro/Black Box Area:      0.000000
  Net Area:               4699.004791
  -----------------------------------
  Cell Area:             22670.407717
  Design Area:           27369.412508


  Design Rules
  -----------------------------------
  Total Number of Nets:          5766
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.05
  Logic Optimization:                117.90
  Mapping Optimization:              154.32
  -----------------------------------------
  Overall Compile Time:              278.99
  Overall Compile Wall Clock Time:   280.87

  --------------------------------------------------------------------

  Design  WNS: 2.82  TNS: 3180.95  Number of Violating Paths: 2048


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
