vendor_name = ModelSim
source_file = 1, C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/opcodes.v
source_file = 1, C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v
source_file = 1, C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/fetchUnit.v
source_file = 1, alu.v
source_file = 1, C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/regfile.v
source_file = 1, C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/p2.bdf
source_file = 1, C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/fetchUnit_testbench.v
source_file = 1, C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/fmat_alu_testbench.v
source_file = 1, C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/datamem.v
source_file = 1, C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v
source_file = 1, 2_1mux.v
source_file = 1, 4_1mux.v
source_file = 1, module mux2_1.v
source_file = 1, C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/mux2_1.v
source_file = 1, C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/mux4_1.v
source_file = 1, C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/to_flag.v
source_file = 1, C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/db/p2.cbx.xml
source_file = 1, C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/fmat_alu.v
design_name = p2
instance = comp, \clk~input\, clk~input, p2, 1
