// Seed: 1850108386
module module_0 (
    output uwire id_0,
    input supply1 id_1,
    input wor id_2
);
  wor id_4;
  assign id_0 = 1'd0;
  assign id_4 = (id_1);
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    output supply1 id_2,
    output tri id_3,
    input tri id_4,
    output tri0 id_5,
    output uwire id_6,
    input tri1 id_7,
    input supply1 id_8,
    input supply0 id_9,
    input supply0 id_10,
    output wor id_11,
    output wire id_12,
    inout supply1 id_13,
    input wor id_14,
    input tri0 id_15,
    input uwire id_16,
    input wand id_17,
    input tri0 id_18,
    input tri0 id_19,
    input supply1 id_20,
    output supply0 id_21,
    output supply1 id_22,
    input tri0 id_23,
    input wire id_24
);
  module_0(
      id_3, id_9, id_18
  );
  assign id_3 = id_1;
endmodule
