
*** Running vivado
    with args -log PHS_CTRL.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PHS_CTRL.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source PHS_CTRL.tcl -notrace
Command: synth_design -top PHS_CTRL -part xc7a100tftg256-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7928 
WARNING: [Synth 8-2611] redeclaration of ansi port speed is not allowed [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/fan_ctrl.v:39]
WARNING: [Synth 8-2142] illegal initial value of output port speed for module fan_ctrl ignored [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/fan_ctrl.v:22]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 308.387 ; gain = 97.102
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PHS_CTRL' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/PHS_CRTL.v:30]
	Parameter SYS_FREQ bound to: 50000000 - type: integer 
	Parameter RSTN_SHIFT_WID bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'amp_ctrl' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/amp_ctrl.v:9]
	Parameter SYS_FREQ bound to: 50000000 - type: integer 
	Parameter I2C_FREQ bound to: 100000 - type: integer 
	Parameter R_ISL95811_ADDR bound to: 7'b0101000 
	Parameter E_PAC1710_ADDR bound to: 7'b0011000 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter CFG1_GO bound to: 1 - type: integer 
	Parameter CFG1_BUSY bound to: 2 - type: integer 
	Parameter CFG1_END bound to: 3 - type: integer 
	Parameter CFG2_GO bound to: 4 - type: integer 
	Parameter CFG2_BUSY bound to: 5 - type: integer 
	Parameter CFG2_END bound to: 6 - type: integer 
	Parameter CFG3_GO bound to: 7 - type: integer 
	Parameter CFG3_BUSY bound to: 8 - type: integer 
	Parameter CFG3_END bound to: 9 - type: integer 
	Parameter RD_V_GO bound to: 10 - type: integer 
	Parameter RD_V_BUSY bound to: 11 - type: integer 
	Parameter RD_V_END bound to: 12 - type: integer 
	Parameter RD_I_GO bound to: 13 - type: integer 
	Parameter RD_I_BUSY bound to: 14 - type: integer 
	Parameter RD_I_END bound to: 15 - type: integer 
	Parameter RD_R_GO bound to: 16 - type: integer 
	Parameter RD_R_BUSY bound to: 17 - type: integer 
	Parameter RD_R_END bound to: 18 - type: integer 
	Parameter WR_R_SETUP bound to: 19 - type: integer 
	Parameter WR_R_GO bound to: 20 - type: integer 
	Parameter WR_R_BUSY bound to: 21 - type: integer 
	Parameter WR_R_END bound to: 22 - type: integer 
	Parameter VI_ERR bound to: 23 - type: integer 
	Parameter R_ERR bound to: 24 - type: integer 
	Parameter ERROR_SLEEP bound to: 25 - type: integer 
INFO: [Synth 8-638] synthesizing module 'i2cMaster' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:11]
	Parameter SYS_FREQ bound to: 50000000 - type: integer 
	Parameter I2C_FREQ bound to: 100000 - type: integer 
	Parameter MUTEX_ENABLE bound to: 0 - type: integer 
	Parameter WR_LEN_BIT_WID bound to: 2 - type: integer 
	Parameter WR_BUF_BYTE_NUM bound to: 2 - type: integer 
	Parameter RD_LEN_BIT_WID bound to: 1 - type: integer 
	Parameter RD_BUF_BYTE_NUM bound to: 1 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter MUTEX bound to: 4'b0001 
	Parameter START1 bound to: 4'b0010 
	Parameter START2 bound to: 4'b0011 
	Parameter WR1 bound to: 4'b0100 
	Parameter WR2 bound to: 4'b0101 
	Parameter SACK1 bound to: 4'b0110 
	Parameter SACK2 bound to: 4'b0111 
	Parameter RD1 bound to: 4'b1000 
	Parameter RD2 bound to: 4'b1001 
	Parameter MACK1 bound to: 4'b1010 
	Parameter MACK2 bound to: 4'b1011 
	Parameter STOP1 bound to: 4'b1100 
	Parameter STOP2 bound to: 4'b1101 
	Parameter ERR_LINE bound to: 4'b1110 
	Parameter ERR_NACK bound to: 4'b1111 
	Parameter SDA_DELAY bound to: 4 - type: integer 
	Parameter MUTEX_DELAY bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2cMaster' (1#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:11]
INFO: [Synth 8-256] done synthesizing module 'amp_ctrl' (2#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/amp_ctrl.v:9]
INFO: [Synth 8-638] synthesizing module 'i2cSlave' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0101000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0101000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface' (3#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized0' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized0' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized0' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized0' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized0' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized1' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized1' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized1' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized1' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized1' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized2' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized2' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized2' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized2' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized2' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized3' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized3' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized3' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized3' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized3' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized4' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized4' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized4' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized4' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized4' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized5' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized5' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized5' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized5' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized5' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized6' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized6' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized6' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized6' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized6' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized7' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized7' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized7' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized7' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized7' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized8' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized8' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized8' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized8' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized8' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized9' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized9' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized9' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized9' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized9' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized10' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized10' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized10' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized10' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized10' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized11' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized11' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized11' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized11' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized11' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized12' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized12' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized12' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized12' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized12' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized13' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized13' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized13' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized13' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized13' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized14' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized14' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized14' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized14' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized14' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized15' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized15' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized15' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized15' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized15' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized16' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized16' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized16' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized16' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized16' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized17' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized17' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized17' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized17' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized17' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized18' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized18' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized18' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized18' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized18' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized19' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized19' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized19' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized19' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized19' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized20' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized20' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized20' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized20' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized20' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized21' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized21' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized21' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized21' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized21' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized22' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized22' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized22' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized22' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized22' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized23' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized23' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized23' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized23' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized23' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized24' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized24' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized24' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized24' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized24' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized25' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized25' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized25' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized25' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized25' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized26' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized26' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized26' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized26' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized26' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized27' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized27' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized27' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized27' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized27' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized28' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized28' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized28' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized28' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized28' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized29' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized29' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized29' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized29' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized29' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized30' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized30' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized30' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized30' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized30' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized31' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized31' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized31' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized31' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized31' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized32' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized32' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized32' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized32' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized32' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized33' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized33' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized33' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized33' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized33' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized34' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized34' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized34' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized34' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized34' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized35' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized35' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized35' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized35' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized35' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized36' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized36' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized36' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized36' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized36' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized37' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized37' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized37' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized37' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized37' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized38' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized38' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized38' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized38' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized38' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized39' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized39' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized39' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized39' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized39' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized40' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized40' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized40' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized40' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized40' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized41' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized41' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized41' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized41' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized41' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized42' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized42' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized42' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized42' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized42' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized43' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized43' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized43' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized43' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized43' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized44' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized44' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized44' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized44' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized44' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized45' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized45' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized45' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized45' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized45' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized46' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized46' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized46' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized46' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized46' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized47' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized47' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized47' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized47' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized47' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized48' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized48' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:147]
INFO: [Common 17-14] Message 'Synth 8-3536' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized48' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized48' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized48' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized49' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized49' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized49' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized49' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized49' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized50' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized50' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized50' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized50' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized50' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized51' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized51' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized51' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized51' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized51' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized52' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized52' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized52' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized52' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized52' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized53' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized53' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized53' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized53' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized53' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized54' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized54' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized54' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized54' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized54' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized55' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized55' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized55' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized55' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized55' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized56' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized56' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized56' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized56' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized56' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized57' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized57' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized57' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized57' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized57' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized58' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized58' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized58' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized58' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized58' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized59' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized59' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized59' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized59' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized59' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized60' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized60' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized60' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized60' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized60' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized61' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized61' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized61' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized61' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized61' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized62' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized62' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized62' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized62' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized62' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized63' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized63' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b0011000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized63' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized63' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized63' (4#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'clk_gen' [E:/Users/Ykersatomi/Desktop/project_1/project_1.runs/synth_1/.Xil/Vivado-6188-Ykersatomi-PC/realtime/clk_gen_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_gen' (5#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.runs/synth_1/.Xil/Vivado-6188-Ykersatomi-PC/realtime/clk_gen_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (6#1) [E:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [E:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (7#1) [E:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized64' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 53 - type: integer 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized64' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 53 - type: integer 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized64' (7#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized64' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized64' (7#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'sync' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/sync.v:5]
	Parameter BIT bound to: 1 - type: integer 
	Parameter LEVEL bound to: 3 - type: integer 
	Parameter RST_V bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync' (8#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/sync.v:5]
INFO: [Synth 8-638] synthesizing module 'dna' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/dna.v:3]
	Parameter DNA_PORT_START_CNT bound to: 10 - type: integer 
	Parameter DNA_PORT_BYTE_WIDTH bound to: 57 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DNA_PORT' [E:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3032]
	Parameter SIM_DNA_VALUE bound to: 57'b000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'DNA_PORT' (9#1) [E:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3032]
INFO: [Synth 8-256] done synthesizing module 'dna' (10#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/dna.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized65' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 55 - type: integer 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized65' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 55 - type: integer 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized65' (10#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized65' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized65' (10#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized66' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b1001000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized66' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b1001000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized66' (10#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized66' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized66' (10#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized67' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b1001001 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized67' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b1001001 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized67' (10#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized67' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized67' (10#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized68' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b1001000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized68' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b1001000 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized68' (10#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized68' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized68' (10#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized69' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b1001001 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized69' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b1001001 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized69' (10#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized69' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized69' (10#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized70' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b1001010 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized70' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b1001010 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized70' (10#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized70' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized70' (10#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'i2cSlave__parameterized71' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
	Parameter I2C_ADDRESS bound to: 7'b1001011 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serialInterface__parameterized71' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 7'b1001011 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'serialInterface__parameterized71' (10#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/serialInterface.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'CurrState_SISt' does not match port width (4) of module 'serialInterface__parameterized71' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:108]
INFO: [Synth 8-256] done synthesizing module 'i2cSlave__parameterized71' (10#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cSlave.v:3]
INFO: [Synth 8-638] synthesizing module 'sync__parameterized0' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/sync.v:5]
	Parameter BIT bound to: 8 - type: integer 
	Parameter LEVEL bound to: 3 - type: integer 
	Parameter RST_V bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync__parameterized0' (10#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/sync.v:5]
INFO: [Synth 8-638] synthesizing module 'fan_temp' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/fan_temp.v:10]
	Parameter SYS_FREQ bound to: 50000000 - type: integer 
	Parameter I2C_FREQ bound to: 100000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fan_ctrl' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/fan_ctrl.v:10]
	Parameter SYS_FREQ bound to: 50000000 - type: integer 
	Parameter PWM_FREQ bound to: 20000 - type: integer 
	Parameter PWM0_HIGH_CNT bound to: 0 - type: integer 
	Parameter PWM1_HIGH_CNT bound to: 500 - type: integer 
	Parameter PWM2_HIGH_CNT bound to: 1000 - type: integer 
	Parameter PWM3_HIGH_CNT bound to: 1500 - type: integer 
	Parameter PWM4_HIGH_CNT bound to: 2000 - type: integer 
	Parameter PWM5_HIGH_CNT bound to: 2500 - type: integer 
WARNING: [Synth 8-3848] Net speed in module/entity fan_ctrl does not have driver. [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/fan_ctrl.v:22]
INFO: [Synth 8-256] done synthesizing module 'fan_ctrl' (11#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/fan_ctrl.v:10]
WARNING: [Synth 8-689] width (1) of port connection 'speed' does not match port width (3) of module 'fan_ctrl' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/fan_temp.v:64]
INFO: [Synth 8-638] synthesizing module 'i2c_read_loop' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2c_read_loop.v:7]
	Parameter SYS_FREQ bound to: 50000000 - type: integer 
	Parameter I2C_FREQ bound to: 100000 - type: integer 
	Parameter CHN bound to: 2 - type: integer 
	Parameter CHN_BIT_WID bound to: 1 - type: integer 
	Parameter HEAD_ADDR bound to: 6'b100100 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter RD_GO bound to: 1 - type: integer 
	Parameter RD_BUSY bound to: 2 - type: integer 
	Parameter RD_END bound to: 3 - type: integer 
	Parameter ERR_SLEEP bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'i2cMaster__parameterized0' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:11]
	Parameter SYS_FREQ bound to: 50000000 - type: integer 
	Parameter I2C_FREQ bound to: 100000 - type: integer 
	Parameter MUTEX_ENABLE bound to: 0 - type: integer 
	Parameter WR_LEN_BIT_WID bound to: 1 - type: integer 
	Parameter WR_BUF_BYTE_NUM bound to: 1 - type: integer 
	Parameter RD_LEN_BIT_WID bound to: 1 - type: integer 
	Parameter RD_BUF_BYTE_NUM bound to: 1 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter MUTEX bound to: 4'b0001 
	Parameter START1 bound to: 4'b0010 
	Parameter START2 bound to: 4'b0011 
	Parameter WR1 bound to: 4'b0100 
	Parameter WR2 bound to: 4'b0101 
	Parameter SACK1 bound to: 4'b0110 
	Parameter SACK2 bound to: 4'b0111 
	Parameter RD1 bound to: 4'b1000 
	Parameter RD2 bound to: 4'b1001 
	Parameter MACK1 bound to: 4'b1010 
	Parameter MACK2 bound to: 4'b1011 
	Parameter STOP1 bound to: 4'b1100 
	Parameter STOP2 bound to: 4'b1101 
	Parameter ERR_LINE bound to: 4'b1110 
	Parameter ERR_NACK bound to: 4'b1111 
	Parameter SDA_DELAY bound to: 4 - type: integer 
	Parameter MUTEX_DELAY bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2cMaster__parameterized0' (11#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:11]
INFO: [Synth 8-256] done synthesizing module 'i2c_read_loop' (12#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2c_read_loop.v:7]
INFO: [Synth 8-638] synthesizing module 'i2c_read_loop__parameterized0' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2c_read_loop.v:7]
	Parameter SYS_FREQ bound to: 50000000 - type: integer 
	Parameter I2C_FREQ bound to: 100000 - type: integer 
	Parameter CHN bound to: 4 - type: integer 
	Parameter CHN_BIT_WID bound to: 2 - type: integer 
	Parameter HEAD_ADDR bound to: 5'b10010 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter RD_GO bound to: 1 - type: integer 
	Parameter RD_BUSY bound to: 2 - type: integer 
	Parameter RD_END bound to: 3 - type: integer 
	Parameter ERR_SLEEP bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'i2cMaster__parameterized1' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:11]
	Parameter SYS_FREQ bound to: 50000000 - type: integer 
	Parameter I2C_FREQ bound to: 100000 - type: integer 
	Parameter MUTEX_ENABLE bound to: 0 - type: integer 
	Parameter WR_LEN_BIT_WID bound to: 1 - type: integer 
	Parameter WR_BUF_BYTE_NUM bound to: 1 - type: integer 
	Parameter RD_LEN_BIT_WID bound to: 1 - type: integer 
	Parameter RD_BUF_BYTE_NUM bound to: 1 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter MUTEX bound to: 4'b0001 
	Parameter START1 bound to: 4'b0010 
	Parameter START2 bound to: 4'b0011 
	Parameter WR1 bound to: 4'b0100 
	Parameter WR2 bound to: 4'b0101 
	Parameter SACK1 bound to: 4'b0110 
	Parameter SACK2 bound to: 4'b0111 
	Parameter RD1 bound to: 4'b1000 
	Parameter RD2 bound to: 4'b1001 
	Parameter MACK1 bound to: 4'b1010 
	Parameter MACK2 bound to: 4'b1011 
	Parameter STOP1 bound to: 4'b1100 
	Parameter STOP2 bound to: 4'b1101 
	Parameter ERR_LINE bound to: 4'b1110 
	Parameter ERR_NACK bound to: 4'b1111 
	Parameter SDA_DELAY bound to: 4 - type: integer 
	Parameter MUTEX_DELAY bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2cMaster__parameterized1' (12#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:11]
INFO: [Synth 8-256] done synthesizing module 'i2c_read_loop__parameterized0' (12#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2c_read_loop.v:7]
INFO: [Synth 8-256] done synthesizing module 'fan_temp' (13#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/fan_temp.v:10]
WARNING: [Synth 8-3848] Net reg_prob_pres in module/entity PHS_CTRL does not have driver. [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/PHS_CRTL.v:318]
WARNING: [Synth 8-3848] Net reg_cf_gen_dna in module/entity PHS_CTRL does not have driver. [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/PHS_CRTL.v:311]
WARNING: [Synth 8-3848] Net switch_in_sync in module/entity PHS_CTRL does not have driver. [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/PHS_CRTL.v:967]
INFO: [Synth 8-256] done synthesizing module 'PHS_CTRL' (14#1) [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/PHS_CRTL.v:30]
WARNING: [Synth 8-3331] design i2cMaster has unconnected port mutexGet
WARNING: [Synth 8-3331] design i2cMaster__parameterized1 has unconnected port mutexGet
WARNING: [Synth 8-3331] design i2cMaster__parameterized0 has unconnected port mutexGet
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port min_in_temp[7]
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port min_in_temp[6]
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port min_in_temp[5]
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port min_in_temp[4]
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port min_in_temp[3]
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port min_in_temp[2]
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port min_in_temp[1]
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port min_in_temp[0]
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port max_out_temp[7]
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port max_out_temp[6]
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port max_out_temp[5]
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port max_out_temp[4]
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port max_out_temp[3]
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port max_out_temp[2]
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port max_out_temp[1]
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port max_out_temp[0]
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port manual
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port manual_speed[2]
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port manual_speed[1]
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port manual_speed[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 612.621 ; gain = 401.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 612.621 ; gain = 401.336
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_gen' instantiated as 'u_clk_gen' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/PHS_CRTL.v:51]
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tftg256-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Users/Ykersatomi/Desktop/project_1/project_1.runs/synth_1/.Xil/Vivado-6188-Ykersatomi-PC/dcp/clk_gen_in_context.xdc] for cell 'u_clk_gen'
Finished Parsing XDC File [E:/Users/Ykersatomi/Desktop/project_1/project_1.runs/synth_1/.Xil/Vivado-6188-Ykersatomi-PC/dcp/clk_gen_in_context.xdc] for cell 'u_clk_gen'
Parsing XDC File [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/constrs_1/new/PHS_CTRL.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'sys_freq' completely overrides clock 'CLK_IN'.
New: create_clock -period 40.000 -name sys_freq -waveform {0.000 20.000} [get_ports CLK_IN], [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/constrs_1/new/PHS_CTRL.xdc:2]
Previous: create_clock -period 40.000 [get_ports CLK_IN], [E:/Users/Ykersatomi/Desktop/project_1/project_1.runs/synth_1/.Xil/Vivado-6188-Ykersatomi-PC/dcp/clk_gen_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Vivado 12-508] No pins matched 'u_clk_gen/inst/mmcm_adv_inst/CLKOUT0'. [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/constrs_1/new/PHS_CTRL.xdc:45]
Finished Parsing XDC File [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/constrs_1/new/PHS_CTRL.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/constrs_1/new/PHS_CTRL.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/PHS_CTRL_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/constrs_1/new/PHS_CTRL.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PHS_CTRL_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PHS_CTRL_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Users/Ykersatomi/Desktop/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Users/Ykersatomi/Desktop/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 938.137 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 938.137 ; gain = 726.852
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-802] inferred FSM for state register 'CurrState_SISt_reg' in module 'serialInterface__parameterized52'
INFO: [Synth 8-802] inferred FSM for state register 'CurrState_SISt_reg' in module 'serialInterface__parameterized53'
INFO: [Synth 8-802] inferred FSM for state register 'CurrState_SISt_reg' in module 'serialInterface__parameterized54'
INFO: [Synth 8-802] inferred FSM for state register 'CurrState_SISt_reg' in module 'serialInterface__parameterized55'
INFO: [Synth 8-802] inferred FSM for state register 'CurrState_SISt_reg' in module 'serialInterface__parameterized56'
INFO: [Synth 8-802] inferred FSM for state register 'CurrState_SISt_reg' in module 'serialInterface__parameterized57'
INFO: [Synth 8-802] inferred FSM for state register 'CurrState_SISt_reg' in module 'serialInterface__parameterized58'
INFO: [Synth 8-802] inferred FSM for state register 'CurrState_SISt_reg' in module 'serialInterface__parameterized59'
INFO: [Synth 8-802] inferred FSM for state register 'CurrState_SISt_reg' in module 'serialInterface__parameterized60'
INFO: [Synth 8-802] inferred FSM for state register 'CurrState_SISt_reg' in module 'serialInterface__parameterized61'
INFO: [Synth 8-802] inferred FSM for state register 'CurrState_SISt_reg' in module 'serialInterface__parameterized62'
INFO: [Synth 8-802] inferred FSM for state register 'CurrState_SISt_reg' in module 'serialInterface__parameterized63'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized64'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized65'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized66'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized67'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized68'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized69'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized70'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized71'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00000 |                            00000
                 CFG1_GO |                            00001 |                            00001
               CFG1_BUSY |                            00010 |                            00010
                CFG1_END |                            00011 |                            00011
                 CFG2_GO |                            00100 |                            00100
               CFG2_BUSY |                            00101 |                            00101
                CFG2_END |                            00110 |                            00110
                 CFG3_GO |                            00111 |                            00111
               CFG3_BUSY |                            01000 |                            01000
                CFG3_END |                            01001 |                            01001
                 RD_V_GO |                            01010 |                            01010
               RD_V_BUSY |                            01011 |                            01011
                RD_V_END |                            01100 |                            01100
                 RD_I_GO |                            01101 |                            01101
               RD_I_BUSY |                            01110 |                            01110
                  VI_ERR |                            01111 |                            10111
                RD_I_END |                            10000 |                            01111
                 RD_R_GO |                            10001 |                            10000
               RD_R_BUSY |                            10010 |                            10001
                RD_R_END |                            10011 |                            10010
              WR_R_SETUP |                            10100 |                            10011
                 WR_R_GO |                            10101 |                            10100
               WR_R_BUSY |                            10110 |                            10101
                   R_ERR |                            10111 |                            11000
             ERROR_SLEEP |                            11000 |                            11001
                WR_R_END |                            11001 |                            10110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'amp_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized17'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized18'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized19'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized20'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized21'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized22'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized23'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized24'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized25'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized26'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized27'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized28'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized29'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized30'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized31'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized33'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized34'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized35'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized36'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized37'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized38'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized39'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized40'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized41'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized42'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized43'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized44'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized45'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized46'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized47'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized48'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized49'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized50'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized51'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized52'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized53'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized54'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized55'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized56'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized57'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized58'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized59'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized60'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized61'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized62'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE7 |                             0111 |                             1000
                 iSTATE6 |                             1000 |                             0111
                iSTATE14 |                             1001 |                             1111
                iSTATE10 |                             1010 |                             1011
                 iSTATE9 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                iSTATE12 |                             1110 |                             1101
                iSTATE11 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface__parameterized63'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 938.137 ; gain = 726.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |PHS_CTRL__GCB0 |           1|     34215|
|2     |PHS_CTRL__GCB1 |           1|     14435|
|3     |PHS_CTRL__GCB2 |           1|     10425|
|4     |PHS_CTRL__GCB3 |           1|     34275|
|5     |PHS_CTRL__GCB4 |           1|     24050|
|6     |PHS_CTRL__GCB5 |           1|     25799|
|7     |PHS_CTRL__GCB6 |           1|     30016|
|8     |PHS_CTRL__GCB7 |           1|     27035|
|9     |PHS_CTRL__GCB8 |           1|     46252|
|10    |PHS_CTRL__GCB9 |           1|     11935|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 22    
	   2 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 135   
	   2 Input      6 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 128   
	   2 Input      3 Bit       Adders := 470   
	   2 Input      2 Bit       Adders := 71    
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 4     
	               64 Bit    Registers := 3     
	               57 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 133   
	                8 Bit    Registers := 1007  
	                7 Bit    Registers := 66    
	                6 Bit    Registers := 66    
	                5 Bit    Registers := 408   
	                4 Bit    Registers := 259   
	                3 Bit    Registers := 352   
	                2 Bit    Registers := 474   
	                1 Bit    Registers := 2136  
+---Muxes : 
	   7 Input    512 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 4     
	   6 Input    512 Bit        Muxes := 2     
	   5 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 5     
	   4 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 66    
	  26 Input     16 Bit        Muxes := 64    
	  16 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     15 Bit        Muxes := 66    
	   2 Input     14 Bit        Muxes := 132   
	   2 Input     13 Bit        Muxes := 194   
	   3 Input     13 Bit        Muxes := 68    
	   2 Input     12 Bit        Muxes := 66    
	   7 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 66    
	   2 Input     10 Bit        Muxes := 66    
	   4 Input      8 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 275   
	  16 Input      8 Bit        Muxes := 542   
	   3 Input      7 Bit        Muxes := 66    
	  26 Input      7 Bit        Muxes := 64    
	   2 Input      6 Bit        Muxes := 66    
	   2 Input      5 Bit        Muxes := 834   
	   3 Input      5 Bit        Muxes := 384   
	  26 Input      5 Bit        Muxes := 128   
	  51 Input      5 Bit        Muxes := 64    
	   2 Input      4 Bit        Muxes := 67    
	  16 Input      4 Bit        Muxes := 136   
	  20 Input      4 Bit        Muxes := 136   
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 74    
	  16 Input      3 Bit        Muxes := 136   
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 4     
	  26 Input      2 Bit        Muxes := 64    
	   2 Input      2 Bit        Muxes := 139   
	   5 Input      2 Bit        Muxes := 136   
	  16 Input      2 Bit        Muxes := 136   
	   4 Input      2 Bit        Muxes := 136   
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3638  
	  26 Input      1 Bit        Muxes := 768   
	   5 Input      1 Bit        Muxes := 272   
	   4 Input      1 Bit        Muxes := 272   
	  16 Input      1 Bit        Muxes := 1904  
	   3 Input      1 Bit        Muxes := 64    
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PHS_CTRL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 22    
	   2 Input     10 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 4     
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 206   
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 467   
+---Muxes : 
	   7 Input    512 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 4     
	   6 Input    512 Bit        Muxes := 2     
	   5 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 5     
	   4 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 60    
	   2 Input      1 Bit        Muxes := 314   
	   3 Input      1 Bit        Muxes := 64    
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module i2cMaster__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module serialInterface__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module i2cMaster__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module serialInterface__parameterized65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  16 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 3     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized65 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module i2cMaster__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module fan_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     12 Bit        Muxes := 1     
Module i2cMaster__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module i2c_read_loop 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
Module i2cMaster__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module i2c_read_loop__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
Module fan_temp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 13    
Module dna 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               57 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module serialInterface__parameterized64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  16 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 3     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized64 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized62 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized51 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized48 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized45 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized44 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__6 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized40 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__7 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized38 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized37 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__8 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__9 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module i2cMaster__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module i2cMaster 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	  51 Input      5 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
Module serialInterface__parameterized71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized71 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized70 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized69 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized68 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized67 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized66 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__10 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized63 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized61 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__11 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized60 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__12 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized59 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized58 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__13 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized57 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__14 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized56 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized55 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__15 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized54 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__16 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized53 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized52 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized50 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__17 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized49 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized47 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__18 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized46 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__19 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized43 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized42 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__20 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized41 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__21 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__22 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized39 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__23 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__24 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__25 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized36 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__26 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__27 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__28 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__29 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized32 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__30 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__31 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__32 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__33 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__34 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__35 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__36 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__37 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__38 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__39 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__40 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__41 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__42 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__43 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__44 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__45 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__46 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__47 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__48 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__49 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__50 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__51 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__52 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__53 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__54 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__55 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__56 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__57 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__58 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__59 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__60 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__61 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__62 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave__63 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module serialInterface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 8     
Module sync 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[61].u_amp_ctrl/wrBuf_reg[7]' (FDRE) to 'amp_ctrl_inst[61].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[61].u_amp_ctrl/wrBuf_reg[6]' (FDRE) to 'amp_ctrl_inst[61].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[61].u_amp_ctrl/wrBuf_reg[5]' (FDRE) to 'amp_ctrl_inst[61].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[61].u_amp_ctrl/wrBuf_reg[3]' (FDRE) to 'amp_ctrl_inst[61].u_amp_ctrl/wrBuf_reg[2]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[61].u_amp_ctrl/wrBuf_reg[1]' (FDRE) to 'amp_ctrl_inst[61].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[61].u_amp_ctrl/addr_reg[6]' (FDRE) to 'amp_ctrl_inst[61].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[61].u_amp_ctrl/addr_reg[2]' (FDRE) to 'amp_ctrl_inst[61].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[61].u_amp_ctrl/addr_reg[1]' (FDRE) to 'amp_ctrl_inst[61].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[61].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[52].u_amp_ctrl/wrBuf_reg[7]' (FDRE) to 'amp_ctrl_inst[52].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[52].u_amp_ctrl/wrBuf_reg[6]' (FDRE) to 'amp_ctrl_inst[52].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[52].u_amp_ctrl/wrBuf_reg[5]' (FDRE) to 'amp_ctrl_inst[52].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[52].u_amp_ctrl/wrBuf_reg[3]' (FDRE) to 'amp_ctrl_inst[52].u_amp_ctrl/wrBuf_reg[2]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[52].u_amp_ctrl/wrBuf_reg[1]' (FDRE) to 'amp_ctrl_inst[52].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[52].u_amp_ctrl/addr_reg[6]' (FDRE) to 'amp_ctrl_inst[52].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[52].u_amp_ctrl/addr_reg[2]' (FDRE) to 'amp_ctrl_inst[52].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[52].u_amp_ctrl/addr_reg[1]' (FDRE) to 'amp_ctrl_inst[52].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[52].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[41].u_amp_ctrl/wrBuf_reg[7]' (FDRE) to 'amp_ctrl_inst[41].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[41].u_amp_ctrl/wrBuf_reg[6]' (FDRE) to 'amp_ctrl_inst[41].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[41].u_amp_ctrl/wrBuf_reg[5]' (FDRE) to 'amp_ctrl_inst[41].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[41].u_amp_ctrl/wrBuf_reg[3]' (FDRE) to 'amp_ctrl_inst[41].u_amp_ctrl/wrBuf_reg[2]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[41].u_amp_ctrl/wrBuf_reg[1]' (FDRE) to 'amp_ctrl_inst[41].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[41].u_amp_ctrl/addr_reg[6]' (FDRE) to 'amp_ctrl_inst[41].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[41].u_amp_ctrl/addr_reg[2]' (FDRE) to 'amp_ctrl_inst[41].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[41].u_amp_ctrl/addr_reg[1]' (FDRE) to 'amp_ctrl_inst[41].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[41].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[39].u_amp_ctrl/wrBuf_reg[7]' (FDRE) to 'amp_ctrl_inst[39].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[39].u_amp_ctrl/wrBuf_reg[6]' (FDRE) to 'amp_ctrl_inst[39].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[39].u_amp_ctrl/wrBuf_reg[5]' (FDRE) to 'amp_ctrl_inst[39].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[39].u_amp_ctrl/wrBuf_reg[3]' (FDRE) to 'amp_ctrl_inst[39].u_amp_ctrl/wrBuf_reg[2]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[39].u_amp_ctrl/wrBuf_reg[1]' (FDRE) to 'amp_ctrl_inst[39].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[39].u_amp_ctrl/addr_reg[6]' (FDRE) to 'amp_ctrl_inst[39].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[39].u_amp_ctrl/addr_reg[2]' (FDRE) to 'amp_ctrl_inst[39].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[39].u_amp_ctrl/addr_reg[1]' (FDRE) to 'amp_ctrl_inst[39].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[39].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[34].u_amp_ctrl/wrBuf_reg[7]' (FDRE) to 'amp_ctrl_inst[34].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[34].u_amp_ctrl/wrBuf_reg[6]' (FDRE) to 'amp_ctrl_inst[34].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[34].u_amp_ctrl/wrBuf_reg[5]' (FDRE) to 'amp_ctrl_inst[34].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[34].u_amp_ctrl/wrBuf_reg[3]' (FDRE) to 'amp_ctrl_inst[34].u_amp_ctrl/wrBuf_reg[2]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[34].u_amp_ctrl/wrBuf_reg[1]' (FDRE) to 'amp_ctrl_inst[34].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[34].u_amp_ctrl/addr_reg[6]' (FDRE) to 'amp_ctrl_inst[34].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[34].u_amp_ctrl/addr_reg[2]' (FDRE) to 'amp_ctrl_inst[34].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[34].u_amp_ctrl/addr_reg[1]' (FDRE) to 'amp_ctrl_inst[34].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[34].u_amp_ctrl /\addr_reg[0] )
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__1.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__2.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__3.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__4.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__5.
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[61].u_amp_ctrl/wrLen_reg[0]' (FDRE) to 'amp_ctrl_inst[61].u_amp_ctrl/rdLen_reg'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[52].u_amp_ctrl/wrLen_reg[0]' (FDRE) to 'amp_ctrl_inst[52].u_amp_ctrl/rdLen_reg'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[41].u_amp_ctrl/wrLen_reg[0]' (FDRE) to 'amp_ctrl_inst[41].u_amp_ctrl/rdLen_reg'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[39].u_amp_ctrl/wrLen_reg[0]' (FDRE) to 'amp_ctrl_inst[39].u_amp_ctrl/rdLen_reg'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[34].u_amp_ctrl/wrLen_reg[0]' (FDRE) to 'amp_ctrl_inst[34].u_amp_ctrl/rdLen_reg'
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[19].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[43].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[44].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[55].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[58].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[63].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:187]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [E:/Users/Ykersatomi/Desktop/project_1/project_1.srcs/sources_1/new/i2cMaster.v:181]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[0].u_amp_ctrl/wrBuf_reg[7]' (FDRE) to 'amp_ctrl_inst[0].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[0].u_amp_ctrl/wrBuf_reg[6]' (FDRE) to 'amp_ctrl_inst[0].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[0].u_amp_ctrl/wrBuf_reg[5]' (FDRE) to 'amp_ctrl_inst[0].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[0].u_amp_ctrl/wrBuf_reg[3]' (FDRE) to 'amp_ctrl_inst[0].u_amp_ctrl/wrBuf_reg[2]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[0].u_amp_ctrl/wrBuf_reg[1]' (FDRE) to 'amp_ctrl_inst[0].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[0].u_amp_ctrl/addr_reg[6]' (FDRE) to 'amp_ctrl_inst[0].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[0].u_amp_ctrl/addr_reg[2]' (FDRE) to 'amp_ctrl_inst[0].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[0].u_amp_ctrl/addr_reg[1]' (FDRE) to 'amp_ctrl_inst[0].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[0].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[2].u_amp_ctrl/wrBuf_reg[7]' (FDRE) to 'amp_ctrl_inst[2].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[2].u_amp_ctrl/wrBuf_reg[6]' (FDRE) to 'amp_ctrl_inst[2].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[2].u_amp_ctrl/wrBuf_reg[5]' (FDRE) to 'amp_ctrl_inst[2].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[2].u_amp_ctrl/wrBuf_reg[3]' (FDRE) to 'amp_ctrl_inst[2].u_amp_ctrl/wrBuf_reg[2]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[2].u_amp_ctrl/wrBuf_reg[1]' (FDRE) to 'amp_ctrl_inst[2].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[2].u_amp_ctrl/addr_reg[6]' (FDRE) to 'amp_ctrl_inst[2].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[2].u_amp_ctrl/addr_reg[2]' (FDRE) to 'amp_ctrl_inst[2].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[2].u_amp_ctrl/addr_reg[1]' (FDRE) to 'amp_ctrl_inst[2].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[2].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[3].u_amp_ctrl/wrBuf_reg[7]' (FDRE) to 'amp_ctrl_inst[3].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[3].u_amp_ctrl/wrBuf_reg[6]' (FDRE) to 'amp_ctrl_inst[3].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[3].u_amp_ctrl/wrBuf_reg[5]' (FDRE) to 'amp_ctrl_inst[3].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[3].u_amp_ctrl/wrBuf_reg[3]' (FDRE) to 'amp_ctrl_inst[3].u_amp_ctrl/wrBuf_reg[2]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[3].u_amp_ctrl/wrBuf_reg[1]' (FDRE) to 'amp_ctrl_inst[3].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[3].u_amp_ctrl/addr_reg[6]' (FDRE) to 'amp_ctrl_inst[3].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[3].u_amp_ctrl/addr_reg[2]' (FDRE) to 'amp_ctrl_inst[3].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[3].u_amp_ctrl/addr_reg[1]' (FDRE) to 'amp_ctrl_inst[3].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[3].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[5].u_amp_ctrl/wrBuf_reg[7]' (FDRE) to 'amp_ctrl_inst[5].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[5].u_amp_ctrl/wrBuf_reg[6]' (FDRE) to 'amp_ctrl_inst[5].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[5].u_amp_ctrl/wrBuf_reg[5]' (FDRE) to 'amp_ctrl_inst[5].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[5].u_amp_ctrl/wrBuf_reg[3]' (FDRE) to 'amp_ctrl_inst[5].u_amp_ctrl/wrBuf_reg[2]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[5].u_amp_ctrl/wrBuf_reg[1]' (FDRE) to 'amp_ctrl_inst[5].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[5].u_amp_ctrl/addr_reg[6]' (FDRE) to 'amp_ctrl_inst[5].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[5].u_amp_ctrl/addr_reg[2]' (FDRE) to 'amp_ctrl_inst[5].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[5].u_amp_ctrl/addr_reg[1]' (FDRE) to 'amp_ctrl_inst[5].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[5].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[10].u_amp_ctrl/wrBuf_reg[7]' (FDRE) to 'amp_ctrl_inst[10].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[10].u_amp_ctrl/wrBuf_reg[6]' (FDRE) to 'amp_ctrl_inst[10].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[10].u_amp_ctrl/wrBuf_reg[5]' (FDRE) to 'amp_ctrl_inst[10].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[10].u_amp_ctrl/wrBuf_reg[3]' (FDRE) to 'amp_ctrl_inst[10].u_amp_ctrl/wrBuf_reg[2]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[10].u_amp_ctrl/wrBuf_reg[1]' (FDRE) to 'amp_ctrl_inst[10].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[10].u_amp_ctrl/addr_reg[6]' (FDRE) to 'amp_ctrl_inst[10].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[10].u_amp_ctrl/addr_reg[2]' (FDRE) to 'amp_ctrl_inst[10].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[10].u_amp_ctrl/addr_reg[1]' (FDRE) to 'amp_ctrl_inst[10].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[10].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[12].u_amp_ctrl/wrBuf_reg[7]' (FDRE) to 'amp_ctrl_inst[12].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[12].u_amp_ctrl/wrBuf_reg[6]' (FDRE) to 'amp_ctrl_inst[12].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[12].u_amp_ctrl/wrBuf_reg[5]' (FDRE) to 'amp_ctrl_inst[12].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[12].u_amp_ctrl/wrBuf_reg[3]' (FDRE) to 'amp_ctrl_inst[12].u_amp_ctrl/wrBuf_reg[2]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[12].u_amp_ctrl/wrBuf_reg[1]' (FDRE) to 'amp_ctrl_inst[12].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[12].u_amp_ctrl/addr_reg[6]' (FDRE) to 'amp_ctrl_inst[12].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[12].u_amp_ctrl/addr_reg[2]' (FDRE) to 'amp_ctrl_inst[12].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[12].u_amp_ctrl/addr_reg[1]' (FDRE) to 'amp_ctrl_inst[12].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[12].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[14].u_amp_ctrl/wrBuf_reg[7]' (FDRE) to 'amp_ctrl_inst[14].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[14].u_amp_ctrl/wrBuf_reg[6]' (FDRE) to 'amp_ctrl_inst[14].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[14].u_amp_ctrl/wrBuf_reg[5]' (FDRE) to 'amp_ctrl_inst[14].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[14].u_amp_ctrl/wrBuf_reg[3]' (FDRE) to 'amp_ctrl_inst[14].u_amp_ctrl/wrBuf_reg[2]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[14].u_amp_ctrl/wrBuf_reg[1]' (FDRE) to 'amp_ctrl_inst[14].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[14].u_amp_ctrl/addr_reg[6]' (FDRE) to 'amp_ctrl_inst[14].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[14].u_amp_ctrl/addr_reg[2]' (FDRE) to 'amp_ctrl_inst[14].u_amp_ctrl/addr_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[14].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[15].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[20].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[24].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[25].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[29].u_amp_ctrl /\addr_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[31].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[37].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[54].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[59].u_amp_ctrl /\addr_reg[0] )
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__12.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__13.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__14.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__15.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__16.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__17.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__18.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__19.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__20.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__21.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__22.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__23.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__24.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__25.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__26.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__27.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[9].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[17].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[18].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[21].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[27].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[35].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[46].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[49].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[53].u_amp_ctrl /\addr_reg[0] )
WARNING: [Synth 8-3917] design PHS_CTRL__GCB5 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design PHS_CTRL__GCB5 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design PHS_CTRL__GCB5 has port P[0] driven by constant 0
WARNING: [Synth 8-3917] design PHS_CTRL__GCB5 has port O93[2] driven by constant 0
WARNING: [Synth 8-3917] design PHS_CTRL__GCB5 has port O93[1] driven by constant 0
WARNING: [Synth 8-3917] design PHS_CTRL__GCB5 has port O93[0] driven by constant 0
WARNING: [Synth 8-3917] design PHS_CTRL__GCB5 has port O95[2] driven by constant 0
WARNING: [Synth 8-3917] design PHS_CTRL__GCB5 has port O95[1] driven by constant 0
WARNING: [Synth 8-3917] design PHS_CTRL__GCB5 has port O95[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[22].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[33].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[50].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[51].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[57].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[60].u_amp_ctrl /\addr_reg[0] )
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__37.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__38.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__39.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__40.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__41.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__42.
INFO: [Synth 8-5546] ROM "u_dna/dna_valid" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port min_in_temp[7]
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port min_in_temp[6]
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port min_in_temp[5]
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port min_in_temp[4]
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port min_in_temp[3]
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port min_in_temp[2]
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port min_in_temp[1]
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port min_in_temp[0]
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port max_out_temp[7]
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port max_out_temp[6]
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port max_out_temp[5]
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port max_out_temp[4]
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port max_out_temp[3]
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port max_out_temp[2]
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port max_out_temp[1]
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port max_out_temp[0]
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port manual
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port manual_speed[2]
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port manual_speed[1]
WARNING: [Synth 8-3331] design fan_ctrl has unconnected port manual_speed[0]
WARNING: [Synth 8-3331] design fan_temp has unconnected port speed
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_fan_temp/\out_temp/addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_fan_temp/\in_temp/addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[1].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[4].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[6].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[7].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[13].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[16].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[32].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[36].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[38].u_amp_ctrl /\addr_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[40].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[42].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[56].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[62].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\reg_heat_sta_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_heat_sta_reg[7] )
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__43.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__44.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__45.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__46.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__47.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__48.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__49.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__50.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__51.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__52.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__53.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__54.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__55.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_total_cnt_reg[0]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_total_cnt_reg[1]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_total_cnt_reg[2]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_total_cnt_reg[3]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_total_cnt_reg[4]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_total_cnt_reg[5]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_total_cnt_reg[6]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_total_cnt_reg[7]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_total_cnt_reg[8]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_total_cnt_reg[9]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_total_cnt_reg[10]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_total_cnt_reg[11]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_total_cnt_reg[12]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_total_cnt_reg[13]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_total_cnt_reg[14]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_total_cnt_reg[15]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_total_cnt_reg[16]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_total_cnt_reg[17]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_total_cnt_reg[18]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_total_cnt_reg[19]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_total_cnt_reg[20]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_total_cnt_reg[21]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_total_cnt_reg[22]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_total_cnt_reg[23]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_total_cnt_reg[24]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_total_cnt_reg[25]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_total_cnt_reg[26]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_total_cnt_reg[27]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_total_cnt_reg[28]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_total_cnt_reg[29]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_total_cnt_reg[30]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_total_cnt_reg[31]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_high_cnt_reg[31]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_high_cnt_reg[30]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_high_cnt_reg[29]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_high_cnt_reg[28]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_high_cnt_reg[27]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_high_cnt_reg[26]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_high_cnt_reg[25]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_high_cnt_reg[24]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_high_cnt_reg[23]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_high_cnt_reg[22]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_high_cnt_reg[21]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_high_cnt_reg[20]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_high_cnt_reg[19]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_high_cnt_reg[18]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_high_cnt_reg[17]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_high_cnt_reg[16]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_high_cnt_reg[15]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_high_cnt_reg[14]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_high_cnt_reg[13]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_high_cnt_reg[12]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_high_cnt_reg[11]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_high_cnt_reg[10]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_high_cnt_reg[9]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_high_cnt_reg[8]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_high_cnt_reg[7]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_high_cnt_reg[6]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_high_cnt_reg[5]) is unused and will be removed from module fan_temp.
WARNING: [Synth 8-3332] Sequential element (fan/pwm_high_cnt_reg[4]) is unused and will be removed from module fan_temp.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[45].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[48].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rdDa_inlet0_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rdDa_inlet1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rdDa_outlet2_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rdDa_outlet3_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rdDa_outlet1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rdDa_outlet0_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rdDa_inlet0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rdDa_inlet1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rdDa_outlet2_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rdDa_outlet3_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rdDa_outlet1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rdDa_outlet0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rdDa_inlet0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rdDa_inlet1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[8].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[11].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[23].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[26].u_amp_ctrl /\addr_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[28].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[30].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[47].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rdDa_outlet2_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rdDa_outlet3_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rdDa_outlet1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rdDa_outlet0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rdDa_inlet0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rdDa_inlet1_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rdDa_outlet2_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rdDa_outlet3_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rdDa_outlet1_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rdDa_outlet0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rdDa_inlet0_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rdDa_inlet1_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rdDa_outlet2_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rdDa_outlet3_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rdDa_outlet1_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rdDa_outlet0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rdDa_inlet0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rdDa_inlet1_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:17 ; elapsed = 00:02:47 . Memory (MB): peak = 1017.789 ; gain = 806.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |PHS_CTRL__GCB0 |           1|     13877|
|2     |PHS_CTRL__GCB1 |           1|      4798|
|3     |PHS_CTRL__GCB2 |           1|      6897|
|4     |PHS_CTRL__GCB3 |           1|     21425|
|5     |PHS_CTRL__GCB4 |           1|     13882|
|6     |PHS_CTRL__GCB5 |           1|      8699|
|7     |PHS_CTRL__GCB6 |           1|     17973|
|8     |PHS_CTRL__GCB7 |           1|     19473|
|9     |PHS_CTRL__GCB8 |           1|     36633|
|10    |PHS_CTRL__GCB9 |           1|     10019|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_clk_gen/clk' to pin 'u_clk_gen/bbstub_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_clk_gen/clk_phs' to pin 'u_clk_gen/bbstub_clk_phs/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:27 ; elapsed = 00:02:58 . Memory (MB): peak = 1145.414 ; gain = 934.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:44 ; elapsed = 00:04:15 . Memory (MB): peak = 1244.180 ; gain = 1032.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |PHS_CTRL__GCB2  |           1|      6897|
|2     |PHS_CTRL__GCB3  |           1|     21267|
|3     |PHS_CTRL__GCB7  |           1|     19473|
|4     |PHS_CTRL__GCB8  |           1|     36633|
|5     |PHS_CTRL__GCB9  |           1|     10019|
|6     |logic__7652__GD |           1|         1|
|7     |logic__7644__GD |           1|         1|
|8     |logic__7628__GD |           1|         1|
|9     |logic__7514__GD |           1|         1|
|10    |logic__7500__GD |           1|         1|
|11    |logic__7486__GD |           1|         1|
|12    |logic__7465__GD |           1|         1|
|13    |logic__7379__GD |           1|         1|
|14    |logic__7358__GD |           1|         1|
|15    |logic__8414__GD |           1|         1|
|16    |logic__8421__GD |           1|         1|
|17    |PHS_CTRL_GT1    |           1|       854|
|18    |PHS_CTRL_GT1__1 |           1|       256|
|19    |PHS_CTRL_GT3    |           1|      1097|
|20    |PHS_CTRL_GT4    |           1|      1105|
|21    |PHS_CTRL_GT5    |           1|      1096|
|22    |PHS_CTRL_GT6    |           1|      1105|
|23    |PHS_CTRL_GT0    |           1|     41488|
|24    |PHS_CTRL_GT1__4 |           1|     11385|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:00 ; elapsed = 00:04:28 . Memory (MB): peak = 1244.180 ; gain = 1032.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |PHS_CTRL__GCB3  |           1|      9329|
|2     |PHS_CTRL__GCB7  |           1|      8045|
|3     |PHS_CTRL__GCB8  |           1|     13561|
|4     |PHS_CTRL__GCB9  |           1|      4359|
|5     |PHS_CTRL_GT0    |           1|     19125|
|6     |PHS_CTRL_GT1__4 |           1|      5398|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:10 ; elapsed = 00:04:38 . Memory (MB): peak = 1244.180 ; gain = 1032.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:10 ; elapsed = 00:04:38 . Memory (MB): peak = 1244.180 ; gain = 1032.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:19 ; elapsed = 00:04:47 . Memory (MB): peak = 1244.180 ; gain = 1032.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:19 ; elapsed = 00:04:48 . Memory (MB): peak = 1244.180 ; gain = 1032.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:22 ; elapsed = 00:04:50 . Memory (MB): peak = 1244.180 ; gain = 1032.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:22 ; elapsed = 00:04:50 . Memory (MB): peak = 1244.180 ; gain = 1032.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|PHS_CTRL    | rstn_shift_reg[31]                               | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|PHS_CTRL    | dummy_inst[62].VI_i2cSlaveInst/sclDelayed_reg[4] | 5      | 128   | YES          | NO                 | YES               | 128    | 0       | 
|PHS_CTRL    | outlet3_i2cSlaveInst/sclDelayed_reg[4]           | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|PHS_CTRL    | outlet2_i2cSlaveInst/sclDelayed_reg[4]           | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|PHS_CTRL    | outlet1_i2cSlaveInst/sclDelayed_reg[4]           | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|PHS_CTRL    | outlet0_i2cSlaveInst/sclDelayed_reg[4]           | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|PHS_CTRL    | inlet1_i2cSlaveInst/sclDelayed_reg[4]            | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|PHS_CTRL    | inlet0_i2cSlaveInst/sclDelayed_reg[4]            | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|PHS_CTRL    | dummy_inst[45].R_i2cSlaveInst/sdaPipe_reg[1]     | 6      | 64    | YES          | NO                 | YES               | 64     | 0       | 
|PHS_CTRL    | outlet2_i2cSlaveInst/sdaPipe_reg[1]              | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|PHS_CTRL    | inlet1_i2cSlaveInst/sdaPipe_reg[1]               | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|PHS_CTRL    | i2cSlaveInst/sclDelayed_reg[4]                   | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|PHS_CTRL    | u_i2c_slave/sclDelayed_reg[4]                    | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_gen       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |clk_gen  |     1|
|2     |BUFG     |     1|
|3     |CARRY4   |  1269|
|4     |DNA_PORT |     1|
|5     |LUT1     |  3455|
|6     |LUT2     |  3664|
|7     |LUT3     |  4142|
|8     |LUT4     |  7199|
|9     |LUT5     |  6084|
|10    |LUT6     | 16873|
|11    |MUXF7    |  1183|
|12    |MUXF8    |    85|
|13    |SRL16E   |   202|
|14    |SRLC32E  |     1|
|15    |FDRE     | 19060|
|16    |FDSE     |  1854|
|17    |IBUF     |     5|
|18    |IOBUF    |     4|
|19    |OBUF     |     2|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------+---------------------------------+------+
|      |Instance                           |Module                           |Cells |
+------+-----------------------------------+---------------------------------+------+
|1     |top                                |                                 | 65087|
|2     |  \amp_ctrl_inst[0].u_amp_ctrl     |amp_ctrl                         |   520|
|3     |    u_i2cm                         |i2cMaster_251                    |   282|
|4     |  \amp_ctrl_inst[10].u_amp_ctrl    |amp_ctrl_0                       |   521|
|5     |    u_i2cm                         |i2cMaster_250                    |   282|
|6     |  \amp_ctrl_inst[11].u_amp_ctrl    |amp_ctrl_1                       |   521|
|7     |    u_i2cm                         |i2cMaster_249                    |   282|
|8     |  \amp_ctrl_inst[12].u_amp_ctrl    |amp_ctrl_2                       |   520|
|9     |    u_i2cm                         |i2cMaster_248                    |   282|
|10    |  \amp_ctrl_inst[13].u_amp_ctrl    |amp_ctrl_3                       |   498|
|11    |    u_i2cm                         |i2cMaster_247                    |   275|
|12    |  \amp_ctrl_inst[14].u_amp_ctrl    |amp_ctrl_4                       |   520|
|13    |    u_i2cm                         |i2cMaster_246                    |   282|
|14    |  \amp_ctrl_inst[15].u_amp_ctrl    |amp_ctrl_5                       |   521|
|15    |    u_i2cm                         |i2cMaster_245                    |   282|
|16    |  \amp_ctrl_inst[16].u_amp_ctrl    |amp_ctrl_6                       |   521|
|17    |    u_i2cm                         |i2cMaster_244                    |   282|
|18    |  \amp_ctrl_inst[17].u_amp_ctrl    |amp_ctrl_7                       |   498|
|19    |    u_i2cm                         |i2cMaster_243                    |   275|
|20    |  \amp_ctrl_inst[18].u_amp_ctrl    |amp_ctrl_8                       |   498|
|21    |    u_i2cm                         |i2cMaster_242                    |   275|
|22    |  \amp_ctrl_inst[19].u_amp_ctrl    |amp_ctrl_9                       |   519|
|23    |    u_i2cm                         |i2cMaster_241                    |   280|
|24    |  \amp_ctrl_inst[1].u_amp_ctrl     |amp_ctrl_10                      |   498|
|25    |    u_i2cm                         |i2cMaster_240                    |   275|
|26    |  \amp_ctrl_inst[20].u_amp_ctrl    |amp_ctrl_11                      |   520|
|27    |    u_i2cm                         |i2cMaster_239                    |   282|
|28    |  \amp_ctrl_inst[21].u_amp_ctrl    |amp_ctrl_12                      |   498|
|29    |    u_i2cm                         |i2cMaster_238                    |   275|
|30    |  \amp_ctrl_inst[22].u_amp_ctrl    |amp_ctrl_13                      |   521|
|31    |    u_i2cm                         |i2cMaster_237                    |   282|
|32    |  \amp_ctrl_inst[23].u_amp_ctrl    |amp_ctrl_14                      |   521|
|33    |    u_i2cm                         |i2cMaster_236                    |   282|
|34    |  \amp_ctrl_inst[24].u_amp_ctrl    |amp_ctrl_15                      |   521|
|35    |    u_i2cm                         |i2cMaster_235                    |   282|
|36    |  \amp_ctrl_inst[25].u_amp_ctrl    |amp_ctrl_16                      |   521|
|37    |    u_i2cm                         |i2cMaster_234                    |   282|
|38    |  \amp_ctrl_inst[26].u_amp_ctrl    |amp_ctrl_17                      |   521|
|39    |    u_i2cm                         |i2cMaster_233                    |   282|
|40    |  \amp_ctrl_inst[27].u_amp_ctrl    |amp_ctrl_18                      |   498|
|41    |    u_i2cm                         |i2cMaster_232                    |   275|
|42    |  \amp_ctrl_inst[28].u_amp_ctrl    |amp_ctrl_19                      |   521|
|43    |    u_i2cm                         |i2cMaster_231                    |   282|
|44    |  \amp_ctrl_inst[29].u_amp_ctrl    |amp_ctrl_20                      |   521|
|45    |    u_i2cm                         |i2cMaster_230                    |   282|
|46    |  \amp_ctrl_inst[2].u_amp_ctrl     |amp_ctrl_21                      |   521|
|47    |    u_i2cm                         |i2cMaster_229                    |   282|
|48    |  \amp_ctrl_inst[30].u_amp_ctrl    |amp_ctrl_22                      |   521|
|49    |    u_i2cm                         |i2cMaster_228                    |   282|
|50    |  \amp_ctrl_inst[31].u_amp_ctrl    |amp_ctrl_23                      |   520|
|51    |    u_i2cm                         |i2cMaster_227                    |   282|
|52    |  \amp_ctrl_inst[32].u_amp_ctrl    |amp_ctrl_24                      |   521|
|53    |    u_i2cm                         |i2cMaster_226                    |   282|
|54    |  \amp_ctrl_inst[33].u_amp_ctrl    |amp_ctrl_25                      |   519|
|55    |    u_i2cm                         |i2cMaster_225                    |   280|
|56    |  \amp_ctrl_inst[34].u_amp_ctrl    |amp_ctrl_26                      |   498|
|57    |    u_i2cm                         |i2cMaster_224                    |   275|
|58    |  \amp_ctrl_inst[35].u_amp_ctrl    |amp_ctrl_27                      |   498|
|59    |    u_i2cm                         |i2cMaster_223                    |   275|
|60    |  \amp_ctrl_inst[36].u_amp_ctrl    |amp_ctrl_28                      |   521|
|61    |    u_i2cm                         |i2cMaster_222                    |   282|
|62    |  \amp_ctrl_inst[37].u_amp_ctrl    |amp_ctrl_29                      |   521|
|63    |    u_i2cm                         |i2cMaster_221                    |   282|
|64    |  \amp_ctrl_inst[38].u_amp_ctrl    |amp_ctrl_30                      |   498|
|65    |    u_i2cm                         |i2cMaster_220                    |   275|
|66    |  \amp_ctrl_inst[39].u_amp_ctrl    |amp_ctrl_31                      |   498|
|67    |    u_i2cm                         |i2cMaster_219                    |   275|
|68    |  \amp_ctrl_inst[3].u_amp_ctrl     |amp_ctrl_32                      |   521|
|69    |    u_i2cm                         |i2cMaster_218                    |   282|
|70    |  \amp_ctrl_inst[40].u_amp_ctrl    |amp_ctrl_33                      |   519|
|71    |    u_i2cm                         |i2cMaster_217                    |   280|
|72    |  \amp_ctrl_inst[41].u_amp_ctrl    |amp_ctrl_34                      |   498|
|73    |    u_i2cm                         |i2cMaster_216                    |   275|
|74    |  \amp_ctrl_inst[42].u_amp_ctrl    |amp_ctrl_35                      |   498|
|75    |    u_i2cm                         |i2cMaster_215                    |   275|
|76    |  \amp_ctrl_inst[43].u_amp_ctrl    |amp_ctrl_36                      |   519|
|77    |    u_i2cm                         |i2cMaster_214                    |   280|
|78    |  \amp_ctrl_inst[44].u_amp_ctrl    |amp_ctrl_37                      |   519|
|79    |    u_i2cm                         |i2cMaster_213                    |   280|
|80    |  \amp_ctrl_inst[45].u_amp_ctrl    |amp_ctrl_38                      |   521|
|81    |    u_i2cm                         |i2cMaster_212                    |   282|
|82    |  \amp_ctrl_inst[46].u_amp_ctrl    |amp_ctrl_39                      |   498|
|83    |    u_i2cm                         |i2cMaster_211                    |   275|
|84    |  \amp_ctrl_inst[47].u_amp_ctrl    |amp_ctrl_40                      |   521|
|85    |    u_i2cm                         |i2cMaster_210                    |   282|
|86    |  \amp_ctrl_inst[48].u_amp_ctrl    |amp_ctrl_41                      |   521|
|87    |    u_i2cm                         |i2cMaster_209                    |   282|
|88    |  \amp_ctrl_inst[49].u_amp_ctrl    |amp_ctrl_42                      |   498|
|89    |    u_i2cm                         |i2cMaster_208                    |   275|
|90    |  \amp_ctrl_inst[4].u_amp_ctrl     |amp_ctrl_43                      |   498|
|91    |    u_i2cm                         |i2cMaster_207                    |   275|
|92    |  \amp_ctrl_inst[50].u_amp_ctrl    |amp_ctrl_44                      |   498|
|93    |    u_i2cm                         |i2cMaster_206                    |   275|
|94    |  \amp_ctrl_inst[51].u_amp_ctrl    |amp_ctrl_45                      |   519|
|95    |    u_i2cm                         |i2cMaster_205                    |   280|
|96    |  \amp_ctrl_inst[52].u_amp_ctrl    |amp_ctrl_46                      |   498|
|97    |    u_i2cm                         |i2cMaster_204                    |   275|
|98    |  \amp_ctrl_inst[53].u_amp_ctrl    |amp_ctrl_47                      |   498|
|99    |    u_i2cm                         |i2cMaster_203                    |   275|
|100   |  \amp_ctrl_inst[54].u_amp_ctrl    |amp_ctrl_48                      |   521|
|101   |    u_i2cm                         |i2cMaster_202                    |   282|
|102   |  \amp_ctrl_inst[55].u_amp_ctrl    |amp_ctrl_49                      |   519|
|103   |    u_i2cm                         |i2cMaster_201                    |   280|
|104   |  \amp_ctrl_inst[56].u_amp_ctrl    |amp_ctrl_50                      |   498|
|105   |    u_i2cm                         |i2cMaster_200                    |   275|
|106   |  \amp_ctrl_inst[57].u_amp_ctrl    |amp_ctrl_51                      |   521|
|107   |    u_i2cm                         |i2cMaster_199                    |   282|
|108   |  \amp_ctrl_inst[58].u_amp_ctrl    |amp_ctrl_52                      |   519|
|109   |    u_i2cm                         |i2cMaster_198                    |   280|
|110   |  \amp_ctrl_inst[59].u_amp_ctrl    |amp_ctrl_53                      |   521|
|111   |    u_i2cm                         |i2cMaster_197                    |   282|
|112   |  \amp_ctrl_inst[5].u_amp_ctrl     |amp_ctrl_54                      |   521|
|113   |    u_i2cm                         |i2cMaster_196                    |   282|
|114   |  \amp_ctrl_inst[60].u_amp_ctrl    |amp_ctrl_55                      |   521|
|115   |    u_i2cm                         |i2cMaster_195                    |   282|
|116   |  \amp_ctrl_inst[61].u_amp_ctrl    |amp_ctrl_56                      |   498|
|117   |    u_i2cm                         |i2cMaster_194                    |   275|
|118   |  \amp_ctrl_inst[62].u_amp_ctrl    |amp_ctrl_57                      |   521|
|119   |    u_i2cm                         |i2cMaster_193                    |   282|
|120   |  \amp_ctrl_inst[63].u_amp_ctrl    |amp_ctrl_58                      |   519|
|121   |    u_i2cm                         |i2cMaster_192                    |   280|
|122   |  \amp_ctrl_inst[6].u_amp_ctrl     |amp_ctrl_59                      |   521|
|123   |    u_i2cm                         |i2cMaster_191                    |   282|
|124   |  \amp_ctrl_inst[7].u_amp_ctrl     |amp_ctrl_60                      |   519|
|125   |    u_i2cm                         |i2cMaster_190                    |   280|
|126   |  \amp_ctrl_inst[8].u_amp_ctrl     |amp_ctrl_61                      |   521|
|127   |    u_i2cm                         |i2cMaster_189                    |   282|
|128   |  \amp_ctrl_inst[9].u_amp_ctrl     |amp_ctrl_62                      |   498|
|129   |    u_i2cm                         |i2cMaster                        |   275|
|130   |  \dummy_inst[0].R_i2cSlaveInst    |i2cSlave                         |   165|
|131   |    u_serialInterface              |serialInterface_188              |   140|
|132   |  \dummy_inst[0].VI_i2cSlaveInst   |i2cSlave__parameterized0         |   134|
|133   |    u_serialInterface              |serialInterface__parameterized0  |   120|
|134   |  \dummy_inst[10].R_i2cSlaveInst   |i2cSlave_63                      |   165|
|135   |    u_serialInterface              |serialInterface_187              |   140|
|136   |  \dummy_inst[10].VI_i2cSlaveInst  |i2cSlave__parameterized10        |   136|
|137   |    u_serialInterface              |serialInterface__parameterized10 |   122|
|138   |  \dummy_inst[11].R_i2cSlaveInst   |i2cSlave_64                      |   161|
|139   |    u_serialInterface              |serialInterface_186              |   140|
|140   |  \dummy_inst[11].VI_i2cSlaveInst  |i2cSlave__parameterized11        |   143|
|141   |    u_serialInterface              |serialInterface__parameterized11 |   125|
|142   |  \dummy_inst[12].R_i2cSlaveInst   |i2cSlave_65                      |   161|
|143   |    u_serialInterface              |serialInterface_185              |   140|
|144   |  \dummy_inst[12].VI_i2cSlaveInst  |i2cSlave__parameterized12        |   138|
|145   |    u_serialInterface              |serialInterface__parameterized12 |   120|
|146   |  \dummy_inst[13].R_i2cSlaveInst   |i2cSlave_66                      |   165|
|147   |    u_serialInterface              |serialInterface_184              |   140|
|148   |  \dummy_inst[13].VI_i2cSlaveInst  |i2cSlave__parameterized13        |   139|
|149   |    u_serialInterface              |serialInterface__parameterized13 |   125|
|150   |  \dummy_inst[14].R_i2cSlaveInst   |i2cSlave_67                      |   161|
|151   |    u_serialInterface              |serialInterface_183              |   140|
|152   |  \dummy_inst[14].VI_i2cSlaveInst  |i2cSlave__parameterized14        |   141|
|153   |    u_serialInterface              |serialInterface__parameterized14 |   123|
|154   |  \dummy_inst[15].R_i2cSlaveInst   |i2cSlave_68                      |   165|
|155   |    u_serialInterface              |serialInterface_182              |   140|
|156   |  \dummy_inst[15].VI_i2cSlaveInst  |i2cSlave__parameterized15        |   137|
|157   |    u_serialInterface              |serialInterface__parameterized15 |   123|
|158   |  \dummy_inst[16].R_i2cSlaveInst   |i2cSlave_69                      |   165|
|159   |    u_serialInterface              |serialInterface_181              |   140|
|160   |  \dummy_inst[16].VI_i2cSlaveInst  |i2cSlave__parameterized16        |   129|
|161   |    u_serialInterface              |serialInterface__parameterized16 |   115|
|162   |  \dummy_inst[17].R_i2cSlaveInst   |i2cSlave_70                      |   161|
|163   |    u_serialInterface              |serialInterface_180              |   140|
|164   |  \dummy_inst[17].VI_i2cSlaveInst  |i2cSlave__parameterized17        |   147|
|165   |    u_serialInterface              |serialInterface__parameterized17 |   129|
|166   |  \dummy_inst[18].R_i2cSlaveInst   |i2cSlave_71                      |   161|
|167   |    u_serialInterface              |serialInterface_179              |   140|
|168   |  \dummy_inst[18].VI_i2cSlaveInst  |i2cSlave__parameterized18        |   140|
|169   |    u_serialInterface              |serialInterface__parameterized18 |   122|
|170   |  \dummy_inst[19].R_i2cSlaveInst   |i2cSlave_72                      |   153|
|171   |    u_serialInterface              |serialInterface_178              |   139|
|172   |  \dummy_inst[19].VI_i2cSlaveInst  |i2cSlave__parameterized19        |   151|
|173   |    u_serialInterface              |serialInterface__parameterized19 |   126|
|174   |  \dummy_inst[1].R_i2cSlaveInst    |i2cSlave_73                      |   165|
|175   |    u_serialInterface              |serialInterface_177              |   140|
|176   |  \dummy_inst[1].VI_i2cSlaveInst   |i2cSlave__parameterized1         |   136|
|177   |    u_serialInterface              |serialInterface__parameterized1  |   122|
|178   |  \dummy_inst[20].R_i2cSlaveInst   |i2cSlave_74                      |   161|
|179   |    u_serialInterface              |serialInterface_176              |   140|
|180   |  \dummy_inst[20].VI_i2cSlaveInst  |i2cSlave__parameterized20        |   138|
|181   |    u_serialInterface              |serialInterface__parameterized20 |   120|
|182   |  \dummy_inst[21].R_i2cSlaveInst   |i2cSlave_75                      |   165|
|183   |    u_serialInterface              |serialInterface_175              |   140|
|184   |  \dummy_inst[21].VI_i2cSlaveInst  |i2cSlave__parameterized21        |   139|
|185   |    u_serialInterface              |serialInterface__parameterized21 |   125|
|186   |  \dummy_inst[22].R_i2cSlaveInst   |i2cSlave_76                      |   161|
|187   |    u_serialInterface              |serialInterface_174              |   140|
|188   |  \dummy_inst[22].VI_i2cSlaveInst  |i2cSlave__parameterized22        |   141|
|189   |    u_serialInterface              |serialInterface__parameterized22 |   123|
|190   |  \dummy_inst[23].R_i2cSlaveInst   |i2cSlave_77                      |   161|
|191   |    u_serialInterface              |serialInterface_173              |   140|
|192   |  \dummy_inst[23].VI_i2cSlaveInst  |i2cSlave__parameterized23        |   141|
|193   |    u_serialInterface              |serialInterface__parameterized23 |   123|
|194   |  \dummy_inst[24].R_i2cSlaveInst   |i2cSlave_78                      |   165|
|195   |    u_serialInterface              |serialInterface_172              |   140|
|196   |  \dummy_inst[24].VI_i2cSlaveInst  |i2cSlave__parameterized24        |   132|
|197   |    u_serialInterface              |serialInterface__parameterized24 |   118|
|198   |  \dummy_inst[25].R_i2cSlaveInst   |i2cSlave_79                      |   165|
|199   |    u_serialInterface              |serialInterface_171              |   140|
|200   |  \dummy_inst[25].VI_i2cSlaveInst  |i2cSlave__parameterized25        |   139|
|201   |    u_serialInterface              |serialInterface__parameterized25 |   125|
|202   |  \dummy_inst[26].R_i2cSlaveInst   |i2cSlave_80                      |   161|
|203   |    u_serialInterface              |serialInterface_170              |   140|
|204   |  \dummy_inst[26].VI_i2cSlaveInst  |i2cSlave__parameterized26        |   141|
|205   |    u_serialInterface              |serialInterface__parameterized26 |   123|
|206   |  \dummy_inst[27].R_i2cSlaveInst   |i2cSlave_81                      |   165|
|207   |    u_serialInterface              |serialInterface_169              |   140|
|208   |  \dummy_inst[27].VI_i2cSlaveInst  |i2cSlave__parameterized27        |   137|
|209   |    u_serialInterface              |serialInterface__parameterized27 |   123|
|210   |  \dummy_inst[28].R_i2cSlaveInst   |i2cSlave_82                      |   165|
|211   |    u_serialInterface              |serialInterface_168              |   140|
|212   |  \dummy_inst[28].VI_i2cSlaveInst  |i2cSlave__parameterized28        |   135|
|213   |    u_serialInterface              |serialInterface__parameterized28 |   121|
|214   |  \dummy_inst[29].R_i2cSlaveInst   |i2cSlave_83                      |   165|
|215   |    u_serialInterface              |serialInterface_167              |   140|
|216   |  \dummy_inst[29].VI_i2cSlaveInst  |i2cSlave__parameterized29        |   137|
|217   |    u_serialInterface              |serialInterface__parameterized29 |   123|
|218   |  \dummy_inst[2].R_i2cSlaveInst    |i2cSlave_84                      |   165|
|219   |    u_serialInterface              |serialInterface_166              |   140|
|220   |  \dummy_inst[2].VI_i2cSlaveInst   |i2cSlave__parameterized2         |   135|
|221   |    u_serialInterface              |serialInterface__parameterized2  |   121|
|222   |  \dummy_inst[30].R_i2cSlaveInst   |i2cSlave_85                      |   165|
|223   |    u_serialInterface              |serialInterface_165              |   140|
|224   |  \dummy_inst[30].VI_i2cSlaveInst  |i2cSlave__parameterized30        |   135|
|225   |    u_serialInterface              |serialInterface__parameterized30 |   121|
|226   |  \dummy_inst[31].R_i2cSlaveInst   |i2cSlave_86                      |   165|
|227   |    u_serialInterface              |serialInterface_164              |   140|
|228   |  \dummy_inst[31].VI_i2cSlaveInst  |i2cSlave__parameterized31        |   137|
|229   |    u_serialInterface              |serialInterface__parameterized31 |   123|
|230   |  \dummy_inst[32].R_i2cSlaveInst   |i2cSlave_87                      |   165|
|231   |    u_serialInterface              |serialInterface_163              |   140|
|232   |  \dummy_inst[32].VI_i2cSlaveInst  |i2cSlave__parameterized32        |   127|
|233   |    u_serialInterface              |serialInterface__parameterized32 |   113|
|234   |  \dummy_inst[33].R_i2cSlaveInst   |i2cSlave_88                      |   165|
|235   |    u_serialInterface              |serialInterface_162              |   140|
|236   |  \dummy_inst[33].VI_i2cSlaveInst  |i2cSlave__parameterized33        |   138|
|237   |    u_serialInterface              |serialInterface__parameterized33 |   124|
|238   |  \dummy_inst[34].R_i2cSlaveInst   |i2cSlave_89                      |   165|
|239   |    u_serialInterface              |serialInterface_161              |   140|
|240   |  \dummy_inst[34].VI_i2cSlaveInst  |i2cSlave__parameterized34        |   136|
|241   |    u_serialInterface              |serialInterface__parameterized34 |   122|
|242   |  \dummy_inst[35].R_i2cSlaveInst   |i2cSlave_90                      |   165|
|243   |    u_serialInterface              |serialInterface_160              |   140|
|244   |  \dummy_inst[35].VI_i2cSlaveInst  |i2cSlave__parameterized35        |   139|
|245   |    u_serialInterface              |serialInterface__parameterized35 |   125|
|246   |  \dummy_inst[36].R_i2cSlaveInst   |i2cSlave_91                      |   161|
|247   |    u_serialInterface              |serialInterface_159              |   140|
|248   |  \dummy_inst[36].VI_i2cSlaveInst  |i2cSlave__parameterized36        |   138|
|249   |    u_serialInterface              |serialInterface__parameterized36 |   120|
|250   |  \dummy_inst[37].R_i2cSlaveInst   |i2cSlave_92                      |   151|
|251   |    u_serialInterface              |serialInterface_158              |   137|
|252   |  \dummy_inst[37].VI_i2cSlaveInst  |i2cSlave__parameterized37        |   147|
|253   |    u_serialInterface              |serialInterface__parameterized37 |   122|
|254   |  \dummy_inst[38].R_i2cSlaveInst   |i2cSlave_93                      |   153|
|255   |    u_serialInterface              |serialInterface_157              |   139|
|256   |  \dummy_inst[38].VI_i2cSlaveInst  |i2cSlave__parameterized38        |   146|
|257   |    u_serialInterface              |serialInterface__parameterized38 |   121|
|258   |  \dummy_inst[39].R_i2cSlaveInst   |i2cSlave_94                      |   153|
|259   |    u_serialInterface              |serialInterface_156              |   139|
|260   |  \dummy_inst[39].VI_i2cSlaveInst  |i2cSlave__parameterized39        |   149|
|261   |    u_serialInterface              |serialInterface__parameterized39 |   124|
|262   |  \dummy_inst[3].R_i2cSlaveInst    |i2cSlave_95                      |   165|
|263   |    u_serialInterface              |serialInterface_155              |   140|
|264   |  \dummy_inst[3].VI_i2cSlaveInst   |i2cSlave__parameterized3         |   138|
|265   |    u_serialInterface              |serialInterface__parameterized3  |   124|
|266   |  \dummy_inst[40].R_i2cSlaveInst   |i2cSlave_96                      |   151|
|267   |    u_serialInterface              |serialInterface_154              |   137|
|268   |  \dummy_inst[40].VI_i2cSlaveInst  |i2cSlave__parameterized40        |   140|
|269   |    u_serialInterface              |serialInterface__parameterized40 |   115|
|270   |  \dummy_inst[41].R_i2cSlaveInst   |i2cSlave_97                      |   161|
|271   |    u_serialInterface              |serialInterface_153              |   140|
|272   |  \dummy_inst[41].VI_i2cSlaveInst  |i2cSlave__parameterized41        |   143|
|273   |    u_serialInterface              |serialInterface__parameterized41 |   125|
|274   |  \dummy_inst[42].R_i2cSlaveInst   |i2cSlave_98                      |   165|
|275   |    u_serialInterface              |serialInterface_152              |   140|
|276   |  \dummy_inst[42].VI_i2cSlaveInst  |i2cSlave__parameterized42        |   137|
|277   |    u_serialInterface              |serialInterface__parameterized42 |   123|
|278   |  \dummy_inst[43].R_i2cSlaveInst   |i2cSlave_99                      |   161|
|279   |    u_serialInterface              |serialInterface_151              |   140|
|280   |  \dummy_inst[43].VI_i2cSlaveInst  |i2cSlave__parameterized43        |   141|
|281   |    u_serialInterface              |serialInterface__parameterized43 |   123|
|282   |  \dummy_inst[44].R_i2cSlaveInst   |i2cSlave_100                     |   150|
|283   |    u_serialInterface              |serialInterface_150              |   136|
|284   |  \dummy_inst[44].VI_i2cSlaveInst  |i2cSlave__parameterized44        |   144|
|285   |    u_serialInterface              |serialInterface__parameterized44 |   119|
|286   |  \dummy_inst[45].R_i2cSlaveInst   |i2cSlave_101                     |   161|
|287   |    u_serialInterface              |serialInterface_149              |   136|
|288   |  \dummy_inst[45].VI_i2cSlaveInst  |i2cSlave__parameterized45        |   135|
|289   |    u_serialInterface              |serialInterface__parameterized45 |   121|
|290   |  \dummy_inst[46].R_i2cSlaveInst   |i2cSlave_102                     |   165|
|291   |    u_serialInterface              |serialInterface_148              |   140|
|292   |  \dummy_inst[46].VI_i2cSlaveInst  |i2cSlave__parameterized46        |   135|
|293   |    u_serialInterface              |serialInterface__parameterized46 |   121|
|294   |  \dummy_inst[47].R_i2cSlaveInst   |i2cSlave_103                     |   165|
|295   |    u_serialInterface              |serialInterface_147              |   140|
|296   |  \dummy_inst[47].VI_i2cSlaveInst  |i2cSlave__parameterized47        |   137|
|297   |    u_serialInterface              |serialInterface__parameterized47 |   123|
|298   |  \dummy_inst[48].R_i2cSlaveInst   |i2cSlave_104                     |   161|
|299   |    u_serialInterface              |serialInterface_146              |   136|
|300   |  \dummy_inst[48].VI_i2cSlaveInst  |i2cSlave__parameterized48        |   128|
|301   |    u_serialInterface              |serialInterface__parameterized48 |   114|
|302   |  \dummy_inst[49].R_i2cSlaveInst   |i2cSlave_105                     |   161|
|303   |    u_serialInterface              |serialInterface_145              |   140|
|304   |  \dummy_inst[49].VI_i2cSlaveInst  |i2cSlave__parameterized49        |   143|
|305   |    u_serialInterface              |serialInterface__parameterized49 |   125|
|306   |  \dummy_inst[4].R_i2cSlaveInst    |i2cSlave_106                     |   165|
|307   |    u_serialInterface              |serialInterface_144              |   140|
|308   |  \dummy_inst[4].VI_i2cSlaveInst   |i2cSlave__parameterized4         |   133|
|309   |    u_serialInterface              |serialInterface__parameterized4  |   119|
|310   |  \dummy_inst[50].R_i2cSlaveInst   |i2cSlave_107                     |   165|
|311   |    u_serialInterface              |serialInterface_143              |   140|
|312   |  \dummy_inst[50].VI_i2cSlaveInst  |i2cSlave__parameterized50        |   137|
|313   |    u_serialInterface              |serialInterface__parameterized50 |   123|
|314   |  \dummy_inst[51].R_i2cSlaveInst   |i2cSlave_108                     |   150|
|315   |    u_serialInterface              |serialInterface_142              |   136|
|316   |  \dummy_inst[51].VI_i2cSlaveInst  |i2cSlave__parameterized51        |   146|
|317   |    u_serialInterface              |serialInterface__parameterized51 |   121|
|318   |  \dummy_inst[52].R_i2cSlaveInst   |i2cSlave_109                     |   153|
|319   |    u_serialInterface              |serialInterface_141              |   139|
|320   |  \dummy_inst[52].VI_i2cSlaveInst  |i2cSlave__parameterized52        |   147|
|321   |    u_serialInterface              |serialInterface__parameterized52 |   122|
|322   |  \dummy_inst[53].R_i2cSlaveInst   |i2cSlave_110                     |   161|
|323   |    u_serialInterface              |serialInterface_140              |   140|
|324   |  \dummy_inst[53].VI_i2cSlaveInst  |i2cSlave__parameterized53        |   141|
|325   |    u_serialInterface              |serialInterface__parameterized53 |   123|
|326   |  \dummy_inst[54].R_i2cSlaveInst   |i2cSlave_111                     |   153|
|327   |    u_serialInterface              |serialInterface_139              |   139|
|328   |  \dummy_inst[54].VI_i2cSlaveInst  |i2cSlave__parameterized54        |   147|
|329   |    u_serialInterface              |serialInterface__parameterized54 |   122|
|330   |  \dummy_inst[55].R_i2cSlaveInst   |i2cSlave_112                     |   153|
|331   |    u_serialInterface              |serialInterface_138              |   139|
|332   |  \dummy_inst[55].VI_i2cSlaveInst  |i2cSlave__parameterized55        |   149|
|333   |    u_serialInterface              |serialInterface__parameterized55 |   124|
|334   |  \dummy_inst[56].R_i2cSlaveInst   |i2cSlave_113                     |   161|
|335   |    u_serialInterface              |serialInterface_137              |   140|
|336   |  \dummy_inst[56].VI_i2cSlaveInst  |i2cSlave__parameterized56        |   137|
|337   |    u_serialInterface              |serialInterface__parameterized56 |   119|
|338   |  \dummy_inst[57].R_i2cSlaveInst   |i2cSlave_114                     |   153|
|339   |    u_serialInterface              |serialInterface_136              |   139|
|340   |  \dummy_inst[57].VI_i2cSlaveInst  |i2cSlave__parameterized57        |   149|
|341   |    u_serialInterface              |serialInterface__parameterized57 |   124|
|342   |  \dummy_inst[58].R_i2cSlaveInst   |i2cSlave_115                     |   165|
|343   |    u_serialInterface              |serialInterface_135              |   140|
|344   |  \dummy_inst[58].VI_i2cSlaveInst  |i2cSlave__parameterized58        |   135|
|345   |    u_serialInterface              |serialInterface__parameterized58 |   121|
|346   |  \dummy_inst[59].R_i2cSlaveInst   |i2cSlave_116                     |   161|
|347   |    u_serialInterface              |serialInterface_134              |   140|
|348   |  \dummy_inst[59].VI_i2cSlaveInst  |i2cSlave__parameterized59        |   141|
|349   |    u_serialInterface              |serialInterface__parameterized59 |   123|
|350   |  \dummy_inst[5].R_i2cSlaveInst    |i2cSlave_117                     |   161|
|351   |    u_serialInterface              |serialInterface_133              |   140|
|352   |  \dummy_inst[5].VI_i2cSlaveInst   |i2cSlave__parameterized5         |   142|
|353   |    u_serialInterface              |serialInterface__parameterized5  |   124|
|354   |  \dummy_inst[60].R_i2cSlaveInst   |i2cSlave_118                     |   165|
|355   |    u_serialInterface              |serialInterface_132              |   140|
|356   |  \dummy_inst[60].VI_i2cSlaveInst  |i2cSlave__parameterized60        |   133|
|357   |    u_serialInterface              |serialInterface__parameterized60 |   119|
|358   |  \dummy_inst[61].R_i2cSlaveInst   |i2cSlave_119                     |   153|
|359   |    u_serialInterface              |serialInterface_131              |   139|
|360   |  \dummy_inst[61].VI_i2cSlaveInst  |i2cSlave__parameterized61        |   149|
|361   |    u_serialInterface              |serialInterface__parameterized61 |   124|
|362   |  \dummy_inst[62].R_i2cSlaveInst   |i2cSlave_120                     |   151|
|363   |    u_serialInterface              |serialInterface_130              |   137|
|364   |  \dummy_inst[62].VI_i2cSlaveInst  |i2cSlave__parameterized62        |   143|
|365   |    u_serialInterface              |serialInterface__parameterized62 |   118|
|366   |  \dummy_inst[63].R_i2cSlaveInst   |i2cSlave_121                     |   161|
|367   |    u_serialInterface              |serialInterface_129              |   140|
|368   |  \dummy_inst[63].VI_i2cSlaveInst  |i2cSlave__parameterized63        |   141|
|369   |    u_serialInterface              |serialInterface__parameterized63 |   123|
|370   |  \dummy_inst[6].R_i2cSlaveInst    |i2cSlave_122                     |   161|
|371   |    u_serialInterface              |serialInterface_128              |   140|
|372   |  \dummy_inst[6].VI_i2cSlaveInst   |i2cSlave__parameterized6         |   140|
|373   |    u_serialInterface              |serialInterface__parameterized6  |   122|
|374   |  \dummy_inst[7].R_i2cSlaveInst    |i2cSlave_123                     |   150|
|375   |    u_serialInterface              |serialInterface_127              |   136|
|376   |  \dummy_inst[7].VI_i2cSlaveInst   |i2cSlave__parameterized7         |   148|
|377   |    u_serialInterface              |serialInterface__parameterized7  |   123|
|378   |  \dummy_inst[8].R_i2cSlaveInst    |i2cSlave_124                     |   161|
|379   |    u_serialInterface              |serialInterface_126              |   140|
|380   |  \dummy_inst[8].VI_i2cSlaveInst   |i2cSlave__parameterized8         |   135|
|381   |    u_serialInterface              |serialInterface__parameterized8  |   117|
|382   |  \dummy_inst[9].R_i2cSlaveInst    |i2cSlave_125                     |   165|
|383   |    u_serialInterface              |serialInterface                  |   140|
|384   |  \dummy_inst[9].VI_i2cSlaveInst   |i2cSlave__parameterized9         |   138|
|385   |    u_serialInterface              |serialInterface__parameterized9  |   124|
|386   |  i2cSlaveInst                     |i2cSlave__parameterized65        |  5294|
|387   |    u_serialInterface              |serialInterface__parameterized65 |  5270|
|388   |  inlet0_i2cSlaveInst              |i2cSlave__parameterized66        |   133|
|389   |    u_serialInterface              |serialInterface__parameterized66 |   119|
|390   |  inlet1_i2cSlaveInst              |i2cSlave__parameterized67        |   145|
|391   |    u_serialInterface              |serialInterface__parameterized67 |   120|
|392   |  outlet0_i2cSlaveInst             |i2cSlave__parameterized68        |   135|
|393   |    u_serialInterface              |serialInterface__parameterized68 |   119|
|394   |  outlet1_i2cSlaveInst             |i2cSlave__parameterized69        |   135|
|395   |    u_serialInterface              |serialInterface__parameterized69 |   119|
|396   |  outlet2_i2cSlaveInst             |i2cSlave__parameterized70        |   143|
|397   |    u_serialInterface              |serialInterface__parameterized70 |   120|
|398   |  outlet3_i2cSlaveInst             |i2cSlave__parameterized71        |   131|
|399   |    u_serialInterface              |serialInterface__parameterized71 |   119|
|400   |  u_dna                            |dna                              |    97|
|401   |  u_fan_temp                       |fan_temp                         |   726|
|402   |    in_temp                        |i2c_read_loop                    |   331|
|403   |      i2cm                         |i2cMaster__parameterized0        |   202|
|404   |    out_temp                       |i2c_read_loop__parameterized0    |   395|
|405   |      i2cm                         |i2cMaster__parameterized1        |   218|
|406   |  u_i2c_slave                      |i2cSlave__parameterized64        |  1401|
|407   |    u_serialInterface              |serialInterface__parameterized64 |  1377|
|408   |  u_sync_switch                    |sync__parameterized0             |    24|
|409   |  u_sync_trig                      |sync                             |     3|
+------+-----------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:22 ; elapsed = 00:04:50 . Memory (MB): peak = 1244.180 ; gain = 1032.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 337 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:48 ; elapsed = 00:04:32 . Memory (MB): peak = 1244.180 ; gain = 693.957
Synthesis Optimization Complete : Time (s): cpu = 00:04:22 ; elapsed = 00:04:51 . Memory (MB): peak = 1244.180 ; gain = 1032.895
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1278 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
1029 Infos, 236 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:32 ; elapsed = 00:04:58 . Memory (MB): peak = 1244.180 ; gain = 1027.934
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint 'E:/Users/Ykersatomi/Desktop/project_1/project_1.runs/synth_1/PHS_CTRL.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1244.180 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.310 . Memory (MB): peak = 1244.180 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul 04 17:46:47 2018...
