// Seed: 250741966
module module_0;
  wire id_1, id_2, id_3;
  wire id_4;
  id_5(
      .id_0(id_1), .id_1(-1'b0), .id_2(), .id_3(-1)
  );
endmodule
program module_1 (
    input tri0 id_0,
    input wand id_1,
    input wand id_2,
    output logic id_3,
    input tri0 id_4,
    output supply1 id_5,
    input tri0 id_6,
    output tri0 id_7,
    input tri0 id_8,
    input logic id_9,
    output wire id_10,
    output supply0 id_11,
    input uwire id_12,
    input logic id_13,
    input uwire id_14,
    input wire id_15
);
  assign id_3 = id_9;
  module_0 modCall_1 ();
  initial @(negedge id_0) if (id_9) id_3 <= id_13;
  wire id_17;
endmodule
