// Seed: 107294723
`timescale 1ps / 1ps
module module_0;
  reg id_0;
  initial begin
    if (1) begin
      if (id_0) begin
        id_0 <= id_0;
      end
      id_0 <= id_0;
    end
  end
endmodule
