// Seed: 3667133446
module module_0 (
    input uwire id_0,
    input tri id_1,
    output tri0 id_2,
    input tri1 id_3,
    input supply1 id_4,
    input tri0 id_5,
    input wor id_6,
    input wire id_7,
    input tri id_8
);
  wire id_10;
  assign id_10 = module_0 == id_1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    input  uwire id_1,
    input  tri0  id_2,
    output wire  id_3,
    input  uwire id_4
);
  tri0 id_6 = 1'b0;
  or primCall (id_3, id_1, id_6, id_4);
  module_0 modCall_1 (
      id_2,
      id_4,
      id_0,
      id_1,
      id_2,
      id_2,
      id_4,
      id_4,
      id_2
  );
endmodule
