{
  "module_name": "intel_guc_reg.h",
  "hash_id": "2063d0c6257f7e9f27441ebcd6560292182829c802625f02b406929b88c9ae3c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/gt/uc/intel_guc_reg.h",
  "human_readable_source": " \n \n\n#ifndef _INTEL_GUC_REG_H_\n#define _INTEL_GUC_REG_H_\n\n#include <linux/compiler.h>\n#include <linux/types.h>\n\n#include \"i915_reg_defs.h\"\n\n \n\n#define GUC_STATUS\t\t\t_MMIO(0xc000)\n#define   GS_RESET_SHIFT\t\t0\n#define   GS_MIA_IN_RESET\t\t  (0x01 << GS_RESET_SHIFT)\n#define   GS_BOOTROM_SHIFT\t\t1\n#define   GS_BOOTROM_MASK\t\t  (0x7F << GS_BOOTROM_SHIFT)\n#define   GS_UKERNEL_SHIFT\t\t8\n#define   GS_UKERNEL_MASK\t\t  (0xFF << GS_UKERNEL_SHIFT)\n#define   GS_MIA_SHIFT\t\t\t16\n#define   GS_MIA_MASK\t\t\t  (0x07 << GS_MIA_SHIFT)\n#define   GS_MIA_CORE_STATE\t\t  (0x01 << GS_MIA_SHIFT)\n#define   GS_MIA_HALT_REQUESTED\t\t  (0x02 << GS_MIA_SHIFT)\n#define   GS_MIA_ISR_ENTRY\t\t  (0x04 << GS_MIA_SHIFT)\n#define   GS_AUTH_STATUS_SHIFT\t\t30\n#define   GS_AUTH_STATUS_MASK\t\t  (0x03U << GS_AUTH_STATUS_SHIFT)\n#define   GS_AUTH_STATUS_BAD\t\t  (0x01 << GS_AUTH_STATUS_SHIFT)\n#define   GS_AUTH_STATUS_GOOD\t\t  (0x02 << GS_AUTH_STATUS_SHIFT)\n\n#define GUC_HEADER_INFO\t\t\t_MMIO(0xc014)\n\n#define SOFT_SCRATCH(n)\t\t\t_MMIO(0xc180 + (n) * 4)\n#define SOFT_SCRATCH_COUNT\t\t16\n\n#define GEN11_SOFT_SCRATCH(n)\t\t_MMIO(0x190240 + (n) * 4)\n#define MEDIA_SOFT_SCRATCH(n)\t\t_MMIO(0x190310 + (n) * 4)\n#define GEN11_SOFT_SCRATCH_COUNT\t4\n\n#define UOS_RSA_SCRATCH(i)\t\t_MMIO(0xc200 + (i) * 4)\n#define UOS_RSA_SCRATCH_COUNT\t\t64\n\n#define DMA_ADDR_0_LOW\t\t\t_MMIO(0xc300)\n#define DMA_ADDR_0_HIGH\t\t\t_MMIO(0xc304)\n#define DMA_ADDR_1_LOW\t\t\t_MMIO(0xc308)\n#define DMA_ADDR_1_HIGH\t\t\t_MMIO(0xc30c)\n#define   DMA_ADDRESS_SPACE_WOPCM\t  (7 << 16)\n#define   DMA_ADDRESS_SPACE_GTT\t\t  (8 << 16)\n#define DMA_COPY_SIZE\t\t\t_MMIO(0xc310)\n#define DMA_CTRL\t\t\t_MMIO(0xc314)\n#define   HUC_UKERNEL\t\t\t  (1<<9)\n#define   UOS_MOVE\t\t\t  (1<<4)\n#define   START_DMA\t\t\t  (1<<0)\n#define DMA_GUC_WOPCM_OFFSET\t\t_MMIO(0xc340)\n#define   GUC_WOPCM_OFFSET_VALID\t  (1<<0)\n#define   HUC_LOADING_AGENT_VCR\t\t  (0<<1)\n#define   HUC_LOADING_AGENT_GUC\t\t  (1<<1)\n#define   GUC_WOPCM_OFFSET_SHIFT\t14\n#define   GUC_WOPCM_OFFSET_MASK\t\t  (0x3ffff << GUC_WOPCM_OFFSET_SHIFT)\n#define GUC_MAX_IDLE_COUNT\t\t_MMIO(0xC3E4)\n\n#define HUC_STATUS2             _MMIO(0xD3B0)\n#define   HUC_FW_VERIFIED       (1<<7)\n\n#define GEN11_HUC_KERNEL_LOAD_INFO\t_MMIO(0xC1DC)\n#define   HUC_LOAD_SUCCESSFUL\t\t  (1 << 0)\n\n#define GUC_WOPCM_SIZE\t\t\t_MMIO(0xc050)\n#define   GUC_WOPCM_SIZE_LOCKED\t\t  (1<<0)\n#define   GUC_WOPCM_SIZE_SHIFT\t\t12\n#define   GUC_WOPCM_SIZE_MASK\t\t  (0xfffff << GUC_WOPCM_SIZE_SHIFT)\n\n#define GEN8_GT_PM_CONFIG\t\t_MMIO(0x138140)\n#define GEN9LP_GT_PM_CONFIG\t\t_MMIO(0x138140)\n#define GEN9_GT_PM_CONFIG\t\t_MMIO(0x13816c)\n#define   GT_DOORBELL_ENABLE\t\t  (1<<0)\n\n#define GEN8_GTCR\t\t\t_MMIO(0x4274)\n#define   GEN8_GTCR_INVALIDATE\t\t  (1<<0)\n\n#define GEN12_GUC_TLB_INV_CR\t\t_MMIO(0xcee8)\n#define   GEN12_GUC_TLB_INV_CR_INVALIDATE\t(1 << 0)\n\n#define GUC_ARAT_C6DIS\t\t\t_MMIO(0xA178)\n\n#define GUC_SHIM_CONTROL\t\t_MMIO(0xc064)\n#define   GUC_DISABLE_SRAM_INIT_TO_ZEROES\t(1<<0)\n#define   GUC_ENABLE_READ_CACHE_LOGIC\t\t(1<<1)\n#define   GUC_ENABLE_MIA_CACHING\t\t(1<<2)\n#define   GUC_GEN10_MSGCH_ENABLE\t\t(1<<4)\n#define   GUC_ENABLE_READ_CACHE_FOR_SRAM_DATA\t(1<<9)\n#define   GUC_ENABLE_READ_CACHE_FOR_WOPCM_DATA\t(1<<10)\n#define   GUC_ENABLE_MIA_CLOCK_GATING\t\t(1<<15)\n#define   GUC_GEN10_SHIM_WC_ENABLE\t\t(1<<21)\n\n#define GUC_SHIM_CONTROL2\t\t_MMIO(0xc068)\n#define   GUC_IS_PRIVILEGED\t\t(1<<29)\n#define   GSC_LOADS_HUC\t\t\t(1<<30)\n\n#define GUC_SEND_INTERRUPT\t\t_MMIO(0xc4c8)\n#define   GUC_SEND_TRIGGER\t\t  (1<<0)\n#define GEN11_GUC_HOST_INTERRUPT\t_MMIO(0x1901f0)\n#define MEDIA_GUC_HOST_INTERRUPT\t_MMIO(0x190304)\n\n#define GEN12_GUC_SEM_INTR_ENABLES\t_MMIO(0xc71c)\n#define   GUC_SEM_INTR_ROUTE_TO_GUC\tBIT(31)\n#define   GUC_SEM_INTR_ENABLE_ALL\t(0xff)\n\n#define GUC_NUM_DOORBELLS\t\t256\n\n \nstruct guc_doorbell_info {\n\tu32 db_status;\n#define GUC_DOORBELL_DISABLED\t\t0\n#define GUC_DOORBELL_ENABLED\t\t1\n\n\tu32 cookie;\n\tu32 reserved[14];\n} __packed;\n\n#define GEN8_DRBREGL(x)\t\t\t_MMIO(0x1000 + (x) * 8)\n#define   GEN8_DRB_VALID\t\t  (1<<0)\n#define GEN8_DRBREGU(x)\t\t\t_MMIO(0x1000 + (x) * 8 + 4)\n\n#define GEN12_DIST_DBS_POPULATED\t\t_MMIO(0xd08)\n#define   GEN12_DOORBELLS_PER_SQIDI_SHIFT\t16\n#define   GEN12_DOORBELLS_PER_SQIDI\t\t(0xff)\n#define   GEN12_SQIDIS_DOORBELL_EXIST\t\t(0xffff)\n\n#define DE_GUCRMR\t\t\t_MMIO(0x44054)\n\n#define GUC_BCS_RCS_IER\t\t\t_MMIO(0xC550)\n#define GUC_VCS2_VCS1_IER\t\t_MMIO(0xC554)\n#define GUC_WD_VECS_IER\t\t\t_MMIO(0xC558)\n#define GUC_PM_P24C_IER\t\t\t_MMIO(0xC55C)\n\n \n#define GUC_INTR_GUC2HOST\t\tBIT(15)\n#define GUC_INTR_EXEC_ERROR\t\tBIT(14)\n#define GUC_INTR_DISPLAY_EVENT\t\tBIT(13)\n#define GUC_INTR_SEM_SIG\t\tBIT(12)\n#define GUC_INTR_IOMMU2GUC\t\tBIT(11)\n#define GUC_INTR_DOORBELL_RANG\t\tBIT(10)\n#define GUC_INTR_DMA_DONE\t\tBIT(9)\n#define GUC_INTR_FATAL_ERROR\t\tBIT(8)\n#define GUC_INTR_NOTIF_ERROR\t\tBIT(7)\n#define GUC_INTR_SW_INT_6\t\tBIT(6)\n#define GUC_INTR_SW_INT_5\t\tBIT(5)\n#define GUC_INTR_SW_INT_4\t\tBIT(4)\n#define GUC_INTR_SW_INT_3\t\tBIT(3)\n#define GUC_INTR_SW_INT_2\t\tBIT(2)\n#define GUC_INTR_SW_INT_1\t\tBIT(1)\n#define GUC_INTR_SW_INT_0\t\tBIT(0)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}