

================================================================
== Vivado HLS Report for 'sobel_filter'
================================================================
* Date:           Tue Nov 27 16:15:48 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        sobellab4
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----------+-----------+-----------+-----------+---------+
    |        Latency        |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+---------+
    |  452864553|  452864553|  452864553|  452864553|   none  |
    +-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----------+-----------+----------+-----------+-----------+---------+----------+
        |                         |        Latency        | Iteration|  Initiation Interval  |   Trip  |          |
        |        Loop Name        |    min    |    max    |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------------+-----------+-----------+----------+-----------+-----------+---------+----------+
        |- ZerosFirstRow          |       1920|       1920|         1|          -|          -|     1920|    no    |
        |- ZerosLastRow           |       1920|       1920|         1|          -|          -|     1920|    no    |
        |- ZerosFirstLine         |       8640|       8640|         8|          -|          -|     1080|    no    |
        |- ZerosLastLine          |       8640|       8640|         8|          -|          -|     1080|    no    |
        |- OperatorLines          |  440401808|  440401808|    408536|          -|          -|     1078|    no    |
        | + OperatorRows          |     408534|     408534|       213|          -|          -|     1918|    no    |
        |  ++ OperatorRows.1      |        204|        204|        68|          -|          -|        3|    no    |
        |   +++ OperatorRows.1.1  |         66|         66|        22|          -|          -|        3|    no    |
        |- IMG                    |   12441600|   12441600|         6|          -|          -|  2073600|    no    |
        | + OneTo4                |          4|          4|         1|          -|          -|        4|    no    |
        +-------------------------+-----------+-----------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 56
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (tmp)
	3  / (!tmp)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (exitcond4)
	8  / (!exitcond4)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / (tmp_5)
	21  / (!tmp_5)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	13  / true
21 --> 
	22  / (tmp_8)
	29  / (!tmp_8)
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	21  / true
29 --> 
	45  / (exitcond3)
	30  / (!exitcond3)
30 --> 
	31  / (!exitcond2)
	29  / (exitcond2)
31 --> 
	38  / (exitcond1_i)
	32  / (!exitcond1_i)
32 --> 
	33  / (!exitcond_i)
	31  / (exitcond_i)
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	32  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	30  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	53  / (exitcond1)
	52  / (!exitcond1)
52 --> 
	52  / (!exitcond)
	51  / (exitcond)
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 

* FSM state operations: 

 <State 1> : 1.00ns
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%out_pix_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_pix)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%inter_pix_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %inter_pix)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%out_pix3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %out_pix_read, i32 2, i32 31)"

 <State 2> : 8.75ns
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_s = zext i30 %out_pix3 to i64"
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i30 %out_pix3 to i33"
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_25_cast1 = zext i30 %out_pix3 to i31"
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32* %gmem1, i64 %tmp_s"
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem1), !map !22"
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %gmem0), !map !28"
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @sobel_filter_str) nounwind"
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %gmem0, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %inter_pix, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gmem1, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str4, [6 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %out_pix, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @bundle6, [6 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [SobelLab4/Sobel.cpp:82]
ST_2 : Operation 72 [1/1] (8.75ns)   --->   "%gmem1_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem1_addr, i32 1920)" [SobelLab4/Sobel.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 73 [1/1] (1.76ns)   --->   "br label %1" [SobelLab4/Sobel.cpp:87]

 <State 3> : 8.75ns
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%i = phi i11 [ 0, %0 ], [ %i_1, %2 ]"
ST_3 : Operation 75 [1/1] (1.88ns)   --->   "%tmp = icmp eq i11 %i, -128" [SobelLab4/Sobel.cpp:87]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920) nounwind"
ST_3 : Operation 77 [1/1] (1.63ns)   --->   "%i_1 = add i11 %i, 1" [SobelLab4/Sobel.cpp:87]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader8.preheader, label %2" [SobelLab4/Sobel.cpp:87]
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str6) nounwind" [SobelLab4/Sobel.cpp:88]
ST_3 : Operation 80 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem1_addr, i32 0, i4 -1)" [SobelLab4/Sobel.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "br label %1" [SobelLab4/Sobel.cpp:87]
ST_3 : Operation 82 [5/5] (8.75ns)   --->   "%gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr)" [SobelLab4/Sobel.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 8.75ns
ST_4 : Operation 83 [4/5] (8.75ns)   --->   "%gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr)" [SobelLab4/Sobel.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 8.75ns
ST_5 : Operation 84 [3/5] (8.75ns)   --->   "%gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr)" [SobelLab4/Sobel.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 8.75ns
ST_6 : Operation 85 [2/5] (8.75ns)   --->   "%gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr)" [SobelLab4/Sobel.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 86 [1/1] (2.49ns)   --->   "%out_pix4_sum6 = add i31 %tmp_25_cast1, 2071680"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 8.75ns
ST_7 : Operation 87 [1/5] (8.75ns)   --->   "%gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr)" [SobelLab4/Sobel.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%out_pix4_sum6_cast = zext i31 %out_pix4_sum6 to i64"
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%gmem1_addr_1 = getelementptr i32* %gmem1, i64 %out_pix4_sum6_cast"
ST_7 : Operation 90 [1/1] (8.75ns)   --->   "%gmem1_addr_1_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem1_addr_1, i32 1920)" [SobelLab4/Sobel.cpp:90]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 91 [1/1] (1.76ns)   --->   "br label %.preheader8" [SobelLab4/Sobel.cpp:89]

 <State 8> : 8.75ns
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%i1 = phi i16 [ %i_2, %3 ], [ -25472, %.preheader8.preheader ]"
ST_8 : Operation 93 [1/1] (2.42ns)   --->   "%exitcond4 = icmp eq i16 %i1, -23552" [SobelLab4/Sobel.cpp:89]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920) nounwind"
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader7.preheader, label %3" [SobelLab4/Sobel.cpp:89]
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str7) nounwind" [SobelLab4/Sobel.cpp:90]
ST_8 : Operation 97 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem1_addr_1, i32 0, i4 -1)" [SobelLab4/Sobel.cpp:90]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 98 [1/1] (2.07ns)   --->   "%i_2 = add i16 %i1, 1" [SobelLab4/Sobel.cpp:89]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "br label %.preheader8" [SobelLab4/Sobel.cpp:89]
ST_8 : Operation 100 [5/5] (8.75ns)   --->   "%gmem1_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_1)" [SobelLab4/Sobel.cpp:90]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 9> : 8.75ns
ST_9 : Operation 101 [4/5] (8.75ns)   --->   "%gmem1_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_1)" [SobelLab4/Sobel.cpp:90]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 10> : 8.75ns
ST_10 : Operation 102 [3/5] (8.75ns)   --->   "%gmem1_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_1)" [SobelLab4/Sobel.cpp:90]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 11> : 8.75ns
ST_11 : Operation 103 [2/5] (8.75ns)   --->   "%gmem1_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_1)" [SobelLab4/Sobel.cpp:90]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 12> : 8.75ns
ST_12 : Operation 104 [1/5] (8.75ns)   --->   "%gmem1_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_1)" [SobelLab4/Sobel.cpp:90]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 105 [1/1] (1.76ns)   --->   "br label %.preheader7" [SobelLab4/Sobel.cpp:91]

 <State 13> : 2.49ns
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%i2 = phi i21 [ %i_3, %4 ], [ 0, %.preheader7.preheader ]"
ST_13 : Operation 107 [1/1] (2.44ns)   --->   "%tmp_5 = icmp ult i21 %i2, -23552" [SobelLab4/Sobel.cpp:91]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080) nounwind"
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %4, label %.preheader6.preheader" [SobelLab4/Sobel.cpp:91]
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i21 %i2 to i31" [SobelLab4/Sobel.cpp:91]
ST_13 : Operation 111 [1/1] (2.49ns)   --->   "%out_pix4_sum1 = add i31 %tmp_6_cast, %tmp_25_cast1" [SobelLab4/Sobel.cpp:91]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 112 [1/1] (2.22ns)   --->   "%i_3 = add i21 %i2, 1920" [SobelLab4/Sobel.cpp:91]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (1.76ns)   --->   "br label %.preheader6" [SobelLab4/Sobel.cpp:93]

 <State 14> : 8.75ns
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%out_pix4_sum1_cast = zext i31 %out_pix4_sum1 to i64" [SobelLab4/Sobel.cpp:91]
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%gmem1_addr_2 = getelementptr i32* %gmem1, i64 %out_pix4_sum1_cast" [SobelLab4/Sobel.cpp:91]
ST_14 : Operation 116 [1/1] (8.75ns)   --->   "%gmem1_addr_4_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem1_addr_2, i32 1)" [SobelLab4/Sobel.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 15> : 8.75ns
ST_15 : Operation 117 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem1_addr_2, i32 0, i4 -1)" [SobelLab4/Sobel.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 16> : 8.75ns
ST_16 : Operation 118 [5/5] (8.75ns)   --->   "%gmem1_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_2)" [SobelLab4/Sobel.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 17> : 8.75ns
ST_17 : Operation 119 [4/5] (8.75ns)   --->   "%gmem1_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_2)" [SobelLab4/Sobel.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 18> : 8.75ns
ST_18 : Operation 120 [3/5] (8.75ns)   --->   "%gmem1_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_2)" [SobelLab4/Sobel.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 19> : 8.75ns
ST_19 : Operation 121 [2/5] (8.75ns)   --->   "%gmem1_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_2)" [SobelLab4/Sobel.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 20> : 8.75ns
ST_20 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str8) nounwind" [SobelLab4/Sobel.cpp:92]
ST_20 : Operation 123 [1/5] (8.75ns)   --->   "%gmem1_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_2)" [SobelLab4/Sobel.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 124 [1/1] (0.00ns)   --->   "br label %.preheader7" [SobelLab4/Sobel.cpp:91]

 <State 21> : 2.49ns
ST_21 : Operation 125 [1/1] (0.00ns)   --->   "%i3 = phi i21 [ %i_4, %5 ], [ 1919, %.preheader6.preheader ]"
ST_21 : Operation 126 [1/1] (2.44ns)   --->   "%tmp_8 = icmp ult i21 %i3, -23552" [SobelLab4/Sobel.cpp:93]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 127 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080) nounwind"
ST_21 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %5, label %.preheader5.preheader" [SobelLab4/Sobel.cpp:93]
ST_21 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i21 %i3 to i31" [SobelLab4/Sobel.cpp:93]
ST_21 : Operation 130 [1/1] (2.49ns)   --->   "%out_pix4_sum2 = add i31 %tmp_9_cast, %tmp_25_cast1" [SobelLab4/Sobel.cpp:93]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 131 [1/1] (2.22ns)   --->   "%i_4 = add i21 %i3, 1920" [SobelLab4/Sobel.cpp:93]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 132 [1/1] (1.76ns)   --->   "br label %.preheader5" [SobelLab4/Sobel.cpp:97]

 <State 22> : 8.75ns
ST_22 : Operation 133 [1/1] (0.00ns)   --->   "%out_pix4_sum2_cast = zext i31 %out_pix4_sum2 to i64" [SobelLab4/Sobel.cpp:93]
ST_22 : Operation 134 [1/1] (0.00ns)   --->   "%gmem1_addr_3 = getelementptr i32* %gmem1, i64 %out_pix4_sum2_cast" [SobelLab4/Sobel.cpp:93]
ST_22 : Operation 135 [1/1] (8.75ns)   --->   "%gmem1_addr_5_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem1_addr_3, i32 1)" [SobelLab4/Sobel.cpp:94]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 23> : 8.75ns
ST_23 : Operation 136 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem1_addr_3, i32 0, i4 -1)" [SobelLab4/Sobel.cpp:94]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 24> : 8.75ns
ST_24 : Operation 137 [5/5] (8.75ns)   --->   "%gmem1_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_3)" [SobelLab4/Sobel.cpp:94]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 25> : 8.75ns
ST_25 : Operation 138 [4/5] (8.75ns)   --->   "%gmem1_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_3)" [SobelLab4/Sobel.cpp:94]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 26> : 8.75ns
ST_26 : Operation 139 [3/5] (8.75ns)   --->   "%gmem1_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_3)" [SobelLab4/Sobel.cpp:94]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 27> : 8.75ns
ST_27 : Operation 140 [2/5] (8.75ns)   --->   "%gmem1_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_3)" [SobelLab4/Sobel.cpp:94]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 28> : 8.75ns
ST_28 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str9) nounwind" [SobelLab4/Sobel.cpp:94]
ST_28 : Operation 142 [1/5] (8.75ns)   --->   "%gmem1_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_3)" [SobelLab4/Sobel.cpp:94]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 143 [1/1] (0.00ns)   --->   "br label %.preheader6" [SobelLab4/Sobel.cpp:93]

 <State 29> : 8.75ns
ST_29 : Operation 144 [1/1] (0.00ns)   --->   "%i4 = phi i11 [ %i_5, %10 ], [ 1, %.preheader5.preheader ]"
ST_29 : Operation 145 [1/1] (1.88ns)   --->   "%exitcond3 = icmp eq i11 %i4, -969" [SobelLab4/Sobel.cpp:97]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 146 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1078, i64 1078, i64 1078) nounwind"
ST_29 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader.preheader, label %6" [SobelLab4/Sobel.cpp:97]
ST_29 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str10) nounwind" [SobelLab4/Sobel.cpp:97]
ST_29 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str10) nounwind" [SobelLab4/Sobel.cpp:97]
ST_29 : Operation 150 [1/1] (0.00ns)   --->   "%p_shl = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %i4, i11 0)" [SobelLab4/Sobel.cpp:99]
ST_29 : Operation 151 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i22 %p_shl to i23" [SobelLab4/Sobel.cpp:99]
ST_29 : Operation 152 [1/1] (0.00ns)   --->   "%p_shl1 = call i18 @_ssdm_op_BitConcatenate.i18.i11.i7(i11 %i4, i7 0)" [SobelLab4/Sobel.cpp:99]
ST_29 : Operation 153 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i18 %p_shl1 to i23" [SobelLab4/Sobel.cpp:99]
ST_29 : Operation 154 [1/1] (2.25ns)   --->   "%tmp_2 = sub i23 %p_shl_cast, %p_shl1_cast" [SobelLab4/Sobel.cpp:99]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 155 [1/1] (1.76ns)   --->   "br label %7" [SobelLab4/Sobel.cpp:98]
ST_29 : Operation 156 [1/1] (0.00ns)   --->   "%fourWide = alloca i32"
ST_29 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_1 = zext i30 %out_pix3 to i64"
ST_29 : Operation 158 [1/1] (0.00ns)   --->   "%gmem1_addr_4 = getelementptr i32* %gmem1, i64 %tmp_1"
ST_29 : Operation 159 [7/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_4, i32 2073600)" [SobelLab4/Sobel.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 30> : 2.28ns
ST_30 : Operation 160 [1/1] (0.00ns)   --->   "%j = phi i11 [ 1, %6 ], [ %j_2, %_ifconv ]"
ST_30 : Operation 161 [1/1] (0.00ns)   --->   "%j_cast5 = zext i11 %j to i23" [SobelLab4/Sobel.cpp:98]
ST_30 : Operation 162 [1/1] (1.88ns)   --->   "%exitcond2 = icmp eq i11 %j, -129" [SobelLab4/Sobel.cpp:98]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 163 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1918, i64 1918, i64 1918) nounwind"
ST_30 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %10, label %8" [SobelLab4/Sobel.cpp:98]
ST_30 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str11) nounwind" [SobelLab4/Sobel.cpp:98]
ST_30 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str11) nounwind" [SobelLab4/Sobel.cpp:98]
ST_30 : Operation 167 [1/1] (2.28ns)   --->   "%fullIndex = add i23 %j_cast5, %tmp_2" [SobelLab4/Sobel.cpp:99]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 168 [1/1] (0.00ns)   --->   "%fullIndex_cast = sext i23 %fullIndex to i32" [SobelLab4/Sobel.cpp:99]
ST_30 : Operation 169 [1/1] (1.76ns)   --->   "br label %.loopexit" [SobelLab4/Sobel.cpp:47->SobelLab4/Sobel.cpp:100]
ST_30 : Operation 170 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str10, i32 %tmp_3) nounwind" [SobelLab4/Sobel.cpp:102]
ST_30 : Operation 171 [1/1] (1.63ns)   --->   "%i_5 = add i11 %i4, 1" [SobelLab4/Sobel.cpp:97]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 172 [1/1] (0.00ns)   --->   "br label %.preheader5" [SobelLab4/Sobel.cpp:97]

 <State 31> : 2.55ns
ST_31 : Operation 173 [1/1] (0.00ns)   --->   "%y_weight_0_i = phi i32 [ 0, %8 ], [ %y_weight_1_i, %.loopexit.loopexit ]" [SobelLab4/Sobel.cpp:53->SobelLab4/Sobel.cpp:100]
ST_31 : Operation 174 [1/1] (0.00ns)   --->   "%x_weight_0_i = phi i32 [ 0, %8 ], [ %x_weight_1_i, %.loopexit.loopexit ]" [SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100]
ST_31 : Operation 175 [1/1] (0.00ns)   --->   "%i_0_i = phi i2 [ 0, %8 ], [ %i_7, %.loopexit.loopexit ]"
ST_31 : Operation 176 [1/1] (0.95ns)   --->   "%exitcond1_i = icmp eq i2 %i_0_i, -1" [SobelLab4/Sobel.cpp:47->SobelLab4/Sobel.cpp:100]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 177 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_31 : Operation 178 [1/1] (1.56ns)   --->   "%i_7 = add i2 %i_0_i, 1" [SobelLab4/Sobel.cpp:47->SobelLab4/Sobel.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 179 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i, label %_ifconv, label %.preheader.preheader.i" [SobelLab4/Sobel.cpp:47->SobelLab4/Sobel.cpp:100]
ST_31 : Operation 180 [1/1] (1.56ns)   --->   "%tmp_18 = add i2 %i_0_i, -1" [SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i2 %i_0_i to i5" [SobelLab4/Sobel.cpp:47->SobelLab4/Sobel.cpp:100]
ST_31 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_34 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_0_i, i2 0)" [SobelLab4/Sobel.cpp:47->SobelLab4/Sobel.cpp:100]
ST_31 : Operation 183 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i4 %tmp_34 to i5" [SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100]
ST_31 : Operation 184 [1/1] (1.73ns)   --->   "%tmp_35 = sub i5 %p_shl5_cast, %tmp_19_cast" [SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 185 [1/1] (1.76ns)   --->   "br label %.preheader.i" [SobelLab4/Sobel.cpp:48->SobelLab4/Sobel.cpp:100]
ST_31 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_22_cast = zext i32 %fullIndex_cast to i33" [SobelLab4/Sobel.cpp:99]
ST_31 : Operation 187 [1/1] (2.55ns)   --->   "%out_pix4_sum8 = add i33 %tmp_22_cast, %tmp_25_cast" [SobelLab4/Sobel.cpp:99]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 188 [1/1] (0.00ns)   --->   "%out_pix4_sum8_cast = zext i33 %out_pix4_sum8 to i64" [SobelLab4/Sobel.cpp:99]
ST_31 : Operation 189 [1/1] (0.00ns)   --->   "%gmem1_addr_5 = getelementptr i32* %gmem1, i64 %out_pix4_sum8_cast" [SobelLab4/Sobel.cpp:99]
ST_31 : Operation 190 [1/1] (1.63ns)   --->   "%j_2 = add i11 1, %j" [SobelLab4/Sobel.cpp:98]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 32> : 1.78ns
ST_32 : Operation 191 [1/1] (0.00ns)   --->   "%y_weight_1_i = phi i32 [ %y_weight, %9 ], [ %y_weight_0_i, %.preheader.preheader.i ]"
ST_32 : Operation 192 [1/1] (0.00ns)   --->   "%x_weight_1_i = phi i32 [ %x_weight, %9 ], [ %x_weight_0_i, %.preheader.preheader.i ]"
ST_32 : Operation 193 [1/1] (0.00ns)   --->   "%j_0_i = phi i2 [ %j_3, %9 ], [ 0, %.preheader.preheader.i ]"
ST_32 : Operation 194 [1/1] (0.95ns)   --->   "%exitcond_i = icmp eq i2 %j_0_i, -1" [SobelLab4/Sobel.cpp:48->SobelLab4/Sobel.cpp:100]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 195 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_32 : Operation 196 [1/1] (1.56ns)   --->   "%j_3 = add i2 %j_0_i, 1" [SobelLab4/Sobel.cpp:48->SobelLab4/Sobel.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 197 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %.loopexit.loopexit, label %9" [SobelLab4/Sobel.cpp:48->SobelLab4/Sobel.cpp:100]
ST_32 : Operation 198 [1/1] (1.56ns)   --->   "%tmp_23 = add i2 %j_0_i, -1" [SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_26_cast = zext i2 %j_0_i to i5" [SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100]
ST_32 : Operation 200 [1/1] (1.78ns)   --->   "%tmp_37 = add i5 %tmp_35, %tmp_26_cast" [SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 201 [1/1] (0.00ns)   --->   "br label %.loopexit"

 <State 33> : 8.75ns
ST_33 : Operation 202 [2/2] (8.75ns)   --->   "%tmp_36 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 %tmp_18, i2 %tmp_23, i8* %gmem0, i32 %inter_pix_read)" [SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_37_cast = sext i5 %tmp_37 to i64" [SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100]
ST_33 : Operation 204 [1/1] (0.00ns)   --->   "%x_op_addr = getelementptr [9 x i3]* @x_op, i64 0, i64 %tmp_37_cast" [SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100]
ST_33 : Operation 205 [1/1] (0.00ns)   --->   "%y_op_addr = getelementptr [9 x i3]* @y_op, i64 0, i64 %tmp_37_cast" [SobelLab4/Sobel.cpp:53->SobelLab4/Sobel.cpp:100]
ST_33 : Operation 206 [2/2] (3.25ns)   --->   "%x_op_load = load i3* %x_op_addr, align 1" [SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 9> <ROM>
ST_33 : Operation 207 [2/2] (3.25ns)   --->   "%y_op_load = load i3* %y_op_addr, align 1" [SobelLab4/Sobel.cpp:53->SobelLab4/Sobel.cpp:100]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 9> <ROM>

 <State 34> : 8.75ns
ST_34 : Operation 208 [1/2] (8.75ns)   --->   "%tmp_36 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 %tmp_18, i2 %tmp_23, i8* %gmem0, i32 %inter_pix_read)" [SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 209 [1/2] (3.25ns)   --->   "%x_op_load = load i3* %x_op_addr, align 1" [SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 9> <ROM>
ST_34 : Operation 210 [1/2] (3.25ns)   --->   "%y_op_load = load i3* %y_op_addr, align 1" [SobelLab4/Sobel.cpp:53->SobelLab4/Sobel.cpp:100]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 9> <ROM>

 <State 35> : 8.75ns
ST_35 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_25_cast_cast = zext i8 %tmp_36 to i12" [SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100]
ST_35 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_27_cast_cast = sext i3 %x_op_load to i12" [SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100]
ST_35 : Operation 213 [1/1] (3.36ns)   --->   "%tmp_28 = mul i12 %tmp_27_cast_cast, %tmp_25_cast_cast" [SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_28_cast = sext i12 %tmp_28 to i32" [SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100]
ST_35 : Operation 215 [1/1] (3.02ns)   --->   "%x_weight = add nsw i32 %x_weight_1_i, %tmp_28_cast" [SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 216 [2/2] (8.75ns)   --->   "%tmp_38 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 %tmp_18, i2 %tmp_23, i8* %gmem0, i32 %inter_pix_read)" [SobelLab4/Sobel.cpp:53->SobelLab4/Sobel.cpp:100]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 36> : 8.75ns
ST_36 : Operation 217 [1/2] (8.75ns)   --->   "%tmp_38 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 %tmp_18, i2 %tmp_23, i8* %gmem0, i32 %inter_pix_read)" [SobelLab4/Sobel.cpp:53->SobelLab4/Sobel.cpp:100]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 37> : 6.38ns
ST_37 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_30_cast_cast = zext i8 %tmp_38 to i12" [SobelLab4/Sobel.cpp:53->SobelLab4/Sobel.cpp:100]
ST_37 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_31_cast_cast = sext i3 %y_op_load to i12" [SobelLab4/Sobel.cpp:53->SobelLab4/Sobel.cpp:100]
ST_37 : Operation 220 [1/1] (3.36ns)   --->   "%tmp_32 = mul i12 %tmp_31_cast_cast, %tmp_30_cast_cast" [SobelLab4/Sobel.cpp:53->SobelLab4/Sobel.cpp:100]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_32_cast = sext i12 %tmp_32 to i32" [SobelLab4/Sobel.cpp:53->SobelLab4/Sobel.cpp:100]
ST_37 : Operation 222 [1/1] (3.02ns)   --->   "%y_weight = add nsw i32 %y_weight_1_i, %tmp_32_cast" [SobelLab4/Sobel.cpp:53->SobelLab4/Sobel.cpp:100]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 223 [1/1] (0.00ns)   --->   "br label %.preheader.i" [SobelLab4/Sobel.cpp:48->SobelLab4/Sobel.cpp:100]

 <State 38> : 8.75ns
ST_38 : Operation 224 [1/1] (2.47ns)   --->   "%tmp_10 = icmp sgt i32 %x_weight_0_i, 0" [SobelLab4/Sobel.cpp:57->SobelLab4/Sobel.cpp:100]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_50 = trunc i32 %x_weight_0_i to i8" [SobelLab4/Sobel.cpp:57->SobelLab4/Sobel.cpp:100]
ST_38 : Operation 226 [1/1] (1.91ns)   --->   "%tmp_24 = sub i8 0, %tmp_50" [SobelLab4/Sobel.cpp:57->SobelLab4/Sobel.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node tmp_16)   --->   "%tmp_27 = select i1 %tmp_10, i8 %tmp_50, i8 %tmp_24" [SobelLab4/Sobel.cpp:57->SobelLab4/Sobel.cpp:100]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 228 [1/1] (2.47ns)   --->   "%tmp_13 = icmp sgt i32 %y_weight_0_i, 0" [SobelLab4/Sobel.cpp:57->SobelLab4/Sobel.cpp:100]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_51 = trunc i32 %y_weight_0_i to i8" [SobelLab4/Sobel.cpp:57->SobelLab4/Sobel.cpp:100]
ST_38 : Operation 230 [1/1] (1.91ns)   --->   "%tmp_30 = sub i8 0, %tmp_51" [SobelLab4/Sobel.cpp:57->SobelLab4/Sobel.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node tmp_16)   --->   "%tmp_31 = select i1 %tmp_13, i8 %tmp_51, i8 %tmp_30" [SobelLab4/Sobel.cpp:57->SobelLab4/Sobel.cpp:100]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 232 [1/1] (1.91ns) (out node of the LUT)   --->   "%tmp_16 = add i8 %tmp_27, %tmp_31" [SobelLab4/Sobel.cpp:59->SobelLab4/Sobel.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node edge_val_1_i)   --->   "%edge_val = xor i8 %tmp_16, -1" [SobelLab4/Sobel.cpp:59->SobelLab4/Sobel.cpp:100]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 234 [1/1] (1.55ns)   --->   "%tmp_17 = icmp ult i8 %tmp_16, 55" [SobelLab4/Sobel.cpp:62->SobelLab4/Sobel.cpp:100]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 235 [1/1] (1.55ns)   --->   "%tmp_20 = icmp ugt i8 %tmp_16, -101" [SobelLab4/Sobel.cpp:64->SobelLab4/Sobel.cpp:100]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node edge_val_1_i)   --->   "%p_i = select i1 %tmp_17, i8 -1, i8 0" [SobelLab4/Sobel.cpp:62->SobelLab4/Sobel.cpp:100]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node edge_val_1_i)   --->   "%tmp_33 = or i1 %tmp_17, %tmp_20" [SobelLab4/Sobel.cpp:62->SobelLab4/Sobel.cpp:100]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 238 [1/1] (1.24ns) (out node of the LUT)   --->   "%edge_val_1_i = select i1 %tmp_33, i8 %p_i, i8 %edge_val" [SobelLab4/Sobel.cpp:62->SobelLab4/Sobel.cpp:100]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 239 [1/1] (8.75ns)   --->   "%gmem1_addr_7_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem1_addr_5, i32 1)" [SobelLab4/Sobel.cpp:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 39> : 8.75ns
ST_39 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_21 = zext i8 %edge_val_1_i to i32" [SobelLab4/Sobel.cpp:100]
ST_39 : Operation 241 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem1_addr_5, i32 %tmp_21, i4 -1)" [SobelLab4/Sobel.cpp:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 40> : 8.75ns
ST_40 : Operation 242 [5/5] (8.75ns)   --->   "%gmem1_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_5)" [SobelLab4/Sobel.cpp:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 41> : 8.75ns
ST_41 : Operation 243 [4/5] (8.75ns)   --->   "%gmem1_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_5)" [SobelLab4/Sobel.cpp:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 42> : 8.75ns
ST_42 : Operation 244 [3/5] (8.75ns)   --->   "%gmem1_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_5)" [SobelLab4/Sobel.cpp:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 43> : 8.75ns
ST_43 : Operation 245 [2/5] (8.75ns)   --->   "%gmem1_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_5)" [SobelLab4/Sobel.cpp:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 44> : 8.75ns
ST_44 : Operation 246 [1/5] (8.75ns)   --->   "%gmem1_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_5)" [SobelLab4/Sobel.cpp:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 247 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str11, i32 %tmp_6) nounwind" [SobelLab4/Sobel.cpp:101]
ST_44 : Operation 248 [1/1] (0.00ns)   --->   "br label %7" [SobelLab4/Sobel.cpp:98]

 <State 45> : 8.75ns
ST_45 : Operation 249 [6/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_4, i32 2073600)" [SobelLab4/Sobel.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 46> : 8.75ns
ST_46 : Operation 250 [5/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_4, i32 2073600)" [SobelLab4/Sobel.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 47> : 8.75ns
ST_47 : Operation 251 [4/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_4, i32 2073600)" [SobelLab4/Sobel.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 48> : 8.75ns
ST_48 : Operation 252 [3/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_4, i32 2073600)" [SobelLab4/Sobel.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 49> : 8.75ns
ST_49 : Operation 253 [2/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_4, i32 2073600)" [SobelLab4/Sobel.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 50> : 8.75ns
ST_50 : Operation 254 [1/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_4, i32 2073600)" [SobelLab4/Sobel.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 255 [1/1] (8.75ns)   --->   "%p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem1_addr_4, i32 2073600)" [SobelLab4/Sobel.cpp:109]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 256 [1/1] (1.76ns)   --->   "br label %.preheader" [SobelLab4/Sobel.cpp:104]

 <State 51> : 8.75ns
ST_51 : Operation 257 [1/1] (0.00ns)   --->   "%i5 = phi i21 [ 0, %.preheader.preheader ], [ %i_6, %14 ]"
ST_51 : Operation 258 [1/1] (2.44ns)   --->   "%exitcond1 = icmp eq i21 %i5, -23552" [SobelLab4/Sobel.cpp:104]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 259 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2073600, i64 2073600, i64 2073600) nounwind"
ST_51 : Operation 260 [1/1] (2.22ns)   --->   "%i_6 = add i21 %i5, 1" [SobelLab4/Sobel.cpp:104]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 261 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %15, label %11" [SobelLab4/Sobel.cpp:104]
ST_51 : Operation 262 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str12) nounwind" [SobelLab4/Sobel.cpp:104]
ST_51 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str12) nounwind" [SobelLab4/Sobel.cpp:104]
ST_51 : Operation 264 [1/1] (8.75ns)   --->   "%gmem1_addr_4_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem1_addr_4)" [SobelLab4/Sobel.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 265 [1/1] (0.00ns)   --->   "%val = trunc i32 %gmem1_addr_4_read to i8" [SobelLab4/Sobel.cpp:105]
ST_51 : Operation 266 [1/1] (1.76ns)   --->   "br label %12" [SobelLab4/Sobel.cpp:107]
ST_51 : Operation 267 [5/5] (8.75ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_4)" [SobelLab4/Sobel.cpp:109]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 52> : 8.75ns
ST_52 : Operation 268 [1/1] (0.00ns)   --->   "%j6 = phi i3 [ 0, %11 ], [ %j_1, %13 ]"
ST_52 : Operation 269 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %j6, -4" [SobelLab4/Sobel.cpp:107]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 270 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"
ST_52 : Operation 271 [1/1] (1.65ns)   --->   "%j_1 = add i3 %j6, 1" [SobelLab4/Sobel.cpp:107]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 272 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %14, label %13" [SobelLab4/Sobel.cpp:107]
ST_52 : Operation 273 [1/1] (0.00ns)   --->   "%fourWide_load_1 = load i32* %fourWide"
ST_52 : Operation 274 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str13) nounwind" [SobelLab4/Sobel.cpp:108]
ST_52 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i3 %j6 to i2" [SobelLab4/Sobel.cpp:107]
ST_52 : Operation 276 [1/1] (0.00ns)   --->   "%start_pos = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_7, i3 0)" [SobelLab4/Sobel.cpp:107]
ST_52 : Operation 277 [1/1] (0.00ns)   --->   "%end_pos = or i5 %start_pos, 7" [SobelLab4/Sobel.cpp:107]
ST_52 : Operation 278 [1/1] (1.36ns)   --->   "%tmp_9 = icmp ugt i5 %start_pos, %end_pos" [SobelLab4/Sobel.cpp:107]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_11 = zext i5 %start_pos to i6" [SobelLab4/Sobel.cpp:107]
ST_52 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_12 = zext i5 %end_pos to i6" [SobelLab4/Sobel.cpp:107]
ST_52 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node tmp_41)   --->   "%tmp_14 = zext i8 %val to i32" [SobelLab4/Sobel.cpp:105]
ST_52 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node tmp_41)   --->   "%tmp_15 = xor i6 %tmp_11, 31" [SobelLab4/Sobel.cpp:107]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_19 = select i1 %tmp_9, i6 %tmp_11, i6 %tmp_12" [SobelLab4/Sobel.cpp:107]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_22 = select i1 %tmp_9, i6 %tmp_12, i6 %tmp_11" [SobelLab4/Sobel.cpp:107]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node tmp_41)   --->   "%tmp_25 = select i1 %tmp_9, i6 %tmp_15, i6 %tmp_11" [SobelLab4/Sobel.cpp:107]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_26 = xor i6 %tmp_19, 31" [SobelLab4/Sobel.cpp:107]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node tmp_41)   --->   "%tmp_29 = zext i6 %tmp_25 to i32" [SobelLab4/Sobel.cpp:107]
ST_52 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_39 = zext i6 %tmp_22 to i32" [SobelLab4/Sobel.cpp:107]
ST_52 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_40 = zext i6 %tmp_26 to i32" [SobelLab4/Sobel.cpp:107]
ST_52 : Operation 290 [1/1] (3.14ns) (out node of the LUT)   --->   "%tmp_41 = shl i32 %tmp_14, %tmp_29" [SobelLab4/Sobel.cpp:105]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node fourWide_1)   --->   "%tmp_42 = call i32 @llvm.part.select.i32(i32 %tmp_41, i32 31, i32 0)" [SobelLab4/Sobel.cpp:105]
ST_52 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node fourWide_1)   --->   "%tmp_43 = select i1 %tmp_9, i32 %tmp_42, i32 %tmp_41" [SobelLab4/Sobel.cpp:107]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_44 = shl i32 -1, %tmp_39" [SobelLab4/Sobel.cpp:107]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_45 = lshr i32 -1, %tmp_40" [SobelLab4/Sobel.cpp:107]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 295 [1/1] (2.94ns) (out node of the LUT)   --->   "%p_demorgan = and i32 %tmp_44, %tmp_45" [SobelLab4/Sobel.cpp:107]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node fourWide_1)   --->   "%tmp_46 = xor i32 %p_demorgan, -1" [SobelLab4/Sobel.cpp:107]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node fourWide_1)   --->   "%tmp_47 = and i32 %fourWide_load_1, %tmp_46" [SobelLab4/Sobel.cpp:107]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node fourWide_1)   --->   "%tmp_48 = and i32 %tmp_43, %p_demorgan" [SobelLab4/Sobel.cpp:107]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 299 [1/1] (0.99ns) (out node of the LUT)   --->   "%fourWide_1 = or i32 %tmp_47, %tmp_48" [SobelLab4/Sobel.cpp:107]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 300 [1/1] (0.00ns)   --->   "store i32 %fourWide_1, i32* %fourWide" [SobelLab4/Sobel.cpp:106]
ST_52 : Operation 301 [1/1] (0.00ns)   --->   "br label %12" [SobelLab4/Sobel.cpp:107]
ST_52 : Operation 302 [1/1] (0.00ns)   --->   "%fourWide_load = load i32* %fourWide" [SobelLab4/Sobel.cpp:109]
ST_52 : Operation 303 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem1_addr_4, i32 %fourWide_load, i4 -1)" [SobelLab4/Sobel.cpp:109]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 304 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str12, i32 %tmp_4) nounwind" [SobelLab4/Sobel.cpp:110]
ST_52 : Operation 305 [1/1] (0.00ns)   --->   "br label %.preheader" [SobelLab4/Sobel.cpp:104]

 <State 53> : 8.75ns
ST_53 : Operation 306 [4/5] (8.75ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_4)" [SobelLab4/Sobel.cpp:109]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 54> : 8.75ns
ST_54 : Operation 307 [3/5] (8.75ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_4)" [SobelLab4/Sobel.cpp:109]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 55> : 8.75ns
ST_55 : Operation 308 [2/5] (8.75ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_4)" [SobelLab4/Sobel.cpp:109]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 56> : 8.75ns
ST_56 : Operation 309 [1/5] (8.75ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_4)" [SobelLab4/Sobel.cpp:109]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 310 [1/1] (0.00ns)   --->   "ret void" [SobelLab4/Sobel.cpp:111]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'out_pix' [7]  (1 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem1_addr') [13]  (0 ns)
	bus request on port 'gmem1' (SobelLab4/Sobel.cpp:88) [22]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem1' (SobelLab4/Sobel.cpp:88) [32]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (SobelLab4/Sobel.cpp:88) [35]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (SobelLab4/Sobel.cpp:88) [35]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (SobelLab4/Sobel.cpp:88) [35]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (SobelLab4/Sobel.cpp:88) [35]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem1' (SobelLab4/Sobel.cpp:90) [48]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (SobelLab4/Sobel.cpp:90) [52]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (SobelLab4/Sobel.cpp:90) [52]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (SobelLab4/Sobel.cpp:90) [52]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (SobelLab4/Sobel.cpp:90) [52]  (8.75 ns)

 <State 13>: 2.49ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', SobelLab4/Sobel.cpp:91) [55]  (0 ns)
	'add' operation ('out_pix4_sum1', SobelLab4/Sobel.cpp:91) [62]  (2.49 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem1_addr_2', SobelLab4/Sobel.cpp:91) [64]  (0 ns)
	bus request on port 'gmem1' (SobelLab4/Sobel.cpp:92) [65]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem1' (SobelLab4/Sobel.cpp:92) [66]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (SobelLab4/Sobel.cpp:92) [67]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (SobelLab4/Sobel.cpp:92) [67]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (SobelLab4/Sobel.cpp:92) [67]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (SobelLab4/Sobel.cpp:92) [67]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (SobelLab4/Sobel.cpp:92) [67]  (8.75 ns)

 <State 21>: 2.49ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', SobelLab4/Sobel.cpp:93) [73]  (0 ns)
	'add' operation ('out_pix4_sum2', SobelLab4/Sobel.cpp:93) [80]  (2.49 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem1_addr_3', SobelLab4/Sobel.cpp:93) [82]  (0 ns)
	bus request on port 'gmem1' (SobelLab4/Sobel.cpp:94) [83]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem1' (SobelLab4/Sobel.cpp:94) [84]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (SobelLab4/Sobel.cpp:94) [85]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (SobelLab4/Sobel.cpp:94) [85]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (SobelLab4/Sobel.cpp:94) [85]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (SobelLab4/Sobel.cpp:94) [85]  (8.75 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (SobelLab4/Sobel.cpp:94) [85]  (8.75 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem1_addr_4') [197]  (0 ns)
	bus request on port 'gmem1' (SobelLab4/Sobel.cpp:105) [198]  (8.75 ns)

 <State 30>: 2.28ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', SobelLab4/Sobel.cpp:98) [105]  (0 ns)
	'add' operation ('fullIndex', SobelLab4/Sobel.cpp:99) [113]  (2.28 ns)

 <State 31>: 2.55ns
The critical path consists of the following:
	'add' operation ('out_pix4_sum8', SobelLab4/Sobel.cpp:99) [181]  (2.55 ns)

 <State 32>: 1.78ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', SobelLab4/Sobel.cpp:48->SobelLab4/Sobel.cpp:100) [134]  (0 ns)
	'add' operation ('tmp_37', SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100) [144]  (1.78 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_36', SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100) to 'getVal' [141]  (8.75 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_36', SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100) to 'getVal' [141]  (8.75 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_38', SobelLab4/Sobel.cpp:53->SobelLab4/Sobel.cpp:100) to 'getVal' [153]  (8.75 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_38', SobelLab4/Sobel.cpp:53->SobelLab4/Sobel.cpp:100) to 'getVal' [153]  (8.75 ns)

 <State 37>: 6.38ns
The critical path consists of the following:
	'mul' operation ('tmp_32', SobelLab4/Sobel.cpp:53->SobelLab4/Sobel.cpp:100) [157]  (3.36 ns)
	'add' operation ('y_weight', SobelLab4/Sobel.cpp:53->SobelLab4/Sobel.cpp:100) [159]  (3.02 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem1' (SobelLab4/Sobel.cpp:100) [184]  (8.75 ns)

 <State 39>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem1' (SobelLab4/Sobel.cpp:100) [185]  (8.75 ns)

 <State 40>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (SobelLab4/Sobel.cpp:100) [186]  (8.75 ns)

 <State 41>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (SobelLab4/Sobel.cpp:100) [186]  (8.75 ns)

 <State 42>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (SobelLab4/Sobel.cpp:100) [186]  (8.75 ns)

 <State 43>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (SobelLab4/Sobel.cpp:100) [186]  (8.75 ns)

 <State 44>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (SobelLab4/Sobel.cpp:100) [186]  (8.75 ns)

 <State 45>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem1' (SobelLab4/Sobel.cpp:105) [198]  (8.75 ns)

 <State 46>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem1' (SobelLab4/Sobel.cpp:105) [198]  (8.75 ns)

 <State 47>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem1' (SobelLab4/Sobel.cpp:105) [198]  (8.75 ns)

 <State 48>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem1' (SobelLab4/Sobel.cpp:105) [198]  (8.75 ns)

 <State 49>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem1' (SobelLab4/Sobel.cpp:105) [198]  (8.75 ns)

 <State 50>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem1' (SobelLab4/Sobel.cpp:105) [198]  (8.75 ns)

 <State 51>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem1' (SobelLab4/Sobel.cpp:105) [210]  (8.75 ns)

 <State 52>: 8.75ns
The critical path consists of the following:
	'load' operation ('fourWide_load', SobelLab4/Sobel.cpp:109) on local variable 'fourWide' [250]  (0 ns)
	bus write on port 'gmem1' (SobelLab4/Sobel.cpp:109) [251]  (8.75 ns)

 <State 53>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (SobelLab4/Sobel.cpp:109) [255]  (8.75 ns)

 <State 54>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (SobelLab4/Sobel.cpp:109) [255]  (8.75 ns)

 <State 55>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (SobelLab4/Sobel.cpp:109) [255]  (8.75 ns)

 <State 56>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (SobelLab4/Sobel.cpp:109) [255]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
