

================================================================
== Synthesis Summary Report of 'ddrBenchmark'
================================================================
+ General Information: 
    * Date:           Sun Mar  5 13:46:54 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        MemBench
    * Solution:       ddrbench_sol (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |             Modules             | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |           |     |
    |             & Loops             | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +---------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ ddrBenchmark*                  |     -|  0.00|        -|       -|         -|        -|     -|  dataflow|     -|   -|  3121 (2%)|  4998 (9%)|    -|
    | + entry_proc                    |     -|  3.67|        0|   0.000|         -|        0|     -|        no|     -|   -|    3 (~0%)|   29 (~0%)|    -|
    | + runBench                      |     -|  0.00|        -|       -|         -|        -|     -|        no|     -|   -|  635 (~0%)|   920 (1%)|    -|
    |  + runBench_Pipeline_dataRead   |     -|  0.00|        -|       -|         -|        -|     -|        no|     -|   -|  390 (~0%)|  246 (~0%)|    -|
    |   o dataRead                    |     -|  7.30|        -|       -|         4|        1|     -|       yes|     -|   -|          -|          -|    -|
    |  + runBench_Pipeline_dataWrite  |     -|  0.00|        -|       -|         -|        -|     -|        no|     -|   -|   65 (~0%)|  104 (~0%)|    -|
    |   o dataWrite                   |     -|  7.30|        -|       -|         2|        1|     -|       yes|     -|   -|          -|          -|    -|
    | + countCycles                   |     -|  0.00|        -|       -|         -|        -|     -|        no|     -|   -|  203 (~0%)|  225 (~0%)|    -|
    |  + countCycles_Pipeline_count   |     -|  2.08|        -|       -|         -|        -|     -|        no|     -|   -|   67 (~0%)|  102 (~0%)|    -|
    |   o count                       |     -|  7.30|        -|       -|         1|        1|     -|       yes|     -|   -|          -|          -|    -|
    +---------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface     | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|               | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem    | 256 -> 256 | 64            | 0       | slave  | 1        | 0         | 16           | 16           | 16          | 16          |
| m_axi_results | 64 -> 64   | 64            | 0       | slave  | 1        | 0         | 16           | 16           | 16          | 16          |
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 1        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | mem_1    | 0x10   | 32    | W      | Data signal of mem               |                                                                      |
| s_axi_control | mem_2    | 0x14   | 32    | W      | Data signal of mem               |                                                                      |
| s_axi_control | dataNum  | 0x1c   | 32    | W      | Data signal of dataNum           |                                                                      |
| s_axi_control | rw       | 0x24   | 32    | W      | Data signal of rw                |                                                                      |
| s_axi_control | res_1    | 0x2c   | 32    | W      | Data signal of res               |                                                                      |
| s_axi_control | res_2    | 0x30   | 32    | W      | Data signal of res               |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------------------+
| Argument | Direction | Datatype                |
+----------+-----------+-------------------------+
| mem      | inout     | ap_uint<256>*           |
| dataNum  | in        | int                     |
| rw       | in        | bool                    |
| res      | out       | long long unsigned int* |
+----------+-----------+-------------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                           |
+----------+---------------+-----------+----------+-----------------------------------+
| mem      | m_axi_gmem    | interface |          |                                   |
| mem      | s_axi_control | register  | offset   | name=mem_1 offset=0x10 range=32   |
| mem      | s_axi_control | register  | offset   | name=mem_2 offset=0x14 range=32   |
| dataNum  | s_axi_control | register  |          | name=dataNum offset=0x1c range=32 |
| rw       | s_axi_control | register  |          | name=rw offset=0x24 range=32      |
| res      | m_axi_results | interface |          |                                   |
| res      | s_axi_control | register  | offset   | name=res_1 offset=0x2c range=32   |
| res      | s_axi_control | register  | offset   | name=res_2 offset=0x30 range=32   |
+----------+---------------+-----------+----------+-----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+-----------+----------+-------+-------------------------------------+
| HW Interface | Loop      | Direction | Length   | Width | Location                            |
+--------------+-----------+-----------+----------+-------+-------------------------------------+
| m_axi_gmem   | dataWrite | write     | variable | 256   | MemBench/src/ddrbenchmark.cpp:17:13 |
| m_axi_gmem   | dataRead  | read      | variable | 256   | MemBench/src/ddrbenchmark.cpp:24:12 |
+--------------+-----------+-----------+----------+-------+-------------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+-----------+--------------------------------------------------------------------------------------------------------+------------+-------------------------------------+
| HW Interface | Variable | Loop      | Problem                                                                                                | Resolution | Location                            |
+--------------+----------+-----------+--------------------------------------------------------------------------------------------------------+------------+-------------------------------------+
| m_axi_gmem   | mem      | dataWrite | Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | MemBench/src/ddrbenchmark.cpp:17:13 |
| m_axi_gmem   | mem      | dataRead  | Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | MemBench/src/ddrbenchmark.cpp:24:12 |
+--------------+----------+-----------+--------------------------------------------------------------------------------------------------------+------------+-------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------+-----+--------+----------+-----+--------+---------+
| Name                            | DSP | Pragma | Variable | Op  | Impl   | Latency |
+---------------------------------+-----+--------+----------+-----+--------+---------+
| + ddrBenchmark                  | 0   |        |          |     |        |         |
|  + runBench                     | 0   |        |          |     |        |         |
|   + runBench_Pipeline_dataRead  | 0   |        |          |     |        |         |
|     add_ln24_fu_109_p2          | -   |        | add_ln24 | add | fabric | 0       |
|     tmp_V_1_fu_140_p2           | -   |        | tmp_V_1  | add | fabric | 0       |
|   + runBench_Pipeline_dataWrite | 0   |        |          |     |        |         |
|     add_ln17_fu_100_p2          | -   |        | add_ln17 | add | fabric | 0       |
|  + countCycles                  | 0   |        |          |     |        |         |
|   + countCycles_Pipeline_count  | 0   |        |          |     |        |         |
|     cnt_1_fu_69_p2              | -   |        | cnt_1    | add | fabric | 0       |
+---------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+----------------+------+------+--------+------------+---------+------+---------+
| Name           | BRAM | URAM | Pragma | Variable   | Storage | Impl | Latency |
+----------------+------+------+--------+------------+---------+------+---------+
| + ddrBenchmark | 0    | 0    |        |            |         |      |         |
|   res_c_U      | -    | -    |        | res_c      | fifo    | srl  | 0       |
|   counterCmd_U | -    | -    |        | counterCmd | fifo    | srl  | 0       |
+----------------+------+------+--------+------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------------------------------------------+-----------------------------------------------------------+
| Type      | Options                                                      | Location                                                  |
+-----------+--------------------------------------------------------------+-----------------------------------------------------------+
| pipeline  | II=1                                                         | MemBench/src/ddrbenchmark.cpp:25 in readdata              |
| interface | m_axi port=mem depth=max_data_depth bundle=gmem offset=slave | MemBench/src/ddrbenchmark.cpp:56 in ddrbenchmark, mem     |
| interface | m_axi port=res depth=1 bundle=results offset=slave           | MemBench/src/ddrbenchmark.cpp:57 in ddrbenchmark, res     |
| interface | s_axilite register port=mem bundle=control                   | MemBench/src/ddrbenchmark.cpp:59 in ddrbenchmark, mem     |
| interface | s_axilite register port=res bundle=control                   | MemBench/src/ddrbenchmark.cpp:60 in ddrbenchmark, res     |
| interface | s_axilite register port=dataNum bundle=control               | MemBench/src/ddrbenchmark.cpp:62 in ddrbenchmark, dataNum |
| interface | s_axilite register port=rw bundle=control                    | MemBench/src/ddrbenchmark.cpp:63 in ddrbenchmark, rw      |
| interface | s_axilite register port=return bundle=control                | MemBench/src/ddrbenchmark.cpp:64 in ddrbenchmark, return  |
| dataflow  |                                                              | MemBench/src/ddrbenchmark.cpp:66 in ddrbenchmark          |
+-----------+--------------------------------------------------------------+-----------------------------------------------------------+


