Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Tue Jul 18 18:36:47 2017
| Host         : laptop.crack-n-hack.org running 64-bit unknown
| Command      : report_methodology -file top_methodology_drc_routed.rpt -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
-------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 17
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 17         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on BTNC relative to clock(s) GCLK 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on SW[0] relative to clock(s) GCLK 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on SW[1] relative to clock(s) GCLK 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on SW[2] relative to clock(s) GCLK 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on SW[3] relative to clock(s) GCLK 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on SW[4] relative to clock(s) GCLK 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on SW[5] relative to clock(s) GCLK 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on SW[6] relative to clock(s) GCLK 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on SW[7] relative to clock(s) GCLK 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on AN relative to clock(s) GCLK 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on SEG[0] relative to clock(s) GCLK 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on SEG[1] relative to clock(s) GCLK 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on SEG[2] relative to clock(s) GCLK 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on SEG[3] relative to clock(s) GCLK 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on SEG[4] relative to clock(s) GCLK 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on SEG[5] relative to clock(s) GCLK 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on SEG[6] relative to clock(s) GCLK 
Related violations: <none>


