
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v' to AST representation.
Generating RTLIL representation for module `\lstm_gate_18_10_48_1'.
Generating RTLIL representation for module `\shift_register_group_18_48_10'.
Generating RTLIL representation for module `\elementwise_add_core_18_18_48'.
Generating RTLIL representation for module `\elementwise_mult_core_18_18_10_48_1'.
Generating RTLIL representation for module `\shift_register_unit_18_18'.
Generating RTLIL representation for module `\sigmoid_core_18_18_10_32_1'.
Generating RTLIL representation for module `\dsp_signed_mult_18x18_unit_18_18_1'.
Generating RTLIL representation for module `\fp_rounding_unit_1_37_10'.
Generating RTLIL representation for module `\abs_unit_18'.
Generating RTLIL representation for module `\dsp_signed_mac_18_13_23_32'.
Generating RTLIL representation for module `\fp_rounding_unit_1_32_11'.
Generating RTLIL representation for module `\shift_register_unit_1_3'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: shift_register_unit_1_3
root of   0 design levels: fp_rounding_unit_1_32_11
root of   0 design levels: dsp_signed_mac_18_13_23_32
root of   0 design levels: abs_unit_18         
root of   0 design levels: fp_rounding_unit_1_37_10
root of   0 design levels: dsp_signed_mult_18x18_unit_18_18_1
root of   1 design levels: sigmoid_core_18_18_10_32_1
root of   0 design levels: shift_register_unit_18_18
root of   1 design levels: elementwise_mult_core_18_18_10_48_1
root of   0 design levels: elementwise_add_core_18_18_48
root of   1 design levels: shift_register_group_18_48_10
root of   2 design levels: lstm_gate_18_10_48_1
Automatically selected lstm_gate_18_10_48_1 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \lstm_gate_18_10_48_1
Used module:     \sigmoid_core_18_18_10_32_1
Used module:         \fp_rounding_unit_1_32_11
Used module:         \abs_unit_18
Used module:         \shift_register_unit_1_3
Used module:         \dsp_signed_mac_18_13_23_32
Used module:     \elementwise_add_core_18_18_48
Used module:     \shift_register_group_18_48_10
Used module:         \shift_register_unit_18_18
Used module:     \elementwise_mult_core_18_18_10_48_1
Used module:         \fp_rounding_unit_1_37_10
Used module:         \dsp_signed_mult_18x18_unit_18_18_1

2.3. Analyzing design hierarchy..
Top module:  \lstm_gate_18_10_48_1
Used module:     \sigmoid_core_18_18_10_32_1
Used module:         \fp_rounding_unit_1_32_11
Used module:         \abs_unit_18
Used module:         \shift_register_unit_1_3
Used module:         \dsp_signed_mac_18_13_23_32
Used module:     \elementwise_add_core_18_18_48
Used module:     \shift_register_group_18_48_10
Used module:         \shift_register_unit_18_18
Used module:     \elementwise_mult_core_18_18_10_48_1
Used module:         \fp_rounding_unit_1_37_10
Used module:         \dsp_signed_mult_18x18_unit_18_18_1
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5108$120 in module shift_register_unit_1_3.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5073$116 in module fp_rounding_unit_1_32_11.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5063$115 in module fp_rounding_unit_1_32_11.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5033$114 in module dsp_signed_mac_18_13_23_32.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5017$111 in module dsp_signed_mac_18_13_23_32.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4988$110 in module abs_unit_18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4979$107 in module abs_unit_18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4941$103 in module fp_rounding_unit_1_37_10.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4931$102 in module fp_rounding_unit_1_37_10.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4900$101 in module dsp_signed_mult_18x18_unit_18_18_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4879$98 in module dsp_signed_mult_18x18_unit_18_18_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4837$95 in module sigmoid_core_18_18_10_32_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4830$93 in module sigmoid_core_18_18_10_32_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4779$90 in module sigmoid_core_18_18_10_32_1.
Marked 32 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4677$57 in module sigmoid_core_18_18_10_32_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4468$54 in module shift_register_unit_18_18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52 in module elementwise_mult_core_18_18_10_48_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2 in module elementwise_add_core_18_18_48.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 9 redundant assignments.
Promoted 69 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\shift_register_unit_1_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5108$120'.
     1/3: $0\shift_registers_2[0:0]
     2/3: $0\shift_registers_1[0:0]
     3/3: $0\shift_registers_0[0:0]
Creating decoders for process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5073$116'.
     1/6: $0\out_reg[31:0]
     2/6: $0\valid_reg[0:0]
     3/6: $0\floor_ceil_valid[0:0]
     4/6: $0\is_ceil[0:0]
     5/6: $0\ceil[31:0]
     6/6: $0\floor[31:0]
Creating decoders for process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5063$115'.
     1/1: $1\rounded_result[31:0]
Creating decoders for process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5033$114'.
     1/3: $0\output_valid[0:0]
     2/3: $0\result_valid[0:0]
     3/3: $0\input_valid[0:0]
Creating decoders for process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5017$111'.
     1/4: $0\reg_res[31:0]
     2/4: $0\reg_az[22:0]
     3/4: $0\reg_ay[12:0]
     4/4: $0\reg_ax[17:0]
Creating decoders for process `\abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4988$110'.
     1/2: $0\out_reg[17:0]
     2/2: $0\valid_reg[0:0]
Creating decoders for process `\abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4979$107'.
     1/1: $1\abs_result[17:0]
Creating decoders for process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4941$103'.
     1/6: $0\out_reg[36:0]
     2/6: $0\valid_reg[0:0]
     3/6: $0\floor_ceil_valid[0:0]
     4/6: $0\is_ceil[0:0]
     5/6: $0\ceil[36:0]
     6/6: $0\floor[36:0]
Creating decoders for process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4931$102'.
     1/1: $1\rounded_result[36:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4900$101'.
     1/3: $0\output_valid[0:0]
     2/3: $0\result_valid[0:0]
     3/3: $0\input_valid[0:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4879$98'.
     1/6: $0\reg_resb[36:0]
     2/6: $0\reg_resa[36:0]
     3/6: $0\reg_by[17:0]
     4/6: $0\reg_bx[17:0]
     5/6: $0\reg_ay[17:0]
     6/6: $0\reg_ax[17:0]
Creating decoders for process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4837$95'.
     1/5: $0\is_x_negative[0:0]
     2/5: $0\valid_y[0:0]
     3/5: $0\valid_x[0:0]
     4/5: $0\y[17:0]
     5/5: $0\x[17:0]
Creating decoders for process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4830$93'.
     1/1: $1\y_compute[31:0]
Creating decoders for process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4779$90'.
     1/3: $0\mac_az[22:0]
     2/3: $0\mac_ay[12:0]
     3/3: $0\use_boundary_value[0:0]
Creating decoders for process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4677$57'.
     1/2: $0\selected_b[12:0]
     2/2: $0\selected_k[12:0]
Creating decoders for process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
Creating decoders for process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4468$54'.
     1/18: $0\shift_registers_17[17:0]
     2/18: $0\shift_registers_16[17:0]
     3/18: $0\shift_registers_15[17:0]
     4/18: $0\shift_registers_14[17:0]
     5/18: $0\shift_registers_13[17:0]
     6/18: $0\shift_registers_12[17:0]
     7/18: $0\shift_registers_11[17:0]
     8/18: $0\shift_registers_10[17:0]
     9/18: $0\shift_registers_9[17:0]
    10/18: $0\shift_registers_8[17:0]
    11/18: $0\shift_registers_7[17:0]
    12/18: $0\shift_registers_6[17:0]
    13/18: $0\shift_registers_5[17:0]
    14/18: $0\shift_registers_4[17:0]
    15/18: $0\shift_registers_3[17:0]
    16/18: $0\shift_registers_2[17:0]
    17/18: $0\shift_registers_1[17:0]
    18/18: $0\shift_registers_0[17:0]
Creating decoders for process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
     1/97: $0\valid_A_B[0:0]
     2/97: $0\reg_B_47[17:0]
     3/97: $0\reg_A_47[17:0]
     4/97: $0\reg_B_46[17:0]
     5/97: $0\reg_A_46[17:0]
     6/97: $0\reg_B_45[17:0]
     7/97: $0\reg_A_45[17:0]
     8/97: $0\reg_B_44[17:0]
     9/97: $0\reg_A_44[17:0]
    10/97: $0\reg_B_43[17:0]
    11/97: $0\reg_A_43[17:0]
    12/97: $0\reg_B_42[17:0]
    13/97: $0\reg_A_42[17:0]
    14/97: $0\reg_B_41[17:0]
    15/97: $0\reg_A_41[17:0]
    16/97: $0\reg_B_40[17:0]
    17/97: $0\reg_A_40[17:0]
    18/97: $0\reg_B_39[17:0]
    19/97: $0\reg_A_39[17:0]
    20/97: $0\reg_B_38[17:0]
    21/97: $0\reg_A_38[17:0]
    22/97: $0\reg_B_37[17:0]
    23/97: $0\reg_A_37[17:0]
    24/97: $0\reg_B_36[17:0]
    25/97: $0\reg_A_36[17:0]
    26/97: $0\reg_B_35[17:0]
    27/97: $0\reg_A_35[17:0]
    28/97: $0\reg_B_34[17:0]
    29/97: $0\reg_A_34[17:0]
    30/97: $0\reg_B_33[17:0]
    31/97: $0\reg_A_33[17:0]
    32/97: $0\reg_B_32[17:0]
    33/97: $0\reg_A_32[17:0]
    34/97: $0\reg_B_31[17:0]
    35/97: $0\reg_A_31[17:0]
    36/97: $0\reg_B_30[17:0]
    37/97: $0\reg_A_30[17:0]
    38/97: $0\reg_B_29[17:0]
    39/97: $0\reg_A_29[17:0]
    40/97: $0\reg_B_28[17:0]
    41/97: $0\reg_A_28[17:0]
    42/97: $0\reg_B_27[17:0]
    43/97: $0\reg_A_27[17:0]
    44/97: $0\reg_B_26[17:0]
    45/97: $0\reg_A_26[17:0]
    46/97: $0\reg_B_25[17:0]
    47/97: $0\reg_A_25[17:0]
    48/97: $0\reg_B_24[17:0]
    49/97: $0\reg_A_24[17:0]
    50/97: $0\reg_B_23[17:0]
    51/97: $0\reg_A_23[17:0]
    52/97: $0\reg_B_22[17:0]
    53/97: $0\reg_A_22[17:0]
    54/97: $0\reg_B_21[17:0]
    55/97: $0\reg_A_21[17:0]
    56/97: $0\reg_B_20[17:0]
    57/97: $0\reg_A_20[17:0]
    58/97: $0\reg_B_19[17:0]
    59/97: $0\reg_A_19[17:0]
    60/97: $0\reg_B_18[17:0]
    61/97: $0\reg_A_18[17:0]
    62/97: $0\reg_B_17[17:0]
    63/97: $0\reg_A_17[17:0]
    64/97: $0\reg_B_16[17:0]
    65/97: $0\reg_A_16[17:0]
    66/97: $0\reg_B_15[17:0]
    67/97: $0\reg_A_15[17:0]
    68/97: $0\reg_B_14[17:0]
    69/97: $0\reg_A_14[17:0]
    70/97: $0\reg_B_13[17:0]
    71/97: $0\reg_A_13[17:0]
    72/97: $0\reg_B_12[17:0]
    73/97: $0\reg_A_12[17:0]
    74/97: $0\reg_B_11[17:0]
    75/97: $0\reg_A_11[17:0]
    76/97: $0\reg_B_10[17:0]
    77/97: $0\reg_A_10[17:0]
    78/97: $0\reg_B_9[17:0]
    79/97: $0\reg_A_9[17:0]
    80/97: $0\reg_B_8[17:0]
    81/97: $0\reg_A_8[17:0]
    82/97: $0\reg_B_7[17:0]
    83/97: $0\reg_A_7[17:0]
    84/97: $0\reg_B_6[17:0]
    85/97: $0\reg_A_6[17:0]
    86/97: $0\reg_B_5[17:0]
    87/97: $0\reg_A_5[17:0]
    88/97: $0\reg_B_4[17:0]
    89/97: $0\reg_A_4[17:0]
    90/97: $0\reg_B_3[17:0]
    91/97: $0\reg_A_3[17:0]
    92/97: $0\reg_B_2[17:0]
    93/97: $0\reg_A_2[17:0]
    94/97: $0\reg_B_1[17:0]
    95/97: $0\reg_A_1[17:0]
    96/97: $0\reg_B_0[17:0]
    97/97: $0\reg_A_0[17:0]
Creating decoders for process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
     1/146: $0\valid_C[0:0]
     2/146: $0\valid_A_B[0:0]
     3/146: $0\reg_C_47[17:0]
     4/146: $0\reg_B_47[17:0]
     5/146: $0\reg_A_47[17:0]
     6/146: $0\reg_C_46[17:0]
     7/146: $0\reg_B_46[17:0]
     8/146: $0\reg_A_46[17:0]
     9/146: $0\reg_C_45[17:0]
    10/146: $0\reg_B_45[17:0]
    11/146: $0\reg_A_45[17:0]
    12/146: $0\reg_C_44[17:0]
    13/146: $0\reg_B_44[17:0]
    14/146: $0\reg_A_44[17:0]
    15/146: $0\reg_C_43[17:0]
    16/146: $0\reg_B_43[17:0]
    17/146: $0\reg_A_43[17:0]
    18/146: $0\reg_C_42[17:0]
    19/146: $0\reg_B_42[17:0]
    20/146: $0\reg_A_42[17:0]
    21/146: $0\reg_C_41[17:0]
    22/146: $0\reg_B_41[17:0]
    23/146: $0\reg_A_41[17:0]
    24/146: $0\reg_C_40[17:0]
    25/146: $0\reg_B_40[17:0]
    26/146: $0\reg_A_40[17:0]
    27/146: $0\reg_C_39[17:0]
    28/146: $0\reg_B_39[17:0]
    29/146: $0\reg_A_39[17:0]
    30/146: $0\reg_C_38[17:0]
    31/146: $0\reg_B_38[17:0]
    32/146: $0\reg_A_38[17:0]
    33/146: $0\reg_C_37[17:0]
    34/146: $0\reg_B_37[17:0]
    35/146: $0\reg_A_37[17:0]
    36/146: $0\reg_C_36[17:0]
    37/146: $0\reg_B_36[17:0]
    38/146: $0\reg_A_36[17:0]
    39/146: $0\reg_C_35[17:0]
    40/146: $0\reg_B_35[17:0]
    41/146: $0\reg_A_35[17:0]
    42/146: $0\reg_C_34[17:0]
    43/146: $0\reg_B_34[17:0]
    44/146: $0\reg_A_34[17:0]
    45/146: $0\reg_C_33[17:0]
    46/146: $0\reg_B_33[17:0]
    47/146: $0\reg_A_33[17:0]
    48/146: $0\reg_C_32[17:0]
    49/146: $0\reg_B_32[17:0]
    50/146: $0\reg_A_32[17:0]
    51/146: $0\reg_C_31[17:0]
    52/146: $0\reg_B_31[17:0]
    53/146: $0\reg_A_31[17:0]
    54/146: $0\reg_C_30[17:0]
    55/146: $0\reg_B_30[17:0]
    56/146: $0\reg_A_30[17:0]
    57/146: $0\reg_C_29[17:0]
    58/146: $0\reg_B_29[17:0]
    59/146: $0\reg_A_29[17:0]
    60/146: $0\reg_C_28[17:0]
    61/146: $0\reg_B_28[17:0]
    62/146: $0\reg_A_28[17:0]
    63/146: $0\reg_C_27[17:0]
    64/146: $0\reg_B_27[17:0]
    65/146: $0\reg_A_27[17:0]
    66/146: $0\reg_C_26[17:0]
    67/146: $0\reg_B_26[17:0]
    68/146: $0\reg_A_26[17:0]
    69/146: $0\reg_C_25[17:0]
    70/146: $0\reg_B_25[17:0]
    71/146: $0\reg_A_25[17:0]
    72/146: $0\reg_C_24[17:0]
    73/146: $0\reg_B_24[17:0]
    74/146: $0\reg_A_24[17:0]
    75/146: $0\reg_C_23[17:0]
    76/146: $0\reg_B_23[17:0]
    77/146: $0\reg_A_23[17:0]
    78/146: $0\reg_C_22[17:0]
    79/146: $0\reg_B_22[17:0]
    80/146: $0\reg_A_22[17:0]
    81/146: $0\reg_C_21[17:0]
    82/146: $0\reg_B_21[17:0]
    83/146: $0\reg_A_21[17:0]
    84/146: $0\reg_C_20[17:0]
    85/146: $0\reg_B_20[17:0]
    86/146: $0\reg_A_20[17:0]
    87/146: $0\reg_C_19[17:0]
    88/146: $0\reg_B_19[17:0]
    89/146: $0\reg_A_19[17:0]
    90/146: $0\reg_C_18[17:0]
    91/146: $0\reg_B_18[17:0]
    92/146: $0\reg_A_18[17:0]
    93/146: $0\reg_C_17[17:0]
    94/146: $0\reg_B_17[17:0]
    95/146: $0\reg_A_17[17:0]
    96/146: $0\reg_C_16[17:0]
    97/146: $0\reg_B_16[17:0]
    98/146: $0\reg_A_16[17:0]
    99/146: $0\reg_C_15[17:0]
   100/146: $0\reg_B_15[17:0]
   101/146: $0\reg_A_15[17:0]
   102/146: $0\reg_C_14[17:0]
   103/146: $0\reg_B_14[17:0]
   104/146: $0\reg_A_14[17:0]
   105/146: $0\reg_C_13[17:0]
   106/146: $0\reg_B_13[17:0]
   107/146: $0\reg_A_13[17:0]
   108/146: $0\reg_C_12[17:0]
   109/146: $0\reg_B_12[17:0]
   110/146: $0\reg_A_12[17:0]
   111/146: $0\reg_C_11[17:0]
   112/146: $0\reg_B_11[17:0]
   113/146: $0\reg_A_11[17:0]
   114/146: $0\reg_C_10[17:0]
   115/146: $0\reg_B_10[17:0]
   116/146: $0\reg_A_10[17:0]
   117/146: $0\reg_C_9[17:0]
   118/146: $0\reg_B_9[17:0]
   119/146: $0\reg_A_9[17:0]
   120/146: $0\reg_C_8[17:0]
   121/146: $0\reg_B_8[17:0]
   122/146: $0\reg_A_8[17:0]
   123/146: $0\reg_C_7[17:0]
   124/146: $0\reg_B_7[17:0]
   125/146: $0\reg_A_7[17:0]
   126/146: $0\reg_C_6[17:0]
   127/146: $0\reg_B_6[17:0]
   128/146: $0\reg_A_6[17:0]
   129/146: $0\reg_C_5[17:0]
   130/146: $0\reg_B_5[17:0]
   131/146: $0\reg_A_5[17:0]
   132/146: $0\reg_C_4[17:0]
   133/146: $0\reg_B_4[17:0]
   134/146: $0\reg_A_4[17:0]
   135/146: $0\reg_C_3[17:0]
   136/146: $0\reg_B_3[17:0]
   137/146: $0\reg_A_3[17:0]
   138/146: $0\reg_C_2[17:0]
   139/146: $0\reg_B_2[17:0]
   140/146: $0\reg_A_2[17:0]
   141/146: $0\reg_C_1[17:0]
   142/146: $0\reg_B_1[17:0]
   143/146: $0\reg_A_1[17:0]
   144/146: $0\reg_C_0[17:0]
   145/146: $0\reg_B_0[17:0]
   146/146: $0\reg_A_0[17:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\fp_rounding_unit_1_32_11.\rounded_result' from process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5063$115'.
No latch inferred for signal `\abs_unit_18.\abs_result' from process `\abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4979$107'.
No latch inferred for signal `\fp_rounding_unit_1_37_10.\rounded_result' from process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4931$102'.
No latch inferred for signal `\sigmoid_core_18_18_10_32_1.\enable' from process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4830$93'.
No latch inferred for signal `\sigmoid_core_18_18_10_32_1.\y_compute' from process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4830$93'.
No latch inferred for signal `\sigmoid_core_18_18_10_32_1.\use_boundary_value' from process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4779$90'.
No latch inferred for signal `\sigmoid_core_18_18_10_32_1.\mac_ay' from process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4779$90'.
No latch inferred for signal `\sigmoid_core_18_18_10_32_1.\mac_az' from process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4779$90'.
No latch inferred for signal `\sigmoid_core_18_18_10_32_1.\selected_k' from process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4677$57'.
No latch inferred for signal `\sigmoid_core_18_18_10_32_1.\selected_b' from process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4677$57'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\shift_register_unit_1_3.\shift_registers_0' using process `\shift_register_unit_1_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5108$120'.
  created $dff cell `$procdff$1824' with positive edge clock.
Creating register for signal `\shift_register_unit_1_3.\shift_registers_1' using process `\shift_register_unit_1_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5108$120'.
  created $dff cell `$procdff$1825' with positive edge clock.
Creating register for signal `\shift_register_unit_1_3.\shift_registers_2' using process `\shift_register_unit_1_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5108$120'.
  created $dff cell `$procdff$1826' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_32_11.\floor' using process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5073$116'.
  created $dff cell `$procdff$1827' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_32_11.\ceil' using process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5073$116'.
  created $dff cell `$procdff$1828' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_32_11.\is_ceil' using process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5073$116'.
  created $dff cell `$procdff$1829' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_32_11.\floor_ceil_valid' using process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5073$116'.
  created $dff cell `$procdff$1830' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_32_11.\valid_reg' using process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5073$116'.
  created $dff cell `$procdff$1831' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_32_11.\out_reg' using process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5073$116'.
  created $dff cell `$procdff$1832' with positive edge clock.
Creating register for signal `\dsp_signed_mac_18_13_23_32.\input_valid' using process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5033$114'.
  created $dff cell `$procdff$1833' with positive edge clock.
Creating register for signal `\dsp_signed_mac_18_13_23_32.\result_valid' using process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5033$114'.
  created $dff cell `$procdff$1834' with positive edge clock.
Creating register for signal `\dsp_signed_mac_18_13_23_32.\output_valid' using process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5033$114'.
  created $dff cell `$procdff$1835' with positive edge clock.
Creating register for signal `\dsp_signed_mac_18_13_23_32.\reg_ax' using process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5017$111'.
  created $dff cell `$procdff$1836' with positive edge clock.
Creating register for signal `\dsp_signed_mac_18_13_23_32.\reg_ay' using process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5017$111'.
  created $dff cell `$procdff$1837' with positive edge clock.
Creating register for signal `\dsp_signed_mac_18_13_23_32.\reg_az' using process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5017$111'.
  created $dff cell `$procdff$1838' with positive edge clock.
Creating register for signal `\dsp_signed_mac_18_13_23_32.\reg_res' using process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5017$111'.
  created $dff cell `$procdff$1839' with positive edge clock.
Creating register for signal `\abs_unit_18.\valid_reg' using process `\abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4988$110'.
  created $dff cell `$procdff$1840' with positive edge clock.
Creating register for signal `\abs_unit_18.\out_reg' using process `\abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4988$110'.
  created $dff cell `$procdff$1841' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\floor' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4941$103'.
  created $dff cell `$procdff$1842' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\ceil' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4941$103'.
  created $dff cell `$procdff$1843' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\is_ceil' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4941$103'.
  created $dff cell `$procdff$1844' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\floor_ceil_valid' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4941$103'.
  created $dff cell `$procdff$1845' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\valid_reg' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4941$103'.
  created $dff cell `$procdff$1846' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\out_reg' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4941$103'.
  created $dff cell `$procdff$1847' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\input_valid' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4900$101'.
  created $dff cell `$procdff$1848' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\result_valid' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4900$101'.
  created $dff cell `$procdff$1849' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\output_valid' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4900$101'.
  created $dff cell `$procdff$1850' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_ax' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4879$98'.
  created $dff cell `$procdff$1851' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_ay' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4879$98'.
  created $dff cell `$procdff$1852' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_bx' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4879$98'.
  created $dff cell `$procdff$1853' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_by' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4879$98'.
  created $dff cell `$procdff$1854' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_resa' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4879$98'.
  created $dff cell `$procdff$1855' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_resb' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4879$98'.
  created $dff cell `$procdff$1856' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\x' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4837$95'.
  created $dff cell `$procdff$1857' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\y' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4837$95'.
  created $dff cell `$procdff$1858' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\valid_x' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4837$95'.
  created $dff cell `$procdff$1859' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\valid_y' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4837$95'.
  created $dff cell `$procdff$1860' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\is_x_negative' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4837$95'.
  created $dff cell `$procdff$1861' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_0' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1862' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_0' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1863' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_1' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1864' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_1' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1865' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_2' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1866' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_2' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1867' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_3' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1868' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_3' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1869' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_4' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1870' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_4' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1871' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_5' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1872' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_5' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1873' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_6' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1874' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_6' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1875' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_7' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1876' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_7' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1877' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_8' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1878' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_8' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1879' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_9' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1880' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_9' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1881' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_10' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1882' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_10' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1883' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_11' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1884' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_11' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1885' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_12' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1886' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_12' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1887' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_13' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1888' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_13' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1889' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_14' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1890' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_14' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1891' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_15' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1892' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_15' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1893' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_16' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1894' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_16' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1895' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_17' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1896' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_17' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1897' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_18' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1898' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_18' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1899' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_19' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1900' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_19' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1901' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_20' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1902' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_20' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1903' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_21' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1904' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_21' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1905' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_22' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1906' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_22' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1907' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_23' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1908' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_23' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1909' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_24' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1910' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_24' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1911' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_25' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1912' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_25' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1913' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_26' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1914' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_26' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1915' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_27' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1916' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_27' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1917' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_28' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1918' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_28' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1919' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_29' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1920' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_29' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1921' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_30' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1922' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_30' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1923' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_31' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1924' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_31' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
  created $dff cell `$procdff$1925' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_0' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4468$54'.
  created $dff cell `$procdff$1926' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_1' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4468$54'.
  created $dff cell `$procdff$1927' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_2' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4468$54'.
  created $dff cell `$procdff$1928' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_3' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4468$54'.
  created $dff cell `$procdff$1929' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_4' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4468$54'.
  created $dff cell `$procdff$1930' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_5' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4468$54'.
  created $dff cell `$procdff$1931' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_6' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4468$54'.
  created $dff cell `$procdff$1932' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_7' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4468$54'.
  created $dff cell `$procdff$1933' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_8' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4468$54'.
  created $dff cell `$procdff$1934' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_9' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4468$54'.
  created $dff cell `$procdff$1935' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_10' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4468$54'.
  created $dff cell `$procdff$1936' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_11' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4468$54'.
  created $dff cell `$procdff$1937' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_12' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4468$54'.
  created $dff cell `$procdff$1938' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_13' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4468$54'.
  created $dff cell `$procdff$1939' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_14' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4468$54'.
  created $dff cell `$procdff$1940' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_15' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4468$54'.
  created $dff cell `$procdff$1941' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_16' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4468$54'.
  created $dff cell `$procdff$1942' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_17' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4468$54'.
  created $dff cell `$procdff$1943' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_0' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1944' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_0' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1945' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_1' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1946' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_1' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1947' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_2' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1948' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_2' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1949' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_3' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1950' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_3' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1951' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_4' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1952' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_4' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1953' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_5' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1954' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_5' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1955' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_6' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1956' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_6' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1957' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_7' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1958' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_7' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1959' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_8' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1960' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_8' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1961' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_9' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1962' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_9' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1963' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_10' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1964' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_10' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1965' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_11' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1966' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_11' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1967' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_12' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1968' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_12' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1969' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_13' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1970' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_13' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1971' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_14' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1972' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_14' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1973' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_15' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1974' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_15' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1975' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_16' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1976' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_16' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1977' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_17' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1978' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_17' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1979' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_18' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1980' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_18' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1981' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_19' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1982' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_19' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1983' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_20' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1984' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_20' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1985' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_21' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1986' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_21' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1987' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_22' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1988' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_22' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1989' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_23' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1990' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_23' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1991' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_24' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1992' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_24' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1993' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_25' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1994' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_25' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1995' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_26' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1996' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_26' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1997' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_27' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1998' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_27' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$1999' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_28' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2000' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_28' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2001' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_29' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2002' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_29' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2003' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_30' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2004' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_30' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2005' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_31' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2006' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_31' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2007' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_32' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2008' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_32' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2009' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_33' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2010' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_33' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2011' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_34' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2012' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_34' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2013' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_35' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2014' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_35' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2015' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_36' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2016' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_36' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2017' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_37' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2018' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_37' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2019' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_38' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2020' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_38' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2021' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_39' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2022' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_39' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2023' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_40' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2024' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_40' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2025' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_41' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2026' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_41' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2027' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_42' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2028' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_42' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2029' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_43' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2030' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_43' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2031' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_44' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2032' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_44' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2033' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_45' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2034' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_45' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2035' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_46' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2036' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_46' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2037' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_A_47' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2038' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\reg_B_47' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2039' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_48_1.\valid_A_B' using process `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
  created $dff cell `$procdff$2040' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_0' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2041' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_0' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2042' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_0' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2043' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_1' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2044' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_1' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2045' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_1' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2046' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_2' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2047' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_2' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2048' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_2' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2049' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_3' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2050' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_3' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2051' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_3' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2052' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_4' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2053' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_4' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2054' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_4' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2055' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_5' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2056' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_5' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2057' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_5' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2058' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_6' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2059' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_6' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2060' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_6' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2061' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_7' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2062' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_7' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2063' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_7' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2064' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_8' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2065' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_8' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2066' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_8' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2067' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_9' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2068' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_9' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2069' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_9' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2070' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_10' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2071' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_10' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2072' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_10' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2073' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_11' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2074' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_11' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2075' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_11' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2076' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_12' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2077' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_12' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2078' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_12' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2079' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_13' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2080' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_13' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2081' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_13' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2082' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_14' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2083' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_14' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2084' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_14' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2085' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_15' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2086' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_15' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2087' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_15' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2088' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_16' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2089' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_16' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2090' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_16' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2091' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_17' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2092' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_17' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2093' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_17' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2094' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_18' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2095' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_18' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2096' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_18' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2097' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_19' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2098' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_19' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2099' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_19' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2100' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_20' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2101' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_20' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2102' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_20' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2103' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_21' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2104' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_21' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2105' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_21' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2106' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_22' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2107' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_22' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2108' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_22' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2109' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_23' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2110' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_23' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2111' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_23' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2112' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_24' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2113' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_24' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2114' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_24' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2115' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_25' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2116' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_25' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2117' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_25' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2118' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_26' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2119' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_26' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2120' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_26' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2121' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_27' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2122' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_27' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2123' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_27' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2124' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_28' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2125' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_28' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2126' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_28' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2127' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_29' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2128' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_29' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2129' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_29' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2130' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_30' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2131' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_30' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2132' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_30' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2133' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_31' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2134' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_31' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2135' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_31' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2136' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_32' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2137' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_32' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2138' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_32' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2139' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_33' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2140' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_33' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2141' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_33' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2142' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_34' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2143' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_34' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2144' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_34' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2145' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_35' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2146' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_35' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2147' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_35' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2148' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_36' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2149' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_36' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2150' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_36' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2151' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_37' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2152' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_37' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2153' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_37' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2154' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_38' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2155' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_38' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2156' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_38' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2157' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_39' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2158' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_39' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2159' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_39' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2160' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_40' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2161' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_40' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2162' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_40' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2163' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_41' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2164' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_41' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2165' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_41' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2166' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_42' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2167' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_42' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2168' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_42' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2169' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_43' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2170' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_43' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2171' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_43' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2172' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_44' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2173' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_44' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2174' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_44' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2175' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_45' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2176' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_45' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2177' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_45' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2178' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_46' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2179' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_46' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2180' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_46' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2181' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_A_47' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2182' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_B_47' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2183' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\reg_C_47' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2184' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\valid_A_B' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2185' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_48.\valid_C' using process `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
  created $dff cell `$procdff$2186' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\shift_register_unit_1_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5108$120'.
Removing empty process `shift_register_unit_1_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5108$120'.
Found and cleaned up 2 empty switches in `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5073$116'.
Removing empty process `fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5073$116'.
Found and cleaned up 1 empty switch in `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5063$115'.
Removing empty process `fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5063$115'.
Found and cleaned up 2 empty switches in `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5033$114'.
Removing empty process `dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5033$114'.
Found and cleaned up 1 empty switch in `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5017$111'.
Removing empty process `dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5017$111'.
Found and cleaned up 2 empty switches in `\abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4988$110'.
Removing empty process `abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4988$110'.
Found and cleaned up 1 empty switch in `\abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4979$107'.
Removing empty process `abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4979$107'.
Found and cleaned up 2 empty switches in `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4941$103'.
Removing empty process `fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4941$103'.
Found and cleaned up 1 empty switch in `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4931$102'.
Removing empty process `fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4931$102'.
Found and cleaned up 2 empty switches in `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4900$101'.
Removing empty process `dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4900$101'.
Found and cleaned up 2 empty switches in `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4879$98'.
Removing empty process `dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4879$98'.
Found and cleaned up 3 empty switches in `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4837$95'.
Removing empty process `sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4837$95'.
Found and cleaned up 1 empty switch in `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4830$93'.
Removing empty process `sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4830$93'.
Found and cleaned up 1 empty switch in `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4779$90'.
Removing empty process `sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4779$90'.
Found and cleaned up 32 empty switches in `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4677$57'.
Removing empty process `sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4677$57'.
Removing empty process `sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4590$55'.
Found and cleaned up 2 empty switches in `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4468$54'.
Removing empty process `shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4468$54'.
Found and cleaned up 2 empty switches in `\elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
Removing empty process `elementwise_mult_core_18_18_10_48_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4188$52'.
Found and cleaned up 2 empty switches in `\elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
Removing empty process `elementwise_add_core_18_18_48.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2524$2'.
Cleaned up 61 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module shift_register_unit_1_3.
Optimizing module fp_rounding_unit_1_32_11.
<suppressed ~2 debug messages>
Optimizing module dsp_signed_mac_18_13_23_32.
Optimizing module abs_unit_18.
<suppressed ~1 debug messages>
Optimizing module fp_rounding_unit_1_37_10.
<suppressed ~2 debug messages>
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module sigmoid_core_18_18_10_32_1.
<suppressed ~4 debug messages>
Optimizing module shift_register_unit_18_18.
Optimizing module elementwise_mult_core_18_18_10_48_1.
Optimizing module elementwise_add_core_18_18_48.
Optimizing module shift_register_group_18_48_10.
Optimizing module lstm_gate_18_10_48_1.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module shift_register_unit_1_3.
Optimizing module fp_rounding_unit_1_32_11.
Optimizing module dsp_signed_mac_18_13_23_32.
Optimizing module abs_unit_18.
Optimizing module fp_rounding_unit_1_37_10.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module sigmoid_core_18_18_10_32_1.
Optimizing module shift_register_unit_18_18.
Optimizing module elementwise_mult_core_18_18_10_48_1.
Optimizing module elementwise_add_core_18_18_48.
Optimizing module shift_register_group_18_48_10.
Optimizing module lstm_gate_18_10_48_1.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\shift_register_unit_1_3'.
Finding identical cells in module `\fp_rounding_unit_1_32_11'.
Finding identical cells in module `\dsp_signed_mac_18_13_23_32'.
Finding identical cells in module `\abs_unit_18'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\sigmoid_core_18_18_10_32_1'.
<suppressed ~12 debug messages>
Finding identical cells in module `\shift_register_unit_18_18'.
Finding identical cells in module `\elementwise_mult_core_18_18_10_48_1'.
Finding identical cells in module `\elementwise_add_core_18_18_48'.
Finding identical cells in module `\shift_register_group_18_48_10'.
Finding identical cells in module `\lstm_gate_18_10_48_1'.
Removed a total of 4 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \shift_register_unit_1_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fp_rounding_unit_1_32_11..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_signed_mac_18_13_23_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \abs_unit_18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$207: \in -> { 1'0 \in [16:0] }
  Analyzing evaluation results.
Running muxtree optimizer on module \fp_rounding_unit_1_37_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_18_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sigmoid_core_18_18_10_32_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$325.
    dead port 2/2 on $mux $procmux$325.
Running muxtree optimizer on module \shift_register_unit_18_18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \elementwise_mult_core_18_18_10_48_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \elementwise_add_core_18_18_48..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shift_register_group_18_48_10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \lstm_gate_18_10_48_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 2 multiplexer ports.
<suppressed ~302 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \shift_register_unit_1_3.
  Optimizing cells in module \fp_rounding_unit_1_32_11.
  Optimizing cells in module \dsp_signed_mac_18_13_23_32.
  Optimizing cells in module \abs_unit_18.
  Optimizing cells in module \fp_rounding_unit_1_37_10.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_18_1.
  Optimizing cells in module \sigmoid_core_18_18_10_32_1.
  Optimizing cells in module \shift_register_unit_18_18.
  Optimizing cells in module \elementwise_mult_core_18_18_10_48_1.
  Optimizing cells in module \elementwise_add_core_18_18_48.
  Optimizing cells in module \shift_register_group_18_48_10.
  Optimizing cells in module \lstm_gate_18_10_48_1.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\shift_register_unit_1_3'.
Finding identical cells in module `\fp_rounding_unit_1_32_11'.
Finding identical cells in module `\dsp_signed_mac_18_13_23_32'.
Finding identical cells in module `\abs_unit_18'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\sigmoid_core_18_18_10_32_1'.
Finding identical cells in module `\shift_register_unit_18_18'.
Finding identical cells in module `\elementwise_mult_core_18_18_10_48_1'.
Finding identical cells in module `\elementwise_add_core_18_18_48'.
Finding identical cells in module `\shift_register_group_18_48_10'.
Finding identical cells in module `\lstm_gate_18_10_48_1'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$1824 ($dff) from module shift_register_unit_1_3 (D = $procmux$131_Y, Q = \shift_registers_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2187 ($sdff) from module shift_register_unit_1_3 (D = \in, Q = \shift_registers_0).
Adding SRST signal on $procdff$1825 ($dff) from module shift_register_unit_1_3 (D = $procmux$126_Y, Q = \shift_registers_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2189 ($sdff) from module shift_register_unit_1_3 (D = \shift_registers_0, Q = \shift_registers_1).
Adding SRST signal on $procdff$1826 ($dff) from module shift_register_unit_1_3 (D = $procmux$121_Y, Q = \shift_registers_2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2191 ($sdff) from module shift_register_unit_1_3 (D = \shift_registers_1, Q = \shift_registers_2).
Adding SRST signal on $procdff$1832 ($dff) from module fp_rounding_unit_1_32_11 (D = $procmux$136_Y, Q = \out_reg, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2193 ($sdff) from module fp_rounding_unit_1_32_11 (D = $procmux$167_Y, Q = \out_reg).
Adding SRST signal on $procdff$1831 ($dff) from module fp_rounding_unit_1_32_11 (D = $procmux$141_Y, Q = \valid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2195 ($sdff) from module fp_rounding_unit_1_32_11 (D = \floor_ceil_valid, Q = \valid_reg).
Adding SRST signal on $procdff$1827 ($dff) from module fp_rounding_unit_1_32_11 (D = $procmux$161_Y, Q = \floor, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2197 ($sdff) from module fp_rounding_unit_1_32_11 (D = { 11'00000000000 \in [31:11] }, Q = \floor).
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$2198 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$2198 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$2198 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$2198 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$2198 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$2198 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$2198 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$2198 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$2198 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$2198 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$2198 ($sdffe) from module fp_rounding_unit_1_32_11.
Adding SRST signal on $procdff$1828 ($dff) from module fp_rounding_unit_1_32_11 (D = $procmux$156_Y, Q = \ceil, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2200 ($sdff) from module fp_rounding_unit_1_32_11 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5084$119_Y, Q = \ceil).
Adding SRST signal on $procdff$1829 ($dff) from module fp_rounding_unit_1_32_11 (D = $procmux$151_Y, Q = \is_ceil, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2202 ($sdff) from module fp_rounding_unit_1_32_11 (D = \in [10], Q = \is_ceil).
Adding SRST signal on $procdff$1830 ($dff) from module fp_rounding_unit_1_32_11 (D = $procmux$146_Y, Q = \floor_ceil_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2204 ($sdff) from module fp_rounding_unit_1_32_11 (D = \i_valid, Q = \floor_ceil_valid).
Adding SRST signal on $procdff$1833 ($dff) from module dsp_signed_mac_18_13_23_32 (D = $procmux$179_Y, Q = \input_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2206 ($sdff) from module dsp_signed_mac_18_13_23_32 (D = \i_valid, Q = \input_valid).
Adding SRST signal on $procdff$1834 ($dff) from module dsp_signed_mac_18_13_23_32 (D = $procmux$174_Y, Q = \result_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2208 ($sdff) from module dsp_signed_mac_18_13_23_32 (D = \input_valid, Q = \result_valid).
Adding SRST signal on $procdff$1835 ($dff) from module dsp_signed_mac_18_13_23_32 (D = $procmux$169_Y, Q = \output_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2210 ($sdff) from module dsp_signed_mac_18_13_23_32 (D = \result_valid, Q = \output_valid).
Adding SRST signal on $procdff$1836 ($dff) from module dsp_signed_mac_18_13_23_32 (D = \ax, Q = \reg_ax, rval = 18'000000000000000000).
Adding SRST signal on $procdff$1837 ($dff) from module dsp_signed_mac_18_13_23_32 (D = \ay, Q = \reg_ay, rval = 13'0000000000000).
Adding SRST signal on $procdff$1838 ($dff) from module dsp_signed_mac_18_13_23_32 (D = \az, Q = \reg_az, rval = 23'00000000000000000000000).
Adding SRST signal on $procdff$1839 ($dff) from module dsp_signed_mac_18_13_23_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5027$113_Y, Q = \reg_res, rval = 0).
Adding SRST signal on $procdff$1841 ($dff) from module abs_unit_18 (D = $procmux$196_Y, Q = \out_reg, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2216 ($sdff) from module abs_unit_18 (D = $procmux$207_Y, Q = \out_reg).
Adding SRST signal on $procdff$1840 ($dff) from module abs_unit_18 (D = $procmux$201_Y, Q = \valid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2218 ($sdff) from module abs_unit_18 (D = \i_valid, Q = \valid_reg).
Adding SRST signal on $procdff$1847 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$209_Y, Q = \out_reg, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2220 ($sdff) from module fp_rounding_unit_1_37_10 (D = $procmux$240_Y, Q = \out_reg).
Adding SRST signal on $procdff$1846 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$214_Y, Q = \valid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2222 ($sdff) from module fp_rounding_unit_1_37_10 (D = \floor_ceil_valid, Q = \valid_reg).
Adding SRST signal on $procdff$1842 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$234_Y, Q = \floor, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2224 ($sdff) from module fp_rounding_unit_1_37_10 (D = { 10'0000000000 \in [36:10] }, Q = \floor).
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$2225 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$2225 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$2225 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$2225 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$2225 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$2225 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$2225 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$2225 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$2225 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$2225 ($sdffe) from module fp_rounding_unit_1_37_10.
Adding SRST signal on $procdff$1843 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$229_Y, Q = \ceil, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2227 ($sdff) from module fp_rounding_unit_1_37_10 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4952$106_Y, Q = \ceil).
Adding SRST signal on $procdff$1844 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$224_Y, Q = \is_ceil, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2229 ($sdff) from module fp_rounding_unit_1_37_10 (D = \in [9], Q = \is_ceil).
Adding SRST signal on $procdff$1845 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$219_Y, Q = \floor_ceil_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2231 ($sdff) from module fp_rounding_unit_1_37_10 (D = \i_valid, Q = \floor_ceil_valid).
Adding SRST signal on $procdff$1848 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$252_Y, Q = \input_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2233 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \i_valid, Q = \input_valid).
Adding SRST signal on $procdff$1849 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$247_Y, Q = \result_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2235 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \input_valid, Q = \result_valid).
Adding SRST signal on $procdff$1850 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$242_Y, Q = \output_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2237 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \result_valid, Q = \output_valid).
Adding SRST signal on $procdff$1851 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$282_Y, Q = \reg_ax, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2239 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \ax, Q = \reg_ax).
Adding SRST signal on $procdff$1852 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$277_Y, Q = \reg_ay, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2241 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \ay, Q = \reg_ay).
Adding SRST signal on $procdff$1853 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$272_Y, Q = \reg_bx, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2243 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \bx, Q = \reg_bx).
Adding SRST signal on $procdff$1854 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$267_Y, Q = \reg_by, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2245 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \by, Q = \reg_by).
Adding SRST signal on $procdff$1855 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$262_Y, Q = \reg_resa, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2247 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4892$99_Y, Q = \reg_resa).
Adding SRST signal on $procdff$1856 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$257_Y, Q = \reg_resb, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2249 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4893$100_Y, Q = \reg_resb).
Setting constant 1-bit at position 0 on $procdff$1925 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1925 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1925 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1925 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1925 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1925 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1925 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1925 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1925 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1925 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1925 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1925 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1925 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1919 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1919 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1919 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1919 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1919 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1919 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1919 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1919 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1919 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1919 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1919 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1919 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1919 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1923 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1923 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1923 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1923 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1923 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1923 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1923 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1923 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1923 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1923 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1923 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1923 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1923 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1918 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1918 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1918 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1918 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1918 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1918 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1918 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1918 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1918 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1918 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1918 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1918 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1918 ($dff) from module sigmoid_core_18_18_10_32_1.
Adding SRST signal on $procdff$1857 ($dff) from module sigmoid_core_18_18_10_32_1 (D = $procmux$310_Y, Q = \x, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2251 ($sdff) from module sigmoid_core_18_18_10_32_1 (D = \i_x, Q = \x).
Adding SRST signal on $procdff$1858 ($dff) from module sigmoid_core_18_18_10_32_1 (D = $procmux$305_Y, Q = \y, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2253 ($sdff) from module sigmoid_core_18_18_10_32_1 (D = \y_rounded [17:0], Q = \y).
Adding SRST signal on $procdff$1859 ($dff) from module sigmoid_core_18_18_10_32_1 (D = $procmux$300_Y, Q = \valid_x, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2255 ($sdff) from module sigmoid_core_18_18_10_32_1 (D = \i_valid, Q = \valid_x).
Adding SRST signal on $procdff$1860 ($dff) from module sigmoid_core_18_18_10_32_1 (D = $procmux$295_Y, Q = \valid_y, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2257 ($sdff) from module sigmoid_core_18_18_10_32_1 (D = \round_valid, Q = \valid_y).
Adding EN signal on $procdff$1861 ($dff) from module sigmoid_core_18_18_10_32_1 (D = $procmux$288_Y, Q = \is_x_negative).
Setting constant 1-bit at position 0 on $procdff$1862 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1862 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1862 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1862 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1862 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1862 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1862 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1862 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1862 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1862 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1862 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1862 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1862 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1863 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1863 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1863 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1863 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1863 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1863 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1863 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1863 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1863 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1863 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1863 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1863 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1863 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1864 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1864 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1864 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1864 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1864 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1864 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1864 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1864 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1864 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1864 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1864 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1864 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1864 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1865 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1865 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1865 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1865 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1865 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1865 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1865 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1865 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1865 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1865 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1865 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1865 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1865 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1866 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1866 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1866 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1866 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1866 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1866 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1866 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1866 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1866 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1866 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1866 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1866 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1866 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1867 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1867 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1867 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1867 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1867 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1867 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1867 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1867 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1867 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1867 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1867 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1867 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1867 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1868 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1868 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1868 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1868 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1868 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1868 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1868 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1868 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1868 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1868 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1868 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1868 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1868 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1869 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1869 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1869 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1869 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1869 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1869 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1869 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1869 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1869 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1869 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1869 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1869 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1869 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1870 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1870 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1870 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1870 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1870 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1870 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1870 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1870 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1870 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1870 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1870 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1870 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1870 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1871 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1871 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1871 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1871 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1871 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1871 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1871 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1871 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1871 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1871 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1871 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1871 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1871 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1872 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1872 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1872 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1872 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1872 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1872 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1872 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1872 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1872 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1872 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1872 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1872 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1872 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1873 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1873 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1873 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1873 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1873 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1873 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1873 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1873 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1873 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1873 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1873 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1873 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1873 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1874 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1874 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1874 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1874 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1874 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1874 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1874 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1874 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1874 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1874 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1874 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1874 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1874 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1875 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1875 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1875 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1875 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1875 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1875 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1875 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1875 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1875 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1875 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1875 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1875 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1875 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1876 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1876 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1876 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1876 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1876 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1876 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1876 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1876 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1876 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1876 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1876 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1876 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1876 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1877 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1877 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1877 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1877 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1877 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1877 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1877 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1877 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1877 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1877 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1877 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1877 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1877 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1878 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1878 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1878 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1878 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1878 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1878 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1878 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1878 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1878 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1878 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1878 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1878 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1878 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1879 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1879 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1879 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1879 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1879 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1879 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1879 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1879 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1879 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1879 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1879 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1879 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1879 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1880 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1880 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1880 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1880 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1880 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1880 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1880 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1880 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1880 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1880 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1880 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1880 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1880 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1881 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1881 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1881 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1881 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1881 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1881 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1881 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1881 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1881 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1881 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1881 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1881 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1881 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1882 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1882 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1882 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1882 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1882 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1882 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1882 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1882 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1882 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1882 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1882 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1882 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1882 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1883 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1883 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1883 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1883 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1883 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1883 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1883 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1883 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1883 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1883 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1883 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1883 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1883 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1884 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1884 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1884 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1884 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1884 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1884 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1884 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1884 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1884 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1884 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1884 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1884 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1884 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1885 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1885 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1885 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1885 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1885 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1885 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1885 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1885 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1885 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1885 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1885 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1885 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1885 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1886 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1886 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1886 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1886 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1886 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1886 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1886 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1886 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1886 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1886 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1886 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1886 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1886 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1887 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1887 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1887 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1887 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1887 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1887 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1887 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1887 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1887 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1887 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1887 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1887 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1887 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1888 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1888 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1888 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1888 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1888 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1888 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1888 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1888 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1888 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1888 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1888 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1888 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1888 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1889 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1889 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1889 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1889 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1889 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1889 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1889 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1889 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1889 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1889 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1889 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1889 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1889 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1890 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1890 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1890 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1890 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1890 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1890 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1890 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1890 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1890 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1890 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1890 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1890 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1890 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1891 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1891 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1891 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1891 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1891 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1891 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1891 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1891 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1891 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1891 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1891 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1891 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1891 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1892 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1892 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1892 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1892 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1892 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1892 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1892 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1892 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1892 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1892 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1892 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1892 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1892 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1893 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1893 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1893 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1893 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1893 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1893 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1893 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1893 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1893 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1893 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1893 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1893 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1893 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1894 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1894 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1894 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1894 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1894 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1894 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1894 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1894 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1894 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1894 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1894 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1894 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1894 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1895 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1895 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1895 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1895 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1895 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1895 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1895 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1895 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1895 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1895 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1895 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1895 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1895 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1896 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1896 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1896 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1896 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1896 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1896 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1896 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1896 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1896 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1896 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1896 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1896 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1896 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1897 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1897 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1897 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1897 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1897 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1897 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1897 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1897 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1897 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1897 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1897 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1897 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1897 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1898 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1898 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1898 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1898 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1898 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1898 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1898 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1898 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1898 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1898 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1898 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1898 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1898 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1899 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1899 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1899 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1899 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1899 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1899 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1899 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1899 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1899 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1899 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1899 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1899 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1899 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1900 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1900 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1900 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1900 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1900 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1900 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1900 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1900 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1900 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1900 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1900 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1900 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1900 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1901 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1901 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1901 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1901 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1901 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1901 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1901 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1901 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1901 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1901 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1901 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1901 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1901 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1902 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1902 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1902 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1902 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1902 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1902 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1902 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1902 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1902 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1902 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1902 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1902 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1902 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1903 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1903 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1903 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1903 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1903 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1903 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1903 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1903 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1903 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1903 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1903 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1903 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1903 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1904 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1904 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1904 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1904 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1904 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1904 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1904 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1904 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1904 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1904 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1904 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1904 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1904 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1905 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1905 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1905 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1905 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1905 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1905 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1905 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1905 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1905 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1905 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1905 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1905 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1905 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1906 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1906 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1906 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1906 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1906 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1906 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1906 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1906 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1906 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1906 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1906 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1906 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1906 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1907 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1907 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1907 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1907 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1907 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1907 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1907 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1907 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1907 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1907 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1907 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1907 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1907 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1908 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1908 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1908 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1908 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1908 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1908 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1908 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1908 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1908 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1908 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1908 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1908 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1908 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1909 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1909 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1909 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1909 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1909 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1909 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1909 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1909 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1909 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1909 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1909 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1909 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1909 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1910 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1910 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1910 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1910 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1910 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1910 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1910 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1910 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1910 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1910 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1910 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1910 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1910 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1911 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1911 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1911 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1911 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1911 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1911 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1911 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1911 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1911 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1911 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1911 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1911 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1911 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1922 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1922 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1922 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1922 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1922 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1922 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1922 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1922 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1922 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1922 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1922 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1922 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1922 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1913 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1913 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1913 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1913 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1913 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1913 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1913 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1913 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1913 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1913 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1913 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1913 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1913 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1914 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1914 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1914 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1914 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1914 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1914 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1914 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1914 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1914 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1914 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1914 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1914 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1914 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1915 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1915 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1915 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1915 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1915 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1915 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1915 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1915 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1915 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1915 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1915 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1915 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1915 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1921 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1921 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1921 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1921 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1921 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1921 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1921 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1921 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1921 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1921 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1921 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1921 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1921 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1917 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1917 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1917 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1917 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1917 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1917 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1917 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1917 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1917 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1917 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1917 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1917 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1917 ($dff) from module sigmoid_core_18_18_10_32_1.
Adding SRST signal on $procdff$1926 ($dff) from module shift_register_unit_18_18 (D = $procmux$604_Y, Q = \shift_registers_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2264 ($sdff) from module shift_register_unit_18_18 (D = \in, Q = \shift_registers_0).
Adding SRST signal on $procdff$1927 ($dff) from module shift_register_unit_18_18 (D = $procmux$599_Y, Q = \shift_registers_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2266 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_0, Q = \shift_registers_1).
Adding SRST signal on $procdff$1928 ($dff) from module shift_register_unit_18_18 (D = $procmux$594_Y, Q = \shift_registers_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2268 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_1, Q = \shift_registers_2).
Adding SRST signal on $procdff$1929 ($dff) from module shift_register_unit_18_18 (D = $procmux$589_Y, Q = \shift_registers_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2270 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_2, Q = \shift_registers_3).
Adding SRST signal on $procdff$1930 ($dff) from module shift_register_unit_18_18 (D = $procmux$584_Y, Q = \shift_registers_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2272 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_3, Q = \shift_registers_4).
Adding SRST signal on $procdff$1931 ($dff) from module shift_register_unit_18_18 (D = $procmux$579_Y, Q = \shift_registers_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2274 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_4, Q = \shift_registers_5).
Adding SRST signal on $procdff$1932 ($dff) from module shift_register_unit_18_18 (D = $procmux$574_Y, Q = \shift_registers_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2276 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_5, Q = \shift_registers_6).
Adding SRST signal on $procdff$1933 ($dff) from module shift_register_unit_18_18 (D = $procmux$569_Y, Q = \shift_registers_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2278 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_6, Q = \shift_registers_7).
Adding SRST signal on $procdff$1934 ($dff) from module shift_register_unit_18_18 (D = $procmux$564_Y, Q = \shift_registers_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2280 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_7, Q = \shift_registers_8).
Adding SRST signal on $procdff$1935 ($dff) from module shift_register_unit_18_18 (D = $procmux$559_Y, Q = \shift_registers_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2282 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_8, Q = \shift_registers_9).
Adding SRST signal on $procdff$1936 ($dff) from module shift_register_unit_18_18 (D = $procmux$554_Y, Q = \shift_registers_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2284 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_9, Q = \shift_registers_10).
Adding SRST signal on $procdff$1937 ($dff) from module shift_register_unit_18_18 (D = $procmux$549_Y, Q = \shift_registers_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2286 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_10, Q = \shift_registers_11).
Adding SRST signal on $procdff$1938 ($dff) from module shift_register_unit_18_18 (D = $procmux$544_Y, Q = \shift_registers_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2288 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_11, Q = \shift_registers_12).
Adding SRST signal on $procdff$1939 ($dff) from module shift_register_unit_18_18 (D = $procmux$539_Y, Q = \shift_registers_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2290 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_12, Q = \shift_registers_13).
Adding SRST signal on $procdff$1940 ($dff) from module shift_register_unit_18_18 (D = $procmux$534_Y, Q = \shift_registers_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2292 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_13, Q = \shift_registers_14).
Adding SRST signal on $procdff$1941 ($dff) from module shift_register_unit_18_18 (D = $procmux$529_Y, Q = \shift_registers_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2294 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_14, Q = \shift_registers_15).
Adding SRST signal on $procdff$1942 ($dff) from module shift_register_unit_18_18 (D = $procmux$524_Y, Q = \shift_registers_16, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2296 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_15, Q = \shift_registers_16).
Adding SRST signal on $procdff$1943 ($dff) from module shift_register_unit_18_18 (D = $procmux$519_Y, Q = \shift_registers_17, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2298 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_16, Q = \shift_registers_17).
Adding SRST signal on $procdff$1944 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$1089_Y, Q = \reg_A_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2300 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_0, Q = \reg_A_0).
Adding SRST signal on $procdff$1945 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$1084_Y, Q = \reg_B_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2302 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_0, Q = \reg_B_0).
Adding SRST signal on $procdff$1946 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$1079_Y, Q = \reg_A_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2304 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_1, Q = \reg_A_1).
Adding SRST signal on $procdff$1947 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$1074_Y, Q = \reg_B_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2306 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_1, Q = \reg_B_1).
Adding SRST signal on $procdff$1948 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$1069_Y, Q = \reg_A_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2308 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_2, Q = \reg_A_2).
Adding SRST signal on $procdff$1949 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$1064_Y, Q = \reg_B_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2310 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_2, Q = \reg_B_2).
Adding SRST signal on $procdff$1950 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$1059_Y, Q = \reg_A_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2312 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_3, Q = \reg_A_3).
Adding SRST signal on $procdff$1951 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$1054_Y, Q = \reg_B_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2314 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_3, Q = \reg_B_3).
Adding SRST signal on $procdff$1952 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$1049_Y, Q = \reg_A_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2316 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_4, Q = \reg_A_4).
Adding SRST signal on $procdff$1953 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$1044_Y, Q = \reg_B_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2318 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_4, Q = \reg_B_4).
Adding SRST signal on $procdff$1954 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$1039_Y, Q = \reg_A_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2320 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_5, Q = \reg_A_5).
Adding SRST signal on $procdff$1955 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$1034_Y, Q = \reg_B_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2322 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_5, Q = \reg_B_5).
Adding SRST signal on $procdff$1956 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$1029_Y, Q = \reg_A_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2324 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_6, Q = \reg_A_6).
Adding SRST signal on $procdff$1957 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$1024_Y, Q = \reg_B_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2326 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_6, Q = \reg_B_6).
Adding SRST signal on $procdff$1958 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$1019_Y, Q = \reg_A_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2328 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_7, Q = \reg_A_7).
Adding SRST signal on $procdff$1959 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$1014_Y, Q = \reg_B_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2330 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_7, Q = \reg_B_7).
Adding SRST signal on $procdff$1960 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$1009_Y, Q = \reg_A_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2332 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_8, Q = \reg_A_8).
Adding SRST signal on $procdff$1961 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$1004_Y, Q = \reg_B_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2334 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_8, Q = \reg_B_8).
Adding SRST signal on $procdff$1962 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$999_Y, Q = \reg_A_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2336 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_9, Q = \reg_A_9).
Adding SRST signal on $procdff$1963 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$994_Y, Q = \reg_B_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2338 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_9, Q = \reg_B_9).
Adding SRST signal on $procdff$1964 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$989_Y, Q = \reg_A_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2340 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_10, Q = \reg_A_10).
Adding SRST signal on $procdff$1965 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$984_Y, Q = \reg_B_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2342 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_10, Q = \reg_B_10).
Adding SRST signal on $procdff$1966 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$979_Y, Q = \reg_A_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2344 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_11, Q = \reg_A_11).
Adding SRST signal on $procdff$1967 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$974_Y, Q = \reg_B_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2346 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_11, Q = \reg_B_11).
Adding SRST signal on $procdff$1968 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$969_Y, Q = \reg_A_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2348 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_12, Q = \reg_A_12).
Adding SRST signal on $procdff$1969 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$964_Y, Q = \reg_B_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2350 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_12, Q = \reg_B_12).
Adding SRST signal on $procdff$1970 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$959_Y, Q = \reg_A_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2352 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_13, Q = \reg_A_13).
Adding SRST signal on $procdff$1971 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$954_Y, Q = \reg_B_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2354 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_13, Q = \reg_B_13).
Adding SRST signal on $procdff$1972 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$949_Y, Q = \reg_A_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2356 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_14, Q = \reg_A_14).
Adding SRST signal on $procdff$1973 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$944_Y, Q = \reg_B_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2358 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_14, Q = \reg_B_14).
Adding SRST signal on $procdff$1974 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$939_Y, Q = \reg_A_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2360 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_15, Q = \reg_A_15).
Adding SRST signal on $procdff$1975 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$934_Y, Q = \reg_B_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2362 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_15, Q = \reg_B_15).
Adding SRST signal on $procdff$1976 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$929_Y, Q = \reg_A_16, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2364 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_16, Q = \reg_A_16).
Adding SRST signal on $procdff$1977 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$924_Y, Q = \reg_B_16, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2366 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_16, Q = \reg_B_16).
Adding SRST signal on $procdff$1978 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$919_Y, Q = \reg_A_17, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2368 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_17, Q = \reg_A_17).
Adding SRST signal on $procdff$1979 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$914_Y, Q = \reg_B_17, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2370 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_17, Q = \reg_B_17).
Adding SRST signal on $procdff$1980 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$909_Y, Q = \reg_A_18, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2372 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_18, Q = \reg_A_18).
Adding SRST signal on $procdff$1981 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$904_Y, Q = \reg_B_18, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2374 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_18, Q = \reg_B_18).
Adding SRST signal on $procdff$1982 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$899_Y, Q = \reg_A_19, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2376 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_19, Q = \reg_A_19).
Adding SRST signal on $procdff$1983 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$894_Y, Q = \reg_B_19, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2378 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_19, Q = \reg_B_19).
Adding SRST signal on $procdff$1984 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$889_Y, Q = \reg_A_20, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2380 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_20, Q = \reg_A_20).
Adding SRST signal on $procdff$1985 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$884_Y, Q = \reg_B_20, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2382 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_20, Q = \reg_B_20).
Adding SRST signal on $procdff$1986 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$879_Y, Q = \reg_A_21, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2384 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_21, Q = \reg_A_21).
Adding SRST signal on $procdff$1987 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$874_Y, Q = \reg_B_21, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2386 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_21, Q = \reg_B_21).
Adding SRST signal on $procdff$1988 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$869_Y, Q = \reg_A_22, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2388 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_22, Q = \reg_A_22).
Adding SRST signal on $procdff$1989 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$864_Y, Q = \reg_B_22, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2390 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_22, Q = \reg_B_22).
Adding SRST signal on $procdff$1990 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$859_Y, Q = \reg_A_23, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2392 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_23, Q = \reg_A_23).
Adding SRST signal on $procdff$1991 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$854_Y, Q = \reg_B_23, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2394 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_23, Q = \reg_B_23).
Adding SRST signal on $procdff$1992 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$849_Y, Q = \reg_A_24, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2396 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_24, Q = \reg_A_24).
Adding SRST signal on $procdff$1993 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$844_Y, Q = \reg_B_24, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2398 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_24, Q = \reg_B_24).
Adding SRST signal on $procdff$1994 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$839_Y, Q = \reg_A_25, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2400 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_25, Q = \reg_A_25).
Adding SRST signal on $procdff$1995 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$834_Y, Q = \reg_B_25, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2402 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_25, Q = \reg_B_25).
Adding SRST signal on $procdff$1996 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$829_Y, Q = \reg_A_26, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2404 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_26, Q = \reg_A_26).
Adding SRST signal on $procdff$1997 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$824_Y, Q = \reg_B_26, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2406 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_26, Q = \reg_B_26).
Adding SRST signal on $procdff$1998 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$819_Y, Q = \reg_A_27, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2408 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_27, Q = \reg_A_27).
Adding SRST signal on $procdff$1999 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$814_Y, Q = \reg_B_27, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2410 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_27, Q = \reg_B_27).
Adding SRST signal on $procdff$2000 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$809_Y, Q = \reg_A_28, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2412 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_28, Q = \reg_A_28).
Adding SRST signal on $procdff$2001 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$804_Y, Q = \reg_B_28, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2414 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_28, Q = \reg_B_28).
Adding SRST signal on $procdff$2002 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$799_Y, Q = \reg_A_29, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2416 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_29, Q = \reg_A_29).
Adding SRST signal on $procdff$2003 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$794_Y, Q = \reg_B_29, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2418 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_29, Q = \reg_B_29).
Adding SRST signal on $procdff$2004 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$789_Y, Q = \reg_A_30, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2420 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_30, Q = \reg_A_30).
Adding SRST signal on $procdff$2005 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$784_Y, Q = \reg_B_30, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2422 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_30, Q = \reg_B_30).
Adding SRST signal on $procdff$2006 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$779_Y, Q = \reg_A_31, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2424 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_31, Q = \reg_A_31).
Adding SRST signal on $procdff$2007 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$774_Y, Q = \reg_B_31, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2426 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_31, Q = \reg_B_31).
Adding SRST signal on $procdff$2008 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$769_Y, Q = \reg_A_32, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2428 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_32, Q = \reg_A_32).
Adding SRST signal on $procdff$2009 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$764_Y, Q = \reg_B_32, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2430 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_32, Q = \reg_B_32).
Adding SRST signal on $procdff$2010 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$759_Y, Q = \reg_A_33, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2432 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_33, Q = \reg_A_33).
Adding SRST signal on $procdff$2011 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$754_Y, Q = \reg_B_33, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2434 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_33, Q = \reg_B_33).
Adding SRST signal on $procdff$2012 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$749_Y, Q = \reg_A_34, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2436 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_34, Q = \reg_A_34).
Adding SRST signal on $procdff$2013 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$744_Y, Q = \reg_B_34, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2438 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_34, Q = \reg_B_34).
Adding SRST signal on $procdff$2014 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$739_Y, Q = \reg_A_35, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2440 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_35, Q = \reg_A_35).
Adding SRST signal on $procdff$2015 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$734_Y, Q = \reg_B_35, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2442 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_35, Q = \reg_B_35).
Adding SRST signal on $procdff$2016 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$729_Y, Q = \reg_A_36, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2444 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_36, Q = \reg_A_36).
Adding SRST signal on $procdff$2017 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$724_Y, Q = \reg_B_36, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2446 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_36, Q = \reg_B_36).
Adding SRST signal on $procdff$2018 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$719_Y, Q = \reg_A_37, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2448 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_37, Q = \reg_A_37).
Adding SRST signal on $procdff$2019 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$714_Y, Q = \reg_B_37, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2450 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_37, Q = \reg_B_37).
Adding SRST signal on $procdff$2020 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$709_Y, Q = \reg_A_38, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2452 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_38, Q = \reg_A_38).
Adding SRST signal on $procdff$2021 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$704_Y, Q = \reg_B_38, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2454 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_38, Q = \reg_B_38).
Adding SRST signal on $procdff$2022 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$699_Y, Q = \reg_A_39, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2456 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_39, Q = \reg_A_39).
Adding SRST signal on $procdff$2023 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$694_Y, Q = \reg_B_39, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2458 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_39, Q = \reg_B_39).
Adding SRST signal on $procdff$2024 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$689_Y, Q = \reg_A_40, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2460 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_40, Q = \reg_A_40).
Adding SRST signal on $procdff$2025 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$684_Y, Q = \reg_B_40, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2462 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_40, Q = \reg_B_40).
Adding SRST signal on $procdff$2026 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$679_Y, Q = \reg_A_41, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2464 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_41, Q = \reg_A_41).
Adding SRST signal on $procdff$2027 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$674_Y, Q = \reg_B_41, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2466 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_41, Q = \reg_B_41).
Adding SRST signal on $procdff$2028 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$669_Y, Q = \reg_A_42, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2468 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_42, Q = \reg_A_42).
Adding SRST signal on $procdff$2029 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$664_Y, Q = \reg_B_42, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2470 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_42, Q = \reg_B_42).
Adding SRST signal on $procdff$2030 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$659_Y, Q = \reg_A_43, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2472 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_43, Q = \reg_A_43).
Adding SRST signal on $procdff$2031 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$654_Y, Q = \reg_B_43, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2474 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_43, Q = \reg_B_43).
Adding SRST signal on $procdff$2032 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$649_Y, Q = \reg_A_44, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2476 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_44, Q = \reg_A_44).
Adding SRST signal on $procdff$2033 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$644_Y, Q = \reg_B_44, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2478 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_44, Q = \reg_B_44).
Adding SRST signal on $procdff$2034 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$639_Y, Q = \reg_A_45, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2480 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_45, Q = \reg_A_45).
Adding SRST signal on $procdff$2035 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$634_Y, Q = \reg_B_45, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2482 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_45, Q = \reg_B_45).
Adding SRST signal on $procdff$2036 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$629_Y, Q = \reg_A_46, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2484 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_46, Q = \reg_A_46).
Adding SRST signal on $procdff$2037 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$624_Y, Q = \reg_B_46, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2486 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_46, Q = \reg_B_46).
Adding SRST signal on $procdff$2038 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$619_Y, Q = \reg_A_47, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2488 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_A_47, Q = \reg_A_47).
Adding SRST signal on $procdff$2039 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$614_Y, Q = \reg_B_47, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2490 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_B_47, Q = \reg_B_47).
Adding SRST signal on $procdff$2040 ($dff) from module elementwise_mult_core_18_18_10_48_1 (D = $procmux$609_Y, Q = \valid_A_B, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2492 ($sdff) from module elementwise_mult_core_18_18_10_48_1 (D = \i_valid, Q = \valid_A_B).
Adding SRST signal on $procdff$2041 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1819_Y, Q = \reg_A_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2494 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_0, Q = \reg_A_0).
Adding SRST signal on $procdff$2042 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1814_Y, Q = \reg_B_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2496 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_0, Q = \reg_B_0).
Adding SRST signal on $procdff$2043 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1809_Y, Q = \reg_C_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2498 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2675$3_Y, Q = \reg_C_0).
Adding SRST signal on $procdff$2044 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1804_Y, Q = \reg_A_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2500 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_1, Q = \reg_A_1).
Adding SRST signal on $procdff$2045 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1799_Y, Q = \reg_B_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2502 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_1, Q = \reg_B_1).
Adding SRST signal on $procdff$2046 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1794_Y, Q = \reg_C_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2504 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2678$4_Y, Q = \reg_C_1).
Adding SRST signal on $procdff$2047 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1789_Y, Q = \reg_A_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2506 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_2, Q = \reg_A_2).
Adding SRST signal on $procdff$2048 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1784_Y, Q = \reg_B_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2508 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_2, Q = \reg_B_2).
Adding SRST signal on $procdff$2049 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1779_Y, Q = \reg_C_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2510 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2681$5_Y, Q = \reg_C_2).
Adding SRST signal on $procdff$2050 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1774_Y, Q = \reg_A_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2512 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_3, Q = \reg_A_3).
Adding SRST signal on $procdff$2051 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1769_Y, Q = \reg_B_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2514 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_3, Q = \reg_B_3).
Adding SRST signal on $procdff$2052 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1764_Y, Q = \reg_C_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2516 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2684$6_Y, Q = \reg_C_3).
Adding SRST signal on $procdff$2053 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1759_Y, Q = \reg_A_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2518 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_4, Q = \reg_A_4).
Adding SRST signal on $procdff$2054 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1754_Y, Q = \reg_B_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2520 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_4, Q = \reg_B_4).
Adding SRST signal on $procdff$2055 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1749_Y, Q = \reg_C_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2522 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2687$7_Y, Q = \reg_C_4).
Adding SRST signal on $procdff$2056 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1744_Y, Q = \reg_A_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2524 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_5, Q = \reg_A_5).
Adding SRST signal on $procdff$2057 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1739_Y, Q = \reg_B_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2526 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_5, Q = \reg_B_5).
Adding SRST signal on $procdff$2058 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1734_Y, Q = \reg_C_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2528 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2690$8_Y, Q = \reg_C_5).
Adding SRST signal on $procdff$2059 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1729_Y, Q = \reg_A_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2530 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_6, Q = \reg_A_6).
Adding SRST signal on $procdff$2060 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1724_Y, Q = \reg_B_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2532 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_6, Q = \reg_B_6).
Adding SRST signal on $procdff$2061 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1719_Y, Q = \reg_C_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2534 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2693$9_Y, Q = \reg_C_6).
Adding SRST signal on $procdff$2062 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1714_Y, Q = \reg_A_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2536 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_7, Q = \reg_A_7).
Adding SRST signal on $procdff$2063 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1709_Y, Q = \reg_B_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2538 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_7, Q = \reg_B_7).
Adding SRST signal on $procdff$2064 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1704_Y, Q = \reg_C_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2540 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2696$10_Y, Q = \reg_C_7).
Adding SRST signal on $procdff$2065 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1699_Y, Q = \reg_A_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2542 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_8, Q = \reg_A_8).
Adding SRST signal on $procdff$2066 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1694_Y, Q = \reg_B_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2544 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_8, Q = \reg_B_8).
Adding SRST signal on $procdff$2067 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1689_Y, Q = \reg_C_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2546 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2699$11_Y, Q = \reg_C_8).
Adding SRST signal on $procdff$2068 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1684_Y, Q = \reg_A_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2548 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_9, Q = \reg_A_9).
Adding SRST signal on $procdff$2069 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1679_Y, Q = \reg_B_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2550 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_9, Q = \reg_B_9).
Adding SRST signal on $procdff$2070 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1674_Y, Q = \reg_C_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2552 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2702$12_Y, Q = \reg_C_9).
Adding SRST signal on $procdff$2071 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1669_Y, Q = \reg_A_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2554 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_10, Q = \reg_A_10).
Adding SRST signal on $procdff$2072 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1664_Y, Q = \reg_B_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2556 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_10, Q = \reg_B_10).
Adding SRST signal on $procdff$2073 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1659_Y, Q = \reg_C_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2558 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2705$13_Y, Q = \reg_C_10).
Adding SRST signal on $procdff$2074 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1654_Y, Q = \reg_A_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2560 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_11, Q = \reg_A_11).
Adding SRST signal on $procdff$2075 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1649_Y, Q = \reg_B_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2562 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_11, Q = \reg_B_11).
Adding SRST signal on $procdff$2076 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1644_Y, Q = \reg_C_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2564 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2708$14_Y, Q = \reg_C_11).
Adding SRST signal on $procdff$2077 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1639_Y, Q = \reg_A_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2566 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_12, Q = \reg_A_12).
Adding SRST signal on $procdff$2078 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1634_Y, Q = \reg_B_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2568 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_12, Q = \reg_B_12).
Adding SRST signal on $procdff$2079 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1629_Y, Q = \reg_C_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2570 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2711$15_Y, Q = \reg_C_12).
Adding SRST signal on $procdff$2080 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1624_Y, Q = \reg_A_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2572 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_13, Q = \reg_A_13).
Adding SRST signal on $procdff$2081 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1619_Y, Q = \reg_B_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2574 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_13, Q = \reg_B_13).
Adding SRST signal on $procdff$2082 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1614_Y, Q = \reg_C_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2576 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2714$16_Y, Q = \reg_C_13).
Adding SRST signal on $procdff$2083 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1609_Y, Q = \reg_A_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2578 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_14, Q = \reg_A_14).
Adding SRST signal on $procdff$2084 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1604_Y, Q = \reg_B_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2580 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_14, Q = \reg_B_14).
Adding SRST signal on $procdff$2085 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1599_Y, Q = \reg_C_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2582 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2717$17_Y, Q = \reg_C_14).
Adding SRST signal on $procdff$2086 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1594_Y, Q = \reg_A_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2584 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_15, Q = \reg_A_15).
Adding SRST signal on $procdff$2087 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1589_Y, Q = \reg_B_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2586 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_15, Q = \reg_B_15).
Adding SRST signal on $procdff$2088 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1584_Y, Q = \reg_C_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2588 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2720$18_Y, Q = \reg_C_15).
Adding SRST signal on $procdff$2089 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1579_Y, Q = \reg_A_16, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2590 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_16, Q = \reg_A_16).
Adding SRST signal on $procdff$2090 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1574_Y, Q = \reg_B_16, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2592 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_16, Q = \reg_B_16).
Adding SRST signal on $procdff$2091 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1569_Y, Q = \reg_C_16, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2594 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2723$19_Y, Q = \reg_C_16).
Adding SRST signal on $procdff$2092 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1564_Y, Q = \reg_A_17, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2596 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_17, Q = \reg_A_17).
Adding SRST signal on $procdff$2093 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1559_Y, Q = \reg_B_17, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2598 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_17, Q = \reg_B_17).
Adding SRST signal on $procdff$2094 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1554_Y, Q = \reg_C_17, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2600 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2726$20_Y, Q = \reg_C_17).
Adding SRST signal on $procdff$2095 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1549_Y, Q = \reg_A_18, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2602 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_18, Q = \reg_A_18).
Adding SRST signal on $procdff$2096 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1544_Y, Q = \reg_B_18, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2604 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_18, Q = \reg_B_18).
Adding SRST signal on $procdff$2097 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1539_Y, Q = \reg_C_18, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2606 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2729$21_Y, Q = \reg_C_18).
Adding SRST signal on $procdff$2098 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1534_Y, Q = \reg_A_19, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2608 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_19, Q = \reg_A_19).
Adding SRST signal on $procdff$2099 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1529_Y, Q = \reg_B_19, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2610 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_19, Q = \reg_B_19).
Adding SRST signal on $procdff$2100 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1524_Y, Q = \reg_C_19, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2612 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2732$22_Y, Q = \reg_C_19).
Adding SRST signal on $procdff$2101 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1519_Y, Q = \reg_A_20, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2614 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_20, Q = \reg_A_20).
Adding SRST signal on $procdff$2102 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1514_Y, Q = \reg_B_20, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2616 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_20, Q = \reg_B_20).
Adding SRST signal on $procdff$2103 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1509_Y, Q = \reg_C_20, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2618 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2735$23_Y, Q = \reg_C_20).
Adding SRST signal on $procdff$2104 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1504_Y, Q = \reg_A_21, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2620 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_21, Q = \reg_A_21).
Adding SRST signal on $procdff$2105 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1499_Y, Q = \reg_B_21, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2622 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_21, Q = \reg_B_21).
Adding SRST signal on $procdff$2106 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1494_Y, Q = \reg_C_21, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2624 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2738$24_Y, Q = \reg_C_21).
Adding SRST signal on $procdff$2107 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1489_Y, Q = \reg_A_22, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2626 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_22, Q = \reg_A_22).
Adding SRST signal on $procdff$2108 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1484_Y, Q = \reg_B_22, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2628 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_22, Q = \reg_B_22).
Adding SRST signal on $procdff$2109 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1479_Y, Q = \reg_C_22, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2630 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2741$25_Y, Q = \reg_C_22).
Adding SRST signal on $procdff$2110 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1474_Y, Q = \reg_A_23, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2632 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_23, Q = \reg_A_23).
Adding SRST signal on $procdff$2111 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1469_Y, Q = \reg_B_23, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2634 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_23, Q = \reg_B_23).
Adding SRST signal on $procdff$2112 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1464_Y, Q = \reg_C_23, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2636 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2744$26_Y, Q = \reg_C_23).
Adding SRST signal on $procdff$2113 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1459_Y, Q = \reg_A_24, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2638 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_24, Q = \reg_A_24).
Adding SRST signal on $procdff$2114 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1454_Y, Q = \reg_B_24, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2640 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_24, Q = \reg_B_24).
Adding SRST signal on $procdff$2115 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1449_Y, Q = \reg_C_24, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2642 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2747$27_Y, Q = \reg_C_24).
Adding SRST signal on $procdff$2116 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1444_Y, Q = \reg_A_25, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2644 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_25, Q = \reg_A_25).
Adding SRST signal on $procdff$2117 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1439_Y, Q = \reg_B_25, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2646 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_25, Q = \reg_B_25).
Adding SRST signal on $procdff$2118 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1434_Y, Q = \reg_C_25, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2648 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2750$28_Y, Q = \reg_C_25).
Adding SRST signal on $procdff$2119 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1429_Y, Q = \reg_A_26, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2650 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_26, Q = \reg_A_26).
Adding SRST signal on $procdff$2120 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1424_Y, Q = \reg_B_26, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2652 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_26, Q = \reg_B_26).
Adding SRST signal on $procdff$2121 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1419_Y, Q = \reg_C_26, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2654 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2753$29_Y, Q = \reg_C_26).
Adding SRST signal on $procdff$2122 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1414_Y, Q = \reg_A_27, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2656 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_27, Q = \reg_A_27).
Adding SRST signal on $procdff$2123 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1409_Y, Q = \reg_B_27, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2658 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_27, Q = \reg_B_27).
Adding SRST signal on $procdff$2124 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1404_Y, Q = \reg_C_27, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2660 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2756$30_Y, Q = \reg_C_27).
Adding SRST signal on $procdff$2125 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1399_Y, Q = \reg_A_28, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2662 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_28, Q = \reg_A_28).
Adding SRST signal on $procdff$2126 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1394_Y, Q = \reg_B_28, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2664 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_28, Q = \reg_B_28).
Adding SRST signal on $procdff$2127 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1389_Y, Q = \reg_C_28, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2666 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2759$31_Y, Q = \reg_C_28).
Adding SRST signal on $procdff$2128 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1384_Y, Q = \reg_A_29, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2668 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_29, Q = \reg_A_29).
Adding SRST signal on $procdff$2129 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1379_Y, Q = \reg_B_29, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2670 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_29, Q = \reg_B_29).
Adding SRST signal on $procdff$2130 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1374_Y, Q = \reg_C_29, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2672 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2762$32_Y, Q = \reg_C_29).
Adding SRST signal on $procdff$2131 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1369_Y, Q = \reg_A_30, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2674 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_30, Q = \reg_A_30).
Adding SRST signal on $procdff$2132 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1364_Y, Q = \reg_B_30, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2676 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_30, Q = \reg_B_30).
Adding SRST signal on $procdff$2133 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1359_Y, Q = \reg_C_30, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2678 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2765$33_Y, Q = \reg_C_30).
Adding SRST signal on $procdff$2134 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1354_Y, Q = \reg_A_31, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2680 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_31, Q = \reg_A_31).
Adding SRST signal on $procdff$2135 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1349_Y, Q = \reg_B_31, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2682 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_31, Q = \reg_B_31).
Adding SRST signal on $procdff$2136 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1344_Y, Q = \reg_C_31, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2684 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2768$34_Y, Q = \reg_C_31).
Adding SRST signal on $procdff$2137 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1339_Y, Q = \reg_A_32, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2686 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_32, Q = \reg_A_32).
Adding SRST signal on $procdff$2138 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1334_Y, Q = \reg_B_32, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2688 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_32, Q = \reg_B_32).
Adding SRST signal on $procdff$2139 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1329_Y, Q = \reg_C_32, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2690 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2771$35_Y, Q = \reg_C_32).
Adding SRST signal on $procdff$2140 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1324_Y, Q = \reg_A_33, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2692 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_33, Q = \reg_A_33).
Adding SRST signal on $procdff$2141 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1319_Y, Q = \reg_B_33, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2694 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_33, Q = \reg_B_33).
Adding SRST signal on $procdff$2142 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1314_Y, Q = \reg_C_33, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2696 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2774$36_Y, Q = \reg_C_33).
Adding SRST signal on $procdff$2143 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1309_Y, Q = \reg_A_34, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2698 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_34, Q = \reg_A_34).
Adding SRST signal on $procdff$2144 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1304_Y, Q = \reg_B_34, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2700 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_34, Q = \reg_B_34).
Adding SRST signal on $procdff$2145 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1299_Y, Q = \reg_C_34, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2702 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2777$37_Y, Q = \reg_C_34).
Adding SRST signal on $procdff$2146 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1294_Y, Q = \reg_A_35, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2704 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_35, Q = \reg_A_35).
Adding SRST signal on $procdff$2147 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1289_Y, Q = \reg_B_35, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2706 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_35, Q = \reg_B_35).
Adding SRST signal on $procdff$2148 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1284_Y, Q = \reg_C_35, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2708 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2780$38_Y, Q = \reg_C_35).
Adding SRST signal on $procdff$2149 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1279_Y, Q = \reg_A_36, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2710 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_36, Q = \reg_A_36).
Adding SRST signal on $procdff$2150 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1274_Y, Q = \reg_B_36, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2712 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_36, Q = \reg_B_36).
Adding SRST signal on $procdff$2151 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1269_Y, Q = \reg_C_36, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2714 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2783$39_Y, Q = \reg_C_36).
Adding SRST signal on $procdff$2152 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1264_Y, Q = \reg_A_37, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2716 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_37, Q = \reg_A_37).
Adding SRST signal on $procdff$2153 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1259_Y, Q = \reg_B_37, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2718 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_37, Q = \reg_B_37).
Adding SRST signal on $procdff$2154 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1254_Y, Q = \reg_C_37, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2720 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2786$40_Y, Q = \reg_C_37).
Adding SRST signal on $procdff$2155 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1249_Y, Q = \reg_A_38, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2722 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_38, Q = \reg_A_38).
Adding SRST signal on $procdff$2156 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1244_Y, Q = \reg_B_38, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2724 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_38, Q = \reg_B_38).
Adding SRST signal on $procdff$2157 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1239_Y, Q = \reg_C_38, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2726 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2789$41_Y, Q = \reg_C_38).
Adding SRST signal on $procdff$2158 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1234_Y, Q = \reg_A_39, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2728 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_39, Q = \reg_A_39).
Adding SRST signal on $procdff$2159 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1229_Y, Q = \reg_B_39, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2730 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_39, Q = \reg_B_39).
Adding SRST signal on $procdff$2160 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1224_Y, Q = \reg_C_39, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2732 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2792$42_Y, Q = \reg_C_39).
Adding SRST signal on $procdff$2161 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1219_Y, Q = \reg_A_40, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2734 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_40, Q = \reg_A_40).
Adding SRST signal on $procdff$2162 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1214_Y, Q = \reg_B_40, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2736 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_40, Q = \reg_B_40).
Adding SRST signal on $procdff$2163 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1209_Y, Q = \reg_C_40, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2738 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2795$43_Y, Q = \reg_C_40).
Adding SRST signal on $procdff$2164 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1204_Y, Q = \reg_A_41, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2740 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_41, Q = \reg_A_41).
Adding SRST signal on $procdff$2165 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1199_Y, Q = \reg_B_41, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2742 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_41, Q = \reg_B_41).
Adding SRST signal on $procdff$2166 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1194_Y, Q = \reg_C_41, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2744 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2798$44_Y, Q = \reg_C_41).
Adding SRST signal on $procdff$2167 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1189_Y, Q = \reg_A_42, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2746 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_42, Q = \reg_A_42).
Adding SRST signal on $procdff$2168 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1184_Y, Q = \reg_B_42, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2748 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_42, Q = \reg_B_42).
Adding SRST signal on $procdff$2169 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1179_Y, Q = \reg_C_42, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2750 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2801$45_Y, Q = \reg_C_42).
Adding SRST signal on $procdff$2170 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1174_Y, Q = \reg_A_43, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2752 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_43, Q = \reg_A_43).
Adding SRST signal on $procdff$2171 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1169_Y, Q = \reg_B_43, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2754 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_43, Q = \reg_B_43).
Adding SRST signal on $procdff$2172 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1164_Y, Q = \reg_C_43, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2756 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2804$46_Y, Q = \reg_C_43).
Adding SRST signal on $procdff$2173 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1159_Y, Q = \reg_A_44, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2758 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_44, Q = \reg_A_44).
Adding SRST signal on $procdff$2174 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1154_Y, Q = \reg_B_44, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2760 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_44, Q = \reg_B_44).
Adding SRST signal on $procdff$2175 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1149_Y, Q = \reg_C_44, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2762 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2807$47_Y, Q = \reg_C_44).
Adding SRST signal on $procdff$2176 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1144_Y, Q = \reg_A_45, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2764 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_45, Q = \reg_A_45).
Adding SRST signal on $procdff$2177 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1139_Y, Q = \reg_B_45, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2766 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_45, Q = \reg_B_45).
Adding SRST signal on $procdff$2178 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1134_Y, Q = \reg_C_45, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2768 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2810$48_Y, Q = \reg_C_45).
Adding SRST signal on $procdff$2179 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1129_Y, Q = \reg_A_46, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2770 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_46, Q = \reg_A_46).
Adding SRST signal on $procdff$2180 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1124_Y, Q = \reg_B_46, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2772 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_46, Q = \reg_B_46).
Adding SRST signal on $procdff$2181 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1119_Y, Q = \reg_C_46, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2774 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2813$49_Y, Q = \reg_C_46).
Adding SRST signal on $procdff$2182 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1114_Y, Q = \reg_A_47, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2776 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_A_47, Q = \reg_A_47).
Adding SRST signal on $procdff$2183 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1109_Y, Q = \reg_B_47, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2778 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_B_47, Q = \reg_B_47).
Adding SRST signal on $procdff$2184 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1104_Y, Q = \reg_C_47, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2780 ($sdff) from module elementwise_add_core_18_18_48 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2816$50_Y, Q = \reg_C_47).
Adding SRST signal on $procdff$2185 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1099_Y, Q = \valid_A_B, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2782 ($sdff) from module elementwise_add_core_18_18_48 (D = \i_valid, Q = \valid_A_B).
Adding SRST signal on $procdff$2186 ($dff) from module elementwise_add_core_18_18_48 (D = $procmux$1094_Y, Q = \valid_C, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2784 ($sdff) from module elementwise_add_core_18_18_48 (D = \valid_A_B, Q = \valid_C).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \shift_register_unit_1_3..
Finding unused cells or wires in module \fp_rounding_unit_1_32_11..
Finding unused cells or wires in module \dsp_signed_mac_18_13_23_32..
Finding unused cells or wires in module \abs_unit_18..
Finding unused cells or wires in module \fp_rounding_unit_1_37_10..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_18_1..
Finding unused cells or wires in module \sigmoid_core_18_18_10_32_1..
Finding unused cells or wires in module \shift_register_unit_18_18..
Finding unused cells or wires in module \elementwise_mult_core_18_18_10_48_1..
Finding unused cells or wires in module \elementwise_add_core_18_18_48..
Finding unused cells or wires in module \shift_register_group_18_48_10..
Finding unused cells or wires in module \lstm_gate_18_10_48_1..
Removed 594 unused cells and 1710 unused wires.
<suppressed ~657 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module abs_unit_18.
Optimizing module dsp_signed_mac_18_13_23_32.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module elementwise_add_core_18_18_48.
Optimizing module elementwise_mult_core_18_18_10_48_1.
Optimizing module fp_rounding_unit_1_32_11.
Optimizing module fp_rounding_unit_1_37_10.
Optimizing module lstm_gate_18_10_48_1.
Optimizing module shift_register_group_18_48_10.
Optimizing module shift_register_unit_18_18.
Optimizing module shift_register_unit_1_3.
Optimizing module sigmoid_core_18_18_10_32_1.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \abs_unit_18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_signed_mac_18_13_23_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_add_core_18_18_48..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_mult_core_18_18_10_48_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fp_rounding_unit_1_32_11..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fp_rounding_unit_1_37_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \lstm_gate_18_10_48_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_group_18_48_10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_18_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_1_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sigmoid_core_18_18_10_32_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \abs_unit_18.
  Optimizing cells in module \dsp_signed_mac_18_13_23_32.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_18_1.
  Optimizing cells in module \elementwise_add_core_18_18_48.
  Optimizing cells in module \elementwise_mult_core_18_18_10_48_1.
  Optimizing cells in module \fp_rounding_unit_1_32_11.
  Optimizing cells in module \fp_rounding_unit_1_37_10.
  Optimizing cells in module \lstm_gate_18_10_48_1.
  Optimizing cells in module \shift_register_group_18_48_10.
  Optimizing cells in module \shift_register_unit_18_18.
  Optimizing cells in module \shift_register_unit_1_3.
  Optimizing cells in module \sigmoid_core_18_18_10_32_1.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\abs_unit_18'.
Finding identical cells in module `\dsp_signed_mac_18_13_23_32'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\elementwise_add_core_18_18_48'.
Finding identical cells in module `\elementwise_mult_core_18_18_10_48_1'.
Finding identical cells in module `\fp_rounding_unit_1_32_11'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\lstm_gate_18_10_48_1'.
Finding identical cells in module `\shift_register_group_18_48_10'.
Finding identical cells in module `\shift_register_unit_18_18'.
Finding identical cells in module `\shift_register_unit_1_3'.
Finding identical cells in module `\sigmoid_core_18_18_10_32_1'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \abs_unit_18..
Finding unused cells or wires in module \dsp_signed_mac_18_13_23_32..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_18_1..
Finding unused cells or wires in module \elementwise_add_core_18_18_48..
Finding unused cells or wires in module \elementwise_mult_core_18_18_10_48_1..
Finding unused cells or wires in module \fp_rounding_unit_1_32_11..
Finding unused cells or wires in module \fp_rounding_unit_1_37_10..
Finding unused cells or wires in module \lstm_gate_18_10_48_1..
Finding unused cells or wires in module \shift_register_group_18_48_10..
Finding unused cells or wires in module \shift_register_unit_18_18..
Finding unused cells or wires in module \shift_register_unit_1_3..
Finding unused cells or wires in module \sigmoid_core_18_18_10_32_1..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module abs_unit_18.
Optimizing module dsp_signed_mac_18_13_23_32.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module elementwise_add_core_18_18_48.
Optimizing module elementwise_mult_core_18_18_10_48_1.
Optimizing module fp_rounding_unit_1_32_11.
Optimizing module fp_rounding_unit_1_37_10.
Optimizing module lstm_gate_18_10_48_1.
Optimizing module shift_register_group_18_48_10.
Optimizing module shift_register_unit_18_18.
Optimizing module shift_register_unit_1_3.
Optimizing module sigmoid_core_18_18_10_32_1.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== abs_unit_18 ===

   Number of wires:                 11
   Number of wire bits:             96
   Number of public wires:          10
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                           18
     $neg                           18
     $sdffe                         19

=== dsp_signed_mac_18_13_23_32 ===

   Number of wires:                 18
   Number of wire bits:            244
   Number of public wires:          16
   Number of public wire bits:     180
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $add                           32
     $mul                           32
     $sdff                          86
     $sdffe                          3

=== dsp_signed_mult_18x18_unit_18_18_1 ===

   Number of wires:                 22
   Number of wire bits:            374
   Number of public wires:          20
   Number of public wire bits:     300
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $mul                           74
     $sdffe                        149

=== elementwise_add_core_18_18_48 ===

   Number of wires:                345
   Number of wire bits:           6057
   Number of public wires:         297
   Number of public wire bits:    5193
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                195
     $add                          864
     $and                            1
     $sdffe                       2594

=== elementwise_mult_core_18_18_10_48_1 ===

   Number of wires:                489
   Number of wire bits:           8841
   Number of public wires:         489
   Number of public wire bits:    8841
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                170
     $and                            1
     $sdffe                       1729

=== fp_rounding_unit_1_32_11 ===

   Number of wires:                 15
   Number of wire bits:            232
   Number of public wires:          14
   Number of public wire bits:     200
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add                           32
     $mux                           32
     $sdffe                         88

=== fp_rounding_unit_1_37_10 ===

   Number of wires:                 15
   Number of wire bits:            267
   Number of public wires:          14
   Number of public wire bits:     230
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add                           37
     $mux                           37
     $sdffe                        104

=== lstm_gate_18_10_48_1 ===

   Number of wires:                589
   Number of wire bits:           8749
   Number of public wires:         589
   Number of public wire bits:    8749
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     $and                            1

=== shift_register_group_18_48_10 ===

   Number of wires:                 99
   Number of wire bits:           1731
   Number of public wires:          99
   Number of public wire bits:    1731
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48

=== shift_register_unit_18_18 ===

   Number of wires:                 23
   Number of wire bits:            363
   Number of public wires:          23
   Number of public wire bits:     363
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $sdffe                        324

=== shift_register_unit_1_3 ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           8
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sdffe                          3

=== sigmoid_core_18_18_10_32_1 ===

   Number of wires:                191
   Number of wire bits:           1991
   Number of public wires:          92
   Number of public wire bits:    1117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                114
     $and                            1
     $dffe                           1
     $eq                           155
     $ge                            32
     $logic_not                      5
     $mux                          901
     $not                            1
     $reduce_and                     2
     $sdffe                         38
     $sub                           32

=== design hierarchy ===

   lstm_gate_18_10_48_1              1
     elementwise_add_core_18_18_48      0
     elementwise_mult_core_18_18_10_48_1      0
       dsp_signed_mult_18x18_unit_18_18_1      0
       fp_rounding_unit_1_37_10      0
     shift_register_group_18_48_10      0
       shift_register_unit_18_18      0
     sigmoid_core_18_18_10_32_1      0
       abs_unit_18                   0
       dsp_signed_mac_18_13_23_32      0
       fp_rounding_unit_1_32_11      0
       shift_register_unit_1_3       0

   Number of wires:                589
   Number of wire bits:           8749
   Number of public wires:         589
   Number of public wire bits:    8749
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     $and                            1

End of script. Logfile hash: da7d17de33, CPU: user 0.98s system 0.02s, MEM: 34.82 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 21% 2x opt_clean (0 sec), 20% 2x read_verilog (0 sec), ...
