

================================================================
== Vitis HLS Report for 'forward'
================================================================
* Date:           Fri Oct  4 14:51:50 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_ResidualBlock
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.812 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+----------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline |
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type   |
    +----------+----------+-----------+-----------+----------+----------+----------+
    |  29109455|  29109455|  96.934 ms|  96.934 ms|  28901391|  28901391|  dataflow|
    +----------+----------+-----------+-----------+----------+----------+----------+

    + Detail: 
        * Instance: 
        +----------------------+-------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |                      |                   |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
        |       Instance       |       Module      |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
        +----------------------+-------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |Loop_loop0_proc_U0    |Loop_loop0_proc    |    104013|    104013|   0.346 ms|   0.346 ms|    104013|    104013|       no|
        |Loop_loop6_proc1_U0   |Loop_loop6_proc1   |  28901390|  28901390|  96.242 ms|  96.242 ms|  28901390|  28901390|       no|
        |Loop_loop12_proc2_U0  |Loop_loop12_proc2  |     50185|     50185|   0.167 ms|   0.167 ms|     50185|     50185|       no|
        |Loop_loop15_proc3_U0  |Loop_loop15_proc3  |    104013|    104013|   0.346 ms|   0.346 ms|    104013|    104013|       no|
        |Loop_loop21_proc4_U0  |Loop_loop21_proc4  |  28901390|  28901390|  96.242 ms|  96.242 ms|  28901390|  28901390|       no|
        |Loop_loop27_proc5_U0  |Loop_loop27_proc5  |     50192|     50192|   0.167 ms|   0.167 ms|     50192|     50192|       no|
        |Loop_loop30_proc6_U0  |Loop_loop30_proc6  |     50179|     50179|   0.167 ms|   0.167 ms|     50179|     50179|       no|
        +----------------------+-------------------+----------+----------+-----------+-----------+----------+----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       20|    -|
|FIFO                 |        4|     -|      380|      312|    -|
|Instance             |      196|    20|     4444|     6575|    0|
|Memory               |      420|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|        4|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      620|    20|     4828|     6943|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       46|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       15|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+------+------+-----+
    |       Instance       |       Module      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------+-------------------+---------+----+------+------+-----+
    |Loop_loop0_proc_U0    |Loop_loop0_proc    |        0|   2|   356|   832|    0|
    |Loop_loop12_proc2_U0  |Loop_loop12_proc2  |        0|   3|   305|   227|    0|
    |Loop_loop15_proc3_U0  |Loop_loop15_proc3  |        0|   2|   323|   781|    0|
    |Loop_loop21_proc4_U0  |Loop_loop21_proc4  |       98|   4|  1288|  1829|    0|
    |Loop_loop27_proc5_U0  |Loop_loop27_proc5  |        0|   5|   768|   698|    0|
    |Loop_loop30_proc6_U0  |Loop_loop30_proc6  |        0|   0|   115|   370|    0|
    |Loop_loop6_proc1_U0   |Loop_loop6_proc1   |       98|   4|  1289|  1838|    0|
    +----------------------+-------------------+---------+----+------+------+-----+
    |Total                 |                   |      196|  20|  4444|  6575|    0|
    +----------------------+-------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------+---------+---+----+-----+-------+-----+------+-------------+
    | Memory|      Module      | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------+------------------+---------+---+----+-----+-------+-----+------+-------------+
    |v4_U   |v4_RAM_AUTO_1R1W  |      210|  0|   0|    0|  53824|   32|     1|      1722368|
    |v38_U  |v4_RAM_AUTO_1R1W  |      210|  0|   0|    0|  53824|   32|     1|      1722368|
    +-------+------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total  |                  |      420|  0|   0|    0| 107648|   64|     2|      3444736|
    +-------+------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    +-------+---------+----+----+-----+-------+-----+---------+
    |  Name | BRAM_18K| FF | LUT| URAM| Depth | Bits| Size:D*B|
    +-------+---------+----+----+-----+-------+-----+---------+
    |v13_U  |        1|  95|   0|    -|  50176|   32|  1605632|
    |v26_U  |        1|  95|   0|    -|  50176|   32|  1605632|
    |v47_U  |        1|  95|   0|    -|  50176|   32|  1605632|
    |v60_U  |        1|  95|   0|    -|  50176|   32|  1605632|
    +-------+---------+----+----+-----+-------+-----+---------+
    |Total  |        4| 380|   0|    0| 200704|  128|  6422528|
    +-------+---------+----+----+-----+-------+-----+---------+

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Loop_loop0_proc_U0_ap_start            |       and|   0|  0|   2|           1|           1|
    |Loop_loop21_proc4_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |Loop_loop27_proc5_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |Loop_loop6_proc1_U0_ap_start           |       and|   0|  0|   2|           1|           1|
    |ap_idle                                |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                          |       and|   0|  0|   2|           1|           1|
    |ap_sync_Loop_loop0_proc_U0_ap_ready    |        or|   0|  0|   2|           1|           1|
    |ap_sync_Loop_loop21_proc4_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_Loop_loop27_proc5_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_Loop_loop6_proc1_U0_ap_ready   |        or|   0|  0|   2|           1|           1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0|  20|          10|          10|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Loop_loop0_proc_U0_ap_ready    |   9|          2|    1|          2|
    |ap_sync_reg_Loop_loop21_proc4_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Loop_loop27_proc5_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Loop_loop6_proc1_U0_ap_ready   |   9|          2|    1|          2|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      |  36|          8|    4|          8|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+---+----+-----+-----------+
    |                    Name                   | FF| LUT| Bits| Const Bits|
    +-------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_Loop_loop0_proc_U0_ap_ready    |  1|   0|    1|          0|
    |ap_sync_reg_Loop_loop21_proc4_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Loop_loop27_proc5_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Loop_loop6_proc1_U0_ap_ready   |  1|   0|    1|          0|
    +-------------------------------------------+---+----+-----+-----------+
    |Total                                      |  4|   0|    4|          0|
    +-------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|       forward|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|       forward|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|       forward|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|       forward|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|       forward|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|       forward|  return value|
|v0_address0  |  out|   16|   ap_memory|            v0|         array|
|v0_ce0       |  out|    1|   ap_memory|            v0|         array|
|v0_d0        |  out|   32|   ap_memory|            v0|         array|
|v0_q0        |   in|   32|   ap_memory|            v0|         array|
|v0_we0       |  out|    1|   ap_memory|            v0|         array|
|v0_address1  |  out|   16|   ap_memory|            v0|         array|
|v0_ce1       |  out|    1|   ap_memory|            v0|         array|
|v0_d1        |  out|   32|   ap_memory|            v0|         array|
|v0_q1        |   in|   32|   ap_memory|            v0|         array|
|v0_we1       |  out|    1|   ap_memory|            v0|         array|
|v1_address0  |  out|   12|   ap_memory|            v1|         array|
|v1_ce0       |  out|    1|   ap_memory|            v1|         array|
|v1_d0        |  out|   32|   ap_memory|            v1|         array|
|v1_q0        |   in|   32|   ap_memory|            v1|         array|
|v1_we0       |  out|    1|   ap_memory|            v1|         array|
|v1_address1  |  out|   12|   ap_memory|            v1|         array|
|v1_ce1       |  out|    1|   ap_memory|            v1|         array|
|v1_d1        |  out|   32|   ap_memory|            v1|         array|
|v1_q1        |   in|   32|   ap_memory|            v1|         array|
|v1_we1       |  out|    1|   ap_memory|            v1|         array|
|v2_address0  |  out|   12|   ap_memory|            v2|         array|
|v2_ce0       |  out|    1|   ap_memory|            v2|         array|
|v2_d0        |  out|   32|   ap_memory|            v2|         array|
|v2_q0        |   in|   32|   ap_memory|            v2|         array|
|v2_we0       |  out|    1|   ap_memory|            v2|         array|
|v2_address1  |  out|   12|   ap_memory|            v2|         array|
|v2_ce1       |  out|    1|   ap_memory|            v2|         array|
|v2_d1        |  out|   32|   ap_memory|            v2|         array|
|v2_q1        |   in|   32|   ap_memory|            v2|         array|
|v2_we1       |  out|    1|   ap_memory|            v2|         array|
|v3_address0  |  out|   16|   ap_memory|            v3|         array|
|v3_ce0       |  out|    1|   ap_memory|            v3|         array|
|v3_d0        |  out|   32|   ap_memory|            v3|         array|
|v3_q0        |   in|   32|   ap_memory|            v3|         array|
|v3_we0       |  out|    1|   ap_memory|            v3|         array|
|v3_address1  |  out|   16|   ap_memory|            v3|         array|
|v3_ce1       |  out|    1|   ap_memory|            v3|         array|
|v3_d1        |  out|   32|   ap_memory|            v3|         array|
|v3_q1        |   in|   32|   ap_memory|            v3|         array|
|v3_we1       |  out|    1|   ap_memory|            v3|         array|
+-------------+-----+-----+------------+--------------+--------------+

