Fel Fe2 De Iss
Register
Ist fetch 2nd fetch Instruction read and
stage stage decode instruction
issue

Common decode pipeline

Exl Ex2 Ex3
Sh ALU Sat
Shifter nbc Saturation
operation a WBex
value
MACI MAC2 MAC3
writeback
Ist multiply }| |]2nd multiply|} | |3rd multiply
stage stage stage
ADD bel DC2 WBIs
Data First stage Second
â€˜ of data E Writeback
address

calculation

from LSU

Load miss
waits

3.
=}
is
o

aTv

Figure 15.4 ARM1136J pipeline.
Source: ARM Limited, ARM 1136J, Technical Reference Manual, 2003.

aunjaanysay ays fo aaning ayy, GT daidey QS