# ğŸ“Œ Verilog Verification Automation Tool

![GitHub repo size](https://img.shields.io/github/repo-size/goeun-oh/Verilog-verification-automation-tool)
![GitHub last commit](https://img.shields.io/github/last-commit/goeun-oh/Verilog-verification-automation-tool)
![GitHub contributors](https://img.shields.io/github/contributors/goeun-oh/Verilog-verification-automation-tool)

## ğŸ“– í”„ë¡œì íŠ¸ ì†Œê°œ
ì´ í”„ë¡œì íŠ¸ëŠ” **Verilog ì—°ì‚° ê²°ê³¼ë¥¼ ìë™ìœ¼ë¡œ ê²€ì¦í•˜ëŠ” Python ê¸°ë°˜ì˜ ë„êµ¬**ì…ë‹ˆë‹¤.  
Pythonì—ì„œ Full Adder ì—°ì‚°ì„ ìˆ˜í–‰í•œ ê²°ê³¼ì™€ Verilog ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼ë¥¼ ë¹„êµí•˜ì—¬ ê²€ì¦í•˜ëŠ” ìë™í™” ì‹œìŠ¤í…œì„ êµ¬í˜„í•˜ì˜€ìŠµë‹ˆë‹¤.
<br>

## ğŸ”§ ì£¼ìš” ê¸°ëŠ¥
âœ… **Verilog ìë™ ê²€ì¦** - Pythonì„ ì´ìš©í•˜ì—¬ Verilog ì‹œë®¬ë ˆì´ì…˜ì„ ìë™í™”  
âœ… **ëœë¤ ì…ë ¥ê°’ ìƒì„±** - ë‹¤ì–‘í•œ ì…ë ¥ ì¡°í•©ì„ ìë™ ìƒì„±  
âœ… **ê²°ê³¼ ë¹„êµ ë° ë¡œê·¸ ì €ì¥** - ì˜ˆì¸¡ê°’ê³¼ ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼ë¥¼ ë¹„êµí•˜ì—¬ ë¡œê·¸ë¡œ ê¸°ë¡  
âœ… **ìœ ë‹› í…ŒìŠ¤íŠ¸ ì§€ì›** - ë‹¤ì–‘í•œ í…ŒìŠ¤íŠ¸ ì¼€ì´ìŠ¤ë¥¼ ì„¤ì •í•˜ì—¬ ê²€ì¦  
<br>

## ğŸ“‚ íŒŒì¼ êµ¬ì¡° ë° í”„ë¡œì íŠ¸ íë¦„
- **[íŒŒì¼ êµ¬ì¡°](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/hotfix_v01/explain/file_structure.md)**

<br>

## ğŸ—ï¸ íŒ€ì› ì—­í•  ë¶„ë‹´
**[ì—­í•  ë¶„ë‹´](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/hotfix_v01/explain/division_role.md)**


<br>


