

================================================================
== Vivado HLS Report for 'padding2d_fix16'
================================================================
* Date:           Sat Nov  2 18:43:06 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+--------+-----------+-----------+-----------+-----------+----------+
        |                 |    Latency   | Iteration |  Initiation Interval  |    Trip   |          |
        |    Loop Name    | min |   max  |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +-----------------+-----+--------+-----------+-----------+-----------+-----------+----------+
        |- Loop 1         |    ?|       ?|          ?|          -|          -|          ?|    no    |
        | + Loop 1.1      |    2|   65537|          1|          -|          -| 2 ~ 65537 |    no    |
        | + Loop 1.2      |    ?|       ?|          ?|          -|          -| 0 ~ 65535 |    no    |
        |  ++ Loop 1.2.1  |    0|  131070|          2|          -|          -| 0 ~ 65535 |    no    |
        |  ++ Loop 1.2.2  |    ?|       ?|          1|          -|          -|          ?|    no    |
        | + Loop 1.3      |    ?|       ?| 4 ~ 65537 |          -|          -|          ?|    no    |
        |  ++ Loop 1.3.1  |    2|   65535|          1|          -|          -| 2 ~ 65535 |    no    |
        +-----------------+-----+--------+-----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	3  / (tmp_57)
	4  / (!tmp_57)
4 --> 
	5  / (tmp_55)
	10  / (!tmp_55)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / (tmp_70)
	9  / (!tmp_70)
8 --> 
	7  / true
9 --> 
	9  / (tmp_83)
	4  / (!tmp_83)
10 --> 
	11  / (tmp_64)
	2  / (!tmp_64)
11 --> 
	11  / (tmp_72)
	10  / (!tmp_72)

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.07>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%output_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_width)" [layers_c/padding2d.cpp:5]   --->   Operation 12 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%output_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_height)" [layers_c/padding2d.cpp:5]   --->   Operation 13 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_width)" [layers_c/padding2d.cpp:5]   --->   Operation 14 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_height)" [layers_c/padding2d.cpp:5]   --->   Operation 15 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_depth_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_depth)" [layers_c/padding2d.cpp:5]   --->   Operation 16 'read' 'input_depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_s = zext i16 %input_width_read to i32" [layers_c/padding2d.cpp:42]   --->   Operation 17 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_cast = zext i16 %input_width_read to i17" [layers_c/padding2d.cpp:42]   --->   Operation 18 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.07ns)   --->   "%tmp_41 = add i17 %tmp_cast, 2" [layers_c/padding2d.cpp:42]   --->   Operation 19 'add' 'tmp_41' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_42 = zext i16 %output_height_read to i32" [layers_c/padding2d.cpp:45]   --->   Operation 20 'zext' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_43 = zext i16 %output_width_read to i32" [layers_c/padding2d.cpp:45]   --->   Operation 21 'zext' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_44 = zext i16 %input_height_read to i32" [layers_c/padding2d.cpp:50]   --->   Operation 22 'zext' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_44_cast = zext i16 %input_height_read to i17" [layers_c/padding2d.cpp:50]   --->   Operation 23 'zext' 'tmp_44_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.07ns)   --->   "%tmp_45 = add i17 %tmp_44_cast, 1" [layers_c/padding2d.cpp:50]   --->   Operation 24 'add' 'tmp_45' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.07ns)   --->   "%tmp_46 = add i17 %tmp_cast, 1" [layers_c/padding2d.cpp:57]   --->   Operation 25 'add' 'tmp_46' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.07ns)   --->   "%tmp_47 = add i17 %tmp_44_cast, 2" [layers_c/padding2d.cpp:73]   --->   Operation 26 'add' 'tmp_47' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "br label %.loopexit9" [layers_c/padding2d.cpp:40]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.51>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%depth = phi i16 [ 0, %0 ], [ %depth_1, %.loopexit9.loopexit ]"   --->   Operation 28 'phi' 'depth' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ 0, %0 ], [ %next_mul, %.loopexit9.loopexit ]" [layers_c/padding2d.cpp:50]   --->   Operation 29 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i32 [ 0, %0 ], [ %next_mul3, %.loopexit9.loopexit ]" [layers_c/padding2d.cpp:45]   --->   Operation 30 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.55ns)   --->   "%next_mul3 = add i32 %phi_mul2, %tmp_42" [layers_c/padding2d.cpp:45]   --->   Operation 31 'add' 'next_mul3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (2.55ns)   --->   "%next_mul = add i32 %phi_mul, %tmp_44" [layers_c/padding2d.cpp:50]   --->   Operation 32 'add' 'next_mul' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (2.42ns)   --->   "%exitcond2 = icmp eq i16 %depth, %input_depth_read" [layers_c/padding2d.cpp:40]   --->   Operation 33 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (2.07ns)   --->   "%depth_1 = add i16 %depth, 1" [layers_c/padding2d.cpp:40]   --->   Operation 34 'add' 'depth_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %6, label %.preheader7.preheader" [layers_c/padding2d.cpp:40]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (8.51ns)   --->   "%tmp_50 = mul i32 %phi_mul2, %tmp_43" [layers_c/padding2d.cpp:45]   --->   Operation 36 'mul' 'tmp_50' <Predicate = (!exitcond2)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader6.0" [layers_c/padding2d.cpp:42]   --->   Operation 37 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 38 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%width = phi i16 [ %width_1, %1 ], [ 0, %.preheader7.preheader ]" [layers_c/padding2d.cpp:43]   --->   Operation 39 'phi' 'width' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_56 = zext i16 %width to i32" [layers_c/padding2d.cpp:42]   --->   Operation 40 'zext' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_56_cast = zext i16 %width to i17" [layers_c/padding2d.cpp:42]   --->   Operation 41 'zext' 'tmp_56_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.43ns)   --->   "%tmp_57 = icmp ult i17 %tmp_56_cast, %tmp_41" [layers_c/padding2d.cpp:42]   --->   Operation 42 'icmp' 'tmp_57' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 65537, i64 0)"   --->   Operation 43 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (2.07ns)   --->   "%width_1 = add i16 %width, 1" [layers_c/padding2d.cpp:43]   --->   Operation 44 'add' 'width_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %tmp_57, label %1, label %.preheader5.preheader" [layers_c/padding2d.cpp:42]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (2.55ns)   --->   "%tmp_61 = add i32 %tmp_50, %tmp_56" [layers_c/padding2d.cpp:45]   --->   Operation 46 'add' 'tmp_61' <Predicate = (tmp_57)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_62 = sext i32 %tmp_61 to i64" [layers_c/padding2d.cpp:45]   --->   Operation 47 'sext' 'tmp_62' <Predicate = (tmp_57)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_62" [layers_c/padding2d.cpp:45]   --->   Operation 48 'getelementptr' 'output_addr' <Predicate = (tmp_57)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr, align 2" [layers_c/padding2d.cpp:45]   --->   Operation 49 'store' <Predicate = (tmp_57)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br label %.preheader6.0" [layers_c/padding2d.cpp:43]   --->   Operation 50 'br' <Predicate = (tmp_57)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.76ns)   --->   "br label %.preheader5" [layers_c/padding2d.cpp:50]   --->   Operation 51 'br' <Predicate = (!tmp_57)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 4.62>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%height1 = phi i16 [ %height, %4 ], [ 1, %.preheader5.preheader ]"   --->   Operation 52 'phi' 'height1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_54 = zext i16 %height1 to i32" [layers_c/padding2d.cpp:50]   --->   Operation 53 'zext' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_54_cast = zext i16 %height1 to i17" [layers_c/padding2d.cpp:50]   --->   Operation 54 'zext' 'tmp_54_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (2.43ns)   --->   "%tmp_55 = icmp ult i17 %tmp_54_cast, %tmp_45" [layers_c/padding2d.cpp:50]   --->   Operation 55 'icmp' 'tmp_55' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)"   --->   Operation 56 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %tmp_55, label %.preheader4.preheader, label %.loopexit.preheader" [layers_c/padding2d.cpp:50]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (2.55ns)   --->   "%tmp_87 = add i32 %tmp_54, %phi_mul2" [layers_c/padding2d.cpp:54]   --->   Operation 58 'add' 'tmp_87' <Predicate = (tmp_55)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (2.07ns)   --->   "%tmp2 = add i17 %tmp_54_cast, -1" [layers_c/padding2d.cpp:50]   --->   Operation 59 'add' 'tmp2' <Predicate = (tmp_55)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i17 %tmp2 to i32" [layers_c/padding2d.cpp:50]   --->   Operation 60 'sext' 'tmp2_cast' <Predicate = (tmp_55)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (2.55ns)   --->   "%tmp = add i32 %tmp2_cast, %phi_mul" [layers_c/padding2d.cpp:50]   --->   Operation 61 'add' 'tmp' <Predicate = (tmp_55)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/padding2d.cpp:73]   --->   Operation 62 'br' <Predicate = (!tmp_55)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 63 [1/1] (8.51ns)   --->   "%tmp_59 = mul i32 %tmp_43, %tmp_87" [layers_c/padding2d.cpp:54]   --->   Operation 63 'mul' 'tmp_59' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (8.51ns)   --->   "%tmp3 = mul i32 %tmp, %tmp_s" [layers_c/padding2d.cpp:50]   --->   Operation 64 'mul' 'tmp3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_67 = sext i32 %tmp_59 to i64" [layers_c/padding2d.cpp:54]   --->   Operation 65 'sext' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%output_addr_17 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_67" [layers_c/padding2d.cpp:54]   --->   Operation 66 'getelementptr' 'output_addr_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_17, align 2" [layers_c/padding2d.cpp:54]   --->   Operation 67 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 68 [1/1] (1.76ns)   --->   "br label %.preheader3" [layers_c/padding2d.cpp:57]   --->   Operation 68 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 6> <Delay = 7.88>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%width3 = phi i16 [ %width_3, %2 ], [ 1, %.preheader4.preheader ]"   --->   Operation 69 'phi' 'width3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_69 = zext i16 %width3 to i32" [layers_c/padding2d.cpp:57]   --->   Operation 70 'zext' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_69_cast = zext i16 %width3 to i17" [layers_c/padding2d.cpp:57]   --->   Operation 71 'zext' 'tmp_69_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (2.43ns)   --->   "%tmp_70 = icmp ult i17 %tmp_69_cast, %tmp_46" [layers_c/padding2d.cpp:57]   --->   Operation 72 'icmp' 'tmp_70' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)"   --->   Operation 73 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %tmp_70, label %2, label %.preheader2.preheader" [layers_c/padding2d.cpp:57]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (2.07ns)   --->   "%tmp4 = add i17 %tmp_69_cast, -1" [layers_c/padding2d.cpp:60]   --->   Operation 75 'add' 'tmp4' <Predicate = (tmp_70)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i17 %tmp4 to i32" [layers_c/padding2d.cpp:60]   --->   Operation 76 'sext' 'tmp4_cast' <Predicate = (tmp_70)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (2.55ns)   --->   "%tmp_75 = add i32 %tmp4_cast, %tmp3" [layers_c/padding2d.cpp:60]   --->   Operation 77 'add' 'tmp_75' <Predicate = (tmp_70)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_76 = sext i32 %tmp_75 to i64" [layers_c/padding2d.cpp:60]   --->   Operation 78 'sext' 'tmp_76' <Predicate = (tmp_70)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [12544 x i16]* %input_r, i64 0, i64 %tmp_76" [layers_c/padding2d.cpp:60]   --->   Operation 79 'getelementptr' 'input_addr' <Predicate = (tmp_70)> <Delay = 0.00>
ST_7 : Operation 80 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 80 'load' 'input_load' <Predicate = (tmp_70)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 81 [1/1] (2.07ns)   --->   "%width_3 = add i16 %width3, 1" [layers_c/padding2d.cpp:58]   --->   Operation 81 'add' 'width_3' <Predicate = (tmp_70)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (1.76ns)   --->   "br label %.preheader2" [layers_c/padding2d.cpp:66]   --->   Operation 82 'br' <Predicate = (!tmp_70)> <Delay = 1.76>

State 8 <SV = 7> <Delay = 6.50>
ST_8 : Operation 83 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 83 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 84 [1/1] (2.55ns)   --->   "%tmp_77 = add i32 %tmp_59, %tmp_69" [layers_c/padding2d.cpp:60]   --->   Operation 84 'add' 'tmp_77' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_78 = sext i32 %tmp_77 to i64" [layers_c/padding2d.cpp:60]   --->   Operation 85 'sext' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%output_addr_18 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_78" [layers_c/padding2d.cpp:60]   --->   Operation 86 'getelementptr' 'output_addr_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (3.25ns)   --->   "store i16 %input_load, i16* %output_addr_18, align 2" [layers_c/padding2d.cpp:60]   --->   Operation 87 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "br label %.preheader3" [layers_c/padding2d.cpp:58]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 7> <Delay = 7.88>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%width4_0_in = phi i16 [ %width_5, %3 ], [ %input_width_read, %.preheader2.preheader ]"   --->   Operation 89 'phi' 'width4_0_in' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (2.07ns)   --->   "%width_5 = add i16 %width4_0_in, 1" [layers_c/padding2d.cpp:66]   --->   Operation 90 'add' 'width_5' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_82 = zext i16 %width_5 to i32" [layers_c/padding2d.cpp:66]   --->   Operation 91 'zext' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_82_cast = zext i16 %width_5 to i17" [layers_c/padding2d.cpp:66]   --->   Operation 92 'zext' 'tmp_82_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (2.43ns)   --->   "%tmp_83 = icmp ult i17 %tmp_82_cast, %tmp_41" [layers_c/padding2d.cpp:66]   --->   Operation 93 'icmp' 'tmp_83' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %tmp_83, label %3, label %4" [layers_c/padding2d.cpp:66]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (2.55ns)   --->   "%tmp_84 = add i32 %tmp_59, %tmp_82" [layers_c/padding2d.cpp:68]   --->   Operation 95 'add' 'tmp_84' <Predicate = (tmp_83)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_85 = sext i32 %tmp_84 to i64" [layers_c/padding2d.cpp:68]   --->   Operation 96 'sext' 'tmp_85' <Predicate = (tmp_83)> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%output_addr_19 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_85" [layers_c/padding2d.cpp:68]   --->   Operation 97 'getelementptr' 'output_addr_19' <Predicate = (tmp_83)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_19, align 2" [layers_c/padding2d.cpp:68]   --->   Operation 98 'store' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "br label %.preheader2" [layers_c/padding2d.cpp:67]   --->   Operation 99 'br' <Predicate = (tmp_83)> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (2.07ns)   --->   "%height = add i16 %height1, 1" [layers_c/padding2d.cpp:51]   --->   Operation 100 'add' 'height' <Predicate = (!tmp_83)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "br label %.preheader5" [layers_c/padding2d.cpp:51]   --->   Operation 101 'br' <Predicate = (!tmp_83)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 8.45>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%height5_0_in = phi i16 [ %height_2, %.loopexit.loopexit ], [ %input_height_read, %.loopexit.preheader ]"   --->   Operation 102 'phi' 'height5_0_in' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (2.07ns)   --->   "%height_2 = add i16 %height5_0_in, 1" [layers_c/padding2d.cpp:73]   --->   Operation 103 'add' 'height_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_63 = zext i16 %height_2 to i32" [layers_c/padding2d.cpp:73]   --->   Operation 104 'zext' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_63_cast = zext i16 %height_2 to i17" [layers_c/padding2d.cpp:73]   --->   Operation 105 'zext' 'tmp_63_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (2.43ns)   --->   "%tmp_64 = icmp ult i17 %tmp_63_cast, %tmp_47" [layers_c/padding2d.cpp:73]   --->   Operation 106 'icmp' 'tmp_64' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %tmp_64, label %.preheader.preheader, label %.loopexit9.loopexit" [layers_c/padding2d.cpp:73]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_68 = mul nsw i32 %tmp_63, %tmp_43" [layers_c/padding2d.cpp:78]   --->   Operation 108 'mul' 'tmp_68' <Predicate = (tmp_64)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 109 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/padding2d.cpp:75]   --->   Operation 109 'br' <Predicate = (tmp_64)> <Delay = 1.76>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "br label %.loopexit9"   --->   Operation 110 'br' <Predicate = (!tmp_64)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 7.62>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%width6 = phi i16 [ %width_4, %5 ], [ 0, %.preheader.preheader ]"   --->   Operation 111 'phi' 'width6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_71 = zext i16 %width6 to i32" [layers_c/padding2d.cpp:75]   --->   Operation 112 'zext' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_71_cast = zext i16 %width6 to i17" [layers_c/padding2d.cpp:75]   --->   Operation 113 'zext' 'tmp_71_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (2.43ns)   --->   "%tmp_72 = icmp ult i17 %tmp_71_cast, %tmp_41" [layers_c/padding2d.cpp:75]   --->   Operation 114 'icmp' 'tmp_72' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 65535, i64 0)"   --->   Operation 115 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (2.07ns)   --->   "%width_4 = add i16 %width6, 1" [layers_c/padding2d.cpp:76]   --->   Operation 116 'add' 'width_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %tmp_72, label %5, label %.loopexit.loopexit" [layers_c/padding2d.cpp:75]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i32 %tmp_50, %tmp_71" [layers_c/padding2d.cpp:78]   --->   Operation 118 'add' 'tmp5' <Predicate = (tmp_72)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 119 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_80 = add i32 %tmp5, %tmp_68" [layers_c/padding2d.cpp:78]   --->   Operation 119 'add' 'tmp_80' <Predicate = (tmp_72)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_81 = sext i32 %tmp_80 to i64" [layers_c/padding2d.cpp:78]   --->   Operation 120 'sext' 'tmp_81' <Predicate = (tmp_72)> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%output_addr_20 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_81" [layers_c/padding2d.cpp:78]   --->   Operation 121 'getelementptr' 'output_addr_20' <Predicate = (tmp_72)> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_20, align 2" [layers_c/padding2d.cpp:78]   --->   Operation 122 'store' <Predicate = (tmp_72)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/padding2d.cpp:76]   --->   Operation 123 'br' <Predicate = (tmp_72)> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 124 'br' <Predicate = (!tmp_72)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.08ns
The critical path consists of the following:
	wire read on port 'input_width' (layers_c/padding2d.cpp:5) [10]  (0 ns)
	'add' operation ('tmp_41', layers_c/padding2d.cpp:42) [15]  (2.08 ns)

 <State 2>: 8.51ns
The critical path consists of the following:
	'phi' operation ('phi_mul2', layers_c/padding2d.cpp:45) with incoming values : ('next_mul3', layers_c/padding2d.cpp:45) [27]  (0 ns)
	'mul' operation ('tmp_50', layers_c/padding2d.cpp:45) [34]  (8.51 ns)

 <State 3>: 5.81ns
The critical path consists of the following:
	'phi' operation ('width', layers_c/padding2d.cpp:43) with incoming values : ('width_1', layers_c/padding2d.cpp:43) [37]  (0 ns)
	'add' operation ('tmp_61', layers_c/padding2d.cpp:45) [45]  (2.55 ns)
	'getelementptr' operation ('output_addr', layers_c/padding2d.cpp:45) [47]  (0 ns)
	'store' operation (layers_c/padding2d.cpp:45) of constant 0 on array 'output_r' [48]  (3.25 ns)

 <State 4>: 4.63ns
The critical path consists of the following:
	'phi' operation ('height') with incoming values : ('height', layers_c/padding2d.cpp:51) [53]  (0 ns)
	'add' operation ('tmp2', layers_c/padding2d.cpp:50) [65]  (2.08 ns)
	'add' operation ('tmp', layers_c/padding2d.cpp:50) [67]  (2.55 ns)

 <State 5>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_59', layers_c/padding2d.cpp:54) [61]  (8.51 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_addr_17', layers_c/padding2d.cpp:54) [63]  (0 ns)
	'store' operation (layers_c/padding2d.cpp:54) of constant 0 on array 'output_r' [64]  (3.25 ns)

 <State 7>: 7.88ns
The critical path consists of the following:
	'phi' operation ('width') with incoming values : ('width', layers_c/padding2d.cpp:58) [71]  (0 ns)
	'add' operation ('tmp4', layers_c/padding2d.cpp:60) [78]  (2.08 ns)
	'add' operation ('tmp_75', layers_c/padding2d.cpp:60) [80]  (2.55 ns)
	'getelementptr' operation ('input_addr', layers_c/padding2d.cpp:60) [82]  (0 ns)
	'load' operation ('input_load', layers_c/padding2d.cpp:60) on array 'input_r' [83]  (3.25 ns)

 <State 8>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_load', layers_c/padding2d.cpp:60) on array 'input_r' [83]  (3.25 ns)
	'store' operation (layers_c/padding2d.cpp:60) of variable 'input_load', layers_c/padding2d.cpp:60 on array 'output_r' [87]  (3.25 ns)

 <State 9>: 7.88ns
The critical path consists of the following:
	'phi' operation ('width') with incoming values : ('input_width', layers_c/padding2d.cpp:5) ('width', layers_c/padding2d.cpp:66) [93]  (0 ns)
	'add' operation ('width', layers_c/padding2d.cpp:66) [94]  (2.08 ns)
	'add' operation ('tmp_84', layers_c/padding2d.cpp:68) [100]  (2.55 ns)
	'getelementptr' operation ('output_addr_19', layers_c/padding2d.cpp:68) [102]  (0 ns)
	'store' operation (layers_c/padding2d.cpp:68) of constant 0 on array 'output_r' [103]  (3.25 ns)

 <State 10>: 8.46ns
The critical path consists of the following:
	'phi' operation ('height') with incoming values : ('input_height', layers_c/padding2d.cpp:5) ('height', layers_c/padding2d.cpp:73) [111]  (0 ns)
	'add' operation ('height', layers_c/padding2d.cpp:73) [112]  (2.08 ns)
	'mul' operation of DSP[118] ('tmp_68', layers_c/padding2d.cpp:78) [118]  (6.38 ns)

 <State 11>: 7.62ns
The critical path consists of the following:
	'phi' operation ('width') with incoming values : ('width', layers_c/padding2d.cpp:76) [121]  (0 ns)
	'add' operation ('tmp5', layers_c/padding2d.cpp:78) [129]  (0 ns)
	'add' operation ('tmp_80', layers_c/padding2d.cpp:78) [130]  (4.37 ns)
	'getelementptr' operation ('output_addr_20', layers_c/padding2d.cpp:78) [132]  (0 ns)
	'store' operation (layers_c/padding2d.cpp:78) of constant 0 on array 'output_r' [133]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
