

### Some useful information to run and synthesize Bitonic Sorting algorithm on FPGAs:

*_sdaccel.tcl_*: This tcl file is used to run software simulation, hardware emulation and syntheisze the source code. Furthuremore, maximizing memory ports and generating multiple compute unit are implemented using this tcl file.


 

