Analysis & Synthesis report for CA_Project
Tue Feb 09 12:59:23 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Feb 09 12:59:23 2021               ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; CA_Project                                      ;
; Top-level Entity Name              ; CA_Project                                      ;
; Family                             ; Cyclone IV GX                                   ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total GXB Receiver Channel PCS     ; N/A until Partition Merge                       ;
; Total GXB Receiver Channel PMA     ; N/A until Partition Merge                       ;
; Total GXB Transmitter Channel PCS  ; N/A until Partition Merge                       ;
; Total GXB Transmitter Channel PMA  ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; CA_Project         ; CA_Project         ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Feb 09 12:59:22 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CA_Project -c CA_Project
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file fdmsakflmcxkmsd.v
    Info (12023): Found entity 1: fdmsakflmcxkmsd
Info (12021): Found 1 design units, including 1 entities, in source file lpm_shift_to_right.v
    Info (12023): Found entity 1: lpm_shift_to_right
Info (12021): Found 1 design units, including 1 entities, in source file lpm_add_to_129.v
    Info (12023): Found entity 1: lpm_add_to_129
Info (12021): Found 1 design units, including 1 entities, in source file block2.bdf
    Info (12023): Found entity 1: Block2
Info (12021): Found 1 design units, including 1 entities, in source file ca_project.bdf
    Info (12023): Found entity 1: CA_Project
Info (12021): Found 2 design units, including 1 entities, in source file lpm_shiftreg0.vhd
    Info (12022): Found design unit 1: lpm_shiftreg0-SYN
    Info (12023): Found entity 1: lpm_shiftreg0
Info (12021): Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd
    Info (12022): Found design unit 1: lpm_add_sub0-SYN
    Info (12023): Found entity 1: lpm_add_sub0
Info (12021): Found 4 design units, including 2 entities, in source file altfp_compare0.vhd
    Info (12022): Found design unit 1: altfp_compare0_altfp_compare_cmb-RTL
    Info (12022): Found design unit 2: altfp_compare0-RTL
    Info (12023): Found entity 1: altfp_compare0_altfp_compare_cmb
    Info (12023): Found entity 2: altfp_compare0
Info (12021): Found 2 design units, including 1 entities, in source file lpm_compare0.vhd
    Info (12022): Found design unit 1: lpm_compare0-SYN
    Info (12023): Found entity 1: lpm_compare0
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant0.vhd
    Info (12022): Found design unit 1: lpm_constant0-SYN
    Info (12023): Found entity 1: lpm_constant0
Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux0.vhd
    Info (12022): Found design unit 1: lpm_mux0-SYN
    Info (12023): Found entity 1: lpm_mux0
Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux1.vhd
    Info (12022): Found design unit 1: lpm_mux1-SYN
    Info (12023): Found entity 1: lpm_mux1
Info (12021): Found 1 design units, including 1 entities, in source file ram_dual_port.v
    Info (12023): Found entity 1: RAM_DUAL_PORT
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: ROM
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: RAM
Info (12021): Found 1 design units, including 1 entities, in source file instr_rom.v
    Info (12023): Found entity 1: INSTR_ROM
Info (12021): Found 1 design units, including 1 entities, in source file ctrl_rom.v
    Info (12023): Found entity 1: CTRL_ROM
Info (12021): Found 1 design units, including 1 entities, in source file add4.v
    Info (12023): Found entity 1: ADD4
Info (12021): Found 2 design units, including 2 entities, in source file zero.v
    Info (12023): Found entity 1: zero_lpm_constant_r09
    Info (12023): Found entity 2: zero
Info (12021): Found 2 design units, including 2 entities, in source file one.v
    Info (12023): Found entity 1: one_lpm_constant_be9
    Info (12023): Found entity 2: one
Info (12021): Found 1 design units, including 1 entities, in source file lpm_decode0.v
    Info (12023): Found entity 1: lpm_decode0
Info (12021): Found 1 design units, including 1 entities, in source file alu_forward_compare_a.v
    Info (12023): Found entity 1: alu_forward_compare_a
Info (12127): Elaborating entity "CA_Project" for the top level hierarchy
Error (275021): Illegal wire or bus name "opcode[2:0]" of type pin 
Error (275021): Illegal wire or bus name "opcode[2],opcode[2:1]" of type signal 
Warning (275004): Undeclared parameter TO_NEAREST
Warning (275006): Can't find a definition for parameter ROUNDING -- assuming TO_NEAREST was intended to be a quoted string
Error (275051): Bus range for signal "port "dataa[(WIDTH_EXP + WIDTH_MAN)..0]" (ID ALTFP_ADD_SUB:inst30)" must be a number
Error (275051): Bus range for signal "port "datab[(WIDTH_EXP + WIDTH_MAN)..0]" (ID ALTFP_ADD_SUB:inst30)" must be a number
Error (275051): Bus range for signal "port "result[(WIDTH_EXP + WIDTH_MAN)..0]" (ID ALTFP_ADD_SUB:inst30)" must be a number
Error (275021): Illegal wire or bus name "dataa[[WIDTH_EXP + WIDTH_MAN]..0]" of type port 
Error (275021): Illegal wire or bus name "datab[[WIDTH_EXP + WIDTH_MAN]..0]" of type port 
Warning (275004): Undeclared parameter TO_NEAREST
Warning (275006): Can't find a definition for parameter ROUNDING -- assuming TO_NEAREST was intended to be a quoted string
Error (275051): Bus range for signal "port "dataa[(WIDTH_EXP + WIDTH_MAN)..0]" (ID ALTFP_DIV:inst37)" must be a number
Error (275051): Bus range for signal "port "datab[(WIDTH_EXP + WIDTH_MAN)..0]" (ID ALTFP_DIV:inst37)" must be a number
Error (275051): Bus range for signal "port "result[(WIDTH_EXP + WIDTH_MAN)..0]" (ID ALTFP_DIV:inst37)" must be a number
Error (275051): Bus range for signal "port "dataa[(WIDTH_EXP + WIDTH_MAN)..0]" (ID ALTFP_MULT:inst38)" must be a number
Error (275051): Bus range for signal "port "datab[(WIDTH_EXP + WIDTH_MAN)..0]" (ID ALTFP_MULT:inst38)" must be a number
Error (275051): Bus range for signal "port "result[(WIDTH_EXP + WIDTH_MAN)..0]" (ID ALTFP_MULT:inst38)" must be a number
Error (275051): Bus range for signal "port "datab[WIDTH-1..0]" (ID BUSMUX:inst45)" must be a number
Error (275051): Bus range for signal "port "dataa[WIDTH-1..0]" (ID BUSMUX:inst45)" must be a number
Error (275051): Bus range for signal "port "result[WIDTH-1..0]" (ID BUSMUX:inst45)" must be a number
Error (275051): Bus range for signal "port "datab[WIDTH-1..0]" (ID BUSMUX:inst46)" must be a number
Error (275051): Bus range for signal "port "dataa[WIDTH-1..0]" (ID BUSMUX:inst46)" must be a number
Error (275051): Bus range for signal "port "result[WIDTH-1..0]" (ID BUSMUX:inst46)" must be a number
Error (275051): Bus range for signal "port "datab[WIDTH-1..0]" (ID BUSMUX:inst47)" must be a number
Error (275051): Bus range for signal "port "dataa[WIDTH-1..0]" (ID BUSMUX:inst47)" must be a number
Error (275051): Bus range for signal "port "result[WIDTH-1..0]" (ID BUSMUX:inst47)" must be a number
Error (275051): Bus range for signal "port "datab[WIDTH-1..0]" (ID BUSMUX:inst48)" must be a number
Error (275051): Bus range for signal "port "dataa[WIDTH-1..0]" (ID BUSMUX:inst48)" must be a number
Error (275051): Bus range for signal "port "result[WIDTH-1..0]" (ID BUSMUX:inst48)" must be a number
Error (12153): Can't elaborate top-level user hierarchy
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 26 errors, 5 warnings
    Error: Peak virtual memory: 4678 megabytes
    Error: Processing ended: Tue Feb 09 12:59:23 2021
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:02


