INFO-FLOW: Workspace E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original opened at Fri Oct 16 09:49:43 +0800 2020
Execute     ap_set_clock -name default -period 1.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1.5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute     source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu200-fsgd2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.1/data;C:/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2020.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 1.089 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_family_info -name virtexuplus -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.199 sec.
Execute     ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
INFO-FLOW: Setting macro_cmd 'config_flow -target' configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -clock_enable=false 
INFO: [HLS 200-1464] Running solution command: config_interface -clock_enable=false
Execute     config_interface -clock_enable=false 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_slave_interface=s_axilite 
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
Execute     config_interface -default_slave_interface=s_axilite 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_addr64=true 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=true
Execute     config_interface -m_axi_addr64=true 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_auto_max_ports=false 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=false
Execute     config_interface -m_axi_auto_max_ports=false 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_offset=off 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=off
Execute     config_interface -m_axi_offset=off 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -register_io=off 
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=off
Execute     config_interface -register_io=off 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -s_axilite_data64=false 
INFO: [HLS 200-1464] Running solution command: config_interface -s_axilite_data64=false
Execute     config_interface -s_axilite_data64=false 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -kernel_profile=false 
INFO: [HLS 200-1464] Running solution command: config_rtl -kernel_profile=false
Execute     config_rtl -kernel_profile=false 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -m_axi_conservative_mode=false 
INFO: [HLS 200-1464] Running solution command: config_rtl -m_axi_conservative_mode=false
Execute     config_rtl -m_axi_conservative_mode=false 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -module_auto_prefix=true 
INFO: [HLS 200-1464] Running solution command: config_rtl -module_auto_prefix=true
Execute     config_rtl -module_auto_prefix=true 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -mult_keep_attribute=false 
INFO: [HLS 200-1464] Running solution command: config_rtl -mult_keep_attribute=false
Execute     config_rtl -mult_keep_attribute=false 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -reset=control 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset=control
Execute     config_rtl -reset=control 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -reset_async=false 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_async=false
Execute     config_rtl -reset_async=false 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -reset_level=high 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=high
Execute     config_rtl -reset_level=high 
Command   open_solution done; 1.481 sec.
Execute   set_part xcu200-fsgd2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.1/data;C:/Xilinx/Vitis/2020.1/data
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     ap_family_info -name virtexuplus -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.115 sec.
Execute   create_clock -period 1.5 -name default 
Execute     ap_set_clock -name default -period 1.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1.5ns.
Execute   config_interface -default_slave_interface s_axilite -m_axi_addr64 -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset off -register_io off 
Execute   config_rtl -module_auto_prefix -register_reset_num 3 -reset control -reset_level high 
Execute   source ./FIRs/original/directives.tcl 
Execute     set_directive_top -name standard standard 
INFO-FLOW: Setting directive 'TOP' name=standard 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-10] Analyzing design file '../srcs/FIRs.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ../srcs/FIRs.cpp as C++
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/clang.FIRs.cpp.diag.yml -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2020.1/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E ../srcs/FIRs.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/Vitis/2020.1/common/technology/autopilot/39 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2020.1/common/technology/autopilot -I C:/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/FIRs.pp.0.cpp > E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/clang.FIRs.cpp.out.log 2> E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/clang.FIRs.cpp.err.log 
Command       ap_eval done; 0.144 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top top -name=top 
INFO-FLOW: Setting directive 'TOP' name=standard 
INFO-FLOW: Setting directive 'TOP' name=top 
INFO-FLOW: Setting directive 'TOP' name=standard 
INFO-FLOW: Setting directive 'TOP' name=top 
Execute       source C:/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=standard 
INFO-FLOW: Setting directive 'TOP' name=top 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/FIRs.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/.systemc_flag -fix-errors E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/FIRs.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.416 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/FIRs.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/all.directive.json -fix-errors E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/FIRs.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.713 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/FIRs.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/FIRs.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.479 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/FIRs.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/clang-tidy.FIRs.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops -fix-errors E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/FIRs.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/clang-tidy.FIRs.pp.0.cpp.out.log 2> E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/clang-tidy.FIRs.pp.0.cpp.err.log 
Command         ap_eval done; 0.799 sec.
Execute         source C:/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.829 sec.
Execute       clang_tidy -errorcheck xilinx-top-parameters E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/FIRs.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/clang-tidy.FIRs.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-top-parameters -fix-errors E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/FIRs.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/clang-tidy.FIRs.pp.0.cpp.out.log 2> E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/clang-tidy.FIRs.pp.0.cpp.err.log 
Command         ap_eval done; 0.408 sec.
Command       clang_tidy done; 0.413 sec.
Execute       clang_tidy -errorcheck xilinx-array-stream-check E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/FIRs.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/clang-tidy.FIRs.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-array-stream-check -fix-errors E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/FIRs.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/clang-tidy.FIRs.pp.0.cpp.out.log 2> E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/clang-tidy.FIRs.pp.0.cpp.err.log 
Command         ap_eval done; 0.425 sec.
Command       clang_tidy done; 0.43 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/xilinx-dataflow-lawyer.FIRs.pp.0.cpp.diag.yml E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/FIRs.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/xilinx-dataflow-lawyer.FIRs.pp.0.cpp.out.log 2> E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/xilinx-dataflow-lawyer.FIRs.pp.0.cpp.err.log 
Command       ap_eval done; 0.404 sec.
Execute       clang_tidy -errorcheck xilinx-warn-mayneed-no-ctor-attribute E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/FIRs.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/clang-tidy.FIRs.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-warn-mayneed-no-ctor-attribute -fix-errors E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/FIRs.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/clang-tidy.FIRs.pp.0.cpp.out.log 2> E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/clang-tidy.FIRs.pp.0.cpp.err.log 
Command         ap_eval done; 0.507 sec.
Command       clang_tidy done; 0.513 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/clang.FIRs.pragma.2.cpp.diag.yml -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/FIRs.pragma.2.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2020.1/common/technology/autopilot -I C:/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/FIRs.bc > E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/clang.FIRs.pragma.2.cpp.out.log 2> E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/clang.FIRs.pragma.2.cpp.err.log 
Command       ap_eval done; 0.448 sec.
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: ../srcs/FIRs.cpp:17:9
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.g.ld.0.bc -args  "E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/FIRs.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/llvm-link E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/FIRs.g.bc -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.g.ld.0.bc > E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.g.ld.1.lower.bc -args E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.g.ld.1.lower.bc > E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.g.ld.2.m1.bc -args E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2020.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2020.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/llvm-link E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2020.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2020.1/win64/lib/libhlsmc++_39.bc -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.g.ld.2.m1.bc > E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.916 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.92 sec.
Execute       run_link_or_opt -opt -out E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.g.ld.3.fpc.bc -args E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top -reflow-float-conversion -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.g.ld.3.fpc.bc > E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.138 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.143 sec.
Execute       run_link_or_opt -out E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.g.ld.4.m2.bc -args E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2020.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/llvm-link E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2020.1/win64/lib/libfloatconversion_39.bc -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.g.ld.4.m2.bc > E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.125 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.129 sec.
Execute       run_link_or_opt -opt -out E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.g.ld.5.gdce.bc -args E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.g.ld.5.gdce.bc > E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_interface 
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -fhls -mllvm -hls-top-function-name=top -mllvm -hls-db-dir -mllvm E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db -emit-llvm -c -mllvm -hls-bitcode-version=3.1 -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/top-io-fe.xml -mllvm -pass-remarks=supported-subset -mllvm -reflow-enable-interface-default-setting=true -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=off -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -x ir E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.g.ld.5.gdce.bc -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.g.lto.bc > E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.2 sec.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<16>, 0>::read(ap_uint<16>&)' into 'hls::stream<ap_uint<16>, 0>::read()' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<16, false>::mult operator*<16, false, 16, false>(ap_int_base<16, false> const&, ap_int_base<16, false> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1349:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<16, false>::RType<16, false>::mult operator*<16, false, 16, false>(ap_int_base<16, false> const&, ap_int_base<16, false> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1349:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<16, false>::mult operator*<16, false, 16, false>(ap_int_base<16, false> const&, ap_int_base<16, false> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1349:427)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<36>, 0>::write(ap_uint<36> const&)' into 'hls::stream<ap_uint<36>, 0>::operator<<(ap_uint<36> const&)' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'ap_uint<36>::ap_uint(int)' into 'standard(hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<36>, 0>&)' (../srcs/FIRs.cpp:10:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<36>, 0>::operator<<(ap_uint<36> const&)' into 'standard(hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<36>, 0>&)' (../srcs/FIRs.cpp:20:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>& ap_int_base<36, false>::operator+=<32, false>(ap_int_base<32, false> const&)' into 'standard(hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<36>, 0>&)' (../srcs/FIRs.cpp:18:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::mult operator*<16, false, 16, false>(ap_int_base<16, false> const&, ap_int_base<16, false> const&)' into 'standard(hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<36>, 0>&)' (../srcs/FIRs.cpp:18:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<16>::operator=(ap_uint<16> const&)' into 'standard(hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<36>, 0>&)' (../srcs/FIRs.cpp:16:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<16>::operator=(ap_uint<16> const&)' into 'standard(hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<36>, 0>&)' (../srcs/FIRs.cpp:14:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<16>, 0>::read()' into 'standard(hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<36>, 0>&)' (../srcs/FIRs.cpp:14:32)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/../../../kernel.xml -> E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1033.012 ; gain = 914.918
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1033.012 ; gain = 914.918
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.g.0.bc -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1033.012 ; gain = 914.918
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.g.1.bc -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.g.2.prechk.bc -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1033.012 ; gain = 914.918
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.g.1.bc to E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.o.1.bc -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'standard' (../srcs/FIRs.cpp:6).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_11_1' (../srcs/FIRs.cpp:10) in function 'standard' completely with a factor of 11.
INFO: [XFORM 203-101] Partitioning array 'registers.V' (../srcs/FIRs.cpp:8) in dimension 1 completely.
Command         transform done; 0.23 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.o.1.tmp.bc -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'standard' (../srcs/FIRs.cpp:6)...10 expression(s) balanced.
Command         transform done; 0.116 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1033.012 ; gain = 914.918
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.o.2.bc -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.196 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1033.012 ; gain = 914.918
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.798 sec.
Command     elaborate done; 10.91 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top' ...
Execute       ap_set_top_model top 
Execute       get_model_list top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model top 
Execute       preproc_iomode -model standard 
Execute       get_model_list top -filter all-wo-channel 
INFO-FLOW: Model list for configure: standard top
INFO-FLOW: Configuring Module : standard ...
Execute       set_default_model standard 
Execute       apply_spec_resource_limit standard 
INFO-FLOW: Configuring Module : top ...
Execute       set_default_model top 
Execute       apply_spec_resource_limit top 
INFO-FLOW: Model list for preprocess: standard top
INFO-FLOW: Preprocessing Module: standard ...
Execute       set_default_model standard 
Execute       cdfg_preprocess -model standard 
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' on 'alloca' operation ('empty') due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' on 'alloca' operation ('empty') due to incompatible operation sets.
Execute       rtl_gen_preprocess standard 
INFO-FLOW: Preprocessing Module: top ...
Execute       set_default_model top 
Execute       cdfg_preprocess -model top 
Execute       rtl_gen_preprocess top 
INFO-FLOW: Model list for synthesis: standard top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'standard' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model standard 
Execute       schedule -model standard 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1349_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1349_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'standard'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.112 sec.
INFO: [HLS 200-111]  Elapsed time: 13.141 seconds; current allocated memory: 192.694 MB.
Execute       syn_report -verbosereport -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/standard.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/standard.sched.adb -f 
INFO-FLOW: Finish scheduling standard.
Execute       set_default_model standard 
Execute       bind -model standard 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 192.966 MB.
Execute       syn_report -verbosereport -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/standard.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/standard.bind.adb -f 
INFO-FLOW: Finish binding standard.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top 
Execute       schedule -model top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 193.048 MB.
Execute       syn_report -verbosereport -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/top.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/top.sched.adb -f 
INFO-FLOW: Finish scheduling top.
Execute       set_default_model top 
Execute       bind -model top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 193.182 MB.
Execute       syn_report -verbosereport -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/top.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/top.bind.adb -f 
INFO-FLOW: Finish binding top.
Execute       get_model_list top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess standard 
Execute       rtl_gen_preprocess top 
INFO-FLOW: Model list for RTL generation: standard top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'standard' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model standard -top_prefix top_ -sub_prefix top_ -mg_file E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/standard.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_7ns_21ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_4ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_5ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_6ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'standard'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 193.712 MB.
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl standard -style xilinx -f -lang vhdl -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/syn/vhdl/top_standard 
Execute       gen_rtl standard -style xilinx -f -lang vlog -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/syn/verilog/top_standard 
Execute       syn_report -csynth -model standard -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/syn/report/standard_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model standard -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/syn/report/standard_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model standard -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/standard.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model standard -f -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/standard.adb 
Execute       gen_tb_info standard -p E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/standard 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model top -top_prefix  -sub_prefix top_ -mg_file E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/top.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/src_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dst_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 0.432 seconds; current allocated memory: 194.733 MB.
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl top -istop -style xilinx -f -lang vhdl -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/syn/vhdl/top 
Execute       gen_rtl top -istop -style xilinx -f -lang vlog -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/syn/verilog/top 
Execute       syn_report -csynth -model top -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/syn/report/top_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model top -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/syn/report/top_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model top -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/top.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model top -f -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/top.adb 
Execute       gen_tb_info top -p E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/top 
Execute       export_constraint_db -f -tool general -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/top.constraint.tcl 
Execute       syn_report -designview -model top -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/top.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model top -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model top -o E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/top.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks top 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain top 
INFO-FLOW: Model list for RTL component generation: standard top
INFO-FLOW: Handling components in module [standard] ... 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/standard.compgen.tcl 
INFO-FLOW: Found component top_mul_16ns_4ns_19_4_1.
INFO-FLOW: Append model top_mul_16ns_4ns_19_4_1
INFO-FLOW: Found component top_mul_16ns_5ns_20_4_1.
INFO-FLOW: Append model top_mul_16ns_5ns_20_4_1
INFO-FLOW: Found component top_mul_mul_16ns_6ns_21_4_1.
INFO-FLOW: Append model top_mul_mul_16ns_6ns_21_4_1
INFO-FLOW: Found component top_mac_muladd_16ns_7ns_21ns_22_4_1.
INFO-FLOW: Append model top_mac_muladd_16ns_7ns_21ns_22_4_1
INFO-FLOW: Handling components in module [top] ... 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/top.compgen.tcl 
INFO-FLOW: Found component top_control_s_axi.
INFO-FLOW: Append model top_control_s_axi
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model standard
INFO-FLOW: Append model top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_mul_16ns_4ns_19_4_1 top_mul_16ns_5ns_20_4_1 top_mul_mul_16ns_6ns_21_4_1 top_mac_muladd_16ns_7ns_21ns_22_4_1 top_control_s_axi regslice_core standard top
INFO-FLOW: To file: write model top_mul_16ns_4ns_19_4_1
INFO-FLOW: To file: write model top_mul_16ns_5ns_20_4_1
INFO-FLOW: To file: write model top_mul_mul_16ns_6ns_21_4_1
INFO-FLOW: To file: write model top_mac_muladd_16ns_7ns_21ns_22_4_1
INFO-FLOW: To file: write model top_control_s_axi
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model standard
INFO-FLOW: To file: write model top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): top
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original
Execute       get_solution -flow_target 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.109 sec.
Command       ap_source done; 0.109 sec.
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=1.500 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/global.setting.tcl 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/global.setting.tcl 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/standard.compgen.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_16ns_4ns_19_4_1_Mul_DSP_0'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_16ns_5ns_20_4_1_Mul_DSP_1'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Command       ap_source done; 0.427 sec.
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/top.compgen.tcl 
Execute         source ./control.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.112 sec.
Execute       get_solution -flow_target 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       kernel.xml check internal_kernel_xml(1)=E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/kernel.internal.xml srclang=c top=top
INFO-FLOW: DBG:CMD:       kernel.xml check proj_kernel_xml    (1)=E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/../../../kernel.xml use_proj_kernel_xml=false
INFO-FLOW: DBG:CMD:       copy internal kernel.xml to project: E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:CMD:       update_final_kernel_xml E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/../../../kernel.xml
Execute       get_config_debug -enable 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD: Updating E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {} name top vlnv xilinx.com:hls:top:1.0
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original
Execute       get_solution -flow_target 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.111 sec.
Command       ap_source done; 0.111 sec.
Execute       source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source C:/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top xml_exists=0
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/top.tbgen.tcl 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/global.setting.tcl 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/standard.compgen.tcl 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/global.setting.tcl 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/standard.compgen.tcl 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/top.compgen.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command       ap_source done; 0.139 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/global.setting.tcl 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/standard.compgen.tcl 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/top.compgen.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/top.constraint.tcl 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=4
Execute       get_solution -flow_target 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       kernel.xml check internal_kernel_xml(1)=E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/kernel.internal.xml srclang=c top=top
INFO-FLOW: DBG:CMD:       kernel.xml check proj_kernel_xml    (1)=E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/../../../kernel.xml use_proj_kernel_xml=false
INFO-FLOW: DBG:CMD:       copy internal kernel.xml to project: E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:CMD:       update_final_kernel_xml E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/../../../kernel.xml
Execute       get_config_debug -enable 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD: Updating E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {} name top vlnv xilinx.com:hls:top:1.0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=8 #gSsdmPorts=4
Execute       source C:/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/global.setting.tcl 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/global.setting.tcl 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/top-io-be.tcl 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/top.tbgen.tcl 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/top.compgen.dataonly.tcl 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/top.compgen.dataonly.tcl 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/top.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/standard.tbgen.tcl 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/top.tbgen.tcl 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/top.constraint.tcl 
Execute       sc_get_clocks top 
Execute       source E:/LtrProjects/SharedProjects/HLS/projects/FIRs/original/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1033.012 ; gain = 914.918
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
Execute       syn_report -model top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 1004.02 MHz
Command     autosyn done; 4.262 sec.
Command   csynth_design done; 15.177 sec.
Command ap_source done; 16.826 sec.
Execute cleanup_all 
