5 17 1fda1 123 ffffffff TOP
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (always1.vcd) 2 -o (always1.cdd) 2 -v (always1.verilator.v) 2 -i (TOP.v) 1 -ep 1 -rP 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
15 TOP 0
3 0 main "TOP.v" 0 always1.verilator.v 1 42 1 
2 1 13 13 13 e000e 2 1 100c 0 0 1 1 f
2 2 13 13 13 e000e 2 29 1008 1 0 1 18 0 1 0 0 0 0
2 3 13 13 13 90009 9 1 100c 0 0 1 1 e
2 4 13 13 13 90009 9 29 1008 3 0 1 18 0 1 0 0 0 0
2 5 13 13 13 9000e 15 2b 100a 2 4 1 18 0 1 0 0 0 0
2 6 13 13 13 190019 2 1 100c 0 0 1 1 f
2 7 13 13 13 150015 9 1 100c 0 0 1 1 e
2 8 13 13 13 150019 a 8 138c 6 7 1 18 0 1 1 1 1 0
2 9 13 13 13 110011 0 1 1410 0 0 1 1 g
2 10 13 13 13 110019 a 37 1e 8 9
2 11 15 15 15 110011 20 1 100c 0 0 1 1 c
2 12 15 15 15 90011 31 27 100a 11 0 1 18 0 1 0 0 0 0
2 13 16 16 16 a000a 10 1 100c 0 0 1 1 d
2 14 16 16 16 60006 9 1 100c 0 0 1 1 e
2 15 16 16 16 6000a 10 8 138c 13 14 1 18 0 1 1 1 1 0
2 16 16 16 16 2000c 10 39 e 15 0
2 17 19 19 19 9000c 1 0 21008 0 0 1 16 1 0
2 18 19 19 19 40004 0 1 1410 0 0 1 1 h
2 19 19 19 19 4000c c 38 a 17 18
2 20 17 17 17 9000c 1 0 21004 0 0 1 16 0 0
2 21 17 17 17 40004 0 1 1410 0 0 1 1 h
2 22 17 17 17 4000c 4 38 16 20 21
2 23 34 34 34 11001e 7a 1 100c 0 0 1 1 verilatorclock
2 24 34 34 34 9001e b7 27 100a 23 0 1 18 0 1 0 0 0 0
2 25 34 34 34 210025 3d 3d 5002 0 0 1 18 0 1 0 0 0 0 u$3
1 verilatorclock 1 1 17 1 0 0 0 1 17 1 1 0 1 1 0
1 a 2 4 70004 1 0 0 0 1 17 0 1 0 0 0 0
1 b 3 6 70004 1 0 0 0 1 17 0 1 0 1 1 0
1 c 4 6 70007 1 0 0 0 1 17 0 1 0 1 1 0
1 d 5 6 7000a 1 0 0 0 1 17 0 1 0 1 1 0
1 e 6 6 7000d 1 0 0 0 1 17 0 1 0 1 1 0
1 f 7 6 70010 1 0 0 0 1 17 0 1 0 1 0 0
1 g 8 6 1070013 1 0 0 0 1 17 0 1 0 1 1 0
1 h 9 6 70016 1 0 0 0 1 17 0 1 0 1 1 0
4 5 1 10 0 5
4 10 6 5 5 5
4 12 1 16 0 12
4 16 0 22 19 12
4 22 6 12 12 12
4 19 6 12 12 12
4 24 1 25 0 24
4 25 6 24 0 24
7 4 21 21
3 1 main.u$3 "TOP.v.u$3" 0 always1.verilator.v 34 38 1 
2 26 35 35 35 f000f 3d 0 1008 0 0 32 48 1 0
2 27 35 35 35 6000a 3d 69 1000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 28 35 35 35 6000f 3d 11 10103c 26 27 1 18 0 1 1 1 0 0
2 29 35 35 35 20011 3d 39 10002e 28 0
2 30 36 36 36 f0010 3d 0 1008 0 0 32 48 15 0
2 31 36 36 36 6000a 3d 69 1000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 32 36 36 36 60010 3d 11 10103c 30 31 1 18 0 1 1 1 0 0
2 33 36 36 36 20012 3d 39 10002e 32 0
2 34 37 37 37 f0011 3d 0 1008 0 0 32 48 79 0
2 35 37 37 37 6000a 3d 69 1000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 36 37 37 37 60011 3d 11 10103c 34 35 1 18 0 1 1 1 0 0
2 37 37 37 37 20012 3d 39 10002e 36 0
2 38 0 0 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
2 39 36 36 36 19001c 1 0 21008 0 0 1 16 1 0
2 40 36 36 36 140014 0 1 1410 0 0 1 1 f
2 41 36 36 36 14001c 1 38 a 39 40
2 42 35 35 35 19001c 1 0 21004 0 0 1 16 0 0
2 43 35 35 35 140014 0 1 1410 0 0 1 1 f
2 44 35 35 35 14001c 1 38 16 42 43
4 38 0 0 0 29
4 29 11 44 33 29
4 44 6 33 33 29
4 33 0 41 37 29
4 41 6 37 37 29
4 37 0 38 0 29
