<stg><name>expandKey_Pipeline_expandKeyLoop</name>


<trans_list>

<trans id="171" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %rconIteration_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rconIteration_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %currentSize = alloca i32 1

]]></Node>
<StgValue><ssdm name="currentSize"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:2 %cmp17_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17

]]></Node>
<StgValue><ssdm name="cmp17_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %expandedKeySize_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %expandedKeySize

]]></Node>
<StgValue><ssdm name="expandedKeySize_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:4 %size_cast_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %size_cast

]]></Node>
<StgValue><ssdm name="size_cast_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="6">
<![CDATA[
newFuncRoot:5 %size_cast_cast = zext i6 %size_cast_read

]]></Node>
<StgValue><ssdm name="size_cast_cast"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i8 %size_cast_cast, i8 %currentSize

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i32 1, i32 %rconIteration_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
while.cond:0 %currentSize_1 = load i8 %currentSize

]]></Node>
<StgValue><ssdm name="currentSize_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.cond:1 %icmp_ln233 = icmp_ult  i8 %currentSize_1, i8 %expandedKeySize_read

]]></Node>
<StgValue><ssdm name="icmp_ln233"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond:2 %br_ln233 = br i1 %icmp_ln233, void %while.end.exitStub, void %for.inc12_ifconv

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc12_ifconv:0 %rconIteration_1_load = load i32 %rconIteration_1

]]></Node>
<StgValue><ssdm name="rconIteration_1_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="12" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc12_ifconv:21 %urem_ln245 = urem i8 %currentSize_1, i8 %size_cast_cast

]]></Node>
<StgValue><ssdm name="urem_ln245"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="32">
<![CDATA[
for.inc12_ifconv:37 %trunc_ln206 = trunc i32 %rconIteration_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln206"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:38 %zext_ln189 = zext i8 %trunc_ln206

]]></Node>
<StgValue><ssdm name="zext_ln189"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc12_ifconv:39 %Rcon_addr = getelementptr i8 %Rcon, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="Rcon_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:40 %Rcon_load = load i8 %Rcon_addr

]]></Node>
<StgValue><ssdm name="Rcon_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc12_ifconv:99 %add_ln264_3 = add i8 %currentSize_1, i8 4

]]></Node>
<StgValue><ssdm name="add_ln264_3"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc12_ifconv:100 %store_ln233 = store i8 %add_ln264_3, i8 %currentSize

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="11" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc12_ifconv:21 %urem_ln245 = urem i8 %currentSize_1, i8 %size_cast_cast

]]></Node>
<StgValue><ssdm name="urem_ln245"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:40 %Rcon_load = load i8 %Rcon_addr

]]></Node>
<StgValue><ssdm name="Rcon_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="10" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc12_ifconv:21 %urem_ln245 = urem i8 %currentSize_1, i8 %size_cast_cast

]]></Node>
<StgValue><ssdm name="urem_ln245"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="50" st_id="5" stage="9" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc12_ifconv:21 %urem_ln245 = urem i8 %currentSize_1, i8 %size_cast_cast

]]></Node>
<StgValue><ssdm name="urem_ln245"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="51" st_id="6" stage="8" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc12_ifconv:21 %urem_ln245 = urem i8 %currentSize_1, i8 %size_cast_cast

]]></Node>
<StgValue><ssdm name="urem_ln245"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="52" st_id="7" stage="7" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc12_ifconv:21 %urem_ln245 = urem i8 %currentSize_1, i8 %size_cast_cast

]]></Node>
<StgValue><ssdm name="urem_ln245"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="53" st_id="8" stage="6" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc12_ifconv:21 %urem_ln245 = urem i8 %currentSize_1, i8 %size_cast_cast

]]></Node>
<StgValue><ssdm name="urem_ln245"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="54" st_id="9" stage="5" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc12_ifconv:21 %urem_ln245 = urem i8 %currentSize_1, i8 %size_cast_cast

]]></Node>
<StgValue><ssdm name="urem_ln245"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="55" st_id="10" stage="4" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc12_ifconv:21 %urem_ln245 = urem i8 %currentSize_1, i8 %size_cast_cast

]]></Node>
<StgValue><ssdm name="urem_ln245"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0">
<![CDATA[
while.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="56" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc12_ifconv:4 %add_ln239 = add i8 %currentSize_1, i8 252

]]></Node>
<StgValue><ssdm name="add_ln239"/></StgValue>
</operation>

<operation id="57" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:5 %zext_ln239 = zext i8 %add_ln239

]]></Node>
<StgValue><ssdm name="zext_ln239"/></StgValue>
</operation>

<operation id="58" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc12_ifconv:6 %expandedKey_addr = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="expandedKey_addr"/></StgValue>
</operation>

<operation id="59" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:7 %expandedKey_load_1 = load i8 %expandedKey_addr

]]></Node>
<StgValue><ssdm name="expandedKey_load_1"/></StgValue>
</operation>

<operation id="60" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc12_ifconv:8 %add_ln239_1 = add i8 %currentSize_1, i8 253

]]></Node>
<StgValue><ssdm name="add_ln239_1"/></StgValue>
</operation>

<operation id="61" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:9 %zext_ln239_1 = zext i8 %add_ln239_1

]]></Node>
<StgValue><ssdm name="zext_ln239_1"/></StgValue>
</operation>

<operation id="62" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc12_ifconv:10 %expandedKey_addr_1 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln239_1

]]></Node>
<StgValue><ssdm name="expandedKey_addr_1"/></StgValue>
</operation>

<operation id="63" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:11 %expandedKey_load_2 = load i8 %expandedKey_addr_1

]]></Node>
<StgValue><ssdm name="expandedKey_load_2"/></StgValue>
</operation>

<operation id="64" st_id="11" stage="3" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc12_ifconv:21 %urem_ln245 = urem i8 %currentSize_1, i8 %size_cast_cast

]]></Node>
<StgValue><ssdm name="urem_ln245"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="65" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:7 %expandedKey_load_1 = load i8 %expandedKey_addr

]]></Node>
<StgValue><ssdm name="expandedKey_load_1"/></StgValue>
</operation>

<operation id="66" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:11 %expandedKey_load_2 = load i8 %expandedKey_addr_1

]]></Node>
<StgValue><ssdm name="expandedKey_load_2"/></StgValue>
</operation>

<operation id="67" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc12_ifconv:12 %add_ln239_2 = add i8 %currentSize_1, i8 254

]]></Node>
<StgValue><ssdm name="add_ln239_2"/></StgValue>
</operation>

<operation id="68" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:13 %zext_ln239_2 = zext i8 %add_ln239_2

]]></Node>
<StgValue><ssdm name="zext_ln239_2"/></StgValue>
</operation>

<operation id="69" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc12_ifconv:14 %expandedKey_addr_2 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln239_2

]]></Node>
<StgValue><ssdm name="expandedKey_addr_2"/></StgValue>
</operation>

<operation id="70" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:15 %expandedKey_load_3 = load i8 %expandedKey_addr_2

]]></Node>
<StgValue><ssdm name="expandedKey_load_3"/></StgValue>
</operation>

<operation id="71" st_id="12" stage="2" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc12_ifconv:21 %urem_ln245 = urem i8 %currentSize_1, i8 %size_cast_cast

]]></Node>
<StgValue><ssdm name="urem_ln245"/></StgValue>
</operation>

<operation id="72" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:25 %zext_ln135 = zext i8 %expandedKey_load_2

]]></Node>
<StgValue><ssdm name="zext_ln135"/></StgValue>
</operation>

<operation id="73" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc12_ifconv:26 %sbox_addr = getelementptr i8 %sbox, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="sbox_addr"/></StgValue>
</operation>

<operation id="74" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:27 %sbox_load = load i8 %sbox_addr

]]></Node>
<StgValue><ssdm name="sbox_load"/></StgValue>
</operation>

<operation id="75" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc12_ifconv:65 %sub_ln263 = sub i8 %currentSize_1, i8 %size_cast_cast

]]></Node>
<StgValue><ssdm name="sub_ln263"/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:66 %zext_ln263 = zext i8 %sub_ln263

]]></Node>
<StgValue><ssdm name="zext_ln263"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc12_ifconv:67 %expandedKey_addr_4 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln263

]]></Node>
<StgValue><ssdm name="expandedKey_addr_4"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:68 %expandedKey_load = load i8 %expandedKey_addr_4

]]></Node>
<StgValue><ssdm name="expandedKey_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="79" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:15 %expandedKey_load_3 = load i8 %expandedKey_addr_2

]]></Node>
<StgValue><ssdm name="expandedKey_load_3"/></StgValue>
</operation>

<operation id="80" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc12_ifconv:16 %add_ln239_3 = add i8 %currentSize_1, i8 255

]]></Node>
<StgValue><ssdm name="add_ln239_3"/></StgValue>
</operation>

<operation id="81" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:17 %zext_ln239_3 = zext i8 %add_ln239_3

]]></Node>
<StgValue><ssdm name="zext_ln239_3"/></StgValue>
</operation>

<operation id="82" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc12_ifconv:18 %expandedKey_addr_3 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln239_3

]]></Node>
<StgValue><ssdm name="expandedKey_addr_3"/></StgValue>
</operation>

<operation id="83" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:19 %expandedKey_load_7 = load i8 %expandedKey_addr_3

]]></Node>
<StgValue><ssdm name="expandedKey_load_7"/></StgValue>
</operation>

<operation id="84" st_id="13" stage="1" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc12_ifconv:21 %urem_ln245 = urem i8 %currentSize_1, i8 %size_cast_cast

]]></Node>
<StgValue><ssdm name="urem_ln245"/></StgValue>
</operation>

<operation id="85" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5">
<![CDATA[
for.inc12_ifconv:22 %trunc_ln245_1 = trunc i5 %urem_ln245

]]></Node>
<StgValue><ssdm name="trunc_ln245_1"/></StgValue>
</operation>

<operation id="86" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc12_ifconv:23 %icmp_ln245 = icmp_eq  i5 %trunc_ln245_1, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln245"/></StgValue>
</operation>

<operation id="87" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:27 %sbox_load = load i8 %sbox_addr

]]></Node>
<StgValue><ssdm name="sbox_load"/></StgValue>
</operation>

<operation id="88" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:28 %zext_ln135_1 = zext i8 %expandedKey_load_3

]]></Node>
<StgValue><ssdm name="zext_ln135_1"/></StgValue>
</operation>

<operation id="89" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc12_ifconv:29 %sbox_addr_1 = getelementptr i8 %sbox, i64 0, i64 %zext_ln135_1

]]></Node>
<StgValue><ssdm name="sbox_addr_1"/></StgValue>
</operation>

<operation id="90" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:30 %sbox_load_1 = load i8 %sbox_addr_1

]]></Node>
<StgValue><ssdm name="sbox_load_1"/></StgValue>
</operation>

<operation id="91" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc12_ifconv:41 %xor_ln206 = xor i8 %Rcon_load, i8 %sbox_load

]]></Node>
<StgValue><ssdm name="xor_ln206"/></StgValue>
</operation>

<operation id="92" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc12_ifconv:45 %select_ln245_3 = select i1 %icmp_ln245, i8 %xor_ln206, i8 %expandedKey_load_1

]]></Node>
<StgValue><ssdm name="select_ln245_3"/></StgValue>
</operation>

<operation id="93" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:68 %expandedKey_load = load i8 %expandedKey_addr_4

]]></Node>
<StgValue><ssdm name="expandedKey_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="94" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:19 %expandedKey_load_7 = load i8 %expandedKey_addr_3

]]></Node>
<StgValue><ssdm name="expandedKey_load_7"/></StgValue>
</operation>

<operation id="95" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
<literal name="icmp_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc12_ifconv:24 %rconIteration_2 = add i32 %rconIteration_1_load, i32 1

]]></Node>
<StgValue><ssdm name="rconIteration_2"/></StgValue>
</operation>

<operation id="96" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:30 %sbox_load_1 = load i8 %sbox_addr_1

]]></Node>
<StgValue><ssdm name="sbox_load_1"/></StgValue>
</operation>

<operation id="97" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc12_ifconv:46 %rconIteration = select i1 %icmp_ln245, i32 %rconIteration_2, i32 %rconIteration_1_load

]]></Node>
<StgValue><ssdm name="rconIteration"/></StgValue>
</operation>

<operation id="98" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:49 %zext_ln135_4 = zext i8 %select_ln245_3

]]></Node>
<StgValue><ssdm name="zext_ln135_4"/></StgValue>
</operation>

<operation id="99" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc12_ifconv:50 %sbox_addr_4 = getelementptr i8 %sbox, i64 0, i64 %zext_ln135_4

]]></Node>
<StgValue><ssdm name="sbox_addr_4"/></StgValue>
</operation>

<operation id="100" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:51 %sbox_load_4 = load i8 %sbox_addr_4

]]></Node>
<StgValue><ssdm name="sbox_load_4"/></StgValue>
</operation>

<operation id="101" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc12_ifconv:101 %store_ln233 = store i32 %rconIteration, i32 %rconIteration_1

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="102" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:20 %trunc_ln245 = trunc i8 %currentSize_1

]]></Node>
<StgValue><ssdm name="trunc_ln245"/></StgValue>
</operation>

<operation id="103" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc12_ifconv:44 %select_ln245_2 = select i1 %icmp_ln245, i8 %sbox_load_1, i8 %expandedKey_load_2

]]></Node>
<StgValue><ssdm name="select_ln245_2"/></StgValue>
</operation>

<operation id="104" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc12_ifconv:47 %icmp_ln251 = icmp_eq  i5 %trunc_ln245, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln251"/></StgValue>
</operation>

<operation id="105" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc12_ifconv:48 %and_ln251 = and i1 %cmp17_read, i1 %icmp_ln251

]]></Node>
<StgValue><ssdm name="and_ln251"/></StgValue>
</operation>

<operation id="106" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:51 %sbox_load_4 = load i8 %sbox_addr_4

]]></Node>
<StgValue><ssdm name="sbox_load_4"/></StgValue>
</operation>

<operation id="107" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:52 %zext_ln135_5 = zext i8 %select_ln245_2

]]></Node>
<StgValue><ssdm name="zext_ln135_5"/></StgValue>
</operation>

<operation id="108" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc12_ifconv:53 %sbox_addr_5 = getelementptr i8 %sbox, i64 0, i64 %zext_ln135_5

]]></Node>
<StgValue><ssdm name="sbox_addr_5"/></StgValue>
</operation>

<operation id="109" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:54 %sbox_load_5 = load i8 %sbox_addr_5

]]></Node>
<StgValue><ssdm name="sbox_load_5"/></StgValue>
</operation>

<operation id="110" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc12_ifconv:64 %select_ln251_3 = select i1 %and_ln251, i8 %sbox_load_4, i8 %select_ln245_3

]]></Node>
<StgValue><ssdm name="select_ln251_3"/></StgValue>
</operation>

<operation id="111" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc12_ifconv:69 %xor_ln263 = xor i8 %expandedKey_load, i8 %select_ln251_3

]]></Node>
<StgValue><ssdm name="xor_ln263"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="112" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:1 %zext_ln222 = zext i8 %currentSize_1

]]></Node>
<StgValue><ssdm name="zext_ln222"/></StgValue>
</operation>

<operation id="113" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
<literal name="icmp_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:31 %zext_ln135_2 = zext i8 %expandedKey_load_7

]]></Node>
<StgValue><ssdm name="zext_ln135_2"/></StgValue>
</operation>

<operation id="114" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
<literal name="icmp_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc12_ifconv:32 %sbox_addr_2 = getelementptr i8 %sbox, i64 0, i64 %zext_ln135_2

]]></Node>
<StgValue><ssdm name="sbox_addr_2"/></StgValue>
</operation>

<operation id="115" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
<literal name="icmp_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:33 %sbox_load_2 = load i8 %sbox_addr_2

]]></Node>
<StgValue><ssdm name="sbox_load_2"/></StgValue>
</operation>

<operation id="116" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:54 %sbox_load_5 = load i8 %sbox_addr_5

]]></Node>
<StgValue><ssdm name="sbox_load_5"/></StgValue>
</operation>

<operation id="117" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc12_ifconv:70 %expandedKey_addr_5 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln222

]]></Node>
<StgValue><ssdm name="expandedKey_addr_5"/></StgValue>
</operation>

<operation id="118" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc12_ifconv:71 %store_ln263 = store i8 %xor_ln263, i8 %expandedKey_addr_5

]]></Node>
<StgValue><ssdm name="store_ln263"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="119" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:33 %sbox_load_2 = load i8 %sbox_addr_2

]]></Node>
<StgValue><ssdm name="sbox_load_2"/></StgValue>
</operation>

<operation id="120" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:34 %zext_ln135_3 = zext i8 %expandedKey_load_1

]]></Node>
<StgValue><ssdm name="zext_ln135_3"/></StgValue>
</operation>

<operation id="121" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc12_ifconv:35 %sbox_addr_3 = getelementptr i8 %sbox, i64 0, i64 %zext_ln135_3

]]></Node>
<StgValue><ssdm name="sbox_addr_3"/></StgValue>
</operation>

<operation id="122" st_id="17" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:36 %sbox_load_3 = load i8 %sbox_addr_3

]]></Node>
<StgValue><ssdm name="sbox_load_3"/></StgValue>
</operation>

<operation id="123" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc12_ifconv:72 %add_ln264 = add i8 %currentSize_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln264"/></StgValue>
</operation>

<operation id="124" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc12_ifconv:74 %sub_ln263_1 = sub i8 %add_ln264, i8 %size_cast_cast

]]></Node>
<StgValue><ssdm name="sub_ln263_1"/></StgValue>
</operation>

<operation id="125" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:75 %zext_ln263_2 = zext i8 %sub_ln263_1

]]></Node>
<StgValue><ssdm name="zext_ln263_2"/></StgValue>
</operation>

<operation id="126" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc12_ifconv:76 %expandedKey_addr_6 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln263_2

]]></Node>
<StgValue><ssdm name="expandedKey_addr_6"/></StgValue>
</operation>

<operation id="127" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc12_ifconv:77 %expandedKey_load_4 = load i8 %expandedKey_addr_6

]]></Node>
<StgValue><ssdm name="expandedKey_load_4"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="128" st_id="18" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:36 %sbox_load_3 = load i8 %sbox_addr_3

]]></Node>
<StgValue><ssdm name="sbox_load_3"/></StgValue>
</operation>

<operation id="129" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc12_ifconv:42 %select_ln245 = select i1 %icmp_ln245, i8 %sbox_load_3, i8 %expandedKey_load_7

]]></Node>
<StgValue><ssdm name="select_ln245"/></StgValue>
</operation>

<operation id="130" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc12_ifconv:43 %select_ln245_1 = select i1 %icmp_ln245, i8 %sbox_load_2, i8 %expandedKey_load_3

]]></Node>
<StgValue><ssdm name="select_ln245_1"/></StgValue>
</operation>

<operation id="131" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:55 %zext_ln135_6 = zext i8 %select_ln245_1

]]></Node>
<StgValue><ssdm name="zext_ln135_6"/></StgValue>
</operation>

<operation id="132" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc12_ifconv:56 %sbox_addr_6 = getelementptr i8 %sbox, i64 0, i64 %zext_ln135_6

]]></Node>
<StgValue><ssdm name="sbox_addr_6"/></StgValue>
</operation>

<operation id="133" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:57 %sbox_load_6 = load i8 %sbox_addr_6

]]></Node>
<StgValue><ssdm name="sbox_load_6"/></StgValue>
</operation>

<operation id="134" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc12_ifconv:63 %select_ln251_2 = select i1 %and_ln251, i8 %sbox_load_5, i8 %select_ln245_2

]]></Node>
<StgValue><ssdm name="select_ln251_2"/></StgValue>
</operation>

<operation id="135" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc12_ifconv:77 %expandedKey_load_4 = load i8 %expandedKey_addr_6

]]></Node>
<StgValue><ssdm name="expandedKey_load_4"/></StgValue>
</operation>

<operation id="136" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc12_ifconv:78 %xor_ln263_1 = xor i8 %expandedKey_load_4, i8 %select_ln251_2

]]></Node>
<StgValue><ssdm name="xor_ln263_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="137" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:57 %sbox_load_6 = load i8 %sbox_addr_6

]]></Node>
<StgValue><ssdm name="sbox_load_6"/></StgValue>
</operation>

<operation id="138" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:58 %zext_ln135_7 = zext i8 %select_ln245

]]></Node>
<StgValue><ssdm name="zext_ln135_7"/></StgValue>
</operation>

<operation id="139" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc12_ifconv:59 %sbox_addr_7 = getelementptr i8 %sbox, i64 0, i64 %zext_ln135_7

]]></Node>
<StgValue><ssdm name="sbox_addr_7"/></StgValue>
</operation>

<operation id="140" st_id="19" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:60 %sbox_load_7 = load i8 %sbox_addr_7

]]></Node>
<StgValue><ssdm name="sbox_load_7"/></StgValue>
</operation>

<operation id="141" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:73 %zext_ln263_1 = zext i8 %add_ln264

]]></Node>
<StgValue><ssdm name="zext_ln263_1"/></StgValue>
</operation>

<operation id="142" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc12_ifconv:79 %expandedKey_addr_7 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln263_1

]]></Node>
<StgValue><ssdm name="expandedKey_addr_7"/></StgValue>
</operation>

<operation id="143" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc12_ifconv:80 %store_ln263 = store i8 %xor_ln263_1, i8 %expandedKey_addr_7

]]></Node>
<StgValue><ssdm name="store_ln263"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="144" st_id="20" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:60 %sbox_load_7 = load i8 %sbox_addr_7

]]></Node>
<StgValue><ssdm name="sbox_load_7"/></StgValue>
</operation>

<operation id="145" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc12_ifconv:81 %add_ln264_1 = add i8 %currentSize_1, i8 2

]]></Node>
<StgValue><ssdm name="add_ln264_1"/></StgValue>
</operation>

<operation id="146" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc12_ifconv:83 %sub_ln263_2 = sub i8 %add_ln264_1, i8 %size_cast_cast

]]></Node>
<StgValue><ssdm name="sub_ln263_2"/></StgValue>
</operation>

<operation id="147" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:84 %zext_ln263_4 = zext i8 %sub_ln263_2

]]></Node>
<StgValue><ssdm name="zext_ln263_4"/></StgValue>
</operation>

<operation id="148" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc12_ifconv:85 %expandedKey_addr_8 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln263_4

]]></Node>
<StgValue><ssdm name="expandedKey_addr_8"/></StgValue>
</operation>

<operation id="149" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc12_ifconv:86 %expandedKey_load_5 = load i8 %expandedKey_addr_8

]]></Node>
<StgValue><ssdm name="expandedKey_load_5"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="150" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc12_ifconv:62 %select_ln251_1 = select i1 %and_ln251, i8 %sbox_load_6, i8 %select_ln245_1

]]></Node>
<StgValue><ssdm name="select_ln251_1"/></StgValue>
</operation>

<operation id="151" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc12_ifconv:86 %expandedKey_load_5 = load i8 %expandedKey_addr_8

]]></Node>
<StgValue><ssdm name="expandedKey_load_5"/></StgValue>
</operation>

<operation id="152" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc12_ifconv:87 %xor_ln263_2 = xor i8 %expandedKey_load_5, i8 %select_ln251_1

]]></Node>
<StgValue><ssdm name="xor_ln263_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="153" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:82 %zext_ln263_3 = zext i8 %add_ln264_1

]]></Node>
<StgValue><ssdm name="zext_ln263_3"/></StgValue>
</operation>

<operation id="154" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc12_ifconv:88 %expandedKey_addr_9 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln263_3

]]></Node>
<StgValue><ssdm name="expandedKey_addr_9"/></StgValue>
</operation>

<operation id="155" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc12_ifconv:89 %store_ln263 = store i8 %xor_ln263_2, i8 %expandedKey_addr_9

]]></Node>
<StgValue><ssdm name="store_ln263"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="156" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc12_ifconv:90 %add_ln264_2 = add i8 %currentSize_1, i8 3

]]></Node>
<StgValue><ssdm name="add_ln264_2"/></StgValue>
</operation>

<operation id="157" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc12_ifconv:92 %sub_ln263_3 = sub i8 %add_ln264_2, i8 %size_cast_cast

]]></Node>
<StgValue><ssdm name="sub_ln263_3"/></StgValue>
</operation>

<operation id="158" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:93 %zext_ln263_6 = zext i8 %sub_ln263_3

]]></Node>
<StgValue><ssdm name="zext_ln263_6"/></StgValue>
</operation>

<operation id="159" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc12_ifconv:94 %expandedKey_addr_10 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln263_6

]]></Node>
<StgValue><ssdm name="expandedKey_addr_10"/></StgValue>
</operation>

<operation id="160" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc12_ifconv:95 %expandedKey_load_6 = load i8 %expandedKey_addr_10

]]></Node>
<StgValue><ssdm name="expandedKey_load_6"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="161" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc12_ifconv:61 %select_ln251 = select i1 %and_ln251, i8 %sbox_load_7, i8 %select_ln245

]]></Node>
<StgValue><ssdm name="select_ln251"/></StgValue>
</operation>

<operation id="162" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc12_ifconv:95 %expandedKey_load_6 = load i8 %expandedKey_addr_10

]]></Node>
<StgValue><ssdm name="expandedKey_load_6"/></StgValue>
</operation>

<operation id="163" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc12_ifconv:96 %xor_ln263_3 = xor i8 %expandedKey_load_6, i8 %select_ln251

]]></Node>
<StgValue><ssdm name="xor_ln263_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="164" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc12_ifconv:2 %specpipeline_ln235 = specpipeline void @_ssdm_op_SpecPipeline, i32 15, i32 0, i32 0, i32 0, void @empty_22

]]></Node>
<StgValue><ssdm name="specpipeline_ln235"/></StgValue>
</operation>

<operation id="165" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc12_ifconv:3 %specloopname_ln223 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27

]]></Node>
<StgValue><ssdm name="specloopname_ln223"/></StgValue>
</operation>

<operation id="166" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="8">
<![CDATA[
for.inc12_ifconv:91 %zext_ln263_5 = zext i8 %add_ln264_2

]]></Node>
<StgValue><ssdm name="zext_ln263_5"/></StgValue>
</operation>

<operation id="167" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc12_ifconv:97 %expandedKey_addr_11 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln263_5

]]></Node>
<StgValue><ssdm name="expandedKey_addr_11"/></StgValue>
</operation>

<operation id="168" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc12_ifconv:98 %store_ln263 = store i8 %xor_ln263_3, i8 %expandedKey_addr_11

]]></Node>
<StgValue><ssdm name="store_ln263"/></StgValue>
</operation>

<operation id="169" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
for.inc12_ifconv:102 %br_ln233 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
