Info (10281): Verilog HDL Declaration information at uart_top.v(14): object "CLK_FREQ" differs only in case from object "clk_freq" in the same scope File: C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/New UART/uart_top.v Line: 14
Info (10281): Verilog HDL Declaration information at uart_top.v(15): object "BAUD_RATE" differs only in case from object "baud_rate" in the same scope File: C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/New UART/uart_top.v Line: 15
Warning (10268): Verilog HDL information at memories.v(139): always construct contains both blocking and non-blocking assignments File: C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/memories.v Line: 139
