Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/fpga/lcd_nios/ --output-directory=D:/fpga/lcd_nios/SOPC/ --report-file=bsf:D:/fpga/lcd_nios/SOPC.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C5T144C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/fpga/lcd_nios/SOPC.qsys
Progress: Loading lcd_nios/SOPC.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding epcs [altera_avalon_epcs_flash_controller 13.0.1.99.2]
Progress: Parameterizing module epcs
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Adding spi_touch [altera_avalon_spi 13.0.1.99.2]
Progress: Parameterizing module spi_touch
Progress: Adding lcd_cs [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module lcd_cs
Progress: Adding touch_cs [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module touch_cs
Progress: Adding lcd_rs [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module lcd_rs
Progress: Adding touch_irq [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module touch_irq
Progress: Adding reset [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module reset
Progress: Adding lcd_wr [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module lcd_wr
Progress: Adding lcd32_data [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module lcd32_data
Progress: Adding lcd_rd [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module lcd_rd
Progress: Adding bl_p [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module bl_p
Progress: Adding bl_n [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module bl_n
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding led [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led
Progress: Adding buzz [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module buzz
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SOPC.touch_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: SOPC.lcd32_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: SOPC.cpu: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system
Info: SOPC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: SOPC.sysid: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/fpga/lcd_nios/ --output-directory=D:/fpga/lcd_nios/SOPC/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:D:/fpga/lcd_nios/SOPC.sopcinfo --report-file=html:D:/fpga/lcd_nios/SOPC.html --report-file=qip:D:/fpga/lcd_nios/SOPC/synthesis/SOPC.qip --report-file=cmp:D:/fpga/lcd_nios/SOPC.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C5T144C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/fpga/lcd_nios/SOPC.qsys --language=VERILOG
Progress: Loading lcd_nios/SOPC.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding epcs [altera_avalon_epcs_flash_controller 13.0.1.99.2]
Progress: Parameterizing module epcs
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Adding spi_touch [altera_avalon_spi 13.0.1.99.2]
Progress: Parameterizing module spi_touch
Progress: Adding lcd_cs [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module lcd_cs
Progress: Adding touch_cs [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module touch_cs
Progress: Adding lcd_rs [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module lcd_rs
Progress: Adding touch_irq [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module touch_irq
Progress: Adding reset [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module reset
Progress: Adding lcd_wr [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module lcd_wr
Progress: Adding lcd32_data [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module lcd32_data
Progress: Adding lcd_rd [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module lcd_rd
Progress: Adding bl_p [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module bl_p
Progress: Adding bl_n [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module bl_n
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding led [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led
Progress: Adding buzz [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module buzz
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SOPC.touch_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: SOPC.lcd32_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: SOPC.cpu: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system
Info: SOPC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: SOPC.sysid: Time stamp will be automatically updated when this component is generated.
Info: SOPC: Generating SOPC "SOPC" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 19 modules, 78 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 39 modules, 158 connections
Info: merlin_domain_transform: After transform: 79 modules, 429 connections
Info: merlin_router_transform: After transform: 99 modules, 509 connections
Info: merlin_traffic_limiter_transform: After transform: 100 modules, 514 connections
Info: merlin_burst_transform: After transform: 101 modules, 518 connections
Info: reset_adaptation_transform: After transform: 102 modules, 402 connections
Info: merlin_network_to_switch_transform: After transform: 141 modules, 484 connections
Info: merlin_width_transform: After transform: 143 modules, 490 connections
Info: limiter_update_transform: After transform: 143 modules, 491 connections
Info: merlin_mm_transform: After transform: 143 modules, 491 connections
Info: merlin_interrupt_mapper_transform: After transform: 144 modules, 494 connections
Warning: SOPC: "No matching role found for epcs:epcs_control_port:endofpacket (endofpacket)"
Warning: SOPC: "No matching role found for epcs:epcs_control_port:dataavailable (dataavailable)"
Warning: SOPC: "No matching role found for epcs:epcs_control_port:readyfordata (readyfordata)"
Info: epcs: Starting RTL generation for module 'SOPC_epcs'
Info: epcs:   Generation command is [exec D:/program/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/program/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/program/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/program/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/program/altera/13.0sp1/quartus/sopc_builder/bin -I D:/program/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- D:/program/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=SOPC_epcs --dir=C:/Users/ntien/AppData/Local/Temp/alt9739_6257601945096108666.dir/0001_epcs_gen/ --quartus_dir=D:/program/altera/13.0sp1/quartus --verilog --config=C:/Users/ntien/AppData/Local/Temp/alt9739_6257601945096108666.dir/0001_epcs_gen//SOPC_epcs_component_configuration.pl  --do_build_sim=0  ]
Info: epcs: Done RTL generation for module 'SOPC_epcs'
Info: epcs: "SOPC" instantiated altera_avalon_epcs_flash_controller "epcs"
Info: sdram: Starting RTL generation for module 'SOPC_sdram'
Info: sdram:   Generation command is [exec D:/program/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/program/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/program/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/program/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/program/altera/13.0sp1/quartus/sopc_builder/bin -I D:/program/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/program/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=SOPC_sdram --dir=C:/Users/ntien/AppData/Local/Temp/alt9739_6257601945096108666.dir/0002_sdram_gen/ --quartus_dir=D:/program/altera/13.0sp1/quartus --verilog --config=C:/Users/ntien/AppData/Local/Temp/alt9739_6257601945096108666.dir/0002_sdram_gen//SOPC_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'SOPC_sdram'
Info: sdram: "SOPC" instantiated altera_avalon_new_sdram_controller "sdram"
Info: jtag_uart: Starting RTL generation for module 'SOPC_jtag_uart'
Info: jtag_uart:   Generation command is [exec D:/program/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/program/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/program/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/program/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/program/altera/13.0sp1/quartus/sopc_builder/bin -I D:/program/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/program/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SOPC_jtag_uart --dir=C:/Users/ntien/AppData/Local/Temp/alt9739_6257601945096108666.dir/0003_jtag_uart_gen/ --quartus_dir=D:/program/altera/13.0sp1/quartus --verilog --config=C:/Users/ntien/AppData/Local/Temp/alt9739_6257601945096108666.dir/0003_jtag_uart_gen//SOPC_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'SOPC_jtag_uart'
Info: jtag_uart: "SOPC" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: spi_touch: Starting RTL generation for module 'SOPC_spi_touch'
Info: spi_touch:   Generation command is [exec D:/program/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/program/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/program/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/program/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/program/altera/13.0sp1/quartus/sopc_builder/bin -I D:/program/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- D:/program/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=SOPC_spi_touch --dir=C:/Users/ntien/AppData/Local/Temp/alt9739_6257601945096108666.dir/0004_spi_touch_gen/ --quartus_dir=D:/program/altera/13.0sp1/quartus --verilog --config=C:/Users/ntien/AppData/Local/Temp/alt9739_6257601945096108666.dir/0004_spi_touch_gen//SOPC_spi_touch_component_configuration.pl  --do_build_sim=0  ]
Info: spi_touch: Done RTL generation for module 'SOPC_spi_touch'
Info: spi_touch: "SOPC" instantiated altera_avalon_spi "spi_touch"
Info: lcd_cs: Starting RTL generation for module 'SOPC_lcd_cs'
Info: lcd_cs:   Generation command is [exec D:/program/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/program/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/program/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/program/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/program/altera/13.0sp1/quartus/sopc_builder/bin -I D:/program/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/program/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SOPC_lcd_cs --dir=C:/Users/ntien/AppData/Local/Temp/alt9739_6257601945096108666.dir/0005_lcd_cs_gen/ --quartus_dir=D:/program/altera/13.0sp1/quartus --verilog --config=C:/Users/ntien/AppData/Local/Temp/alt9739_6257601945096108666.dir/0005_lcd_cs_gen//SOPC_lcd_cs_component_configuration.pl  --do_build_sim=0  ]
Info: lcd_cs: Done RTL generation for module 'SOPC_lcd_cs'
Info: lcd_cs: "SOPC" instantiated altera_avalon_pio "lcd_cs"
Info: touch_irq: Starting RTL generation for module 'SOPC_touch_irq'
Info: touch_irq:   Generation command is [exec D:/program/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/program/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/program/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/program/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/program/altera/13.0sp1/quartus/sopc_builder/bin -I D:/program/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/program/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SOPC_touch_irq --dir=C:/Users/ntien/AppData/Local/Temp/alt9739_6257601945096108666.dir/0006_touch_irq_gen/ --quartus_dir=D:/program/altera/13.0sp1/quartus --verilog --config=C:/Users/ntien/AppData/Local/Temp/alt9739_6257601945096108666.dir/0006_touch_irq_gen//SOPC_touch_irq_component_configuration.pl  --do_build_sim=0  ]
Info: touch_irq: Done RTL generation for module 'SOPC_touch_irq'
Info: touch_irq: "SOPC" instantiated altera_avalon_pio "touch_irq"
Info: lcd32_data: Starting RTL generation for module 'SOPC_lcd32_data'
Info: lcd32_data:   Generation command is [exec D:/program/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/program/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/program/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/program/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/program/altera/13.0sp1/quartus/sopc_builder/bin -I D:/program/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/program/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SOPC_lcd32_data --dir=C:/Users/ntien/AppData/Local/Temp/alt9739_6257601945096108666.dir/0007_lcd32_data_gen/ --quartus_dir=D:/program/altera/13.0sp1/quartus --verilog --config=C:/Users/ntien/AppData/Local/Temp/alt9739_6257601945096108666.dir/0007_lcd32_data_gen//SOPC_lcd32_data_component_configuration.pl  --do_build_sim=0  ]
Info: lcd32_data: Done RTL generation for module 'SOPC_lcd32_data'
Info: lcd32_data: "SOPC" instantiated altera_avalon_pio "lcd32_data"
Info: cpu: Starting RTL generation for module 'SOPC_cpu'
Info: cpu:   Generation command is [exec D:/program/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I D:/program/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/program/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/program/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/program/altera/13.0sp1/quartus/sopc_builder/bin -I D:/program/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/program/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/program/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/program/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/program/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=SOPC_cpu --dir=C:/Users/ntien/AppData/Local/Temp/alt9739_6257601945096108666.dir/0008_cpu_gen/ --quartus_dir=D:/program/altera/13.0sp1/quartus --verilog --config=C:/Users/ntien/AppData/Local/Temp/alt9739_6257601945096108666.dir/0008_cpu_gen//SOPC_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu: # 2024.01.17 23:16:34 (*) Starting Nios II generation
Info: cpu: # 2024.01.17 23:16:34 (*)   Checking for plaintext license.
Info: cpu: # 2024.01.17 23:16:34 (*)   Couldn't query license setup in Quartus directory D:/program/altera/13.0sp1/quartus
Info: cpu: # 2024.01.17 23:16:34 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.01.17 23:16:34 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.01.17 23:16:34 (*)   Plaintext license not found.
Info: cpu: # 2024.01.17 23:16:34 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2024.01.17 23:16:35 (*)   Couldn't query license setup in Quartus directory D:/program/altera/13.0sp1/quartus
Info: cpu: # 2024.01.17 23:16:35 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.01.17 23:16:35 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.01.17 23:16:35 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2024.01.17 23:16:35 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.01.17 23:16:35 (*)   Creating all objects for CPU
Info: cpu: # 2024.01.17 23:16:35 (*)     Testbench
Info: cpu: # 2024.01.17 23:16:35 (*)     Instruction decoding
Info: cpu: # 2024.01.17 23:16:35 (*)       Instruction fields
Info: cpu: # 2024.01.17 23:16:35 (*)       Instruction decodes
Info: cpu: # 2024.01.17 23:16:35 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2024.01.17 23:16:35 (*)       Instruction controls
Info: cpu: # 2024.01.17 23:16:35 (*)     Pipeline frontend
Info: cpu: # 2024.01.17 23:16:35 (*)     Pipeline backend
Info: cpu: # 2024.01.17 23:16:37 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.01.17 23:16:39 (*)   Creating encrypted RTL
Info: cpu: # 2024.01.17 23:16:40 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'SOPC_cpu'
Info: cpu: "SOPC" instantiated altera_nios2_qsys "cpu"
Info: sysid: "SOPC" instantiated altera_avalon_sysid_qsys "sysid"
Info: led: Starting RTL generation for module 'SOPC_led'
Info: led:   Generation command is [exec D:/program/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/program/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/program/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/program/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/program/altera/13.0sp1/quartus/sopc_builder/bin -I D:/program/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/program/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SOPC_led --dir=C:/Users/ntien/AppData/Local/Temp/alt9739_6257601945096108666.dir/0010_led_gen/ --quartus_dir=D:/program/altera/13.0sp1/quartus --verilog --config=C:/Users/ntien/AppData/Local/Temp/alt9739_6257601945096108666.dir/0010_led_gen//SOPC_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'SOPC_led'
Info: led: "SOPC" instantiated altera_avalon_pio "led"
Info: buzz: Starting RTL generation for module 'SOPC_buzz'
Info: buzz:   Generation command is [exec D:/program/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/program/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/program/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/program/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/program/altera/13.0sp1/quartus/sopc_builder/bin -I D:/program/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/program/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SOPC_buzz --dir=C:/Users/ntien/AppData/Local/Temp/alt9739_6257601945096108666.dir/0011_buzz_gen/ --quartus_dir=D:/program/altera/13.0sp1/quartus --verilog --config=C:/Users/ntien/AppData/Local/Temp/alt9739_6257601945096108666.dir/0011_buzz_gen//SOPC_buzz_component_configuration.pl  --do_build_sim=0  ]
Info: buzz: Done RTL generation for module 'SOPC_buzz'
Info: buzz: "SOPC" instantiated altera_avalon_pio "buzz"
Info: cpu_instruction_master_translator: "SOPC" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info: cpu_jtag_debug_module_translator: "SOPC" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_instruction_master_translator_avalon_universal_master_0_agent: "SOPC" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "SOPC" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "SOPC" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "SOPC" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "SOPC" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "SOPC" instantiated altera_merlin_router "id_router"
Info: id_router_002: "SOPC" instantiated altera_merlin_router "id_router_002"
Info: id_router_003: "SOPC" instantiated altera_merlin_router "id_router_003"
Info: limiter: "SOPC" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "SOPC" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "SOPC" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "SOPC" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "SOPC" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "SOPC" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "SOPC" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_003: "SOPC" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_mux: "SOPC" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "SOPC" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "SOPC" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/fpga/lcd_nios/SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: "SOPC" instantiated altera_irq_mapper "irq_mapper"
Info: SOPC: Done SOPC" with 34 modules, 170 files, 3562083 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
