

================================================================
== Vitis HLS Report for 'mat_mul_1'
================================================================
* Date:           Sat Jan 14 11:19:23 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        NeuralNetworkKernel
* Solution:       NN_kernel (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.354 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1289|     1289|  12.890 us|  12.890 us|  1289|  1289|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_66_1   |     1288|     1288|       161|          -|          -|     8|        no|
        | + VITIS_LOOP_70_2  |       38|       38|         8|          1|          1|    32|       yes|
        | + VITIS_LOOP_70_2  |       38|       38|         8|          1|          1|    32|       yes|
        | + VITIS_LOOP_70_2  |       38|       38|         8|          1|          1|    32|       yes|
        | + VITIS_LOOP_70_2  |       38|       38|         8|          1|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    220|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     548|   3324|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    352|    -|
|Register         |        -|    -|     805|    256|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|    1353|   4152|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |               Instance               |              Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |facc_32ns_32ns_1ns_32_3_no_dsp_1_U72  |facc_32ns_32ns_1ns_32_3_no_dsp_1  |        0|   0|  137|  831|    0|
    |facc_32ns_32ns_1ns_32_3_no_dsp_1_U73  |facc_32ns_32ns_1ns_32_3_no_dsp_1  |        0|   0|  137|  831|    0|
    |facc_32ns_32ns_1ns_32_3_no_dsp_1_U74  |facc_32ns_32ns_1ns_32_3_no_dsp_1  |        0|   0|  137|  831|    0|
    |facc_32ns_32ns_1ns_32_3_no_dsp_1_U75  |facc_32ns_32ns_1ns_32_3_no_dsp_1  |        0|   0|  137|  831|    0|
    +--------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                  |        0|   0|  548| 3324|    0|
    +--------------------------------------+----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |layer8_weights_U  |mat_mul_1_layer8_weights  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +------------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                          |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +------------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln66_fu_549_p2       |         +|   0|  0|  13|           6|           3|
    |add_ln70_1_fu_383_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln70_2_fu_436_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln70_3_fu_505_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln70_fu_313_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln72_2_fu_526_p2     |         +|   0|  0|  17|          10|          10|
    |add_ln72_fu_404_p2       |         +|   0|  0|  17|          10|          10|
    |grp_fu_358_p2            |      icmp|   0|  0|  10|           6|           7|
    |grp_fu_419_p2            |      icmp|   0|  0|  10|           6|           7|
    |grp_fu_480_p2            |      icmp|   0|  0|  10|           6|           7|
    |grp_fu_541_p2            |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln66_fu_299_p2      |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln70_1_fu_389_p2    |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln70_2_fu_442_p2    |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln70_3_fu_511_p2    |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln70_fu_319_p2      |      icmp|   0|  0|  10|           6|           7|
    |or_ln66_3_fu_427_p2      |        or|   0|  0|   5|           5|           2|
    |or_ln66_4_fu_488_p2      |        or|   0|  0|   5|           5|           2|
    |or_ln66_fu_366_p2        |        or|   0|  0|   5|           5|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 220|         131|         107|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  59|         11|    1|         11|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter7       |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter7       |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter7       |   9|          2|    1|          2|
    |ap_phi_mux_j_0_phi_fu_187_p4  |   9|          2|    6|         12|
    |ap_phi_mux_j_1_phi_fu_211_p4  |   9|          2|    6|         12|
    |ap_phi_mux_j_2_phi_fu_235_p4  |   9|          2|    6|         12|
    |ap_phi_mux_j_3_phi_fu_259_p4  |   9|          2|    6|         12|
    |i_0_reg_171                   |   9|          2|    6|         12|
    |input_r_address0              |  26|          5|   11|         55|
    |j_0_reg_183                   |   9|          2|    6|         12|
    |j_1_reg_207                   |   9|          2|    6|         12|
    |j_2_reg_231                   |   9|          2|    6|         12|
    |j_3_reg_255                   |   9|          2|    6|         12|
    |layer8_weights_address0       |  26|          5|   10|         50|
    |output_r_address0             |  26|          5|   11|         55|
    |output_r_d0                   |  26|          5|   32|        160|
    |sum_0_reg_194                 |   9|          2|   32|         64|
    |sum_19_reg_218                |   9|          2|   32|         64|
    |sum_2_reg_242                 |   9|          2|   32|         64|
    |sum_3_reg_266                 |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 352|         73|  255|        711|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln70_1_reg_611       |   6|   0|    6|          0|
    |add_ln70_2_reg_651       |   6|   0|    6|          0|
    |add_ln70_3_reg_691       |   6|   0|    6|          0|
    |add_ln70_reg_571         |   6|   0|    6|          0|
    |ap_CS_fsm                |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7  |   1|   0|    1|          0|
    |i_0_reg_171              |   6|   0|    6|          0|
    |icmp_ln70_1_reg_617      |   1|   0|    1|          0|
    |icmp_ln70_2_reg_657      |   1|   0|    1|          0|
    |icmp_ln70_3_reg_697      |   1|   0|    1|          0|
    |icmp_ln70_reg_577        |   1|   0|    1|          0|
    |j_0_reg_183              |   6|   0|    6|          0|
    |j_1_reg_207              |   6|   0|    6|          0|
    |j_2_reg_231              |   6|   0|    6|          0|
    |j_3_reg_255              |   6|   0|    6|          0|
    |or_ln66_3_reg_641        |   4|   0|    5|          1|
    |or_ln66_5_cast6_reg_646  |   4|   0|   64|         60|
    |or_ln66_6_cast8_reg_681  |   3|   0|   64|         61|
    |or_ln66_cast4_reg_601    |   4|   0|   64|         60|
    |reg_295                  |  32|   0|   32|          0|
    |sum_0_reg_194            |  32|   0|   32|          0|
    |sum_19_reg_218           |  32|   0|   32|          0|
    |sum_2_reg_242            |  32|   0|   32|          0|
    |sum_3_reg_266            |  32|   0|   32|          0|
    |tmp_3_reg_606            |   4|   0|   10|          6|
    |tmp_4_reg_686            |   3|   0|   10|          7|
    |trunc_ln66_reg_564       |   5|   0|    5|          0|
    |zext_ln66_reg_559        |   6|   0|   64|         58|
    |add_ln70_1_reg_611       |  64|  32|    6|          0|
    |add_ln70_2_reg_651       |  64|  32|    6|          0|
    |add_ln70_3_reg_691       |  64|  32|    6|          0|
    |add_ln70_reg_571         |  64|  32|    6|          0|
    |icmp_ln70_1_reg_617      |  64|  32|    1|          0|
    |icmp_ln70_2_reg_657      |  64|  32|    1|          0|
    |icmp_ln70_3_reg_697      |  64|  32|    1|          0|
    |icmp_ln70_reg_577        |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 805| 256|  574|        253|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|     mat_mul.1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|     mat_mul.1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|     mat_mul.1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|     mat_mul.1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|     mat_mul.1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|     mat_mul.1|  return value|
|grp_fu_35017_p_din0   |  out|   32|  ap_ctrl_hs|     mat_mul.1|  return value|
|grp_fu_35017_p_din1   |  out|   32|  ap_ctrl_hs|     mat_mul.1|  return value|
|grp_fu_35017_p_dout0  |   in|   32|  ap_ctrl_hs|     mat_mul.1|  return value|
|grp_fu_35017_p_ce     |  out|    1|  ap_ctrl_hs|     mat_mul.1|  return value|
|input_r_address0      |  out|   11|   ap_memory|       input_r|         array|
|input_r_ce0           |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0            |   in|   32|   ap_memory|       input_r|         array|
|output_r_address0     |  out|   11|   ap_memory|      output_r|         array|
|output_r_ce0          |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0          |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0           |  out|   32|   ap_memory|      output_r|         array|
+----------------------+-----+-----+------------+--------------+--------------+

