{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "import vertexai # to interact with googles code chatbot ai\n",
    "from vertexai.preview.language_models import CodeChatModel, ChatModel, InputOutputTextPair, ChatMessage,CodeGenerationModel, TextGenerationModel\n",
    "import google\n",
    "import openai\n",
    "import openai.error\n",
    "\n",
    "import syfco # to convert between different form\n",
    "import bosy\n",
    "from bosy import BosyError\n",
    "import strix\n",
    "\n",
    "import benchmark\n",
    "from benchmark import Benchmark, build_prompt\n",
    "\n",
    "import verify # used to verify verilog solutions\n",
    "import json\n",
    "import os\n",
    "\n",
    "# both for handling async stuff\n",
    "import asyncio\n",
    "\n",
    "from dotenv import load_dotenv\n",
    "load_dotenv()  # take environment variables from .env.\n",
    "\n",
    "import csv # to write the benchmark results to a csv file\n",
    "from utils import *\n",
    "from prompting import *\n",
    "import time\n",
    "import random"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "def generate_module_signature(bm: Benchmark, params=None, module_name=\"fsm\"):\n",
    "    if params == None:\n",
    "        params = bm.generate_params\n",
    "    spec = read_file(bm.specification)\n",
    "    inputs = syfco.inputs(spec, overwrite_params=params)\n",
    "    outputs = syfco.outputs(spec, overwrite_params=params)\n",
    "    return f\"\"\"module {module_name} ({\n",
    "    \", \".join(\n",
    "      [\"input \" + inp for inp in inputs] + [\"output reg \" + out for out in outputs]\n",
    "    )\n",
    "  })\"\"\"\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [],
   "source": [
    "vertexai.init(project=\"rg-finkbeiner-30141001\", location=\"us-central1\")\n",
    "chat_model = ChatModel.from_pretrained(\"chat-bison\")\n",
    "code_model = CodeChatModel.from_pretrained(\"codechat-bison\")\n",
    "parameters = {\n",
    "    \"temperature\": 0.5,\n",
    "    \"max_output_tokens\": 1024\n",
    "}\n",
    "openai.api_key = os.getenv(\"OPENAI_KEY\")\n",
    "openai.organization = os.getenv(\"OPENAI_ORG\")\n",
    "def openai_complete(messages, model = \"gpt-3.5-turbo-16k\", retry_n = 50, **kwargs):\n",
    "    count = 0\n",
    "    while count < retry_n:\n",
    "        try:\n",
    "            completion = openai.ChatCompletion.create(\n",
    "            model=model,\n",
    "            messages=messages,\n",
    "            **kwargs\n",
    "            )\n",
    "            return completion\n",
    "        except (openai.error.RateLimitError,\n",
    "                openai.error.APIError,\n",
    "                openai.error.APIConnectionError,\n",
    "                openai.error.ServiceUnavailableError,\n",
    "                openai.error.Timeout,\n",
    "                openai.error.TryAgain) as e: # OpenAI API seems to be quite unstable\n",
    "            print(e)\n",
    "            time.sleep(100)\n",
    "            count = count + 1\n",
    "    raise openai.error.RateLimitError"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [],
   "source": [
    "benchmarks = Benchmark.load_from_json(\"./benchmarks.json\", \"./parametric_solutions\")\n",
    "benchmarks_strix = Benchmark.load_from_json(\"./benchmarks_strix.json\", \"./syntcomp/tlsf\")\n",
    "benchmarks_bosy = Benchmark.load_from_json(\"./benchmarks_bosy.json\", \"./syntcomp/tlsf\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [],
   "source": [
    "def improve_iteratively(response, bm):\n",
    "  code = extract_normalized_verilog_code(response, bm.name)\n",
    "  res = \"NO_CODE\" if code == None else bm.verify(impl=code).name\n",
    "  match res:\n",
    "    case \"NO_CODE\":\n",
    "      prompt = \"This doesn't seem like a complete verilog module. Could you please give me the entire module?\"\n",
    "    case \"ERROR_CONVERT_TO_VERILOG\":\n",
    "      prompt = \"This code isn't syntactically valid verilog code. Could you please fix the syntax errors?\"\n",
    "    case \"ERROR_COMBINE_AIGER\":\n",
    "      prompt = f\"Could you please make sure to use the module signature `{generate_module_signature(bm)}` in your code. Please also try to think about your code again using the new signature. Make sure it matches the specification!\"\n",
    "    case \"FALSE_RESULT\":\n",
    "      prompt = \"The code doesn't satisfy the specification. Please think extensively about how you need to change your code to satisfy the specification. If necessary, rewrite the module from ground up\"\n",
    "    case \"SUCCESS\":\n",
    "      return (code, res)\n",
    "    case _:\n",
    "      return (None, res)\n",
    "  return (prompt, res)\n",
    "\n",
    "def run_single_iterative(bm, type):\n",
    "  # bm.build_prompt might do some heavy work like synthesizing examples with bosy\n",
    "  prompt, examples = build_prompt(bm, params=bm.generate_params, template=PromptPALM, mode=type)\n",
    "  chat = chat_model.start_chat(examples=examples)\n",
    "  response = chat.send_message(prompt, **parameters)\n",
    "  for i in range(0, 3):\n",
    "    (prompt, res) = improve_iteratively(response.text, bm)\n",
    "    if res == \"SUCCESS\" or res == None:\n",
    "      return res\n",
    "    response = chat.send_message(prompt, **parameters)\n",
    "  return res\n",
    "\n",
    "def run_single_explicit_examples(bm, type):\n",
    "    print(\"Starting benchmark \" + bm.name + \"/\" + type)\n",
    "    # bm.build_prompt might do some heavy work like synthesizing examples with bosy\n",
    "    prompt, examples = build_prompt(bm, params=bm.generate_params, template=PromptPALM, mode=type)\n",
    "    print(\"Finished generating prompt for \" + bm.name + \"/\" + type)\n",
    "    chat = chat_model.start_chat(examples=examples)\n",
    "    response = chat.send_message(prompt, **parameters)\n",
    "    code = extract_normalized_verilog_code(response.text, bm.name)\n",
    "    # print(code if code else \"NO_CODE::\\n\" + response.text)\n",
    "    if code == None:\n",
    "      return \"NO_CODE\"\n",
    "    else:\n",
    "      res = bm.verify(impl=code)\n",
    "      return res.name\n",
    "\n",
    "def run_single_explicit_examples_oneshot(bm, type):\n",
    "    print(\"Starting benchmark \" + bm.name + \"/\" + type)\n",
    "    # bm.build_prompt might do some heavy work like synthesizing examples with bosy\n",
    "    prompt, examples = build_prompt(bm, params=bm.generate_params, template=PromptPALM, mode=type, max_examples=1)\n",
    "    print(\"Finished generating prompt for \" + bm.name + \"/\" + type)\n",
    "    print(len(examples))\n",
    "    chat = chat_model.start_chat(examples=examples)\n",
    "    response = chat.send_message(prompt, **parameters)\n",
    "    code = extract_normalized_verilog_code(response.text, bm.name)\n",
    "    # print(code if code else \"NO_CODE::\\n\" + response.text)\n",
    "    if code == None:\n",
    "      return \"NO_CODE\"\n",
    "    else:\n",
    "      res = bm.verify(impl=code)\n",
    "      return res.name\n",
    "\n",
    "def run_single_best_k(k, max_examples=100, template=PromptPALM):\n",
    "  def run_single (bm, type):\n",
    "    # bm.build_prompt might do some heavy work like synthesizing examples with bosy\n",
    "    prompt, examples = build_prompt(bm, params=bm.generate_params, template=template, mode=type, max_examples=max_examples)\n",
    "    print(prompt, examples)\n",
    "    best = \"NO_CODE\"\n",
    "    for i in range(0, k):\n",
    "      chat = chat_model.start_chat(examples=examples)\n",
    "      response = chat.send_message(prompt, **parameters)\n",
    "      code = extract_normalized_verilog_code(response.text, bm.name)\n",
    "      if code == None:\n",
    "        continue\n",
    "\n",
    "      res = bm.verify(impl=code)\n",
    "      if res ==  verify.ReturnCode.SUCCESS:\n",
    "        return res.name\n",
    "      elif res == verify.ReturnCode.FALSE_RESULT:\n",
    "        best = res.name\n",
    "      elif best != \"FALSE_RESULT\":\n",
    "        best = res.name\n",
    "    return best\n",
    "  return run_single\n",
    "\n",
    "def run_single_template(template=DefaultPromptTemplate):\n",
    "  def run_single(bm, type):\n",
    "    prompt = build_prompt(bm, params=bm.generate_params, template=template, mode=type)\n",
    "    chat = chat_model.start_chat()\n",
    "    response = chat.send_message(prompt, **parameters)\n",
    "    print(response.text)\n",
    "    code = extract_normalized_verilog_code(response.text, bm.name)\n",
    "    if code == None:\n",
    "      print(response.text)\n",
    "      return \"NO_CODE\"\n",
    "    else:\n",
    "      res = bm.verify(impl=code)\n",
    "      return res.name\n",
    "  return run_single\n",
    "\n",
    "\n",
    "def run_single_codechat(bm, type, template=DefaultPromptTemplate):\n",
    "  print(\"Starting benchmark \" + bm.name + \"/\" + type)\n",
    "  # bm.build_prompt might do some heavy work like synthesizing examples with bosy\n",
    "  prompt = build_prompt(bm, params=bm.generate_params, template=template, mode=type)\n",
    "  chat = code_model.start_chat()\n",
    "  response = chat.send_message(prompt, **parameters)\n",
    "  code = extract_normalized_verilog_code(response.text, bm.name)\n",
    "  if code == None:\n",
    "    return \"NO_CODE\"\n",
    "  else:\n",
    "    res = bm.verify(impl=code)\n",
    "    return res.name\n",
    "    \n",
    "def run_single_openai(bm, type):\n",
    "  print(\"Starting benchmark \" + bm.name + \"/\" + type)\n",
    "  messages = build_prompt(bm, params=bm.generate_params, template=PromptOpenAI, mode=type)\n",
    "  print(messages)\n",
    "  \n",
    "  try:\n",
    "    completion = openai_complete(messages=messages)\n",
    "  except openai.error.RateLimitError:\n",
    "    return \"AI_RATELIMIT\"\n",
    "  \n",
    "  response = completion.choices[0].message.content\n",
    "  print(response)\n",
    "  code = extract_normalized_verilog_code(response, bm.name)\n",
    "  if code == None:\n",
    "    return \"NO_CODE\"\n",
    "  else:\n",
    "    res = bm.verify(impl=code, overwrite_params=bm.generate_params)\n",
    "    return res.name\n",
    "\n",
    "def run_single_openai_best_k(k, max_examples=100, model = \"gpt-3.5-turbo-16k\", template=PromptOpenAI):\n",
    "  def run_single (bm, type):\n",
    "    print(\"Starting benchmark \" + bm.name + \"/\" + type)\n",
    "    messages = build_prompt(bm, params=bm.generate_params, template=template, mode=type, max_examples=max_examples)\n",
    "    \n",
    "    try:\n",
    "      completion = openai_complete(messages=messages, n = k, model=model)\n",
    "    except openai.error.RateLimitError:\n",
    "      return \"AI_RATELIMIT\"\n",
    "    \n",
    "    best = \"NO_CODE\"\n",
    "    print(completion)\n",
    "    for choice in completion.choices:\n",
    "      response = choice.message.content\n",
    "      code = extract_normalized_verilog_code(response, bm.name)\n",
    "      if code == None:\n",
    "        continue\n",
    "      res = bm.verify(impl=code)\n",
    "      if res ==  verify.ReturnCode.SUCCESS:\n",
    "        return res.name\n",
    "      elif res == verify.ReturnCode.FALSE_RESULT:\n",
    "        best = res.name\n",
    "      elif best != \"FALSE_RESULT\":\n",
    "        best = res.name\n",
    "    return best\n",
    "  return run_single\n",
    "\n",
    "def find_best_openai(bm : Benchmark, type : str):\n",
    "    INCLUDE_SPECS = True\n",
    "    parname, curval = list(bm.generate_params.items())[0]\n",
    "    \n",
    "    messages = build_prompt(bm, mode=type,template=PromptOpenAI, max_examples=1)\n",
    "    print(\"Starting benchmark: \" + bm.name)\n",
    "\n",
    "    bestval = 0\n",
    "    params = {parname : curval}\n",
    "    while bestval < 1000:\n",
    "      try:\n",
    "        print(\"Current val = \" + str(curval))\n",
    "        completion = openai_complete(messages=messages, n=5, retry_n=40)\n",
    "\n",
    "        res = -1\n",
    "        for choice in completion.choices:\n",
    "          response = choice.message.content\n",
    "          code = extract_normalized_verilog_code(response, bm.name)\n",
    "          #print(code)\n",
    "          if code == None:\n",
    "            continue\n",
    "          res = bm.verify(impl=code, overwrite_params=params)\n",
    "          if res ==  verify.ReturnCode.SUCCESS:\n",
    "            break\n",
    "        \n",
    "        if res !=  verify.ReturnCode.SUCCESS: # we got wrong code :(\n",
    "          return str(bestval)\n",
    "        bestval = curval\n",
    "        curval = curval * 2\n",
    "\n",
    "        params = {parname : curval}\n",
    "        messages.append(choice.message.to_dict())\n",
    "        messages.append(\n",
    "          build_prompt(bm, mode=type,template=PromptOpenAI if INCLUDE_SPECS else PromptOpenAINoSpecification, params=params)[-1]\n",
    "        )\n",
    "\n",
    "\n",
    "      except openai.error.RateLimitError: # OpenAI API seems to be quite unstable\n",
    "        return \"AI_RATELIMIT\"\n",
    "      except (openai.InvalidRequestError):\n",
    "        messages = messages[0:1] + messages[2:1] # remove oldest message while keeping system instruction\n",
    "    if code:\n",
    "      print(code)\n",
    "    return str(bestval)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0\n",
      "You are an expert in writing correct verilog code, that fulfill certain formal properties specified in LTL.\n",
      "Please write a Verilog module for n=8 using the following module definition as a basis.\n",
      "```verilog\n",
      "module amba_decomposed_arbiter (input ALLREADY, input HBUSREQ_0, input HBUSREQ_1, input HBUSREQ_2, input HBUSREQ_3, input HBUSREQ_4, input HBUSREQ_5, input HBUSREQ_6, input HBUSREQ_7, output reg DECIDE, output reg BUSREQ, output reg HGRANT_0, output reg HGRANT_1, output reg HGRANT_2, output reg HGRANT_3, output reg HGRANT_4, output reg HGRANT_5, output reg HGRANT_6, output reg HGRANT_7)\n",
      "```\n",
      "The code needs to be fully synthesizable and follow the following LTL specification:\n",
      "G (F ALLREADY) && ALLREADY -> G ((! HGRANT_0 && ! HGRANT_1 && ! HGRANT_2 && ! HGRANT_3 && (! HGRANT_4 && ! HGRANT_5 && (! HGRANT_6 && true || true && (! HGRANT_7)) || (! HGRANT_4 && true || true && (! HGRANT_5)) && (! HGRANT_6 && ! HGRANT_7)) || (! HGRANT_0 && ! HGRANT_1 && (! HGRANT_2 && true || true && (! HGRANT_3)) || (! HGRANT_0 && true || true && (! HGRANT_1)) && (! HGRANT_2 && ! HGRANT_3)) && (! HGRANT_4 && ! HGRANT_5 && ! HGRANT_6 && ! HGRANT_7)) && (HGRANT_0 || HGRANT_1 || HGRANT_2 || HGRANT_3 || HGRANT_4 || HGRANT_5 || HGRANT_6 || HGRANT_7) && (! ALLREADY -> X HGRANT_0 <-> HGRANT_0) && (! ALLREADY -> X HGRANT_1 <-> HGRANT_1) && (! ALLREADY -> X HGRANT_2 <-> HGRANT_2) && (! ALLREADY -> X HGRANT_3 <-> HGRANT_3) && (! ALLREADY -> X HGRANT_4 <-> HGRANT_4) && (! ALLREADY -> X HGRANT_5 <-> HGRANT_5) && (! ALLREADY -> X HGRANT_6 <-> HGRANT_6) && (! ALLREADY -> X HGRANT_7 <-> HGRANT_7) && (HBUSREQ_0 -> F (! HBUSREQ_0 || HGRANT_0)) && (HBUSREQ_1 -> F (! HBUSREQ_1 || HGRANT_1)) && (HBUSREQ_2 -> F (! HBUSREQ_2 || HGRANT_2)) && (HBUSREQ_3 -> F (! HBUSREQ_3 || HGRANT_3)) && (HBUSREQ_4 -> F (! HBUSREQ_4 || HGRANT_4)) && (HBUSREQ_5 -> F (! HBUSREQ_5 || HGRANT_5)) && (HBUSREQ_6 -> F (! HBUSREQ_6 || HGRANT_6)) && (HBUSREQ_7 -> F (! HBUSREQ_7 || HGRANT_7)) && (HGRANT_0 -> BUSREQ <-> HBUSREQ_0) && (HGRANT_1 -> BUSREQ <-> HBUSREQ_1) && (HGRANT_2 -> BUSREQ <-> HBUSREQ_2) && (HGRANT_3 -> BUSREQ <-> HBUSREQ_3) && (HGRANT_4 -> BUSREQ <-> HBUSREQ_4) && (HGRANT_5 -> BUSREQ <-> HBUSREQ_5) && (HGRANT_6 -> BUSREQ <-> HBUSREQ_6) && (HGRANT_7 -> BUSREQ <-> HBUSREQ_7) && (! ALLREADY -> ! DECIDE) && (DECIDE <-> ! (X HGRANT_0 <-> HGRANT_0) || ! (X HGRANT_1 <-> HGRANT_1) || ! (X HGRANT_2 <-> HGRANT_2) || ! (X HGRANT_3 <-> HGRANT_3) || ! (X HGRANT_4 <-> HGRANT_4) || ! (X HGRANT_5 <-> HGRANT_5) || ! (X HGRANT_6 <-> HGRANT_6) || ! (X HGRANT_7 <-> HGRANT_7)) && (! HBUSREQ_0 && ! HBUSREQ_1 && ! HBUSREQ_2 && ! HBUSREQ_3 && ! HBUSREQ_4 && ! HBUSREQ_5 && ! HBUSREQ_6 && ! HBUSREQ_7 && DECIDE -> X HGRANT_0)) && ! DECIDE && HGRANT_0 []\n"
     ]
    }
   ],
   "source": [
    "async def run_benchmarks(benchmarks, file : str,run_single, example_types = [\"self\", \"bosy\", \"strix\", \"none\"], wait_time = 200 ):\n",
    "  # setting up csv writing\n",
    "  f = open(file, 'w', newline='')\n",
    "  csvwriter = csv.DictWriter(f, fieldnames=[\"benchmark\"] + example_types, dialect='unix', quoting=csv.QUOTE_NONE)\n",
    "  csvwriter.writeheader()\n",
    "\n",
    "  # get event loop to be able to run the requests in parallel\n",
    "  loop = asyncio.get_event_loop()\n",
    "\n",
    "  async def _run_single(bm, type):\n",
    "    try:\n",
    "      return await loop.run_in_executor(None, run_single, bm, type)\n",
    "    except TimeoutError:\n",
    "      return \"TIMEOUT\"\n",
    "    except BosyError:\n",
    "      return \"BOSY_ERROR\"\n",
    "    except (google.api_core.exceptions.InternalServerError,\n",
    "            google.api_core.exceptions.InvalidArgument,\n",
    "          openai.InvalidRequestError) as e:\n",
    "      print(e)\n",
    "      return \"AI_ERROR\" \n",
    "    #except Exception as e:\n",
    "    #  print(e, e.__class__)\n",
    "  async def run_single_benchmark(bm, i = 0):\n",
    "    result = {\n",
    "      \"benchmark\": bm.name\n",
    "    }\n",
    "    await asyncio.sleep(wait_time * i)  # needed because of quota\n",
    "    print(i)\n",
    "    async_res = await asyncio.gather(\n",
    "      *[_run_single(bm, type) for type in example_types]\n",
    "    )\n",
    "    for i, res in enumerate(async_res):\n",
    "      result[example_types[i]] = res\n",
    "    csvwriter.writerow(result)\n",
    "    f.flush() # writes partial results to output\n",
    "\n",
    "  await asyncio.gather(\n",
    "    *[run_single_benchmark(bm, i) for i, bm in enumerate(benchmarks)]\n",
    "  )\n",
    "  f.close()\n",
    "\n",
    "# await run_benchmarks(benchmarks=benchmarks_strix, run_single=run_single_openai_best_k(1), example_types=[\"bosy\", \"strix\"], file = \"results/strix_oneshot_gpt.csv\", wait_time = 1000)\n",
    "await run_benchmarks(benchmarks=benchmarks_bosy[0:2], run_single=run_single_best_k(3, max_examples=1, template=ModuleDefinitionPromptPALM), example_types=[\"none\"], file = \"results/_.csv\", wait_time = 200)\n",
    "#await run_benchmarks(benchmarks=benchmarks_strix, run_single=run_single_openai_best_k(k = 3, max_examples=2, model=\"gpt-4\"), example_types=[\"strix\", \"none\"], file = \"results/strix_gpt4_best3.csv\", wait_time = 600)\n",
    "#await run_benchmarks(benchmarks=benchmarks_bosy, run_single=run_single_openai_best_k(k = 3, max_examples=2, model=\"gpt-4\"), example_types=[\"bosy\", \"strix\", \"none\"], file = \"results/bosy_gpt4_best3.csv\", wait_time = 600)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\u001b[32mConverting Verilog to AIGER\u001b[m\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |                                                                            |\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |                                                                            |\n",
      " |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |                                                                            |\n",
      " |  Permission to use, copy, modify, and/or distribute this software for any  |\n",
      " |  purpose with or without fee is hereby granted, provided that the above    |\n",
      " |  copyright notice and this permission notice appear in all copies.         |\n",
      " |                                                                            |\n",
      " |  THE SOFTWARE IS PROVIDED \"AS IS\" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |\n",
      " |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |\n",
      " |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |\n",
      " |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |\n",
      " |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |\n",
      " |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |\n",
      " |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |\n",
      " |                                                                            |\n",
      " \\----------------------------------------------------------------------------/\n",
      "\n",
      " Yosys 0.25 (git sha1 e02b7f64bc7, gcc 13.1.1 -march=x86-64 -mtune=generic -O2 -fno-plt -fexceptions -fstack-clash-protection -fcf-protection -ffile-prefix-map=/build/yosys/src=/usr/src/debug/yosys -fPIC -Os)\n",
      "\n",
      "\n",
      "-- Running command `\n",
      "read_verilog -sv /tmp/tmpn5e_o7vx.vl;\n",
      "# Sets the top module and overrides parameters\n",
      "hierarchy -top detector ;\n",
      "proc;\n",
      "# Splits up vectors into single ports using the same naming convention as syfco\n",
      "splitnets -ports -format _;\n",
      "check;\n",
      "wreduce;\n",
      "alumacc;\n",
      "fsm;\n",
      "memory -nomap;\n",
      "memory_map;\n",
      "techmap;\n",
      "\n",
      "# Removes clk signal, because the monitor file created from the TLSF does not contain it which makes model checking hard\n",
      "delete detector/clk;\n",
      "\n",
      "abc;\n",
      "hierarchy -check;\n",
      "stat;\n",
      "opt -fine\n",
      "check;\n",
      "\n",
      "# Maps the internal representation to aiger\n",
      "aigmap;\n",
      "write_aiger -ascii -symbols ./impl.aag;\n",
      "' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: /tmp/tmpn5e_o7vx.vl\n",
      "Parsing SystemVerilog input from `/tmp/tmpn5e_o7vx.vl' to AST representation.\n",
      "Generating RTLIL representation for module `\\detector'.\n",
      "Warning: reg '\\g' is assigned in a continuous assignment at /tmp/tmpn5e_o7vx.vl:6.10-6.15.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1. Analyzing design hierarchy..\n",
      "Top module:  \\detector\n",
      "\n",
      "2.2. Analyzing design hierarchy..\n",
      "Top module:  \\detector\n",
      "Removed 0 unused modules.\n",
      "\n",
      "3. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "3.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "3.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "3.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "3.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "3.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "3.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module detector.\n",
      "\n",
      "4. Executing SPLITNETS pass (splitting up multi-bit signals).\n",
      "\n",
      "5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module detector...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "6. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "7. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module detector:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "8. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "8.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "8.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "8.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "8.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\detector..\n",
      "\n",
      "8.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "9. Executing MEMORY pass.\n",
      "\n",
      "9.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "9.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "9.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "9.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "9.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "9.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\detector..\n",
      "\n",
      "9.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "9.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "9.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\detector..\n",
      "\n",
      "9.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "10. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "11. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "11.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "11.2. Continuing TECHMAP pass.\n",
      "No more expansions possible.\n",
      "<suppressed ~71 debug messages>\n",
      "\n",
      "12. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "12.1. Extracting gate netlist of module `\\detector' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.\n",
      "Don't call ABC as there is nothing to map.\n",
      "Removing temp directory.\n",
      "\n",
      "13. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "13.1. Analyzing design hierarchy..\n",
      "Top module:  \\detector\n",
      "\n",
      "13.2. Analyzing design hierarchy..\n",
      "Top module:  \\detector\n",
      "Removed 0 unused modules.\n",
      "\n",
      "14. Printing statistics.\n",
      "\n",
      "=== detector ===\n",
      "\n",
      "   Number of wires:                  3\n",
      "   Number of wire bits:              3\n",
      "   Number of public wires:           3\n",
      "   Number of public wire bits:       3\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  0\n",
      "\n",
      "15. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "15.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module detector.\n",
      "\n",
      "15.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\detector'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\detector..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\detector.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "15.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\detector'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "15.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "15.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\detector..\n",
      "\n",
      "15.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module detector.\n",
      "\n",
      "15.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "16. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module detector...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "17. Executing AIGMAP pass (map logic to AIG).\n",
      "\n",
      "18. Executing AIGER backend.\n",
      "\n",
      "Warnings: 1 unique messages, 1 total\n",
      "End of script. Logfile hash: 93bd6ee2c5, CPU: user 0.13s system 0.06s, MEM: 22.88 MB peak\n",
      "Yosys 0.25 (git sha1 e02b7f64bc7, gcc 13.1.1 -march=x86-64 -mtune=generic -O2 -fno-plt -fexceptions -fstack-clash-protection -fcf-protection -ffile-prefix-map=/build/yosys/src=/usr/src/debug/yosys -fPIC -Os)\n",
      "Time spent: 50% 3x read_verilog (0 sec), 12% 4x opt_clean (0 sec), ...\n",
      "\u001b[32mFixing variable naming in certain cases\u001b[m\n",
      "\u001b[32mConverting TLSF to monitor AIGER\u001b[m\n",
      "\u001b[32mCombining monitor with implementation\u001b[m\n",
      "\u001b[32mCalling nuXmv\u001b[m\n",
      "\u001b[31mERROR: FAILURE, model not adhering to specification\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "<ReturnCode.FALSE_RESULT: 11>"
      ]
     },
     "execution_count": 15,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "#dot = bosy.synthesize(read_file(\"detector.tlsf\"), target=\"dot\", overwrite_params={\"n\":2})\n",
    "#print(dot)\n",
    "#ltl = syfco.convert(read_file(\"detector.tlsf\"), format=\"ltl\", overwrite_params={\"n\": 4})\n",
    "#print(ltl)\n",
    "benchmarks[0].verify(\"\"\"module detector(\n",
    "  input [1:0] r,\n",
    "  input clk,\n",
    "  output reg g\n",
    ");\n",
    "  assign g = 0;\n",
    "endmodule\n",
    "\"\"\", overwrite_params={\"n\": 2})"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "You are an expert in writing correct verilog code, that fulfill certain formal properties specified in LTL.\n",
      "Here is an example for n=2. It satisfies the LTL specification G (F r_0) && G (F r_1) <-> G (F g):\n",
      "module detector(\n",
      "  input [1:0] r,\n",
      "  input clk,\n",
      "  output reg g\n",
      ");\n",
      "  reg [1:0] state;\n",
      "  initial state = '0;\n",
      "  always @(posedge clk) begin\n",
      "    state = state | r;\n",
      "    g = 0;\n",
      "    if(state == '1) begin\n",
      "      g = 1;\n",
      "      state = '0;\n",
      "    end\n",
      "  end\n",
      "endmodule\n",
      "\n",
      "Please write a Verilog module fulfilling the following expectations. Make sure the code is fully synthesizable.:\n",
      "G (F r_0) && G (F r_1) && G (F r_2) && G (F r_3) <-> G (F g)\n"
     ]
    }
   ],
   "source": [
    "\n",
    "contents = read_file(\"detector.tlsf\")\n",
    "ltl = syfco.convert(contents, \"ltl\", overwrite_params={\"n\": 4})\n",
    "bosy_f = syfco.convert(contents, \"bosy\", overwrite_params={\"n\": 4})\n",
    "bosy_impl = bosy.synthesize(bosy_f)\n",
    "\n",
    "template = PromptTemplate()\n",
    "template.add_example({\n",
    "    \"SPEC\": syfco.convert(contents, \"ltl\", overwrite_params={\"n\": 2}),\n",
    "    \"IMPL\": read_file(\"../../verilog/detector/detector_2.vl\"),\n",
    "    \"PARAMS\": \"n=2\"\n",
    "})\n",
    "prompt = template.build_prompt({\"SPEC\": syfco.convert(contents, \"ltl\", overwrite_params={\"n\": 4})})\n",
    "print(prompt)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.3"
  },
  "orig_nbformat": 4
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
