Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Jul 10 16:38:35 2025
| Host         : radagast running 64-bit Ubuntu 24.10
| Command      : report_methodology -file cw305_top_methodology_drc_routed.rpt -pb cw305_top_methodology_drc_routed.pb -rpx cw305_top_methodology_drc_routed.rpx
| Design       : cw305_top
| Device       : xc7a100tftg256-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 57
+-----------+----------+------------------------------------------+------------+
| Rule      | Severity | Description                              | Violations |
+-----------+----------+------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert             | 4          |
| TIMING-9  | Warning  | Unknown CDC Logic                        | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer         | 1          |
| TIMING-18 | Warning  | Missing input or output delay            | 2          |
| XDCH-2    | Warning  | Same min and max delay values on IO port | 49         |
+-----------+----------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on pushbutton relative to the rising and/or falling clock edge(s) of pll_clk1.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on usb_trigger relative to the rising and/or falling clock edge(s) of pll_clk1.
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'j16_sel' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 0.000 [get_ports j16_sel]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 93)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'k16_sel' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 0.000 [get_ports k16_sel]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 94)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'pushbutton' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks usb_clk] -add_delay 0.500 [get_ports pushbutton]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 95)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[0]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 86)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[10]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 86)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[11]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 86)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[12]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 86)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[13]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 86)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[14]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 86)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[15]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 86)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[16]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 86)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[17]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 86)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[18]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 86)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[19]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 86)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[1]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 86)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[20]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 86)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[2]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 86)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[3]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 86)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[4]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 86)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[5]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 86)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[6]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 86)
Related violations: <none>

XDCH-2#22 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[7]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 86)
Related violations: <none>

XDCH-2#23 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[8]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 86)
Related violations: <none>

XDCH-2#24 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_addr[9]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_addr]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 86)
Related violations: <none>

XDCH-2#25 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_cen' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_cen]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 89)
Related violations: <none>

XDCH-2#26 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_data[0]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_data]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 87)
Related violations: <none>

XDCH-2#27 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_data[1]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_data]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 87)
Related violations: <none>

XDCH-2#28 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_data[2]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_data]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 87)
Related violations: <none>

XDCH-2#29 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_data[3]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_data]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 87)
Related violations: <none>

XDCH-2#30 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_data[4]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_data]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 87)
Related violations: <none>

XDCH-2#31 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_data[5]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_data]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 87)
Related violations: <none>

XDCH-2#32 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_data[6]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_data]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 87)
Related violations: <none>

XDCH-2#33 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_data[7]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_data]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 87)
Related violations: <none>

XDCH-2#34 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_rdn' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_rdn]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 90)
Related violations: <none>

XDCH-2#35 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_trigger' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_trigger]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 88)
Related violations: <none>

XDCH-2#36 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'usb_wrn' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk -add_delay 2.000 [get_ports usb_wrn]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 91)
Related violations: <none>

XDCH-2#37 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led1' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock usb_clk 0.000 [get_ports led1]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 97)
Related violations: <none>

XDCH-2#38 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led2' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock usb_clk 0.000 [get_ports led2]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 98)
Related violations: <none>

XDCH-2#39 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led3' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock usb_clk 0.000 [get_ports led3]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 99)
Related violations: <none>

XDCH-2#40 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'tio_clkout' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock usb_clk 0.000 [get_ports tio_clkout]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 102)
Related violations: <none>

XDCH-2#41 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'tio_trigger' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock usb_clk 0.000 [get_ports tio_trigger]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 101)
Related violations: <none>

XDCH-2#42 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'usb_data[0]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock usb_clk 0.000 [get_ports usb_data]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 100)
Related violations: <none>

XDCH-2#43 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'usb_data[1]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock usb_clk 0.000 [get_ports usb_data]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 100)
Related violations: <none>

XDCH-2#44 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'usb_data[2]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock usb_clk 0.000 [get_ports usb_data]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 100)
Related violations: <none>

XDCH-2#45 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'usb_data[3]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock usb_clk 0.000 [get_ports usb_data]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 100)
Related violations: <none>

XDCH-2#46 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'usb_data[4]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock usb_clk 0.000 [get_ports usb_data]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 100)
Related violations: <none>

XDCH-2#47 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'usb_data[5]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock usb_clk 0.000 [get_ports usb_data]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 100)
Related violations: <none>

XDCH-2#48 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'usb_data[6]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock usb_clk 0.000 [get_ports usb_data]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 100)
Related violations: <none>

XDCH-2#49 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'usb_data[7]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock usb_clk 0.000 [get_ports usb_data]
/home/nico-paniforni/myAscon128-A/fpga/cw305.xdc (Line: 100)
Related violations: <none>


