{"Source Block": ["hdl/library/jesd204/axi_jesd204_rx/jesd204_up_rx.v@205:240@HdlStmFor", "    endcase\n  end\nend\n\ngenvar i;\ngenerate for (i = 0; i < NUM_LANES; i = i + 1) begin: gen_lane\n    jesd204_up_rx_lane #(\n      .DATA_PATH_WIDTH(DATA_PATH_WIDTH)\n    ) i_up_rx_lane (\n      .up_clk(up_clk),\n      .up_reset_synchronizer(up_reset_synchronizer),\n\n      .up_rreq(up_rreq),\n      .up_raddr(up_raddr[2:0]),\n      .up_rdata(up_lane_rdata[i]),\n\n      .up_status_cgs_state(up_status_lane_cgs_state[2*i+1:2*i]),\n      .up_status_err_statistics_cnt(up_status_err_statistics_cnt[32*i+31:32*i]),\n      .up_status_emb_state(up_status_lane_emb_state[3*i+2:3*i]),\n      .up_status_lane_frame_align_err_cnt(up_status_lane_frame_align_err_cnt[8*i+7:8*i]),\n\n      .core_clk(core_clk),\n      .core_reset(core_reset),\n\n      .core_ilas_config_valid(core_ilas_config_valid[i]),\n      .core_ilas_config_addr(core_ilas_config_addr[2*i+1:2*i]),\n      .core_ilas_config_data(core_ilas_config_data[(DATA_PATH_WIDTH*8*i)+(DATA_PATH_WIDTH*8)-1:DATA_PATH_WIDTH*8*i]),\n\n      .core_status_ifs_ready(core_status_lane_ifs_ready[i]),\n      .core_status_latency(core_status_lane_latency[14*i+13:14*i])\n    );\n  end\n\nendgenerate\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[210, "generate for (i = 0; i < NUM_LANES; i = i + 1) begin: gen_lane\n"], [211, "    jesd204_up_rx_lane #(\n"], [212, "      .DATA_PATH_WIDTH(DATA_PATH_WIDTH)\n"], [213, "    ) i_up_rx_lane (\n"], [214, "      .up_clk(up_clk),\n"], [215, "      .up_reset_synchronizer(up_reset_synchronizer),\n"], [217, "      .up_rreq(up_rreq),\n"], [218, "      .up_raddr(up_raddr[2:0]),\n"], [219, "      .up_rdata(up_lane_rdata[i]),\n"], [221, "      .up_status_cgs_state(up_status_lane_cgs_state[2*i+1:2*i]),\n"], [222, "      .up_status_err_statistics_cnt(up_status_err_statistics_cnt[32*i+31:32*i]),\n"], [223, "      .up_status_emb_state(up_status_lane_emb_state[3*i+2:3*i]),\n"], [224, "      .up_status_lane_frame_align_err_cnt(up_status_lane_frame_align_err_cnt[8*i+7:8*i]),\n"], [226, "      .core_clk(core_clk),\n"], [227, "      .core_reset(core_reset),\n"], [229, "      .core_ilas_config_valid(core_ilas_config_valid[i]),\n"], [230, "      .core_ilas_config_addr(core_ilas_config_addr[2*i+1:2*i]),\n"], [231, "      .core_ilas_config_data(core_ilas_config_data[(DATA_PATH_WIDTH*8*i)+(DATA_PATH_WIDTH*8)-1:DATA_PATH_WIDTH*8*i]),\n"], [233, "      .core_status_ifs_ready(core_status_lane_ifs_ready[i]),\n"], [234, "      .core_status_latency(core_status_lane_latency[14*i+13:14*i])\n"], [235, "    );\n"]], "Add": [[235, "  always @(posedge up_clk) begin\n"], [235, "    if (up_reset == 1'b1) begin\n"], [235, "      up_cfg_buffer_early_release <= 1'b0;\n"], [235, "      up_cfg_buffer_delay <= 'h00;\n"], [235, "      up_ctrl_err_statistics_mask <= 7'h0;\n"], [235, "      up_ctrl_err_statistics_reset <= 1'b0;\n"], [235, "      up_cfg_frame_align_err_threshold <= 8'd4;\n"], [235, "    end else if (up_wreq == 1'b1 && up_cfg_is_writeable == 1'b1) begin\n"], [235, "      case (up_waddr)\n"], [235, "      /* JESD RX configuraton */\n"], [235, "      12'h090: begin\n"], [235, "        up_cfg_buffer_early_release <= up_wdata[16];\n"], [235, "        up_cfg_buffer_delay <= up_wdata[9:DATA_PATH_WIDTH_LOG2];\n"], [235, "      end\n"], [235, "      endcase\n"], [235, "    end else if (up_wreq == 1'b1) begin\n"], [235, "      case (up_waddr)\n"], [235, "      12'h91: begin\n"], [235, "        up_ctrl_err_statistics_mask <= up_wdata[14:8];\n"], [235, "        up_ctrl_err_statistics_reset <= up_wdata[0];\n"], [235, "      end\n"], [235, "      12'h92: begin\n"], [235, "        up_cfg_frame_align_err_threshold <= up_wdata[7:0];\n"], [235, "      end\n"], [235, "      endcase\n"], [235, "    end\n"]]}}