#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Sep 24 16:07:40 2020
# Process ID: 18108
# Current directory: F:/Documents/Uni/CSSE4010/prac4/prac4/prac4.runs/synth_1
# Command line: vivado.exe -log seq_dtr_master.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source seq_dtr_master.tcl
# Log file: F:/Documents/Uni/CSSE4010/prac4/prac4/prac4.runs/synth_1/seq_dtr_master.vds
# Journal file: F:/Documents/Uni/CSSE4010/prac4/prac4/prac4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source seq_dtr_master.tcl -notrace
Command: synth_design -top seq_dtr_master -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21872
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1024.484 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'seq_dtr_master' [F:/Documents/Uni/CSSE4010/prac4/prac4/prac4.srcs/sources_1/new/seq_dtr_master.vhd:41]
INFO: [Synth 8-3491] module 'seq_dtr_moore' declared at 'F:/Documents/Uni/CSSE4010/prac4/prac4/prac4.srcs/sources_1/new/seq_dtr_moore.vhd:34' bound to instance 'detector' of component 'seq_dtr_moore' [F:/Documents/Uni/CSSE4010/prac4/prac4/prac4.srcs/sources_1/new/seq_dtr_master.vhd:68]
INFO: [Synth 8-638] synthesizing module 'seq_dtr_moore' [F:/Documents/Uni/CSSE4010/prac4/prac4/prac4.srcs/sources_1/new/seq_dtr_moore.vhd:41]
WARNING: [Synth 8-614] signal 'RST' is read in the process but is not in the sensitivity list [F:/Documents/Uni/CSSE4010/prac4/prac4/prac4.srcs/sources_1/new/seq_dtr_moore.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'seq_dtr_moore' (1#1) [F:/Documents/Uni/CSSE4010/prac4/prac4/prac4.srcs/sources_1/new/seq_dtr_moore.vhd:41]
INFO: [Synth 8-3491] module 'output_hold_mealy' declared at 'F:/Documents/Uni/CSSE4010/prac4/prac4/prac4.srcs/sources_1/new/output_hold_mealy.vhd:34' bound to instance 'holder' of component 'output_hold_mealy' [F:/Documents/Uni/CSSE4010/prac4/prac4/prac4.srcs/sources_1/new/seq_dtr_master.vhd:74]
INFO: [Synth 8-638] synthesizing module 'output_hold_mealy' [F:/Documents/Uni/CSSE4010/prac4/prac4/prac4.srcs/sources_1/new/output_hold_mealy.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'output_hold_mealy' (2#1) [F:/Documents/Uni/CSSE4010/prac4/prac4/prac4.srcs/sources_1/new/output_hold_mealy.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'seq_dtr_master' (3#1) [F:/Documents/Uni/CSSE4010/prac4/prac4/prac4.srcs/sources_1/new/seq_dtr_master.vhd:41]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1024.484 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1024.484 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1024.484 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1024.484 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 1024.484 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 1024.484 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 1024.484 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 1024.484 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 1024.484 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 1024.484 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 1024.484 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 1024.484 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 1024.484 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT4 |     3|
|5     |LUT5 |     1|
|6     |LUT6 |     1|
|7     |FDCE |     3|
|8     |FDRE |     2|
|9     |IBUF |     3|
|10    |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+-----------+------------------+------+
|      |Instance   |Module            |Cells |
+------+-----------+------------------+------+
|1     |top        |                  |    17|
|2     |  detector |seq_dtr_moore     |     7|
|3     |  holder   |output_hold_mealy |     5|
+------+-----------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 1024.484 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 1024.484 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 1024.484 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1024.484 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1024.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:16 . Memory (MB): peak = 1024.484 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Documents/Uni/CSSE4010/prac4/prac4/prac4.runs/synth_1/seq_dtr_master.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file seq_dtr_master_utilization_synth.rpt -pb seq_dtr_master_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 24 16:09:16 2020...
