/*
Developer   - Sriram Venkata Krishna
Date        - 07-09-2025
Platform    - HDL Bits
*/

//033. Always Case

module top_module 
    ( 
        input [2:0] sel, 
        input [3:0] data0, data1, data2,
        input [3:0] data3, data4, data5,
        output reg [3:0] out   
    );

    always@(*) begin
        case(sel[2:0])
            3'b000 : out[3:0] = data0[3:0];
            3'b001 : out[3:0] = data1[3:0];
            3'b010 : out[3:0] = data2[3:0];
            3'b011 : out[3:0] = data3[3:0];
            3'b100 : out[3:0] = data4[3:0];
            3'b101 : out[3:0] = data5[3:0];
            default : out[3:0] = 4'b0000;
        endcase
    end

endmodule
