# sky130-rtldesign
This github repository holds a report/summary of my experiences participating in the workshop "RTL design using Verilog with SKY130 Technology" under Kunal Ghosh.

## Table of Contents
* Day 1: Introduction to iverilog and Yosys
  - Preliminary Tasks
  - Simulation of 2:1 Mux using iverilog
  - Synthesis of 2:1 Mux using Yosys

* Day 2: 
  - Understanding .lib file
  - Hierarchical and Flat synthesis
  - Optimization using Flip Flops

* Day 3
  - TBD

* Day 4
  - TBD

* Day 5
  - TBD

* References

## Day 1
  ### Preliminary Tasks
  Relevant github repositories (sky130RTLDesignAndSynthesisWorkshop, vsdflow) are first cloned and placed in the desktop<sup>a</sup>.
    
  ### Simulation of 2:1 Mux using iverilog
  
  ### Synthesis of 2:1 Mux using Yosys

## Day 2
  ### Understanding .lib file
  
  ### Hierarchical and Flat synthesis
  
  ### Optimization using Flip Flops

## Day 3

## Day 4

## Day 5

## References
