# uart_ip

This is Verilog Code of UART IP Project.

Version1 - 2019-05-22
# YES---------------------
1. Full-Duplex transfer
   - TX, RX channels with independent baudrate.
   - RX with Asynchronous register.
  
2. No parity
3. 8bit data
4. AXI-Lite interface for register accessing

# Planning----------------------
1. BUSRT transfer
2. Dual UART
3. No Quad UART
4. No interrupt function
