

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Fri May 10 12:53:49 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_47 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.631 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |        2|        2|         2|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.14>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln30_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln30_2"   --->   Operation 6 'read' 'zext_ln30_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arg1_r_2_1_012_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_1_012_reload"   --->   Operation 7 'read' 'arg1_r_2_1_012_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arg1_r_1_1_011_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_1_011_reload"   --->   Operation 8 'read' 'arg1_r_1_1_011_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arg1_r_0_1_010_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_1_010_reload"   --->   Operation 9 'read' 'arg1_r_0_1_010_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arg1_r_2_2_015_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_2_015_reload"   --->   Operation 10 'read' 'arg1_r_2_2_015_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg1_r_1_2_014_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_2_014_reload"   --->   Operation 11 'read' 'arg1_r_1_2_014_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg1_r_0_2_013_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_2_013_reload"   --->   Operation 12 'read' 'arg1_r_0_2_013_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg1_r_3_1_0274_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_1_0274_reload"   --->   Operation 13 'read' 'arg1_r_3_1_0274_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg1_r_3_0_0273_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_0_0273_reload"   --->   Operation 14 'read' 'arg1_r_3_0_0273_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%conv17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv17"   --->   Operation 15 'read' 'conv17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg1_r_2_07_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_07_reload"   --->   Operation 16 'read' 'arg1_r_2_07_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg1_r_1_04_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_04_reload"   --->   Operation 17 'read' 'arg1_r_1_04_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arg1_r_0_01_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_01_reload"   --->   Operation 18 'read' 'arg1_r_0_01_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln30_2_cast = zext i32 %zext_ln30_2_read"   --->   Operation 19 'zext' 'zext_ln30_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv17_cast = zext i32 %conv17_read"   --->   Operation 20 'zext' 'conv17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 1, i4 %i_1"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc25"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i = load i4 %i_1" [d3.cpp:22]   --->   Operation 23 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%icmp_ln23 = icmp_ult  i4 %i, i4 9" [d3.cpp:23]   --->   Operation 24 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %VITIS_LOOP_34_3.exitStub, void %for.inc25.split" [d3.cpp:23]   --->   Operation 25 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i4 %i" [d3.cpp:23]   --->   Operation 26 'trunc' 'trunc_ln23' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i, i32 2" [d3.cpp:22]   --->   Operation 27 'bitselect' 'tmp_2' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i1 %tmp_2" [d3.cpp:22]   --->   Operation 28 'zext' 'zext_ln22' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%empty = sub i4 9, i4 %i" [d3.cpp:22]   --->   Operation 29 'sub' 'empty' <Predicate = (icmp_ln23)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %empty, i32 2, i32 3" [d3.cpp:30]   --->   Operation 30 'partselect' 'trunc_ln2' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.47ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %arg1_r_0_01_reload_read, i32 %arg1_r_1_04_reload_read, i32 %arg1_r_2_07_reload_read, i2 %trunc_ln2" [d3.cpp:30]   --->   Operation 31 'mux' 'tmp' <Predicate = (icmp_ln23)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 %zext_ln22" [d3.cpp:30]   --->   Operation 32 'getelementptr' 'arr_1_addr' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (0.67ns)   --->   "%arr_1_load = load i2 %arr_1_addr" [d3.cpp:30]   --->   Operation 33 'load' 'arr_1_load' <Predicate = (icmp_ln23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_1 : Operation 34 [1/1] (0.79ns)   --->   "%add_ln30_1 = add i4 %empty, i4 15" [d3.cpp:30]   --->   Operation 34 'add' 'add_ln30_1' <Predicate = (icmp_ln23)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %add_ln30_1, i32 2, i32 3" [d3.cpp:30]   --->   Operation 35 'partselect' 'trunc_ln30_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%arr_2_addr = getelementptr i64 %arr_2, i64 0, i64 %zext_ln22" [d3.cpp:30]   --->   Operation 36 'getelementptr' 'arr_2_addr' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%add_ln30_2 = add i4 %empty, i4 14" [d3.cpp:30]   --->   Operation 37 'add' 'add_ln30_2' <Predicate = (icmp_ln23)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln30_2 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %add_ln30_2, i32 2, i32 3" [d3.cpp:30]   --->   Operation 38 'partselect' 'trunc_ln30_2' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%arr_3_addr = getelementptr i64 %arr_3, i64 0, i64 %zext_ln22" [d3.cpp:30]   --->   Operation 39 'getelementptr' 'arr_3_addr' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%add_ln29 = add i4 %i, i4 3" [d3.cpp:29]   --->   Operation 40 'add' 'add_ln29' <Predicate = (icmp_ln23)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%lshr_ln22_1 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %add_ln29, i32 2, i32 3" [d3.cpp:22]   --->   Operation 41 'partselect' 'lshr_ln22_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln30_4 = zext i2 %lshr_ln22_1" [d3.cpp:30]   --->   Operation 42 'zext' 'zext_ln30_4' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%add_ln30_3 = add i4 %empty, i4 13" [d3.cpp:30]   --->   Operation 43 'add' 'add_ln30_3' <Predicate = (icmp_ln23)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln30_3 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %add_ln30_3, i32 2, i32 3" [d3.cpp:30]   --->   Operation 44 'partselect' 'trunc_ln30_3' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.54ns)   --->   "%icmp_ln30 = icmp_eq  i2 %trunc_ln30_1, i2 0" [d3.cpp:30]   --->   Operation 45 'icmp' 'icmp_ln30' <Predicate = (icmp_ln23)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.47ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %arg1_r_0_2_013_reload_read, i32 %arg1_r_1_2_014_reload_read, i32 %arg1_r_2_2_015_reload_read, i2 %trunc_ln30_2" [d3.cpp:30]   --->   Operation 46 'mux' 'tmp_s' <Predicate = (icmp_ln23)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.47ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %arg1_r_0_1_010_reload_read, i32 %arg1_r_1_1_011_reload_read, i32 %arg1_r_2_1_012_reload_read, i2 %trunc_ln30_3" [d3.cpp:30]   --->   Operation 47 'mux' 'tmp_8' <Predicate = (icmp_ln23)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 %zext_ln30_4" [d3.cpp:30]   --->   Operation 48 'getelementptr' 'arr_addr' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (0.67ns)   --->   "%arr_2_load = load i2 %arr_2_addr" [d3.cpp:30]   --->   Operation 49 'load' 'arr_2_load' <Predicate = (icmp_ln23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_1 : Operation 50 [2/2] (0.67ns)   --->   "%arr_3_load = load i2 %arr_3_addr" [d3.cpp:30]   --->   Operation 50 'load' 'arr_3_load' <Predicate = (icmp_ln23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_1 : Operation 51 [2/2] (0.67ns)   --->   "%arr_load = load i2 %arr_addr" [d3.cpp:30]   --->   Operation 51 'load' 'arr_load' <Predicate = (icmp_ln23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_1 : Operation 52 [1/1] (0.79ns)   --->   "%add_ln23 = add i4 %i, i4 4" [d3.cpp:23]   --->   Operation 52 'add' 'add_ln23' <Predicate = (icmp_ln23)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln23 = store i4 %add_ln23, i4 %i_1" [d3.cpp:23]   --->   Operation 53 'store' 'store_ln23' <Predicate = (icmp_ln23)> <Delay = 0.42>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 85 'ret' 'ret_ln0' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.63>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [d3.cpp:25]   --->   Operation 54 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [d3.cpp:22]   --->   Operation 55 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [d3.cpp:23]   --->   Operation 56 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %tmp" [d3.cpp:30]   --->   Operation 57 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 58 '%mul_ln30 = mul i64 %zext_ln30, i64 %conv17_cast'
ST_2 : Operation 58 [1/1] (2.48ns)   --->   "%mul_ln30 = mul i64 %zext_ln30, i64 %conv17_cast" [d3.cpp:30]   --->   Operation 58 'mul' 'mul_ln30' <Predicate = true> <Delay = 2.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/2] (0.67ns)   --->   "%arr_1_load = load i2 %arr_1_addr" [d3.cpp:30]   --->   Operation 59 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.2i64.i1, i64 0, i64 %arr_1_load, i1 %trunc_ln23" [d3.cpp:30]   --->   Operation 60 'mux' 'tmp_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln30 = add i64 %tmp_1, i64 %mul_ln30" [d3.cpp:30]   --->   Operation 61 'add' 'add_ln30' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.44ns)   --->   "%select_ln30 = select i1 %icmp_ln30, i32 %arg1_r_3_0_0273_reload_read, i32 %arg1_r_3_1_0274_reload_read" [d3.cpp:30]   --->   Operation 62 'select' 'select_ln30' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i32 %tmp_s" [d3.cpp:30]   --->   Operation 63 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.93ns)   --->   Input mux for Operation 64 '%mul_ln30_1 = mul i64 %zext_ln30_1, i64 %conv17_cast'
ST_2 : Operation 64 [1/1] (2.48ns)   --->   "%mul_ln30_1 = mul i64 %zext_ln30_1, i64 %conv17_cast" [d3.cpp:30]   --->   Operation 64 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 2.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/2] (0.67ns)   --->   "%arr_2_load = load i2 %arr_2_addr" [d3.cpp:30]   --->   Operation 65 'load' 'arr_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln30_4)   --->   "%tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.2i64.i1, i64 0, i64 %arr_2_load, i1 %trunc_ln23" [d3.cpp:30]   --->   Operation 66 'mux' 'tmp_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i32 %select_ln30" [d3.cpp:30]   --->   Operation 67 'zext' 'zext_ln30_3' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.67ns)   --->   Input mux for Operation 68 '%mul_ln30_2 = mul i63 %zext_ln30_2_cast, i63 %zext_ln30_3'
ST_2 : Operation 68 [1/1] (2.74ns)   --->   "%mul_ln30_2 = mul i63 %zext_ln30_2_cast, i63 %zext_ln30_3" [d3.cpp:30]   --->   Operation 68 'mul' 'mul_ln30_2' <Predicate = true> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln30_4)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_2, i1 0" [d3.cpp:30]   --->   Operation 69 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln30_4 = add i64 %tmp_5, i64 %shl_ln" [d3.cpp:30]   --->   Operation 70 'add' 'add_ln30_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/2] (0.67ns)   --->   "%arr_3_load = load i2 %arr_3_addr" [d3.cpp:30]   --->   Operation 71 'load' 'arr_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node add_ln30_5)   --->   "%tmp_6 = mux i64 @_ssdm_op_Mux.ap_auto.2i64.i1, i64 0, i64 %arr_3_load, i1 %trunc_ln23" [d3.cpp:30]   --->   Operation 72 'mux' 'tmp_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln30_5 = add i64 %tmp_6, i64 %mul_ln30_1" [d3.cpp:30]   --->   Operation 73 'add' 'add_ln30_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/2] (0.67ns)   --->   "%arr_load = load i2 %arr_addr" [d3.cpp:30]   --->   Operation 74 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln30_6)   --->   "%tmp_7 = mux i64 @_ssdm_op_Mux.ap_auto.2i64.i1, i64 0, i64 %arr_load, i1 %trunc_ln23" [d3.cpp:30]   --->   Operation 75 'mux' 'tmp_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i32 %tmp_8" [d3.cpp:30]   --->   Operation 76 'zext' 'zext_ln30_5' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.67ns)   --->   Input mux for Operation 77 '%mul_ln30_3 = mul i63 %zext_ln30_2_cast, i63 %zext_ln30_5'
ST_2 : Operation 77 [1/1] (2.74ns)   --->   "%mul_ln30_3 = mul i63 %zext_ln30_2_cast, i63 %zext_ln30_5" [d3.cpp:30]   --->   Operation 77 'mul' 'mul_ln30_3' <Predicate = true> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln30_6)   --->   "%shl_ln30_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_3, i1 0" [d3.cpp:30]   --->   Operation 78 'bitconcatenate' 'shl_ln30_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln30_6 = add i64 %tmp_7, i64 %shl_ln30_1" [d3.cpp:30]   --->   Operation 79 'add' 'add_ln30_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30, i2 %arr_1_addr" [d3.cpp:30]   --->   Operation 80 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 81 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_4, i2 %arr_2_addr" [d3.cpp:30]   --->   Operation 81 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 82 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_5, i2 %arr_3_addr" [d3.cpp:30]   --->   Operation 82 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 83 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_6, i2 %arr_addr" [d3.cpp:30]   --->   Operation 83 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc25" [d3.cpp:23]   --->   Operation 84 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arr_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arr_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arg1_r_0_01_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_04_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_07_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_3_0_0273_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_3_1_0274_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_2_013_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_2_014_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_2_015_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_1_010_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_1_011_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_1_012_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln30_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                         (alloca           ) [ 010]
zext_ln30_2_read            (read             ) [ 000]
arg1_r_2_1_012_reload_read  (read             ) [ 000]
arg1_r_1_1_011_reload_read  (read             ) [ 000]
arg1_r_0_1_010_reload_read  (read             ) [ 000]
arg1_r_2_2_015_reload_read  (read             ) [ 000]
arg1_r_1_2_014_reload_read  (read             ) [ 000]
arg1_r_0_2_013_reload_read  (read             ) [ 000]
arg1_r_3_1_0274_reload_read (read             ) [ 011]
arg1_r_3_0_0273_reload_read (read             ) [ 011]
conv17_read                 (read             ) [ 000]
arg1_r_2_07_reload_read     (read             ) [ 000]
arg1_r_1_04_reload_read     (read             ) [ 000]
arg1_r_0_01_reload_read     (read             ) [ 000]
zext_ln30_2_cast            (zext             ) [ 011]
conv17_cast                 (zext             ) [ 011]
store_ln0                   (store            ) [ 000]
br_ln0                      (br               ) [ 000]
i                           (load             ) [ 000]
icmp_ln23                   (icmp             ) [ 010]
br_ln23                     (br               ) [ 000]
trunc_ln23                  (trunc            ) [ 011]
tmp_2                       (bitselect        ) [ 000]
zext_ln22                   (zext             ) [ 000]
empty                       (sub              ) [ 000]
trunc_ln2                   (partselect       ) [ 000]
tmp                         (mux              ) [ 011]
arr_1_addr                  (getelementptr    ) [ 011]
add_ln30_1                  (add              ) [ 000]
trunc_ln30_1                (partselect       ) [ 000]
arr_2_addr                  (getelementptr    ) [ 011]
add_ln30_2                  (add              ) [ 000]
trunc_ln30_2                (partselect       ) [ 000]
arr_3_addr                  (getelementptr    ) [ 011]
add_ln29                    (add              ) [ 000]
lshr_ln22_1                 (partselect       ) [ 000]
zext_ln30_4                 (zext             ) [ 000]
add_ln30_3                  (add              ) [ 000]
trunc_ln30_3                (partselect       ) [ 000]
icmp_ln30                   (icmp             ) [ 011]
tmp_s                       (mux              ) [ 011]
tmp_8                       (mux              ) [ 011]
arr_addr                    (getelementptr    ) [ 011]
add_ln23                    (add              ) [ 000]
store_ln23                  (store            ) [ 000]
specpipeline_ln25           (specpipeline     ) [ 000]
speclooptripcount_ln22      (speclooptripcount) [ 000]
specloopname_ln23           (specloopname     ) [ 000]
zext_ln30                   (zext             ) [ 000]
mul_ln30                    (mul              ) [ 000]
arr_1_load                  (load             ) [ 000]
tmp_1                       (mux              ) [ 000]
add_ln30                    (add              ) [ 000]
select_ln30                 (select           ) [ 000]
zext_ln30_1                 (zext             ) [ 000]
mul_ln30_1                  (mul              ) [ 000]
arr_2_load                  (load             ) [ 000]
tmp_5                       (mux              ) [ 000]
zext_ln30_3                 (zext             ) [ 000]
mul_ln30_2                  (mul              ) [ 000]
shl_ln                      (bitconcatenate   ) [ 000]
add_ln30_4                  (add              ) [ 000]
arr_3_load                  (load             ) [ 000]
tmp_6                       (mux              ) [ 000]
add_ln30_5                  (add              ) [ 000]
arr_load                    (load             ) [ 000]
tmp_7                       (mux              ) [ 000]
zext_ln30_5                 (zext             ) [ 000]
mul_ln30_3                  (mul              ) [ 000]
shl_ln30_1                  (bitconcatenate   ) [ 000]
add_ln30_6                  (add              ) [ 000]
store_ln30                  (store            ) [ 000]
store_ln30                  (store            ) [ 000]
store_ln30                  (store            ) [ 000]
store_ln30                  (store            ) [ 000]
br_ln23                     (br               ) [ 000]
ret_ln0                     (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arr_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_0_01_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_01_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg1_r_1_04_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_04_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_2_07_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_07_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv17">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv17"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg1_r_3_0_0273_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_3_0_0273_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arg1_r_3_1_0274_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_3_1_0274_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arg1_r_0_2_013_reload">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_2_013_reload"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arg1_r_1_2_014_reload">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_2_014_reload"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="arg1_r_2_2_015_reload">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_2_015_reload"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="arg1_r_0_1_010_reload">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_1_010_reload"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="arg1_r_1_1_011_reload">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_1_011_reload"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="arg1_r_2_1_012_reload">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_1_012_reload"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="zext_ln30_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln30_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i32.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i64.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="i_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="zext_ln30_2_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln30_2_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="arg1_r_2_1_012_reload_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_1_012_reload_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="arg1_r_1_1_011_reload_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_1_011_reload_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="arg1_r_0_1_010_reload_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_1_010_reload_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="arg1_r_2_2_015_reload_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_2_015_reload_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="arg1_r_1_2_014_reload_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_2_014_reload_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="arg1_r_0_2_013_reload_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_2_013_reload_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="arg1_r_3_1_0274_reload_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_3_1_0274_reload_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="arg1_r_3_0_0273_reload_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_3_0_0273_reload_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="conv17_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv17_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="arg1_r_2_07_reload_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_07_reload_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="arg1_r_1_04_reload_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_04_reload_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="arg1_r_0_01_reload_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_01_reload_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="arr_1_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_1_addr/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="2" slack="1"/>
<pin id="179" dir="0" index="1" bw="64" slack="0"/>
<pin id="180" dir="0" index="2" bw="0" slack="0"/>
<pin id="182" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="183" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="184" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="185" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_1_load/1 store_ln30/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="arr_2_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_2_addr/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="arr_3_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_3_addr/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="arr_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="2" slack="0"/>
<pin id="205" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_addr/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="1"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="0" index="2" bw="0" slack="0"/>
<pin id="213" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="214" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="215" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="216" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_2_load/1 store_ln30/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="2" slack="1"/>
<pin id="220" dir="0" index="1" bw="64" slack="0"/>
<pin id="221" dir="0" index="2" bw="0" slack="0"/>
<pin id="223" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="224" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="225" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="226" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_3_load/1 store_ln30/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="1"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="0" index="2" bw="0" slack="0"/>
<pin id="233" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="234" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="235" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="236" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_load/1 store_ln30/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="mul_ln30_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_2/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="mul_ln30_3_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_3/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="mul_ln30_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="1"/>
<pin id="249" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="mul_ln30_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="1"/>
<pin id="253" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_1/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln30_2_cast_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_2_cast/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="conv17_cast_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv17_cast/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln0_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="4" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="i_load_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln23_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="0" index="1" bw="4" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="trunc_ln23_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="4" slack="0"/>
<pin id="283" dir="0" index="2" bw="3" slack="0"/>
<pin id="284" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln22_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="empty_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="0" index="1" bw="4" slack="0"/>
<pin id="298" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="trunc_ln2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="2" slack="0"/>
<pin id="303" dir="0" index="1" bw="4" slack="0"/>
<pin id="304" dir="0" index="2" bw="3" slack="0"/>
<pin id="305" dir="0" index="3" bw="3" slack="0"/>
<pin id="306" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="0" index="2" bw="32" slack="0"/>
<pin id="315" dir="0" index="3" bw="32" slack="0"/>
<pin id="316" dir="0" index="4" bw="2" slack="0"/>
<pin id="317" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln30_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_1/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="trunc_ln30_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="2" slack="0"/>
<pin id="331" dir="0" index="1" bw="4" slack="0"/>
<pin id="332" dir="0" index="2" bw="3" slack="0"/>
<pin id="333" dir="0" index="3" bw="3" slack="0"/>
<pin id="334" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_1/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="add_ln30_2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="0"/>
<pin id="341" dir="0" index="1" bw="2" slack="0"/>
<pin id="342" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_2/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="trunc_ln30_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="2" slack="0"/>
<pin id="347" dir="0" index="1" bw="4" slack="0"/>
<pin id="348" dir="0" index="2" bw="3" slack="0"/>
<pin id="349" dir="0" index="3" bw="3" slack="0"/>
<pin id="350" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_2/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="add_ln29_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="0"/>
<pin id="357" dir="0" index="1" bw="3" slack="0"/>
<pin id="358" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="lshr_ln22_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="2" slack="0"/>
<pin id="363" dir="0" index="1" bw="4" slack="0"/>
<pin id="364" dir="0" index="2" bw="3" slack="0"/>
<pin id="365" dir="0" index="3" bw="3" slack="0"/>
<pin id="366" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln22_1/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln30_4_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="2" slack="0"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_4/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln30_3_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="0"/>
<pin id="378" dir="0" index="1" bw="3" slack="0"/>
<pin id="379" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_3/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="trunc_ln30_3_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="2" slack="0"/>
<pin id="384" dir="0" index="1" bw="4" slack="0"/>
<pin id="385" dir="0" index="2" bw="3" slack="0"/>
<pin id="386" dir="0" index="3" bw="3" slack="0"/>
<pin id="387" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_3/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="icmp_ln30_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="2" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_s_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="0" index="2" bw="32" slack="0"/>
<pin id="402" dir="0" index="3" bw="32" slack="0"/>
<pin id="403" dir="0" index="4" bw="2" slack="0"/>
<pin id="404" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_8_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="0" index="2" bw="32" slack="0"/>
<pin id="414" dir="0" index="3" bw="32" slack="0"/>
<pin id="415" dir="0" index="4" bw="2" slack="0"/>
<pin id="416" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="add_ln23_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="0"/>
<pin id="424" dir="0" index="1" bw="4" slack="0"/>
<pin id="425" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="store_ln23_store_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="0"/>
<pin id="430" dir="0" index="1" bw="4" slack="0"/>
<pin id="431" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln30_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="64" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="0" index="2" bw="64" slack="0"/>
<pin id="441" dir="0" index="3" bw="1" slack="1"/>
<pin id="442" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="add_ln30_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="64" slack="0"/>
<pin id="448" dir="0" index="1" bw="64" slack="0"/>
<pin id="449" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="select_ln30_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="1"/>
<pin id="455" dir="0" index="1" bw="32" slack="1"/>
<pin id="456" dir="0" index="2" bw="32" slack="1"/>
<pin id="457" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln30_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_5_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="64" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="0" index="2" bw="64" slack="0"/>
<pin id="466" dir="0" index="3" bw="1" slack="1"/>
<pin id="467" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln30_3_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_3/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="shl_ln_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="64" slack="0"/>
<pin id="478" dir="0" index="1" bw="63" slack="0"/>
<pin id="479" dir="0" index="2" bw="1" slack="0"/>
<pin id="480" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="add_ln30_4_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="64" slack="0"/>
<pin id="486" dir="0" index="1" bw="64" slack="0"/>
<pin id="487" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_4/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_6_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="64" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="0" index="2" bw="64" slack="0"/>
<pin id="495" dir="0" index="3" bw="1" slack="1"/>
<pin id="496" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln30_5_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="64" slack="0"/>
<pin id="502" dir="0" index="1" bw="64" slack="0"/>
<pin id="503" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_5/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_7_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="64" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="0" index="2" bw="64" slack="0"/>
<pin id="511" dir="0" index="3" bw="1" slack="1"/>
<pin id="512" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln30_5_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_5/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="shl_ln30_1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="64" slack="0"/>
<pin id="522" dir="0" index="1" bw="63" slack="0"/>
<pin id="523" dir="0" index="2" bw="1" slack="0"/>
<pin id="524" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln30_1/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="add_ln30_6_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="64" slack="0"/>
<pin id="530" dir="0" index="1" bw="64" slack="0"/>
<pin id="531" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_6/2 "/>
</bind>
</comp>

<comp id="535" class="1005" name="i_1_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="4" slack="0"/>
<pin id="537" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="542" class="1005" name="arg1_r_3_1_0274_reload_read_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_3_1_0274_reload_read "/>
</bind>
</comp>

<comp id="547" class="1005" name="arg1_r_3_0_0273_reload_read_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="1"/>
<pin id="549" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_3_0_0273_reload_read "/>
</bind>
</comp>

<comp id="552" class="1005" name="zext_ln30_2_cast_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="63" slack="1"/>
<pin id="554" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln30_2_cast "/>
</bind>
</comp>

<comp id="558" class="1005" name="conv17_cast_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="1"/>
<pin id="560" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv17_cast "/>
</bind>
</comp>

<comp id="567" class="1005" name="trunc_ln23_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="1"/>
<pin id="569" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="575" class="1005" name="tmp_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="580" class="1005" name="arr_1_addr_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="2" slack="1"/>
<pin id="582" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_1_addr "/>
</bind>
</comp>

<comp id="586" class="1005" name="arr_2_addr_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="2" slack="1"/>
<pin id="588" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_2_addr "/>
</bind>
</comp>

<comp id="592" class="1005" name="arr_3_addr_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="2" slack="1"/>
<pin id="594" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_3_addr "/>
</bind>
</comp>

<comp id="598" class="1005" name="icmp_ln30_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="1"/>
<pin id="600" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln30 "/>
</bind>
</comp>

<comp id="603" class="1005" name="tmp_s_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="608" class="1005" name="tmp_8_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="1"/>
<pin id="610" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="613" class="1005" name="arr_addr_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="2" slack="1"/>
<pin id="615" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="34" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="36" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="32" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="36" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="30" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="28" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="36" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="36" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="36" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="36" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="36" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="36" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="36" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="36" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="52" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="186"><net_src comp="170" pin="3"/><net_sink comp="177" pin=2"/></net>

<net id="192"><net_src comp="2" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="52" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="0" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="52" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="6" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="52" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="217"><net_src comp="187" pin="3"/><net_sink comp="208" pin=2"/></net>

<net id="227"><net_src comp="194" pin="3"/><net_sink comp="218" pin=2"/></net>

<net id="237"><net_src comp="201" pin="3"/><net_sink comp="228" pin=2"/></net>

<net id="257"><net_src comp="92" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="146" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="38" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="274"><net_src comp="267" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="40" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="267" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="42" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="267" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="44" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="291"><net_src comp="280" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="294"><net_src comp="288" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="299"><net_src comp="40" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="267" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="307"><net_src comp="46" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="295" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="309"><net_src comp="44" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="310"><net_src comp="48" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="318"><net_src comp="50" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="164" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="158" pin="2"/><net_sink comp="311" pin=2"/></net>

<net id="321"><net_src comp="152" pin="2"/><net_sink comp="311" pin=3"/></net>

<net id="322"><net_src comp="301" pin="4"/><net_sink comp="311" pin=4"/></net>

<net id="327"><net_src comp="295" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="54" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="335"><net_src comp="46" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="323" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="337"><net_src comp="44" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="338"><net_src comp="48" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="343"><net_src comp="295" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="56" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="351"><net_src comp="46" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="339" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="44" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="354"><net_src comp="48" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="359"><net_src comp="267" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="58" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="367"><net_src comp="46" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="355" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="369"><net_src comp="44" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="370"><net_src comp="48" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="374"><net_src comp="361" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="380"><net_src comp="295" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="60" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="388"><net_src comp="46" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="376" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="390"><net_src comp="44" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="391"><net_src comp="48" pin="0"/><net_sink comp="382" pin=3"/></net>

<net id="396"><net_src comp="329" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="62" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="405"><net_src comp="50" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="128" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="122" pin="2"/><net_sink comp="398" pin=2"/></net>

<net id="408"><net_src comp="116" pin="2"/><net_sink comp="398" pin=3"/></net>

<net id="409"><net_src comp="345" pin="4"/><net_sink comp="398" pin=4"/></net>

<net id="417"><net_src comp="50" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="110" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="104" pin="2"/><net_sink comp="410" pin=2"/></net>

<net id="420"><net_src comp="98" pin="2"/><net_sink comp="410" pin=3"/></net>

<net id="421"><net_src comp="382" pin="4"/><net_sink comp="410" pin=4"/></net>

<net id="426"><net_src comp="267" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="64" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="433" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="443"><net_src comp="80" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="82" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="445"><net_src comp="177" pin="7"/><net_sink comp="437" pin=2"/></net>

<net id="450"><net_src comp="437" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="246" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="452"><net_src comp="446" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="461"><net_src comp="458" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="468"><net_src comp="80" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="82" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="208" pin="7"/><net_sink comp="462" pin=2"/></net>

<net id="474"><net_src comp="453" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="481"><net_src comp="84" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="238" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="86" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="488"><net_src comp="462" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="476" pin="3"/><net_sink comp="484" pin=1"/></net>

<net id="490"><net_src comp="484" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="497"><net_src comp="80" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="82" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="499"><net_src comp="218" pin="7"/><net_sink comp="491" pin=2"/></net>

<net id="504"><net_src comp="491" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="250" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="506"><net_src comp="500" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="513"><net_src comp="80" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="82" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="515"><net_src comp="228" pin="7"/><net_sink comp="507" pin=2"/></net>

<net id="519"><net_src comp="516" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="525"><net_src comp="84" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="242" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="86" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="532"><net_src comp="507" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="520" pin="3"/><net_sink comp="528" pin=1"/></net>

<net id="534"><net_src comp="528" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="538"><net_src comp="88" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="541"><net_src comp="535" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="545"><net_src comp="134" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="550"><net_src comp="140" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="555"><net_src comp="254" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="561"><net_src comp="258" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="563"><net_src comp="558" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="570"><net_src comp="276" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="437" pin=3"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="462" pin=3"/></net>

<net id="573"><net_src comp="567" pin="1"/><net_sink comp="491" pin=3"/></net>

<net id="574"><net_src comp="567" pin="1"/><net_sink comp="507" pin=3"/></net>

<net id="578"><net_src comp="311" pin="5"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="583"><net_src comp="170" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="589"><net_src comp="187" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="595"><net_src comp="194" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="601"><net_src comp="392" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="606"><net_src comp="398" pin="5"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="611"><net_src comp="410" pin="5"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="616"><net_src comp="201" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="228" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_3 | {2 }
	Port: arr_2 | {2 }
	Port: arr_1 | {2 }
	Port: arr | {2 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arr_3 | {1 2 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arr_2 | {1 2 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arr_1 | {1 2 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arr | {1 2 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_0_01_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_1_04_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_2_07_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : conv17 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_3_0_0273_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_3_1_0274_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_0_2_013_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_1_2_014_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_2_2_015_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_0_1_010_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_1_1_011_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_2_1_012_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : zext_ln30_2 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln23 : 2
		br_ln23 : 3
		trunc_ln23 : 2
		tmp_2 : 2
		zext_ln22 : 3
		empty : 2
		trunc_ln2 : 3
		tmp : 4
		arr_1_addr : 4
		arr_1_load : 5
		add_ln30_1 : 3
		trunc_ln30_1 : 4
		arr_2_addr : 4
		add_ln30_2 : 3
		trunc_ln30_2 : 4
		arr_3_addr : 4
		add_ln29 : 2
		lshr_ln22_1 : 3
		zext_ln30_4 : 4
		add_ln30_3 : 3
		trunc_ln30_3 : 4
		icmp_ln30 : 5
		tmp_s : 5
		tmp_8 : 5
		arr_addr : 5
		arr_2_load : 5
		arr_3_load : 5
		arr_load : 6
		add_ln23 : 2
		store_ln23 : 3
	State 2
		mul_ln30 : 1
		tmp_1 : 1
		add_ln30 : 2
		mul_ln30_1 : 1
		tmp_5 : 1
		zext_ln30_3 : 1
		mul_ln30_2 : 2
		shl_ln : 3
		add_ln30_4 : 4
		tmp_6 : 1
		add_ln30_5 : 2
		tmp_7 : 1
		mul_ln30_3 : 1
		shl_ln30_1 : 2
		add_ln30_6 : 3
		store_ln30 : 3
		store_ln30 : 5
		store_ln30 : 3
		store_ln30 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|
|          |            add_ln30_1_fu_323            |    0    |    0    |    12   |
|          |            add_ln30_2_fu_339            |    0    |    0    |    12   |
|          |             add_ln29_fu_355             |    0    |    0    |    12   |
|          |            add_ln30_3_fu_376            |    0    |    0    |    12   |
|    add   |             add_ln23_fu_422             |    0    |    0    |    12   |
|          |             add_ln30_fu_446             |    0    |    0    |    71   |
|          |            add_ln30_4_fu_484            |    0    |    0    |    71   |
|          |            add_ln30_5_fu_500            |    0    |    0    |    71   |
|          |            add_ln30_6_fu_528            |    0    |    0    |    71   |
|----------|-----------------------------------------|---------|---------|---------|
|          |            mul_ln30_2_fu_238            |    4    |    0    |    20   |
|    mul   |            mul_ln30_3_fu_242            |    4    |    0    |    20   |
|          |             mul_ln30_fu_246             |    4    |    0    |    20   |
|          |            mul_ln30_1_fu_250            |    4    |    0    |    20   |
|----------|-----------------------------------------|---------|---------|---------|
|          |                tmp_fu_311               |    0    |    0    |    14   |
|          |               tmp_s_fu_398              |    0    |    0    |    14   |
|          |               tmp_8_fu_410              |    0    |    0    |    14   |
|    mux   |               tmp_1_fu_437              |    0    |    0    |    9    |
|          |               tmp_5_fu_462              |    0    |    0    |    9    |
|          |               tmp_6_fu_491              |    0    |    0    |    9    |
|          |               tmp_7_fu_507              |    0    |    0    |    9    |
|----------|-----------------------------------------|---------|---------|---------|
|  select  |            select_ln30_fu_453           |    0    |    0    |    32   |
|----------|-----------------------------------------|---------|---------|---------|
|   icmp   |             icmp_ln23_fu_270            |    0    |    0    |    12   |
|          |             icmp_ln30_fu_392            |    0    |    0    |    9    |
|----------|-----------------------------------------|---------|---------|---------|
|    sub   |               empty_fu_295              |    0    |    0    |    12   |
|----------|-----------------------------------------|---------|---------|---------|
|          |       zext_ln30_2_read_read_fu_92       |    0    |    0    |    0    |
|          |  arg1_r_2_1_012_reload_read_read_fu_98  |    0    |    0    |    0    |
|          |  arg1_r_1_1_011_reload_read_read_fu_104 |    0    |    0    |    0    |
|          |  arg1_r_0_1_010_reload_read_read_fu_110 |    0    |    0    |    0    |
|          |  arg1_r_2_2_015_reload_read_read_fu_116 |    0    |    0    |    0    |
|          |  arg1_r_1_2_014_reload_read_read_fu_122 |    0    |    0    |    0    |
|   read   |  arg1_r_0_2_013_reload_read_read_fu_128 |    0    |    0    |    0    |
|          | arg1_r_3_1_0274_reload_read_read_fu_134 |    0    |    0    |    0    |
|          | arg1_r_3_0_0273_reload_read_read_fu_140 |    0    |    0    |    0    |
|          |         conv17_read_read_fu_146         |    0    |    0    |    0    |
|          |   arg1_r_2_07_reload_read_read_fu_152   |    0    |    0    |    0    |
|          |   arg1_r_1_04_reload_read_read_fu_158   |    0    |    0    |    0    |
|          |   arg1_r_0_01_reload_read_read_fu_164   |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |         zext_ln30_2_cast_fu_254         |    0    |    0    |    0    |
|          |            conv17_cast_fu_258           |    0    |    0    |    0    |
|          |             zext_ln22_fu_288            |    0    |    0    |    0    |
|   zext   |            zext_ln30_4_fu_371           |    0    |    0    |    0    |
|          |             zext_ln30_fu_433            |    0    |    0    |    0    |
|          |            zext_ln30_1_fu_458           |    0    |    0    |    0    |
|          |            zext_ln30_3_fu_471           |    0    |    0    |    0    |
|          |            zext_ln30_5_fu_516           |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   trunc  |            trunc_ln23_fu_276            |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
| bitselect|               tmp_2_fu_280              |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |             trunc_ln2_fu_301            |    0    |    0    |    0    |
|          |           trunc_ln30_1_fu_329           |    0    |    0    |    0    |
|partselect|           trunc_ln30_2_fu_345           |    0    |    0    |    0    |
|          |            lshr_ln22_1_fu_361           |    0    |    0    |    0    |
|          |           trunc_ln30_3_fu_382           |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|bitconcatenate|              shl_ln_fu_476              |    0    |    0    |    0    |
|          |            shl_ln30_1_fu_520            |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   Total  |                                         |    16   |    0    |   567   |
|----------|-----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|arg1_r_3_0_0273_reload_read_reg_547|   32   |
|arg1_r_3_1_0274_reload_read_reg_542|   32   |
|         arr_1_addr_reg_580        |    2   |
|         arr_2_addr_reg_586        |    2   |
|         arr_3_addr_reg_592        |    2   |
|          arr_addr_reg_613         |    2   |
|        conv17_cast_reg_558        |   64   |
|            i_1_reg_535            |    4   |
|         icmp_ln30_reg_598         |    1   |
|           tmp_8_reg_608           |   32   |
|            tmp_reg_575            |   32   |
|           tmp_s_reg_603           |   32   |
|         trunc_ln23_reg_567        |    1   |
|      zext_ln30_2_cast_reg_552     |   63   |
+-----------------------------------+--------+
|               Total               |   301  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_177 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_208 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_218 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_228 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    0   ||  1.708  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |    0   |   567  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   301  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    1   |   301  |   603  |
+-----------+--------+--------+--------+--------+
