#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jan  1 11:18:40 2022
# Process ID: 13045
# Current directory: /home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.runs/impl_1
# Command line: vivado -log audio_station_overview_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source audio_station_overview_wrapper.tcl -notrace
# Log file: /home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.runs/impl_1/audio_station_overview_wrapper.vdi
# Journal file: /home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source audio_station_overview_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hannes/Entwicklung/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top audio_station_overview_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.srcs/sources_1/bd/audio_station_overview/ip/audio_station_overview_AudioStation_0_3/audio_station_overview_AudioStation_0_3.dcp' for cell 'audio_station_overview_i/AudioStation_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.srcs/sources_1/bd/audio_station_overview/ip/audio_station_overview_processing_system7_0_0/audio_station_overview_processing_system7_0_0.dcp' for cell 'audio_station_overview_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.srcs/sources_1/bd/audio_station_overview/ip/audio_station_overview_rst_ps7_0_125M_0/audio_station_overview_rst_ps7_0_125M_0.dcp' for cell 'audio_station_overview_i/rst_ps7_0_125M'
INFO: [Project 1-454] Reading design checkpoint '/home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.srcs/sources_1/bd/audio_station_overview/ip/audio_station_overview_auto_pc_0/audio_station_overview_auto_pc_0.dcp' for cell 'audio_station_overview_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2299.617 ; gain = 0.000 ; free physical = 7317 ; free virtual = 10403
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.srcs/sources_1/bd/audio_station_overview/ip/audio_station_overview_processing_system7_0_0/audio_station_overview_processing_system7_0_0.xdc] for cell 'audio_station_overview_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.srcs/sources_1/bd/audio_station_overview/ip/audio_station_overview_processing_system7_0_0/audio_station_overview_processing_system7_0_0.xdc] for cell 'audio_station_overview_i/processing_system7_0/inst'
Parsing XDC File [/home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.srcs/sources_1/bd/audio_station_overview/ip/audio_station_overview_rst_ps7_0_125M_0/audio_station_overview_rst_ps7_0_125M_0_board.xdc] for cell 'audio_station_overview_i/rst_ps7_0_125M/U0'
Finished Parsing XDC File [/home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.srcs/sources_1/bd/audio_station_overview/ip/audio_station_overview_rst_ps7_0_125M_0/audio_station_overview_rst_ps7_0_125M_0_board.xdc] for cell 'audio_station_overview_i/rst_ps7_0_125M/U0'
Parsing XDC File [/home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.srcs/sources_1/bd/audio_station_overview/ip/audio_station_overview_rst_ps7_0_125M_0/audio_station_overview_rst_ps7_0_125M_0.xdc] for cell 'audio_station_overview_i/rst_ps7_0_125M/U0'
Finished Parsing XDC File [/home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.srcs/sources_1/bd/audio_station_overview/ip/audio_station_overview_rst_ps7_0_125M_0/audio_station_overview_rst_ps7_0_125M_0.xdc] for cell 'audio_station_overview_i/rst_ps7_0_125M/U0'
Parsing XDC File [/home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.srcs/constrs_1/imports/constraints/Zybo_Z7_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw_1'. [/home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.srcs/constrs_1/imports/constraints/Zybo_Z7_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.srcs/constrs_1/imports/constraints/Zybo_Z7_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.srcs/constrs_1/imports/constraints/Zybo_Z7_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2475.637 ; gain = 0.000 ; free physical = 7241 ; free virtual = 10327
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

15 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2475.637 ; gain = 176.086 ; free physical = 7241 ; free virtual = 10327
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2475.637 ; gain = 0.000 ; free physical = 7212 ; free virtual = 10299

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2836ee432

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2564.422 ; gain = 88.785 ; free physical = 6832 ; free virtual = 9933

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ca43f55f

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2736.359 ; gain = 0.000 ; free physical = 6670 ; free virtual = 9771
INFO: [Opt 31-389] Phase Retarget created 10 cells and removed 36 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1ca43f55f

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2736.359 ; gain = 0.000 ; free physical = 6670 ; free virtual = 9771
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1180b383f

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2736.359 ; gain = 0.000 ; free physical = 6670 ; free virtual = 9771
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 12 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1180b383f

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2736.359 ; gain = 0.000 ; free physical = 6670 ; free virtual = 9771
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1180b383f

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2736.359 ; gain = 0.000 ; free physical = 6670 ; free virtual = 9771
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1180b383f

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2736.359 ; gain = 0.000 ; free physical = 6670 ; free virtual = 9771
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              10  |              36  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              12  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2736.359 ; gain = 0.000 ; free physical = 6662 ; free virtual = 9763
Ending Logic Optimization Task | Checksum: 1b7117ac6

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2736.359 ; gain = 0.000 ; free physical = 6662 ; free virtual = 9763

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b7117ac6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2736.359 ; gain = 0.000 ; free physical = 6661 ; free virtual = 9762

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b7117ac6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2736.359 ; gain = 0.000 ; free physical = 6660 ; free virtual = 9761

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2736.359 ; gain = 0.000 ; free physical = 6660 ; free virtual = 9761
Ending Netlist Obfuscation Task | Checksum: 1b7117ac6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2736.359 ; gain = 0.000 ; free physical = 6660 ; free virtual = 9761
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2736.359 ; gain = 260.723 ; free physical = 6660 ; free virtual = 9761
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2776.379 ; gain = 0.000 ; free physical = 6643 ; free virtual = 9746
INFO: [Common 17-1381] The checkpoint '/home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.runs/impl_1/audio_station_overview_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file audio_station_overview_wrapper_drc_opted.rpt -pb audio_station_overview_wrapper_drc_opted.pb -rpx audio_station_overview_wrapper_drc_opted.rpx
Command: report_drc -file audio_station_overview_wrapper_drc_opted.rpt -pb audio_station_overview_wrapper_drc_opted.pb -rpx audio_station_overview_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.runs/impl_1/audio_station_overview_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6565 ; free virtual = 9669
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17eb6b124

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6565 ; free virtual = 9669
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6565 ; free virtual = 9669

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11525f3b4

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6585 ; free virtual = 9692

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16dde9bfe

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6592 ; free virtual = 9700

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16dde9bfe

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6592 ; free virtual = 9700
Phase 1 Placer Initialization | Checksum: 16dde9bfe

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6592 ; free virtual = 9700

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b68775eb

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6588 ; free virtual = 9697

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 15f61e629

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6589 ; free virtual = 9697

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 12 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 0 new cell, deleted 5 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6561 ; free virtual = 9672

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              5  |                     5  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              5  |                     5  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1b810193f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6561 ; free virtual = 9672
Phase 2.3 Global Placement Core | Checksum: 11786faab

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6560 ; free virtual = 9672
Phase 2 Global Placement | Checksum: 11786faab

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6560 ; free virtual = 9672

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ac5f7bdc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6560 ; free virtual = 9672

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 147c52bc9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6560 ; free virtual = 9671

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b7067e64

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6560 ; free virtual = 9671

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17ec894c3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6560 ; free virtual = 9671

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: e3301310

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6557 ; free virtual = 9669

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15661193b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6557 ; free virtual = 9669

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 11f1ef2dc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6557 ; free virtual = 9669
Phase 3 Detail Placement | Checksum: 11f1ef2dc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6557 ; free virtual = 9669

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18ec4b9de

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.073 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 11b9a0bc7

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6557 ; free virtual = 9669
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1c457b008

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6557 ; free virtual = 9669
Phase 4.1.1.1 BUFG Insertion | Checksum: 18ec4b9de

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6557 ; free virtual = 9669
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.073. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6557 ; free virtual = 9669
Phase 4.1 Post Commit Optimization | Checksum: 18d0b3511

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6557 ; free virtual = 9669

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18d0b3511

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6557 ; free virtual = 9669

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 18d0b3511

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6557 ; free virtual = 9669
Phase 4.3 Placer Reporting | Checksum: 18d0b3511

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6557 ; free virtual = 9669

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6557 ; free virtual = 9669

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6557 ; free virtual = 9669
Phase 4 Post Placement Optimization and Clean-Up | Checksum: fb2b0cc7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6557 ; free virtual = 9669
Ending Placer Task | Checksum: fa1cbe1c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6557 ; free virtual = 9669
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6582 ; free virtual = 9696
INFO: [Common 17-1381] The checkpoint '/home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.runs/impl_1/audio_station_overview_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file audio_station_overview_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6592 ; free virtual = 9705
INFO: [runtcl-4] Executing : report_utilization -file audio_station_overview_wrapper_utilization_placed.rpt -pb audio_station_overview_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file audio_station_overview_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6586 ; free virtual = 9699
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6568 ; free virtual = 9684
INFO: [Common 17-1381] The checkpoint '/home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.runs/impl_1/audio_station_overview_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ab8577b9 ConstDB: 0 ShapeSum: 4e974663 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1d24dfd76

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6460 ; free virtual = 9574
Post Restoration Checksum: NetGraph: f9ab07ca NumContArr: d8a2f5ac Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1d24dfd76

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6466 ; free virtual = 9581

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1d24dfd76

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6430 ; free virtual = 9546

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1d24dfd76

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2973.602 ; gain = 0.000 ; free physical = 6430 ; free virtual = 9546
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ec472002

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2983.164 ; gain = 9.562 ; free physical = 6416 ; free virtual = 9532
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.029  | TNS=0.000  | WHS=-0.152 | THS=-26.142|

Phase 2 Router Initialization | Checksum: 19eeec37b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2983.164 ; gain = 9.562 ; free physical = 6416 ; free virtual = 9532

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 708
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 708
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 19eeec37b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2983.164 ; gain = 9.562 ; free physical = 6410 ; free virtual = 9526
Phase 3 Initial Routing | Checksum: 1511322ba

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2983.164 ; gain = 9.562 ; free physical = 6414 ; free virtual = 9530

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.723  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: a6237eff

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2983.164 ; gain = 9.562 ; free physical = 6414 ; free virtual = 9530

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.723  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 13a04ed21

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2983.164 ; gain = 9.562 ; free physical = 6414 ; free virtual = 9530
Phase 4 Rip-up And Reroute | Checksum: 13a04ed21

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2983.164 ; gain = 9.562 ; free physical = 6414 ; free virtual = 9530

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 13a04ed21

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2983.164 ; gain = 9.562 ; free physical = 6414 ; free virtual = 9530

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13a04ed21

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2983.164 ; gain = 9.562 ; free physical = 6414 ; free virtual = 9530
Phase 5 Delay and Skew Optimization | Checksum: 13a04ed21

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2983.164 ; gain = 9.562 ; free physical = 6414 ; free virtual = 9530

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13beb7845

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2983.164 ; gain = 9.562 ; free physical = 6414 ; free virtual = 9530
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.873  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 162da229f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2983.164 ; gain = 9.562 ; free physical = 6414 ; free virtual = 9530
Phase 6 Post Hold Fix | Checksum: 162da229f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2983.164 ; gain = 9.562 ; free physical = 6414 ; free virtual = 9530

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.123486 %
  Global Horizontal Routing Utilization  = 0.153229 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1328ebf64

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2983.164 ; gain = 9.562 ; free physical = 6414 ; free virtual = 9530

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1328ebf64

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2983.164 ; gain = 9.562 ; free physical = 6412 ; free virtual = 9528

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 134b5b5bc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3015.180 ; gain = 41.578 ; free physical = 6411 ; free virtual = 9527

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.873  | TNS=0.000  | WHS=0.082  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 134b5b5bc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3015.180 ; gain = 41.578 ; free physical = 6411 ; free virtual = 9527
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3015.180 ; gain = 41.578 ; free physical = 6443 ; free virtual = 9559

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3015.180 ; gain = 41.578 ; free physical = 6443 ; free virtual = 9559
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3015.180 ; gain = 0.000 ; free physical = 6437 ; free virtual = 9556
INFO: [Common 17-1381] The checkpoint '/home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.runs/impl_1/audio_station_overview_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file audio_station_overview_wrapper_drc_routed.rpt -pb audio_station_overview_wrapper_drc_routed.pb -rpx audio_station_overview_wrapper_drc_routed.rpx
Command: report_drc -file audio_station_overview_wrapper_drc_routed.rpt -pb audio_station_overview_wrapper_drc_routed.pb -rpx audio_station_overview_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.runs/impl_1/audio_station_overview_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file audio_station_overview_wrapper_methodology_drc_routed.rpt -pb audio_station_overview_wrapper_methodology_drc_routed.pb -rpx audio_station_overview_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file audio_station_overview_wrapper_methodology_drc_routed.rpt -pb audio_station_overview_wrapper_methodology_drc_routed.pb -rpx audio_station_overview_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.runs/impl_1/audio_station_overview_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file audio_station_overview_wrapper_power_routed.rpt -pb audio_station_overview_wrapper_power_summary_routed.pb -rpx audio_station_overview_wrapper_power_routed.rpx
Command: report_power -file audio_station_overview_wrapper_power_routed.rpt -pb audio_station_overview_wrapper_power_summary_routed.pb -rpx audio_station_overview_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
104 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file audio_station_overview_wrapper_route_status.rpt -pb audio_station_overview_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file audio_station_overview_wrapper_timing_summary_routed.rpt -pb audio_station_overview_wrapper_timing_summary_routed.pb -rpx audio_station_overview_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file audio_station_overview_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file audio_station_overview_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file audio_station_overview_wrapper_bus_skew_routed.rpt -pb audio_station_overview_wrapper_bus_skew_routed.pb -rpx audio_station_overview_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force audio_station_overview_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./audio_station_overview_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/hannes/Entwicklung/synthesizer/FPGA/audio_station/audio_station.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Jan  1 11:19:40 2022. For additional details about this file, please refer to the WebTalk help file at /usr/local/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3336.504 ; gain = 209.766 ; free physical = 6401 ; free virtual = 9530
INFO: [Common 17-206] Exiting Vivado at Sat Jan  1 11:19:40 2022...
