Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Nov  7 17:48:20 2015
| Host         : asbestos running 64-bit Gentoo Base System release 2.2
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4_timing_summary_routed.rpt -rpx nexys4_timing_summary_routed.rpx
| Design       : nexys4
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 57 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.604        0.000                      0                   88        0.049        0.000                      0                   88        3.000        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  bclk_clkgen0        {0.000 40.690}     81.379          12.288          
  clkfbout_clkgen0    {0.000 10.000}     20.000          50.000          
  mclk_clkgen0        {0.000 20.345}     40.690          24.576          
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  bclk_clkgen0_1      {0.000 40.690}     81.379          12.288          
  clkfbout_clkgen0_1  {0.000 10.000}     20.000          50.000          
  mclk_clkgen0_1      {0.000 20.345}     40.690          24.576          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  bclk_clkgen0             79.006        0.000                      0                   54        0.140        0.000                      0                   54       40.190        0.000                       0                    31  
  clkfbout_clkgen0                                                                                                                                                     18.408        0.000                       0                     3  
  mclk_clkgen0             37.943        0.000                      0                   34        0.186        0.000                      0                   34       19.845        0.000                       0                    30  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  bclk_clkgen0_1           79.010        0.000                      0                   54        0.140        0.000                      0                   54       40.190        0.000                       0                    31  
  clkfbout_clkgen0_1                                                                                                                                                   18.408        0.000                       0                     3  
  mclk_clkgen0_1           37.945        0.000                      0                   34        0.186        0.000                      0                   34       19.845        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mclk_clkgen0    bclk_clkgen0         36.604        0.000                      0                   52        0.201        0.000                      0                   52  
bclk_clkgen0_1  bclk_clkgen0         79.006        0.000                      0                   54        0.049        0.000                      0                   54  
mclk_clkgen0_1  bclk_clkgen0         36.604        0.000                      0                   52        0.201        0.000                      0                   52  
mclk_clkgen0_1  mclk_clkgen0         37.943        0.000                      0                   34        0.105        0.000                      0                   34  
bclk_clkgen0    bclk_clkgen0_1       79.006        0.000                      0                   54        0.049        0.000                      0                   54  
mclk_clkgen0    bclk_clkgen0_1       36.608        0.000                      0                   52        0.204        0.000                      0                   52  
mclk_clkgen0_1  bclk_clkgen0_1       36.608        0.000                      0                   52        0.204        0.000                      0                   52  
mclk_clkgen0    mclk_clkgen0_1       37.943        0.000                      0                   34        0.105        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  bclk_clkgen0
  To Clock:  bclk_clkgen0

Setup :            0  Failing Endpoints,  Worst Slack       79.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.006ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.275ns  (logic 0.590ns (25.936%)  route 1.685ns (74.064%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.396    39.558 r  noisemaker/count_reg[3]/Q
                         net (fo=4, routed)           0.616    40.173    noisemaker/count[3]
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.097    40.270 r  noisemaker/state[1]_i_2/O
                         net (fo=25, routed)          1.069    41.339    noisemaker/state[1]_i_2_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.097    41.436 r  noisemaker/shiftreg[20]_i_1/O
                         net (fo=1, routed)           0.000    41.436    noisemaker/shiftreg[20]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.037   120.442    noisemaker/shiftreg_reg[20]
  -------------------------------------------------------------------
                         required time                        120.442    
                         arrival time                         -41.436    
  -------------------------------------------------------------------
                         slack                                 79.006    

Slack (MET) :             79.008ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.273ns  (logic 0.590ns (25.952%)  route 1.683ns (74.048%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.396    39.558 r  noisemaker/count_reg[3]/Q
                         net (fo=4, routed)           0.616    40.173    noisemaker/count[3]
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.097    40.270 r  noisemaker/state[1]_i_2/O
                         net (fo=25, routed)          1.068    41.338    noisemaker/state[1]_i_2_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.097    41.435 r  noisemaker/shiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000    41.435    noisemaker/shiftreg[5]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.038   120.443    noisemaker/shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                        120.443    
                         arrival time                         -41.435    
  -------------------------------------------------------------------
                         slack                                 79.008    

Slack (MET) :             79.008ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.270ns  (logic 0.590ns (25.987%)  route 1.680ns (74.014%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.396    39.558 r  noisemaker/count_reg[3]/Q
                         net (fo=4, routed)           0.616    40.173    noisemaker/count[3]
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.097    40.270 r  noisemaker/state[1]_i_2/O
                         net (fo=25, routed)          1.065    41.335    noisemaker/state[1]_i_2_n_0
    SLICE_X5Y111         LUT6 (Prop_lut6_I1_O)        0.097    41.432 r  noisemaker/shiftreg[21]_i_1/O
                         net (fo=1, routed)           0.000    41.432    noisemaker/shiftreg[21]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X5Y111         FDRE (Setup_fdre_C_D)        0.035   120.440    noisemaker/shiftreg_reg[21]
  -------------------------------------------------------------------
                         required time                        120.440    
                         arrival time                         -41.432    
  -------------------------------------------------------------------
                         slack                                 79.008    

Slack (MET) :             79.153ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[21]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        1.945ns  (logic 0.444ns (22.823%)  route 1.501ns (77.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.347    39.509 r  noisemaker/state_reg[0]/Q
                         net (fo=31, routed)          0.674    40.183    noisemaker/state[0]
    SLICE_X2Y109         LUT3 (Prop_lut3_I1_O)        0.097    40.280 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.827    41.107    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.145   120.260    noisemaker/shiftreg_reg[21]
  -------------------------------------------------------------------
                         required time                        120.260    
                         arrival time                         -41.107    
  -------------------------------------------------------------------
                         slack                                 79.153    

Slack (MET) :             79.153ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[22]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        1.945ns  (logic 0.444ns (22.823%)  route 1.501ns (77.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.347    39.509 r  noisemaker/state_reg[0]/Q
                         net (fo=31, routed)          0.674    40.183    noisemaker/state[0]
    SLICE_X2Y109         LUT3 (Prop_lut3_I1_O)        0.097    40.280 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.827    41.107    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.145   120.260    noisemaker/shiftreg_reg[22]
  -------------------------------------------------------------------
                         required time                        120.260    
                         arrival time                         -41.107    
  -------------------------------------------------------------------
                         slack                                 79.153    

Slack (MET) :             79.153ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[23]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        1.945ns  (logic 0.444ns (22.823%)  route 1.501ns (77.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.347    39.509 r  noisemaker/state_reg[0]/Q
                         net (fo=31, routed)          0.674    40.183    noisemaker/state[0]
    SLICE_X2Y109         LUT3 (Prop_lut3_I1_O)        0.097    40.280 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.827    41.107    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.145   120.260    noisemaker/shiftreg_reg[23]
  -------------------------------------------------------------------
                         required time                        120.260    
                         arrival time                         -41.107    
  -------------------------------------------------------------------
                         slack                                 79.153    

Slack (MET) :             79.153ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        1.945ns  (logic 0.444ns (22.823%)  route 1.501ns (77.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.347    39.509 r  noisemaker/state_reg[0]/Q
                         net (fo=31, routed)          0.674    40.183    noisemaker/state[0]
    SLICE_X2Y109         LUT3 (Prop_lut3_I1_O)        0.097    40.280 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.827    41.107    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.145   120.260    noisemaker/shiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                        120.260    
                         arrival time                         -41.107    
  -------------------------------------------------------------------
                         slack                                 79.153    

Slack (MET) :             79.171ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.108ns  (logic 0.590ns (27.993%)  route 1.518ns (72.007%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.396    39.558 r  noisemaker/count_reg[3]/Q
                         net (fo=4, routed)           0.616    40.173    noisemaker/count[3]
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.097    40.270 r  noisemaker/state[1]_i_2/O
                         net (fo=25, routed)          0.902    41.172    noisemaker/state[1]_i_2_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.097    41.269 r  noisemaker/shiftreg[18]_i_1/O
                         net (fo=1, routed)           0.000    41.269    noisemaker/shiftreg[18]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.035   120.440    noisemaker/shiftreg_reg[18]
  -------------------------------------------------------------------
                         required time                        120.440    
                         arrival time                         -41.269    
  -------------------------------------------------------------------
                         slack                                 79.171    

Slack (MET) :             79.193ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.088ns  (logic 0.590ns (28.259%)  route 1.498ns (71.741%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.396    39.558 r  noisemaker/count_reg[3]/Q
                         net (fo=4, routed)           0.616    40.173    noisemaker/count[3]
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.097    40.270 r  noisemaker/state[1]_i_2/O
                         net (fo=25, routed)          0.882    41.152    noisemaker/state[1]_i_2_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.097    41.249 r  noisemaker/shiftreg[19]_i_1/O
                         net (fo=1, routed)           0.000    41.249    noisemaker/shiftreg[19]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.037   120.442    noisemaker/shiftreg_reg[19]
  -------------------------------------------------------------------
                         required time                        120.442    
                         arrival time                         -41.249    
  -------------------------------------------------------------------
                         slack                                 79.193    

Slack (MET) :             79.194ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.087ns  (logic 0.590ns (28.265%)  route 1.497ns (71.735%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.396    39.558 r  noisemaker/count_reg[3]/Q
                         net (fo=4, routed)           0.616    40.173    noisemaker/count[3]
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.097    40.270 r  noisemaker/state[1]_i_2/O
                         net (fo=25, routed)          0.882    41.152    noisemaker/state[1]_i_2_n_0
    SLICE_X5Y111         LUT5 (Prop_lut5_I4_O)        0.097    41.249 r  noisemaker/shiftreg[4]_i_1/O
                         net (fo=1, routed)           0.000    41.249    noisemaker/shiftreg[4]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X5Y111         FDRE (Setup_fdre_C_D)        0.038   120.443    noisemaker/shiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                        120.443    
                         arrival time                         -41.249    
  -------------------------------------------------------------------
                         slack                                 79.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.277ns  (logic 0.191ns (68.952%)  route 0.086ns (31.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.516ns = ( 40.173 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.596    40.173    noisemaker/JA_OBUF[0]
    SLICE_X3Y111         FDRE                                         r  noisemaker/shiftreg_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.146    40.319 r  noisemaker/shiftreg_reg[6]/Q
                         net (fo=1, routed)           0.086    40.405    noisemaker/p_1_in[7]
    SLICE_X2Y111         LUT6 (Prop_lut6_I5_O)        0.045    40.450 r  noisemaker/shiftreg[7]_i_1/O
                         net (fo=1, routed)           0.000    40.450    noisemaker/shiftreg[7]_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.220    40.186    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.124    40.310    noisemaker/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                        -40.310    
                         arrival time                          40.450    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.280ns  (logic 0.191ns (68.093%)  route 0.089ns (31.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.595    40.172    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.146    40.318 r  noisemaker/shiftreg_reg[4]/Q
                         net (fo=1, routed)           0.089    40.408    noisemaker/p_1_in[5]
    SLICE_X4Y111         LUT6 (Prop_lut6_I5_O)        0.045    40.453 r  noisemaker/shiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000    40.453    noisemaker/shiftreg[5]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.218    40.185    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.099    40.284    noisemaker/shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                        -40.284    
                         arrival time                          40.453    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.342ns  (logic 0.191ns (55.830%)  route 0.151ns (44.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.516ns = ( 40.173 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.596    40.173    noisemaker/JA_OBUF[0]
    SLICE_X3Y110         FDRE                                         r  noisemaker/shiftreg_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.146    40.319 r  noisemaker/shiftreg_reg[17]/Q
                         net (fo=1, routed)           0.151    40.471    noisemaker/p_1_in[18]
    SLICE_X4Y111         LUT6 (Prop_lut6_I5_O)        0.045    40.516 r  noisemaker/shiftreg[18]_i_1/O
                         net (fo=1, routed)           0.000    40.516    noisemaker/shiftreg[18]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.194    40.209    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.098    40.307    noisemaker/shiftreg_reg[18]
  -------------------------------------------------------------------
                         required time                        -40.307    
                         arrival time                          40.516    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.332ns  (logic 0.191ns (57.505%)  route 0.141ns (42.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.595    40.172    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.146    40.318 r  noisemaker/shiftreg_reg[20]/Q
                         net (fo=1, routed)           0.141    40.460    noisemaker/p_1_in[21]
    SLICE_X5Y111         LUT6 (Prop_lut6_I5_O)        0.045    40.505 r  noisemaker/shiftreg[21]_i_1/O
                         net (fo=1, routed)           0.000    40.505    noisemaker/shiftreg[21]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.218    40.185    
    SLICE_X5Y111         FDRE (Hold_fdre_C_D)         0.098    40.283    noisemaker/shiftreg_reg[21]
  -------------------------------------------------------------------
                         required time                        -40.283    
                         arrival time                          40.505    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 noisemaker/stop_reg/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/stop_reg/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.323ns  (logic 0.191ns (59.101%)  route 0.132ns (40.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.516ns = ( 40.173 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.596    40.173    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/stop_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.146    40.319 r  noisemaker/stop_reg/Q
                         net (fo=3, routed)           0.132    40.452    noisemaker/stop_reg_n_0
    SLICE_X0Y110         LUT6 (Prop_lut6_I5_O)        0.045    40.497 r  noisemaker/stop_i_1/O
                         net (fo=1, routed)           0.000    40.497    noisemaker/stop_i_1_n_0
    SLICE_X0Y110         FDRE                                         r  noisemaker/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/stop_reg/C  (IS_INVERTED)
                         clock pessimism             -0.233    40.173    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.099    40.272    noisemaker/stop_reg
  -------------------------------------------------------------------
                         required time                        -40.272    
                         arrival time                          40.497    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.326ns  (logic 0.191ns (58.507%)  route 0.135ns (41.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.516ns = ( 40.173 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.596    40.173    noisemaker/JA_OBUF[0]
    SLICE_X3Y110         FDRE                                         r  noisemaker/shiftreg_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.146    40.319 r  noisemaker/shiftreg_reg[10]/Q
                         net (fo=1, routed)           0.135    40.455    noisemaker/p_1_in[11]
    SLICE_X3Y110         LUT6 (Prop_lut6_I5_O)        0.045    40.500 r  noisemaker/shiftreg[11]_i_1/O
                         net (fo=1, routed)           0.000    40.500    noisemaker/shiftreg[11]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  noisemaker/shiftreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X3Y110         FDRE                                         r  noisemaker/shiftreg_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.233    40.173    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.098    40.271    noisemaker/shiftreg_reg[11]
  -------------------------------------------------------------------
                         required time                        -40.271    
                         arrival time                          40.500    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.338ns  (logic 0.191ns (56.500%)  route 0.147ns (43.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.595    40.172    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.146    40.318 r  noisemaker/shiftreg_reg[19]/Q
                         net (fo=1, routed)           0.147    40.466    noisemaker/p_1_in[20]
    SLICE_X4Y111         LUT6 (Prop_lut6_I5_O)        0.045    40.511 r  noisemaker/shiftreg[20]_i_1/O
                         net (fo=1, routed)           0.000    40.511    noisemaker/shiftreg[20]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.231    40.172    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.099    40.271    noisemaker/shiftreg_reg[20]
  -------------------------------------------------------------------
                         required time                        -40.271    
                         arrival time                          40.511    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 noisemaker/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.358ns  (logic 0.191ns (53.380%)  route 0.167ns (46.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns = ( 40.407 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.516ns = ( 40.173 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.596    40.173    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.146    40.319 r  noisemaker/state_reg[0]/Q
                         net (fo=31, routed)          0.167    40.486    noisemaker/state[0]
    SLICE_X3Y109         LUT6 (Prop_lut6_I3_O)        0.045    40.531 r  noisemaker/shiftreg[15]_i_1/O
                         net (fo=1, routed)           0.000    40.531    noisemaker/shiftreg[15]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.870    40.407    noisemaker/JA_OBUF[0]
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.217    40.190    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.099    40.289    noisemaker/shiftreg_reg[15]
  -------------------------------------------------------------------
                         required time                        -40.289    
                         arrival time                          40.531    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.362ns  (logic 0.191ns (52.756%)  route 0.171ns (47.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns = ( 40.407 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.516ns = ( 40.173 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.596    40.173    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.146    40.319 r  noisemaker/state_reg[1]/Q
                         net (fo=31, routed)          0.171    40.491    noisemaker/state[1]
    SLICE_X3Y109         LUT6 (Prop_lut6_I4_O)        0.045    40.536 r  noisemaker/shiftreg[12]_i_1/O
                         net (fo=1, routed)           0.000    40.536    noisemaker/shiftreg[12]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.870    40.407    noisemaker/JA_OBUF[0]
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.217    40.190    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.098    40.288    noisemaker/shiftreg_reg[12]
  -------------------------------------------------------------------
                         required time                        -40.288    
                         arrival time                          40.536    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.363ns  (logic 0.191ns (52.611%)  route 0.172ns (47.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns = ( 40.407 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.516ns = ( 40.173 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.596    40.173    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.146    40.319 r  noisemaker/state_reg[1]/Q
                         net (fo=31, routed)          0.172    40.492    noisemaker/state[1]
    SLICE_X3Y109         LUT6 (Prop_lut6_I4_O)        0.045    40.537 r  noisemaker/shiftreg[13]_i_1/O
                         net (fo=1, routed)           0.000    40.537    noisemaker/shiftreg[13]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.870    40.407    noisemaker/JA_OBUF[0]
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.217    40.190    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.099    40.289    noisemaker/shiftreg_reg[13]
  -------------------------------------------------------------------
                         required time                        -40.289    
                         arrival time                          40.537    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bclk_clkgen0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.379
Sources:            { clocks/someclocks/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         81.379      79.787     BUFGCTRL_X0Y16  clocks/someclocks/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         81.379      80.130     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X1Y110    noisemaker/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X1Y110    noisemaker/count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X2Y110    noisemaker/count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X2Y110    noisemaker/count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X2Y110    noisemaker/count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X0Y111    noisemaker/sdata_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X3Y110    noisemaker/shiftreg_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X3Y110    noisemaker/shiftreg_reg[11]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       81.379      78.621     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X0Y111    noisemaker/sdata_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X3Y109    noisemaker/shiftreg_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X3Y109    noisemaker/shiftreg_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X3Y109    noisemaker/shiftreg_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X3Y109    noisemaker/shiftreg_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X3Y111    noisemaker/shiftreg_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X2Y111    noisemaker/shiftreg_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X2Y111    noisemaker/shiftreg_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X2Y111    noisemaker/shiftreg_reg[9]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X1Y110    noisemaker/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X4Y111    noisemaker/shiftreg_reg[18]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X4Y111    noisemaker/shiftreg_reg[19]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X4Y111    noisemaker/shiftreg_reg[20]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X5Y111    noisemaker/shiftreg_reg[21]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X5Y111    noisemaker/shiftreg_reg[22]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X5Y111    noisemaker/shiftreg_reg[23]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X5Y111    noisemaker/shiftreg_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X4Y111    noisemaker/shiftreg_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X1Y110    noisemaker/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X1Y110    noisemaker/count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clkgen0
  To Clock:  clkfbout_clkgen0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clkgen0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clocks/someclocks/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18  clocks/someclocks/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBIN
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mclk_clkgen0
  To Clock:  mclk_clkgen0

Setup :            0  Failing Endpoints,  Worst Slack       37.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.943ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            tone/index_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.341ns (13.529%)  route 2.180ns (86.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.117ns = ( 39.573 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.180     0.994    tone/JA_OBUF[1]
    SLICE_X2Y109         FDRE                                         r  tone/index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.198    39.573    tone/JA_OBUF[0]
    SLICE_X2Y109         FDRE                                         r  tone/index_reg[0]/C
                         clock pessimism             -0.435    39.138    
                         clock uncertainty           -0.081    39.057    
    SLICE_X2Y109         FDRE (Setup_fdre_C_CE)      -0.119    38.938    tone/index_reg[0]
  -------------------------------------------------------------------
                         required time                         38.938    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                 37.943    

Slack (MET) :             38.329ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 1.318ns (56.837%)  route 1.001ns (43.163%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.125ns = ( 39.565 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.290    -1.535    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.341    -1.194 r  clocks/serialclkgen/count_reg[2]/Q
                         net (fo=2, routed)           0.412    -0.782    clocks/serialclkgen/count_reg_n_0_[2]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    -0.273 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.273    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    -0.039 r  clocks/serialclkgen/count_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.589     0.550    clocks/serialclkgen/count_reg[8]_i_2_n_4
    SLICE_X1Y119         LUT4 (Prop_lut4_I0_O)        0.234     0.784 r  clocks/serialclkgen/count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.784    clocks/serialclkgen/count[8]
    SLICE_X1Y119         FDRE                                         r  clocks/serialclkgen/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.190    39.565    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y119         FDRE                                         r  clocks/serialclkgen/count_reg[8]/C
                         clock pessimism             -0.435    39.130    
                         clock uncertainty           -0.081    39.049    
    SLICE_X1Y119         FDRE (Setup_fdre_C_D)        0.064    39.113    clocks/serialclkgen/count_reg[8]
  -------------------------------------------------------------------
                         required time                         39.113    
                         arrival time                          -0.784    
  -------------------------------------------------------------------
                         slack                                 38.329    

Slack (MET) :             38.405ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 1.394ns (63.112%)  route 0.815ns (36.888%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.125ns = ( 39.565 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.290    -1.535    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.341    -1.194 r  clocks/serialclkgen/count_reg[2]/Q
                         net (fo=2, routed)           0.412    -0.782    clocks/serialclkgen/count_reg_n_0_[2]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    -0.273 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.273    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -0.184 r  clocks/serialclkgen/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.184    clocks/serialclkgen/count_reg[8]_i_2_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     0.046 r  clocks/serialclkgen/count_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.403     0.449    clocks/serialclkgen/count_reg[11]_i_2_n_6
    SLICE_X1Y119         LUT4 (Prop_lut4_I0_O)        0.225     0.674 r  clocks/serialclkgen/count[10]_i_1/O
                         net (fo=1, routed)           0.000     0.674    clocks/serialclkgen/count[10]
    SLICE_X1Y119         FDRE                                         r  clocks/serialclkgen/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.190    39.565    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y119         FDRE                                         r  clocks/serialclkgen/count_reg[10]/C
                         clock pessimism             -0.435    39.130    
                         clock uncertainty           -0.081    39.049    
    SLICE_X1Y119         FDRE (Setup_fdre_C_D)        0.030    39.079    clocks/serialclkgen/count_reg[10]
  -------------------------------------------------------------------
                         required time                         39.079    
                         arrival time                          -0.674    
  -------------------------------------------------------------------
                         slack                                 38.405    

Slack (MET) :             38.460ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.621ns (28.809%)  route 1.535ns (71.191%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.125ns = ( 39.565 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.290    -1.535    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.313    -1.222 r  clocks/serialclkgen/count_reg[3]/Q
                         net (fo=2, routed)           0.801    -0.421    clocks/serialclkgen/count_reg_n_0_[3]
    SLICE_X1Y117         LUT6 (Prop_lut6_I0_O)        0.211    -0.210 r  clocks/serialclkgen/count[11]_i_5/O
                         net (fo=13, routed)          0.733     0.523    clocks/serialclkgen/count[11]_i_5_n_0
    SLICE_X1Y119         LUT4 (Prop_lut4_I3_O)        0.097     0.620 r  clocks/serialclkgen/count[11]_i_1/O
                         net (fo=1, routed)           0.000     0.620    clocks/serialclkgen/count[11]
    SLICE_X1Y119         FDRE                                         r  clocks/serialclkgen/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.190    39.565    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y119         FDRE                                         r  clocks/serialclkgen/count_reg[11]/C
                         clock pessimism             -0.435    39.130    
                         clock uncertainty           -0.081    39.049    
    SLICE_X1Y119         FDRE (Setup_fdre_C_D)        0.032    39.081    clocks/serialclkgen/count_reg[11]
  -------------------------------------------------------------------
                         required time                         39.081    
                         arrival time                          -0.620    
  -------------------------------------------------------------------
                         slack                                 38.460    

Slack (MET) :             38.478ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 1.338ns (61.654%)  route 0.832ns (38.346%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.125ns = ( 39.565 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.290    -1.535    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.341    -1.194 r  clocks/serialclkgen/count_reg[2]/Q
                         net (fo=2, routed)           0.412    -0.782    clocks/serialclkgen/count_reg_n_0_[2]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    -0.273 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.273    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -0.184 r  clocks/serialclkgen/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.184    clocks/serialclkgen/count_reg[8]_i_2_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    -0.025 r  clocks/serialclkgen/count_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.420     0.395    clocks/serialclkgen/count_reg[11]_i_2_n_7
    SLICE_X1Y119         LUT4 (Prop_lut4_I0_O)        0.240     0.635 r  clocks/serialclkgen/count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.635    clocks/serialclkgen/count[9]
    SLICE_X1Y119         FDRE                                         r  clocks/serialclkgen/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.190    39.565    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y119         FDRE                                         r  clocks/serialclkgen/count_reg[9]/C
                         clock pessimism             -0.435    39.130    
                         clock uncertainty           -0.081    39.049    
    SLICE_X1Y119         FDRE (Setup_fdre_C_D)        0.064    39.113    clocks/serialclkgen/count_reg[9]
  -------------------------------------------------------------------
                         required time                         39.113    
                         arrival time                          -0.635    
  -------------------------------------------------------------------
                         slack                                 38.478    

Slack (MET) :             38.493ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.625ns (29.397%)  route 1.501ns (70.603%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.123ns = ( 39.567 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.536ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.289    -1.536    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDRE (Prop_fdre_C_Q)         0.313    -1.223 r  clocks/serialclkgen/count_reg[7]/Q
                         net (fo=4, routed)           0.620    -0.603    clocks/serialclkgen/count_reg_n_0_[7]
    SLICE_X1Y119         LUT5 (Prop_lut5_I0_O)        0.215    -0.388 r  clocks/serialclkgen/count[11]_i_3/O
                         net (fo=13, routed)          0.881     0.493    clocks/serialclkgen/count[11]_i_3_n_0
    SLICE_X1Y117         LUT4 (Prop_lut4_I1_O)        0.097     0.590 r  clocks/serialclkgen/count[4]_i_1__1/O
                         net (fo=1, routed)           0.000     0.590    clocks/serialclkgen/count[4]
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.192    39.567    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[4]/C
                         clock pessimism             -0.435    39.132    
                         clock uncertainty           -0.081    39.051    
    SLICE_X1Y117         FDRE (Setup_fdre_C_D)        0.032    39.083    clocks/serialclkgen/count_reg[4]
  -------------------------------------------------------------------
                         required time                         39.083    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                 38.493    

Slack (MET) :             38.495ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 1.305ns (61.563%)  route 0.815ns (38.437%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.124ns = ( 39.566 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.290    -1.535    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.341    -1.194 r  clocks/serialclkgen/count_reg[2]/Q
                         net (fo=2, routed)           0.412    -0.782    clocks/serialclkgen/count_reg_n_0_[2]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    -0.273 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.273    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    -0.043 r  clocks/serialclkgen/count_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.403     0.360    clocks/serialclkgen/count_reg[8]_i_2_n_6
    SLICE_X1Y118         LUT4 (Prop_lut4_I0_O)        0.225     0.585 r  clocks/serialclkgen/count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.585    clocks/serialclkgen/count[6]
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.191    39.566    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[6]/C
                         clock pessimism             -0.435    39.131    
                         clock uncertainty           -0.081    39.050    
    SLICE_X1Y118         FDRE (Setup_fdre_C_D)        0.030    39.080    clocks/serialclkgen/count_reg[6]
  -------------------------------------------------------------------
                         required time                         39.080    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                 38.495    

Slack (MET) :             38.519ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.631ns (29.596%)  route 1.501ns (70.404%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.123ns = ( 39.567 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.536ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.289    -1.536    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDRE (Prop_fdre_C_Q)         0.313    -1.223 r  clocks/serialclkgen/count_reg[7]/Q
                         net (fo=4, routed)           0.620    -0.603    clocks/serialclkgen/count_reg_n_0_[7]
    SLICE_X1Y119         LUT5 (Prop_lut5_I0_O)        0.215    -0.388 r  clocks/serialclkgen/count[11]_i_3/O
                         net (fo=13, routed)          0.881     0.493    clocks/serialclkgen/count[11]_i_3_n_0
    SLICE_X1Y117         LUT4 (Prop_lut4_I1_O)        0.103     0.596 r  clocks/serialclkgen/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.596    clocks/serialclkgen/count[5]
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.192    39.567    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[5]/C
                         clock pessimism             -0.435    39.132    
                         clock uncertainty           -0.081    39.051    
    SLICE_X1Y117         FDRE (Setup_fdre_C_D)        0.064    39.115    clocks/serialclkgen/count_reg[5]
  -------------------------------------------------------------------
                         required time                         39.115    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                 38.519    

Slack (MET) :             38.568ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.621ns (30.307%)  route 1.428ns (69.693%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.124ns = ( 39.566 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.290    -1.535    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.313    -1.222 r  clocks/serialclkgen/count_reg[3]/Q
                         net (fo=2, routed)           0.801    -0.421    clocks/serialclkgen/count_reg_n_0_[3]
    SLICE_X1Y117         LUT6 (Prop_lut6_I0_O)        0.211    -0.210 r  clocks/serialclkgen/count[11]_i_5/O
                         net (fo=13, routed)          0.627     0.417    clocks/serialclkgen/count[11]_i_5_n_0
    SLICE_X1Y118         LUT5 (Prop_lut5_I1_O)        0.097     0.514 r  clocks/serialclkgen/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.514    clocks/serialclkgen/count[0]
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.191    39.566    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[0]/C
                         clock pessimism             -0.435    39.131    
                         clock uncertainty           -0.081    39.050    
    SLICE_X1Y118         FDRE (Setup_fdre_C_D)        0.032    39.082    clocks/serialclkgen/count_reg[0]
  -------------------------------------------------------------------
                         required time                         39.082    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                 38.568    

Slack (MET) :             38.595ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.625ns (30.428%)  route 1.429ns (69.572%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.124ns = ( 39.566 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.290    -1.535    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.313    -1.222 r  clocks/serialclkgen/count_reg[3]/Q
                         net (fo=2, routed)           0.801    -0.421    clocks/serialclkgen/count_reg_n_0_[3]
    SLICE_X1Y117         LUT6 (Prop_lut6_I0_O)        0.211    -0.210 r  clocks/serialclkgen/count[11]_i_5/O
                         net (fo=13, routed)          0.628     0.418    clocks/serialclkgen/count[11]_i_5_n_0
    SLICE_X1Y118         LUT4 (Prop_lut4_I3_O)        0.101     0.519 r  clocks/serialclkgen/count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.519    clocks/serialclkgen/count[7]
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.191    39.566    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[7]/C
                         clock pessimism             -0.435    39.131    
                         clock uncertainty           -0.081    39.050    
    SLICE_X1Y118         FDRE (Setup_fdre_C_D)        0.064    39.114    clocks/serialclkgen/count_reg[7]
  -------------------------------------------------------------------
                         required time                         39.114    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                 38.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.987%)  route 0.105ns (36.013%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[1]/Q
                         net (fo=9, routed)           0.105    -0.268    clocks/lrclkgen/count[1]
    SLICE_X0Y106         LUT4 (Prop_lut4_I0_O)        0.045    -0.223 r  clocks/lrclkgen/output_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.223    clocks/lrclkgen/output_reg_i_1_n_0
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
                         clock pessimism             -0.220    -0.501    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.092    -0.409    clocks/lrclkgen/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.226%)  route 0.136ns (41.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[0]/Q
                         net (fo=8, routed)           0.136    -0.238    clocks/lrclkgen/count[0]
    SLICE_X1Y106         LUT5 (Prop_lut5_I2_O)        0.048    -0.190 r  clocks/lrclkgen/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    clocks/lrclkgen/count_0[4]
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[4]/C
                         clock pessimism             -0.220    -0.501    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.107    -0.394    clocks/lrclkgen/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.658%)  route 0.137ns (42.342%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[0]/Q
                         net (fo=8, routed)           0.137    -0.237    clocks/lrclkgen/count[0]
    SLICE_X1Y106         LUT2 (Prop_lut2_I0_O)        0.045    -0.192 r  clocks/lrclkgen/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    clocks/lrclkgen/count_0[1]
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
                         clock pessimism             -0.220    -0.501    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.092    -0.409    clocks/lrclkgen/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.837%)  route 0.136ns (42.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[0]/Q
                         net (fo=8, routed)           0.136    -0.238    clocks/lrclkgen/count[0]
    SLICE_X1Y106         LUT4 (Prop_lut4_I1_O)        0.045    -0.193 r  clocks/lrclkgen/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    clocks/lrclkgen/count_0[3]
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[3]/C
                         clock pessimism             -0.220    -0.501    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.091    -0.410    clocks/lrclkgen/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 clocks/serialclkgen/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (72.959%)  route 0.084ns (27.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.591    -0.521    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDRE (Prop_fdre_C_Q)         0.128    -0.393 f  clocks/serialclkgen/count_reg[7]/Q
                         net (fo=4, routed)           0.084    -0.309    clocks/serialclkgen/count_reg_n_0_[7]
    SLICE_X1Y118         LUT5 (Prop_lut5_I2_O)        0.099    -0.210 r  clocks/serialclkgen/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.210    clocks/serialclkgen/count[0]
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.861    -0.290    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[0]/C
                         clock pessimism             -0.231    -0.521    
    SLICE_X1Y118         FDRE (Hold_fdre_C_D)         0.092    -0.429    clocks/serialclkgen/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 tone/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            tone/index_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.452%)  route 0.169ns (47.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.596    -0.516    tone/JA_OBUF[0]
    SLICE_X4Y109         FDRE                                         r  tone/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  tone/index_reg[2]/Q
                         net (fo=24, routed)          0.169    -0.207    tone/index_reg_n_0_[2]
    SLICE_X4Y110         LUT5 (Prop_lut5_I3_O)        0.045    -0.162 r  tone/index[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    tone/p_0_in[4]
    SLICE_X4Y110         FDRE                                         r  tone/index_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.866    -0.286    tone/JA_OBUF[0]
    SLICE_X4Y110         FDRE                                         r  tone/index_reg[4]/C
                         clock pessimism             -0.215    -0.501    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.091    -0.410    tone/index_reg[4]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.827%)  route 0.187ns (50.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[1]/Q
                         net (fo=9, routed)           0.187    -0.186    clocks/lrclkgen/count[1]
    SLICE_X0Y106         LUT4 (Prop_lut4_I1_O)        0.045    -0.141 r  clocks/lrclkgen/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    clocks/lrclkgen/count_0[7]
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/count_reg[7]/C
                         clock pessimism             -0.220    -0.501    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.107    -0.394    clocks/lrclkgen/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.779%)  route 0.166ns (47.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[3]/Q
                         net (fo=6, routed)           0.166    -0.207    clocks/lrclkgen/count[3]
    SLICE_X1Y106         LUT6 (Prop_lut6_I1_O)        0.045    -0.162 r  clocks/lrclkgen/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    clocks/lrclkgen/count_0[5]
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[5]/C
                         clock pessimism             -0.233    -0.514    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.092    -0.422    clocks/lrclkgen/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.187ns (49.071%)  route 0.194ns (50.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[1]/Q
                         net (fo=9, routed)           0.194    -0.179    clocks/lrclkgen/count[1]
    SLICE_X0Y106         LUT3 (Prop_lut3_I0_O)        0.046    -0.133 r  clocks/lrclkgen/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    clocks/lrclkgen/count_0[2]
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/count_reg[2]/C
                         clock pessimism             -0.220    -0.501    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.107    -0.394    clocks/lrclkgen/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 tone/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            tone/index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.667%)  route 0.173ns (45.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.597    -0.515    tone/JA_OBUF[0]
    SLICE_X2Y109         FDRE                                         r  tone/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.164    -0.351 f  tone/index_reg[0]/Q
                         net (fo=26, routed)          0.173    -0.178    tone/index_reg_n_0_[0]
    SLICE_X2Y109         LUT1 (Prop_lut1_I0_O)        0.045    -0.133 r  tone/index[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    tone/p_0_in[0]
    SLICE_X2Y109         FDRE                                         r  tone/index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.870    -0.282    tone/JA_OBUF[0]
    SLICE_X2Y109         FDRE                                         r  tone/index_reg[0]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X2Y109         FDRE (Hold_fdre_C_D)         0.120    -0.395    tone/index_reg[0]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk_clkgen0
Waveform(ns):       { 0.000 20.345 }
Period(ns):         40.690
Sources:            { clocks/someclocks/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         40.690      39.097     BUFGCTRL_X0Y17  clocks/someclocks/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.690      39.441     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X0Y106    clocks/lrclkgen/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X1Y106    clocks/lrclkgen/count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X0Y106    clocks/lrclkgen/count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X1Y106    clocks/lrclkgen/count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X1Y106    clocks/lrclkgen/count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X1Y106    clocks/lrclkgen/count_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X0Y106    clocks/lrclkgen/count_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X0Y106    clocks/lrclkgen/count_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.690      119.310    PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y106    clocks/lrclkgen/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X1Y106    clocks/lrclkgen/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y106    clocks/lrclkgen/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X1Y106    clocks/lrclkgen/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X1Y106    clocks/lrclkgen/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X1Y106    clocks/lrclkgen/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y106    clocks/lrclkgen/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y106    clocks/lrclkgen/count_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y106    clocks/lrclkgen/output_reg_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X4Y109    tone/index_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X1Y119    clocks/serialclkgen/count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X1Y119    clocks/serialclkgen/count_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X1Y119    clocks/serialclkgen/count_reg[8]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X1Y119    clocks/serialclkgen/count_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y106    clocks/lrclkgen/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y106    clocks/lrclkgen/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X1Y106    clocks/lrclkgen/count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X1Y106    clocks/lrclkgen/count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y106    clocks/lrclkgen/count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y106    clocks/lrclkgen/count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  bclk_clkgen0_1
  To Clock:  bclk_clkgen0_1

Setup :            0  Failing Endpoints,  Worst Slack       79.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.010ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.275ns  (logic 0.590ns (25.936%)  route 1.685ns (74.064%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.396    39.558 r  noisemaker/count_reg[3]/Q
                         net (fo=4, routed)           0.616    40.173    noisemaker/count[3]
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.097    40.270 r  noisemaker/state[1]_i_2/O
                         net (fo=25, routed)          1.069    41.339    noisemaker/state[1]_i_2_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.097    41.436 r  noisemaker/shiftreg[20]_i_1/O
                         net (fo=1, routed)           0.000    41.436    noisemaker/shiftreg[20]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.087   120.409    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.037   120.446    noisemaker/shiftreg_reg[20]
  -------------------------------------------------------------------
                         required time                        120.446    
                         arrival time                         -41.436    
  -------------------------------------------------------------------
                         slack                                 79.010    

Slack (MET) :             79.012ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.273ns  (logic 0.590ns (25.952%)  route 1.683ns (74.048%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.396    39.558 r  noisemaker/count_reg[3]/Q
                         net (fo=4, routed)           0.616    40.173    noisemaker/count[3]
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.097    40.270 r  noisemaker/state[1]_i_2/O
                         net (fo=25, routed)          1.068    41.338    noisemaker/state[1]_i_2_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.097    41.435 r  noisemaker/shiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000    41.435    noisemaker/shiftreg[5]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.087   120.409    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.038   120.447    noisemaker/shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                        120.447    
                         arrival time                         -41.435    
  -------------------------------------------------------------------
                         slack                                 79.012    

Slack (MET) :             79.012ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.270ns  (logic 0.590ns (25.987%)  route 1.680ns (74.014%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.396    39.558 r  noisemaker/count_reg[3]/Q
                         net (fo=4, routed)           0.616    40.173    noisemaker/count[3]
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.097    40.270 r  noisemaker/state[1]_i_2/O
                         net (fo=25, routed)          1.065    41.335    noisemaker/state[1]_i_2_n_0
    SLICE_X5Y111         LUT6 (Prop_lut6_I1_O)        0.097    41.432 r  noisemaker/shiftreg[21]_i_1/O
                         net (fo=1, routed)           0.000    41.432    noisemaker/shiftreg[21]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.087   120.409    
    SLICE_X5Y111         FDRE (Setup_fdre_C_D)        0.035   120.444    noisemaker/shiftreg_reg[21]
  -------------------------------------------------------------------
                         required time                        120.444    
                         arrival time                         -41.432    
  -------------------------------------------------------------------
                         slack                                 79.012    

Slack (MET) :             79.157ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[21]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        1.945ns  (logic 0.444ns (22.823%)  route 1.501ns (77.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.347    39.509 r  noisemaker/state_reg[0]/Q
                         net (fo=31, routed)          0.674    40.183    noisemaker/state[0]
    SLICE_X2Y109         LUT3 (Prop_lut3_I1_O)        0.097    40.280 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.827    41.107    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.087   120.409    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.145   120.264    noisemaker/shiftreg_reg[21]
  -------------------------------------------------------------------
                         required time                        120.264    
                         arrival time                         -41.107    
  -------------------------------------------------------------------
                         slack                                 79.157    

Slack (MET) :             79.157ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[22]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        1.945ns  (logic 0.444ns (22.823%)  route 1.501ns (77.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.347    39.509 r  noisemaker/state_reg[0]/Q
                         net (fo=31, routed)          0.674    40.183    noisemaker/state[0]
    SLICE_X2Y109         LUT3 (Prop_lut3_I1_O)        0.097    40.280 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.827    41.107    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.087   120.409    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.145   120.264    noisemaker/shiftreg_reg[22]
  -------------------------------------------------------------------
                         required time                        120.264    
                         arrival time                         -41.107    
  -------------------------------------------------------------------
                         slack                                 79.157    

Slack (MET) :             79.157ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[23]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        1.945ns  (logic 0.444ns (22.823%)  route 1.501ns (77.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.347    39.509 r  noisemaker/state_reg[0]/Q
                         net (fo=31, routed)          0.674    40.183    noisemaker/state[0]
    SLICE_X2Y109         LUT3 (Prop_lut3_I1_O)        0.097    40.280 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.827    41.107    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.087   120.409    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.145   120.264    noisemaker/shiftreg_reg[23]
  -------------------------------------------------------------------
                         required time                        120.264    
                         arrival time                         -41.107    
  -------------------------------------------------------------------
                         slack                                 79.157    

Slack (MET) :             79.157ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        1.945ns  (logic 0.444ns (22.823%)  route 1.501ns (77.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.347    39.509 r  noisemaker/state_reg[0]/Q
                         net (fo=31, routed)          0.674    40.183    noisemaker/state[0]
    SLICE_X2Y109         LUT3 (Prop_lut3_I1_O)        0.097    40.280 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.827    41.107    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.087   120.409    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.145   120.264    noisemaker/shiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                        120.264    
                         arrival time                         -41.107    
  -------------------------------------------------------------------
                         slack                                 79.157    

Slack (MET) :             79.175ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.108ns  (logic 0.590ns (27.993%)  route 1.518ns (72.007%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.396    39.558 r  noisemaker/count_reg[3]/Q
                         net (fo=4, routed)           0.616    40.173    noisemaker/count[3]
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.097    40.270 r  noisemaker/state[1]_i_2/O
                         net (fo=25, routed)          0.902    41.172    noisemaker/state[1]_i_2_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.097    41.269 r  noisemaker/shiftreg[18]_i_1/O
                         net (fo=1, routed)           0.000    41.269    noisemaker/shiftreg[18]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.087   120.409    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.035   120.444    noisemaker/shiftreg_reg[18]
  -------------------------------------------------------------------
                         required time                        120.444    
                         arrival time                         -41.269    
  -------------------------------------------------------------------
                         slack                                 79.175    

Slack (MET) :             79.197ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.088ns  (logic 0.590ns (28.259%)  route 1.498ns (71.741%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.396    39.558 r  noisemaker/count_reg[3]/Q
                         net (fo=4, routed)           0.616    40.173    noisemaker/count[3]
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.097    40.270 r  noisemaker/state[1]_i_2/O
                         net (fo=25, routed)          0.882    41.152    noisemaker/state[1]_i_2_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.097    41.249 r  noisemaker/shiftreg[19]_i_1/O
                         net (fo=1, routed)           0.000    41.249    noisemaker/shiftreg[19]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.087   120.409    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.037   120.446    noisemaker/shiftreg_reg[19]
  -------------------------------------------------------------------
                         required time                        120.446    
                         arrival time                         -41.249    
  -------------------------------------------------------------------
                         slack                                 79.197    

Slack (MET) :             79.198ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.087ns  (logic 0.590ns (28.265%)  route 1.497ns (71.735%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.396    39.558 r  noisemaker/count_reg[3]/Q
                         net (fo=4, routed)           0.616    40.173    noisemaker/count[3]
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.097    40.270 r  noisemaker/state[1]_i_2/O
                         net (fo=25, routed)          0.882    41.152    noisemaker/state[1]_i_2_n_0
    SLICE_X5Y111         LUT5 (Prop_lut5_I4_O)        0.097    41.249 r  noisemaker/shiftreg[4]_i_1/O
                         net (fo=1, routed)           0.000    41.249    noisemaker/shiftreg[4]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.087   120.409    
    SLICE_X5Y111         FDRE (Setup_fdre_C_D)        0.038   120.447    noisemaker/shiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                        120.447    
                         arrival time                         -41.249    
  -------------------------------------------------------------------
                         slack                                 79.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.277ns  (logic 0.191ns (68.952%)  route 0.086ns (31.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.516ns = ( 40.173 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.596    40.173    noisemaker/JA_OBUF[0]
    SLICE_X3Y111         FDRE                                         r  noisemaker/shiftreg_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.146    40.319 r  noisemaker/shiftreg_reg[6]/Q
                         net (fo=1, routed)           0.086    40.405    noisemaker/p_1_in[7]
    SLICE_X2Y111         LUT6 (Prop_lut6_I5_O)        0.045    40.450 r  noisemaker/shiftreg[7]_i_1/O
                         net (fo=1, routed)           0.000    40.450    noisemaker/shiftreg[7]_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.220    40.186    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.124    40.310    noisemaker/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                        -40.310    
                         arrival time                          40.450    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.280ns  (logic 0.191ns (68.093%)  route 0.089ns (31.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.595    40.172    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.146    40.318 r  noisemaker/shiftreg_reg[4]/Q
                         net (fo=1, routed)           0.089    40.408    noisemaker/p_1_in[5]
    SLICE_X4Y111         LUT6 (Prop_lut6_I5_O)        0.045    40.453 r  noisemaker/shiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000    40.453    noisemaker/shiftreg[5]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.218    40.185    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.099    40.284    noisemaker/shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                        -40.284    
                         arrival time                          40.453    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.342ns  (logic 0.191ns (55.830%)  route 0.151ns (44.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.516ns = ( 40.173 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.596    40.173    noisemaker/JA_OBUF[0]
    SLICE_X3Y110         FDRE                                         r  noisemaker/shiftreg_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.146    40.319 r  noisemaker/shiftreg_reg[17]/Q
                         net (fo=1, routed)           0.151    40.471    noisemaker/p_1_in[18]
    SLICE_X4Y111         LUT6 (Prop_lut6_I5_O)        0.045    40.516 r  noisemaker/shiftreg[18]_i_1/O
                         net (fo=1, routed)           0.000    40.516    noisemaker/shiftreg[18]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.194    40.209    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.098    40.307    noisemaker/shiftreg_reg[18]
  -------------------------------------------------------------------
                         required time                        -40.307    
                         arrival time                          40.516    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.332ns  (logic 0.191ns (57.505%)  route 0.141ns (42.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.595    40.172    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.146    40.318 r  noisemaker/shiftreg_reg[20]/Q
                         net (fo=1, routed)           0.141    40.460    noisemaker/p_1_in[21]
    SLICE_X5Y111         LUT6 (Prop_lut6_I5_O)        0.045    40.505 r  noisemaker/shiftreg[21]_i_1/O
                         net (fo=1, routed)           0.000    40.505    noisemaker/shiftreg[21]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.218    40.185    
    SLICE_X5Y111         FDRE (Hold_fdre_C_D)         0.098    40.283    noisemaker/shiftreg_reg[21]
  -------------------------------------------------------------------
                         required time                        -40.283    
                         arrival time                          40.505    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 noisemaker/stop_reg/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/stop_reg/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.323ns  (logic 0.191ns (59.101%)  route 0.132ns (40.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.516ns = ( 40.173 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.596    40.173    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/stop_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.146    40.319 r  noisemaker/stop_reg/Q
                         net (fo=3, routed)           0.132    40.452    noisemaker/stop_reg_n_0
    SLICE_X0Y110         LUT6 (Prop_lut6_I5_O)        0.045    40.497 r  noisemaker/stop_i_1/O
                         net (fo=1, routed)           0.000    40.497    noisemaker/stop_i_1_n_0
    SLICE_X0Y110         FDRE                                         r  noisemaker/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/stop_reg/C  (IS_INVERTED)
                         clock pessimism             -0.233    40.173    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.099    40.272    noisemaker/stop_reg
  -------------------------------------------------------------------
                         required time                        -40.272    
                         arrival time                          40.497    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.326ns  (logic 0.191ns (58.507%)  route 0.135ns (41.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.516ns = ( 40.173 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.596    40.173    noisemaker/JA_OBUF[0]
    SLICE_X3Y110         FDRE                                         r  noisemaker/shiftreg_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.146    40.319 r  noisemaker/shiftreg_reg[10]/Q
                         net (fo=1, routed)           0.135    40.455    noisemaker/p_1_in[11]
    SLICE_X3Y110         LUT6 (Prop_lut6_I5_O)        0.045    40.500 r  noisemaker/shiftreg[11]_i_1/O
                         net (fo=1, routed)           0.000    40.500    noisemaker/shiftreg[11]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  noisemaker/shiftreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X3Y110         FDRE                                         r  noisemaker/shiftreg_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.233    40.173    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.098    40.271    noisemaker/shiftreg_reg[11]
  -------------------------------------------------------------------
                         required time                        -40.271    
                         arrival time                          40.500    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.338ns  (logic 0.191ns (56.500%)  route 0.147ns (43.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.595    40.172    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.146    40.318 r  noisemaker/shiftreg_reg[19]/Q
                         net (fo=1, routed)           0.147    40.466    noisemaker/p_1_in[20]
    SLICE_X4Y111         LUT6 (Prop_lut6_I5_O)        0.045    40.511 r  noisemaker/shiftreg[20]_i_1/O
                         net (fo=1, routed)           0.000    40.511    noisemaker/shiftreg[20]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.231    40.172    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.099    40.271    noisemaker/shiftreg_reg[20]
  -------------------------------------------------------------------
                         required time                        -40.271    
                         arrival time                          40.511    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 noisemaker/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.358ns  (logic 0.191ns (53.380%)  route 0.167ns (46.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns = ( 40.407 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.516ns = ( 40.173 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.596    40.173    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.146    40.319 r  noisemaker/state_reg[0]/Q
                         net (fo=31, routed)          0.167    40.486    noisemaker/state[0]
    SLICE_X3Y109         LUT6 (Prop_lut6_I3_O)        0.045    40.531 r  noisemaker/shiftreg[15]_i_1/O
                         net (fo=1, routed)           0.000    40.531    noisemaker/shiftreg[15]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.870    40.407    noisemaker/JA_OBUF[0]
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.217    40.190    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.099    40.289    noisemaker/shiftreg_reg[15]
  -------------------------------------------------------------------
                         required time                        -40.289    
                         arrival time                          40.531    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.362ns  (logic 0.191ns (52.756%)  route 0.171ns (47.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns = ( 40.407 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.516ns = ( 40.173 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.596    40.173    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.146    40.319 r  noisemaker/state_reg[1]/Q
                         net (fo=31, routed)          0.171    40.491    noisemaker/state[1]
    SLICE_X3Y109         LUT6 (Prop_lut6_I4_O)        0.045    40.536 r  noisemaker/shiftreg[12]_i_1/O
                         net (fo=1, routed)           0.000    40.536    noisemaker/shiftreg[12]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.870    40.407    noisemaker/JA_OBUF[0]
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.217    40.190    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.098    40.288    noisemaker/shiftreg_reg[12]
  -------------------------------------------------------------------
                         required time                        -40.288    
                         arrival time                          40.536    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.363ns  (logic 0.191ns (52.611%)  route 0.172ns (47.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns = ( 40.407 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.516ns = ( 40.173 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.596    40.173    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.146    40.319 r  noisemaker/state_reg[1]/Q
                         net (fo=31, routed)          0.172    40.492    noisemaker/state[1]
    SLICE_X3Y109         LUT6 (Prop_lut6_I4_O)        0.045    40.537 r  noisemaker/shiftreg[13]_i_1/O
                         net (fo=1, routed)           0.000    40.537    noisemaker/shiftreg[13]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.870    40.407    noisemaker/JA_OBUF[0]
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.217    40.190    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.099    40.289    noisemaker/shiftreg_reg[13]
  -------------------------------------------------------------------
                         required time                        -40.289    
                         arrival time                          40.537    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bclk_clkgen0_1
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.379
Sources:            { clocks/someclocks/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         81.379      79.787     BUFGCTRL_X0Y16  clocks/someclocks/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         81.379      80.130     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X1Y110    noisemaker/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X1Y110    noisemaker/count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X2Y110    noisemaker/count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X2Y110    noisemaker/count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X2Y110    noisemaker/count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X0Y111    noisemaker/sdata_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X3Y110    noisemaker/shiftreg_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X3Y110    noisemaker/shiftreg_reg[11]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       81.379      78.621     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X0Y111    noisemaker/sdata_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X3Y109    noisemaker/shiftreg_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X3Y109    noisemaker/shiftreg_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X3Y109    noisemaker/shiftreg_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X3Y109    noisemaker/shiftreg_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X3Y111    noisemaker/shiftreg_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X2Y111    noisemaker/shiftreg_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X2Y111    noisemaker/shiftreg_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X2Y111    noisemaker/shiftreg_reg[9]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X1Y110    noisemaker/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X4Y111    noisemaker/shiftreg_reg[18]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X4Y111    noisemaker/shiftreg_reg[19]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X4Y111    noisemaker/shiftreg_reg[20]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X5Y111    noisemaker/shiftreg_reg[21]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X5Y111    noisemaker/shiftreg_reg[22]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X5Y111    noisemaker/shiftreg_reg[23]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X5Y111    noisemaker/shiftreg_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X4Y111    noisemaker/shiftreg_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X1Y110    noisemaker/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X1Y110    noisemaker/count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clkgen0_1
  To Clock:  clkfbout_clkgen0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clkgen0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clocks/someclocks/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18  clocks/someclocks/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBIN
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mclk_clkgen0_1
  To Clock:  mclk_clkgen0_1

Setup :            0  Failing Endpoints,  Worst Slack       37.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.945ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            tone/index_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.341ns (13.529%)  route 2.180ns (86.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.117ns = ( 39.573 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.180     0.994    tone/JA_OBUF[1]
    SLICE_X2Y109         FDRE                                         r  tone/index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.198    39.573    tone/JA_OBUF[0]
    SLICE_X2Y109         FDRE                                         r  tone/index_reg[0]/C
                         clock pessimism             -0.435    39.138    
                         clock uncertainty           -0.079    39.059    
    SLICE_X2Y109         FDRE (Setup_fdre_C_CE)      -0.119    38.940    tone/index_reg[0]
  -------------------------------------------------------------------
                         required time                         38.940    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                 37.945    

Slack (MET) :             38.331ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 1.318ns (56.837%)  route 1.001ns (43.163%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.125ns = ( 39.565 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.290    -1.535    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.341    -1.194 r  clocks/serialclkgen/count_reg[2]/Q
                         net (fo=2, routed)           0.412    -0.782    clocks/serialclkgen/count_reg_n_0_[2]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    -0.273 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.273    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    -0.039 r  clocks/serialclkgen/count_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.589     0.550    clocks/serialclkgen/count_reg[8]_i_2_n_4
    SLICE_X1Y119         LUT4 (Prop_lut4_I0_O)        0.234     0.784 r  clocks/serialclkgen/count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.784    clocks/serialclkgen/count[8]
    SLICE_X1Y119         FDRE                                         r  clocks/serialclkgen/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.190    39.565    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y119         FDRE                                         r  clocks/serialclkgen/count_reg[8]/C
                         clock pessimism             -0.435    39.130    
                         clock uncertainty           -0.079    39.051    
    SLICE_X1Y119         FDRE (Setup_fdre_C_D)        0.064    39.115    clocks/serialclkgen/count_reg[8]
  -------------------------------------------------------------------
                         required time                         39.115    
                         arrival time                          -0.784    
  -------------------------------------------------------------------
                         slack                                 38.331    

Slack (MET) :             38.407ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 1.394ns (63.112%)  route 0.815ns (36.888%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.125ns = ( 39.565 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.290    -1.535    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.341    -1.194 r  clocks/serialclkgen/count_reg[2]/Q
                         net (fo=2, routed)           0.412    -0.782    clocks/serialclkgen/count_reg_n_0_[2]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    -0.273 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.273    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -0.184 r  clocks/serialclkgen/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.184    clocks/serialclkgen/count_reg[8]_i_2_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     0.046 r  clocks/serialclkgen/count_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.403     0.449    clocks/serialclkgen/count_reg[11]_i_2_n_6
    SLICE_X1Y119         LUT4 (Prop_lut4_I0_O)        0.225     0.674 r  clocks/serialclkgen/count[10]_i_1/O
                         net (fo=1, routed)           0.000     0.674    clocks/serialclkgen/count[10]
    SLICE_X1Y119         FDRE                                         r  clocks/serialclkgen/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.190    39.565    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y119         FDRE                                         r  clocks/serialclkgen/count_reg[10]/C
                         clock pessimism             -0.435    39.130    
                         clock uncertainty           -0.079    39.051    
    SLICE_X1Y119         FDRE (Setup_fdre_C_D)        0.030    39.081    clocks/serialclkgen/count_reg[10]
  -------------------------------------------------------------------
                         required time                         39.081    
                         arrival time                          -0.674    
  -------------------------------------------------------------------
                         slack                                 38.407    

Slack (MET) :             38.462ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.621ns (28.809%)  route 1.535ns (71.191%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.125ns = ( 39.565 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.290    -1.535    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.313    -1.222 r  clocks/serialclkgen/count_reg[3]/Q
                         net (fo=2, routed)           0.801    -0.421    clocks/serialclkgen/count_reg_n_0_[3]
    SLICE_X1Y117         LUT6 (Prop_lut6_I0_O)        0.211    -0.210 r  clocks/serialclkgen/count[11]_i_5/O
                         net (fo=13, routed)          0.733     0.523    clocks/serialclkgen/count[11]_i_5_n_0
    SLICE_X1Y119         LUT4 (Prop_lut4_I3_O)        0.097     0.620 r  clocks/serialclkgen/count[11]_i_1/O
                         net (fo=1, routed)           0.000     0.620    clocks/serialclkgen/count[11]
    SLICE_X1Y119         FDRE                                         r  clocks/serialclkgen/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.190    39.565    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y119         FDRE                                         r  clocks/serialclkgen/count_reg[11]/C
                         clock pessimism             -0.435    39.130    
                         clock uncertainty           -0.079    39.051    
    SLICE_X1Y119         FDRE (Setup_fdre_C_D)        0.032    39.083    clocks/serialclkgen/count_reg[11]
  -------------------------------------------------------------------
                         required time                         39.083    
                         arrival time                          -0.620    
  -------------------------------------------------------------------
                         slack                                 38.462    

Slack (MET) :             38.479ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 1.338ns (61.654%)  route 0.832ns (38.346%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.125ns = ( 39.565 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.290    -1.535    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.341    -1.194 r  clocks/serialclkgen/count_reg[2]/Q
                         net (fo=2, routed)           0.412    -0.782    clocks/serialclkgen/count_reg_n_0_[2]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    -0.273 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.273    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -0.184 r  clocks/serialclkgen/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.184    clocks/serialclkgen/count_reg[8]_i_2_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    -0.025 r  clocks/serialclkgen/count_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.420     0.395    clocks/serialclkgen/count_reg[11]_i_2_n_7
    SLICE_X1Y119         LUT4 (Prop_lut4_I0_O)        0.240     0.635 r  clocks/serialclkgen/count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.635    clocks/serialclkgen/count[9]
    SLICE_X1Y119         FDRE                                         r  clocks/serialclkgen/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.190    39.565    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y119         FDRE                                         r  clocks/serialclkgen/count_reg[9]/C
                         clock pessimism             -0.435    39.130    
                         clock uncertainty           -0.079    39.051    
    SLICE_X1Y119         FDRE (Setup_fdre_C_D)        0.064    39.115    clocks/serialclkgen/count_reg[9]
  -------------------------------------------------------------------
                         required time                         39.115    
                         arrival time                          -0.635    
  -------------------------------------------------------------------
                         slack                                 38.479    

Slack (MET) :             38.495ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.625ns (29.397%)  route 1.501ns (70.603%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.123ns = ( 39.567 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.536ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.289    -1.536    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDRE (Prop_fdre_C_Q)         0.313    -1.223 r  clocks/serialclkgen/count_reg[7]/Q
                         net (fo=4, routed)           0.620    -0.603    clocks/serialclkgen/count_reg_n_0_[7]
    SLICE_X1Y119         LUT5 (Prop_lut5_I0_O)        0.215    -0.388 r  clocks/serialclkgen/count[11]_i_3/O
                         net (fo=13, routed)          0.881     0.493    clocks/serialclkgen/count[11]_i_3_n_0
    SLICE_X1Y117         LUT4 (Prop_lut4_I1_O)        0.097     0.590 r  clocks/serialclkgen/count[4]_i_1__1/O
                         net (fo=1, routed)           0.000     0.590    clocks/serialclkgen/count[4]
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.192    39.567    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[4]/C
                         clock pessimism             -0.435    39.132    
                         clock uncertainty           -0.079    39.053    
    SLICE_X1Y117         FDRE (Setup_fdre_C_D)        0.032    39.085    clocks/serialclkgen/count_reg[4]
  -------------------------------------------------------------------
                         required time                         39.085    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                 38.495    

Slack (MET) :             38.497ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 1.305ns (61.563%)  route 0.815ns (38.437%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.124ns = ( 39.566 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.290    -1.535    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.341    -1.194 r  clocks/serialclkgen/count_reg[2]/Q
                         net (fo=2, routed)           0.412    -0.782    clocks/serialclkgen/count_reg_n_0_[2]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    -0.273 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.273    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    -0.043 r  clocks/serialclkgen/count_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.403     0.360    clocks/serialclkgen/count_reg[8]_i_2_n_6
    SLICE_X1Y118         LUT4 (Prop_lut4_I0_O)        0.225     0.585 r  clocks/serialclkgen/count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.585    clocks/serialclkgen/count[6]
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.191    39.566    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[6]/C
                         clock pessimism             -0.435    39.131    
                         clock uncertainty           -0.079    39.052    
    SLICE_X1Y118         FDRE (Setup_fdre_C_D)        0.030    39.082    clocks/serialclkgen/count_reg[6]
  -------------------------------------------------------------------
                         required time                         39.082    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                 38.497    

Slack (MET) :             38.521ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.631ns (29.596%)  route 1.501ns (70.404%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.123ns = ( 39.567 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.536ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.289    -1.536    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDRE (Prop_fdre_C_Q)         0.313    -1.223 r  clocks/serialclkgen/count_reg[7]/Q
                         net (fo=4, routed)           0.620    -0.603    clocks/serialclkgen/count_reg_n_0_[7]
    SLICE_X1Y119         LUT5 (Prop_lut5_I0_O)        0.215    -0.388 r  clocks/serialclkgen/count[11]_i_3/O
                         net (fo=13, routed)          0.881     0.493    clocks/serialclkgen/count[11]_i_3_n_0
    SLICE_X1Y117         LUT4 (Prop_lut4_I1_O)        0.103     0.596 r  clocks/serialclkgen/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.596    clocks/serialclkgen/count[5]
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.192    39.567    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[5]/C
                         clock pessimism             -0.435    39.132    
                         clock uncertainty           -0.079    39.053    
    SLICE_X1Y117         FDRE (Setup_fdre_C_D)        0.064    39.117    clocks/serialclkgen/count_reg[5]
  -------------------------------------------------------------------
                         required time                         39.117    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                 38.521    

Slack (MET) :             38.570ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.621ns (30.307%)  route 1.428ns (69.693%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.124ns = ( 39.566 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.290    -1.535    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.313    -1.222 r  clocks/serialclkgen/count_reg[3]/Q
                         net (fo=2, routed)           0.801    -0.421    clocks/serialclkgen/count_reg_n_0_[3]
    SLICE_X1Y117         LUT6 (Prop_lut6_I0_O)        0.211    -0.210 r  clocks/serialclkgen/count[11]_i_5/O
                         net (fo=13, routed)          0.627     0.417    clocks/serialclkgen/count[11]_i_5_n_0
    SLICE_X1Y118         LUT5 (Prop_lut5_I1_O)        0.097     0.514 r  clocks/serialclkgen/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.514    clocks/serialclkgen/count[0]
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.191    39.566    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[0]/C
                         clock pessimism             -0.435    39.131    
                         clock uncertainty           -0.079    39.052    
    SLICE_X1Y118         FDRE (Setup_fdre_C_D)        0.032    39.084    clocks/serialclkgen/count_reg[0]
  -------------------------------------------------------------------
                         required time                         39.084    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                 38.570    

Slack (MET) :             38.597ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.625ns (30.428%)  route 1.429ns (69.572%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.124ns = ( 39.566 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.290    -1.535    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.313    -1.222 r  clocks/serialclkgen/count_reg[3]/Q
                         net (fo=2, routed)           0.801    -0.421    clocks/serialclkgen/count_reg_n_0_[3]
    SLICE_X1Y117         LUT6 (Prop_lut6_I0_O)        0.211    -0.210 r  clocks/serialclkgen/count[11]_i_5/O
                         net (fo=13, routed)          0.628     0.418    clocks/serialclkgen/count[11]_i_5_n_0
    SLICE_X1Y118         LUT4 (Prop_lut4_I3_O)        0.101     0.519 r  clocks/serialclkgen/count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.519    clocks/serialclkgen/count[7]
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.191    39.566    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[7]/C
                         clock pessimism             -0.435    39.131    
                         clock uncertainty           -0.079    39.052    
    SLICE_X1Y118         FDRE (Setup_fdre_C_D)        0.064    39.116    clocks/serialclkgen/count_reg[7]
  -------------------------------------------------------------------
                         required time                         39.116    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                 38.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.987%)  route 0.105ns (36.013%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[1]/Q
                         net (fo=9, routed)           0.105    -0.268    clocks/lrclkgen/count[1]
    SLICE_X0Y106         LUT4 (Prop_lut4_I0_O)        0.045    -0.223 r  clocks/lrclkgen/output_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.223    clocks/lrclkgen/output_reg_i_1_n_0
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
                         clock pessimism             -0.220    -0.501    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.092    -0.409    clocks/lrclkgen/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.226%)  route 0.136ns (41.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[0]/Q
                         net (fo=8, routed)           0.136    -0.238    clocks/lrclkgen/count[0]
    SLICE_X1Y106         LUT5 (Prop_lut5_I2_O)        0.048    -0.190 r  clocks/lrclkgen/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    clocks/lrclkgen/count_0[4]
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[4]/C
                         clock pessimism             -0.220    -0.501    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.107    -0.394    clocks/lrclkgen/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.658%)  route 0.137ns (42.342%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[0]/Q
                         net (fo=8, routed)           0.137    -0.237    clocks/lrclkgen/count[0]
    SLICE_X1Y106         LUT2 (Prop_lut2_I0_O)        0.045    -0.192 r  clocks/lrclkgen/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    clocks/lrclkgen/count_0[1]
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
                         clock pessimism             -0.220    -0.501    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.092    -0.409    clocks/lrclkgen/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.837%)  route 0.136ns (42.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[0]/Q
                         net (fo=8, routed)           0.136    -0.238    clocks/lrclkgen/count[0]
    SLICE_X1Y106         LUT4 (Prop_lut4_I1_O)        0.045    -0.193 r  clocks/lrclkgen/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    clocks/lrclkgen/count_0[3]
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[3]/C
                         clock pessimism             -0.220    -0.501    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.091    -0.410    clocks/lrclkgen/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 clocks/serialclkgen/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (72.959%)  route 0.084ns (27.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.591    -0.521    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDRE (Prop_fdre_C_Q)         0.128    -0.393 f  clocks/serialclkgen/count_reg[7]/Q
                         net (fo=4, routed)           0.084    -0.309    clocks/serialclkgen/count_reg_n_0_[7]
    SLICE_X1Y118         LUT5 (Prop_lut5_I2_O)        0.099    -0.210 r  clocks/serialclkgen/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.210    clocks/serialclkgen/count[0]
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.861    -0.290    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[0]/C
                         clock pessimism             -0.231    -0.521    
    SLICE_X1Y118         FDRE (Hold_fdre_C_D)         0.092    -0.429    clocks/serialclkgen/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 tone/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            tone/index_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.452%)  route 0.169ns (47.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.596    -0.516    tone/JA_OBUF[0]
    SLICE_X4Y109         FDRE                                         r  tone/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  tone/index_reg[2]/Q
                         net (fo=24, routed)          0.169    -0.207    tone/index_reg_n_0_[2]
    SLICE_X4Y110         LUT5 (Prop_lut5_I3_O)        0.045    -0.162 r  tone/index[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    tone/p_0_in[4]
    SLICE_X4Y110         FDRE                                         r  tone/index_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.866    -0.286    tone/JA_OBUF[0]
    SLICE_X4Y110         FDRE                                         r  tone/index_reg[4]/C
                         clock pessimism             -0.215    -0.501    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.091    -0.410    tone/index_reg[4]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.827%)  route 0.187ns (50.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[1]/Q
                         net (fo=9, routed)           0.187    -0.186    clocks/lrclkgen/count[1]
    SLICE_X0Y106         LUT4 (Prop_lut4_I1_O)        0.045    -0.141 r  clocks/lrclkgen/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    clocks/lrclkgen/count_0[7]
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/count_reg[7]/C
                         clock pessimism             -0.220    -0.501    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.107    -0.394    clocks/lrclkgen/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.779%)  route 0.166ns (47.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[3]/Q
                         net (fo=6, routed)           0.166    -0.207    clocks/lrclkgen/count[3]
    SLICE_X1Y106         LUT6 (Prop_lut6_I1_O)        0.045    -0.162 r  clocks/lrclkgen/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    clocks/lrclkgen/count_0[5]
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[5]/C
                         clock pessimism             -0.233    -0.514    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.092    -0.422    clocks/lrclkgen/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.187ns (49.071%)  route 0.194ns (50.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[1]/Q
                         net (fo=9, routed)           0.194    -0.179    clocks/lrclkgen/count[1]
    SLICE_X0Y106         LUT3 (Prop_lut3_I0_O)        0.046    -0.133 r  clocks/lrclkgen/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    clocks/lrclkgen/count_0[2]
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/count_reg[2]/C
                         clock pessimism             -0.220    -0.501    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.107    -0.394    clocks/lrclkgen/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 tone/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            tone/index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.667%)  route 0.173ns (45.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.597    -0.515    tone/JA_OBUF[0]
    SLICE_X2Y109         FDRE                                         r  tone/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.164    -0.351 f  tone/index_reg[0]/Q
                         net (fo=26, routed)          0.173    -0.178    tone/index_reg_n_0_[0]
    SLICE_X2Y109         LUT1 (Prop_lut1_I0_O)        0.045    -0.133 r  tone/index[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    tone/p_0_in[0]
    SLICE_X2Y109         FDRE                                         r  tone/index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.870    -0.282    tone/JA_OBUF[0]
    SLICE_X2Y109         FDRE                                         r  tone/index_reg[0]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X2Y109         FDRE (Hold_fdre_C_D)         0.120    -0.395    tone/index_reg[0]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk_clkgen0_1
Waveform(ns):       { 0.000 20.345 }
Period(ns):         40.690
Sources:            { clocks/someclocks/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         40.690      39.097     BUFGCTRL_X0Y17  clocks/someclocks/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.690      39.441     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X0Y106    clocks/lrclkgen/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X1Y106    clocks/lrclkgen/count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X0Y106    clocks/lrclkgen/count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X1Y106    clocks/lrclkgen/count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X1Y106    clocks/lrclkgen/count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X1Y106    clocks/lrclkgen/count_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X0Y106    clocks/lrclkgen/count_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X0Y106    clocks/lrclkgen/count_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.690      119.310    PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y106    clocks/lrclkgen/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X1Y106    clocks/lrclkgen/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y106    clocks/lrclkgen/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X1Y106    clocks/lrclkgen/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X1Y106    clocks/lrclkgen/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X1Y106    clocks/lrclkgen/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y106    clocks/lrclkgen/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y106    clocks/lrclkgen/count_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y106    clocks/lrclkgen/output_reg_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X4Y109    tone/index_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X1Y119    clocks/serialclkgen/count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X1Y119    clocks/serialclkgen/count_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X1Y119    clocks/serialclkgen/count_reg[8]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X1Y119    clocks/serialclkgen/count_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y106    clocks/lrclkgen/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y106    clocks/lrclkgen/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X1Y106    clocks/lrclkgen/count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X1Y106    clocks/lrclkgen/count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y106    clocks/lrclkgen/count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y106    clocks/lrclkgen/count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  mclk_clkgen0
  To Clock:  bclk_clkgen0

Setup :            0  Failing Endpoints,  Worst Slack       36.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.604ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[21]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.438ns (12.284%)  route 3.128ns (87.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.300     1.115    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT3 (Prop_lut3_I2_O)        0.097     1.212 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.827     2.040    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.211    38.788    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.145    38.643    noisemaker/shiftreg_reg[21]
  -------------------------------------------------------------------
                         required time                         38.643    
                         arrival time                          -2.040    
  -------------------------------------------------------------------
                         slack                                 36.604    

Slack (MET) :             36.604ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[22]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.438ns (12.284%)  route 3.128ns (87.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.300     1.115    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT3 (Prop_lut3_I2_O)        0.097     1.212 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.827     2.040    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.211    38.788    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.145    38.643    noisemaker/shiftreg_reg[22]
  -------------------------------------------------------------------
                         required time                         38.643    
                         arrival time                          -2.040    
  -------------------------------------------------------------------
                         slack                                 36.604    

Slack (MET) :             36.604ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[23]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.438ns (12.284%)  route 3.128ns (87.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.300     1.115    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT3 (Prop_lut3_I2_O)        0.097     1.212 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.827     2.040    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.211    38.788    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.145    38.643    noisemaker/shiftreg_reg[23]
  -------------------------------------------------------------------
                         required time                         38.643    
                         arrival time                          -2.040    
  -------------------------------------------------------------------
                         slack                                 36.604    

Slack (MET) :             36.604ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.438ns (12.284%)  route 3.128ns (87.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.300     1.115    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT3 (Prop_lut3_I2_O)        0.097     1.212 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.827     2.040    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.211    38.788    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.145    38.643    noisemaker/shiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                         38.643    
                         arrival time                          -2.040    
  -------------------------------------------------------------------
                         slack                                 36.604    

Slack (MET) :             36.708ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[12]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.438ns (12.636%)  route 3.028ns (87.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.117ns = ( 39.573 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.300     1.115    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT3 (Prop_lut3_I2_O)        0.097     1.212 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.728     1.940    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.198    39.573    noisemaker/JA_OBUF[0]
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.004    
                         clock uncertainty           -0.211    38.793    
    SLICE_X3Y109         FDRE (Setup_fdre_C_CE)      -0.145    38.648    noisemaker/shiftreg_reg[12]
  -------------------------------------------------------------------
                         required time                         38.648    
                         arrival time                          -1.940    
  -------------------------------------------------------------------
                         slack                                 36.708    

Slack (MET) :             36.708ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[13]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.438ns (12.636%)  route 3.028ns (87.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.117ns = ( 39.573 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.300     1.115    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT3 (Prop_lut3_I2_O)        0.097     1.212 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.728     1.940    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.198    39.573    noisemaker/JA_OBUF[0]
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.004    
                         clock uncertainty           -0.211    38.793    
    SLICE_X3Y109         FDRE (Setup_fdre_C_CE)      -0.145    38.648    noisemaker/shiftreg_reg[13]
  -------------------------------------------------------------------
                         required time                         38.648    
                         arrival time                          -1.940    
  -------------------------------------------------------------------
                         slack                                 36.708    

Slack (MET) :             36.708ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[14]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.438ns (12.636%)  route 3.028ns (87.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.117ns = ( 39.573 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.300     1.115    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT3 (Prop_lut3_I2_O)        0.097     1.212 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.728     1.940    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.198    39.573    noisemaker/JA_OBUF[0]
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.004    
                         clock uncertainty           -0.211    38.793    
    SLICE_X3Y109         FDRE (Setup_fdre_C_CE)      -0.145    38.648    noisemaker/shiftreg_reg[14]
  -------------------------------------------------------------------
                         required time                         38.648    
                         arrival time                          -1.940    
  -------------------------------------------------------------------
                         slack                                 36.708    

Slack (MET) :             36.708ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[15]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.438ns (12.636%)  route 3.028ns (87.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.117ns = ( 39.573 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.300     1.115    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT3 (Prop_lut3_I2_O)        0.097     1.212 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.728     1.940    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.198    39.573    noisemaker/JA_OBUF[0]
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.004    
                         clock uncertainty           -0.211    38.793    
    SLICE_X3Y109         FDRE (Setup_fdre_C_CE)      -0.145    38.648    noisemaker/shiftreg_reg[15]
  -------------------------------------------------------------------
                         required time                         38.648    
                         arrival time                          -1.940    
  -------------------------------------------------------------------
                         slack                                 36.708    

Slack (MET) :             36.722ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/count_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.438ns (12.585%)  route 3.042ns (87.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.118ns = ( 39.572 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.291     1.106    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT4 (Prop_lut4_I3_O)        0.097     1.203 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.751     1.954    noisemaker/count[4]_i_1__0_n_0
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.197    39.572    noisemaker/JA_OBUF[0]
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.003    
                         clock uncertainty           -0.211    38.792    
    SLICE_X2Y110         FDRE (Setup_fdre_C_CE)      -0.116    38.676    noisemaker/count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.676    
                         arrival time                          -1.954    
  -------------------------------------------------------------------
                         slack                                 36.722    

Slack (MET) :             36.722ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/count_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.438ns (12.585%)  route 3.042ns (87.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.118ns = ( 39.572 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.291     1.106    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT4 (Prop_lut4_I3_O)        0.097     1.203 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.751     1.954    noisemaker/count[4]_i_1__0_n_0
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.197    39.572    noisemaker/JA_OBUF[0]
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.003    
                         clock uncertainty           -0.211    38.792    
    SLICE_X2Y110         FDRE (Setup_fdre_C_CE)      -0.116    38.676    noisemaker/count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.676    
                         arrival time                          -1.954    
  -------------------------------------------------------------------
                         slack                                 36.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/stop_reg/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.820ns  (logic 0.186ns (22.685%)  route 0.634ns (77.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          0.634    40.950    noisemaker/JA_OBUF[1]
    SLICE_X0Y110         LUT6 (Prop_lut6_I2_O)        0.045    40.995 r  noisemaker/stop_i_1/O
                         net (fo=1, routed)           0.000    40.995    noisemaker/stop_i_1_n_0
    SLICE_X0Y110         FDRE                                         r  noisemaker/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/stop_reg/C  (IS_INVERTED)
                         clock pessimism              0.079    40.485    
                         clock uncertainty            0.211    40.696    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.099    40.795    noisemaker/stop_reg
  -------------------------------------------------------------------
                         required time                        -40.795    
                         arrival time                          40.995    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.848ns  (logic 0.186ns (21.928%)  route 0.662ns (78.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          0.662    40.979    noisemaker/JA_OBUF[1]
    SLICE_X3Y110         LUT6 (Prop_lut6_I2_O)        0.045    41.024 r  noisemaker/shiftreg[11]_i_1/O
                         net (fo=1, routed)           0.000    41.024    noisemaker/shiftreg[11]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  noisemaker/shiftreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X3Y110         FDRE                                         r  noisemaker/shiftreg_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.485    
                         clock uncertainty            0.211    40.696    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.098    40.794    noisemaker/shiftreg_reg[11]
  -------------------------------------------------------------------
                         required time                        -40.794    
                         arrival time                          41.024    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.883ns  (logic 0.186ns (21.065%)  route 0.697ns (78.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          0.697    41.013    noisemaker/JA_OBUF[1]
    SLICE_X2Y111         LUT6 (Prop_lut6_I2_O)        0.045    41.058 r  noisemaker/shiftreg[8]_i_1/O
                         net (fo=1, routed)           0.000    41.058    noisemaker/shiftreg[8]_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.485    
                         clock uncertainty            0.211    40.696    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.125    40.821    noisemaker/shiftreg_reg[8]
  -------------------------------------------------------------------
                         required time                        -40.821    
                         arrival time                          41.058    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.018%)  route 0.699ns (78.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          0.699    41.015    noisemaker/JA_OBUF[1]
    SLICE_X2Y111         LUT6 (Prop_lut6_I2_O)        0.045    41.060 r  noisemaker/shiftreg[7]_i_1/O
                         net (fo=1, routed)           0.000    41.060    noisemaker/shiftreg[7]_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.485    
                         clock uncertainty            0.211    40.696    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.124    40.820    noisemaker/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                        -40.820    
                         arrival time                          41.060    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 tone/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.865ns  (logic 0.231ns (26.702%)  route 0.634ns (73.298%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X4Y110         FDRE                                         r  tone/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141    40.313 r  tone/index_reg[4]/Q
                         net (fo=22, routed)          0.369    40.683    tone/index_reg_n_0_[4]
    SLICE_X3Y111         LUT6 (Prop_lut6_I4_O)        0.045    40.728 r  tone/shiftreg[16]_i_2/O
                         net (fo=1, routed)           0.265    40.993    noisemaker/index_reg[3]_12
    SLICE_X3Y110         LUT6 (Prop_lut6_I0_O)        0.045    41.038 r  noisemaker/shiftreg[16]_i_1/O
                         net (fo=1, routed)           0.000    41.038    noisemaker/shiftreg[16]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  noisemaker/shiftreg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X3Y110         FDRE                                         r  noisemaker/shiftreg_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.485    
                         clock uncertainty            0.211    40.696    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.099    40.795    noisemaker/shiftreg_reg[16]
  -------------------------------------------------------------------
                         required time                        -40.795    
                         arrival time                          41.038    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 tone/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.883ns  (logic 0.254ns (28.776%)  route 0.629ns (71.224%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns = ( 40.407 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.515ns = ( 40.174 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.597    40.174    tone/JA_OBUF[0]
    SLICE_X2Y109         FDRE                                         r  tone/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.164    40.338 r  tone/index_reg[0]/Q
                         net (fo=26, routed)          0.336    40.674    tone/index_reg_n_0_[0]
    SLICE_X4Y109         LUT6 (Prop_lut6_I2_O)        0.045    40.719 r  tone/shiftreg[12]_i_2/O
                         net (fo=1, routed)           0.293    41.012    noisemaker/index_reg[3]_8
    SLICE_X3Y109         LUT6 (Prop_lut6_I0_O)        0.045    41.057 r  noisemaker/shiftreg[12]_i_1/O
                         net (fo=1, routed)           0.000    41.057    noisemaker/shiftreg[12]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.870    40.407    noisemaker/JA_OBUF[0]
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.486    
                         clock uncertainty            0.211    40.697    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.098    40.795    noisemaker/shiftreg_reg[12]
  -------------------------------------------------------------------
                         required time                        -40.795    
                         arrival time                          41.057    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 tone/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.885ns  (logic 0.254ns (28.711%)  route 0.631ns (71.289%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  tone/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164    40.336 r  tone/index_reg[5]/Q
                         net (fo=21, routed)          0.284    40.621    tone/index_reg_n_0_[5]
    SLICE_X4Y112         LUT6 (Prop_lut6_I5_O)        0.045    40.666 r  tone/shiftreg[19]_i_2/O
                         net (fo=1, routed)           0.347    41.012    noisemaker/index_reg[3]_15
    SLICE_X4Y111         LUT6 (Prop_lut6_I0_O)        0.045    41.057 r  noisemaker/shiftreg[19]_i_1/O
                         net (fo=1, routed)           0.000    41.057    noisemaker/shiftreg[19]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.482    
                         clock uncertainty            0.211    40.693    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.099    40.792    noisemaker/shiftreg_reg[19]
  -------------------------------------------------------------------
                         required time                        -40.792    
                         arrival time                          41.057    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.710%)  route 0.712ns (79.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          0.712    41.029    noisemaker/JA_OBUF[1]
    SLICE_X5Y111         LUT6 (Prop_lut6_I2_O)        0.045    41.074 r  noisemaker/shiftreg[22]_i_1/O
                         net (fo=1, routed)           0.000    41.074    noisemaker/shiftreg[22]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.482    
                         clock uncertainty            0.211    40.693    
    SLICE_X5Y111         FDRE (Hold_fdre_C_D)         0.099    40.792    noisemaker/shiftreg_reg[22]
  -------------------------------------------------------------------
                         required time                        -40.792    
                         arrival time                          41.074    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.897ns  (logic 0.186ns (20.725%)  route 0.711ns (79.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          0.711    41.028    noisemaker/JA_OBUF[1]
    SLICE_X5Y111         LUT6 (Prop_lut6_I2_O)        0.045    41.073 r  noisemaker/shiftreg[21]_i_1/O
                         net (fo=1, routed)           0.000    41.073    noisemaker/shiftreg[21]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.482    
                         clock uncertainty            0.211    40.693    
    SLICE_X5Y111         FDRE (Hold_fdre_C_D)         0.098    40.791    noisemaker/shiftreg_reg[21]
  -------------------------------------------------------------------
                         required time                        -40.791    
                         arrival time                          41.073    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.899ns  (logic 0.186ns (20.686%)  route 0.713ns (79.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          0.713    41.030    noisemaker/JA_OBUF[1]
    SLICE_X4Y111         LUT6 (Prop_lut6_I2_O)        0.045    41.075 r  noisemaker/shiftreg[18]_i_1/O
                         net (fo=1, routed)           0.000    41.075    noisemaker/shiftreg[18]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.482    
                         clock uncertainty            0.211    40.693    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.098    40.791    noisemaker/shiftreg_reg[18]
  -------------------------------------------------------------------
                         required time                        -40.791    
                         arrival time                          41.075    
  -------------------------------------------------------------------
                         slack                                  0.284    





---------------------------------------------------------------------------------------------------
From Clock:  bclk_clkgen0_1
  To Clock:  bclk_clkgen0

Setup :            0  Failing Endpoints,  Worst Slack       79.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.006ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.275ns  (logic 0.590ns (25.936%)  route 1.685ns (74.064%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.396    39.558 r  noisemaker/count_reg[3]/Q
                         net (fo=4, routed)           0.616    40.173    noisemaker/count[3]
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.097    40.270 r  noisemaker/state[1]_i_2/O
                         net (fo=25, routed)          1.069    41.339    noisemaker/state[1]_i_2_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.097    41.436 r  noisemaker/shiftreg[20]_i_1/O
                         net (fo=1, routed)           0.000    41.436    noisemaker/shiftreg[20]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.037   120.442    noisemaker/shiftreg_reg[20]
  -------------------------------------------------------------------
                         required time                        120.442    
                         arrival time                         -41.436    
  -------------------------------------------------------------------
                         slack                                 79.006    

Slack (MET) :             79.008ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.273ns  (logic 0.590ns (25.952%)  route 1.683ns (74.048%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.396    39.558 r  noisemaker/count_reg[3]/Q
                         net (fo=4, routed)           0.616    40.173    noisemaker/count[3]
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.097    40.270 r  noisemaker/state[1]_i_2/O
                         net (fo=25, routed)          1.068    41.338    noisemaker/state[1]_i_2_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.097    41.435 r  noisemaker/shiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000    41.435    noisemaker/shiftreg[5]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.038   120.443    noisemaker/shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                        120.443    
                         arrival time                         -41.435    
  -------------------------------------------------------------------
                         slack                                 79.008    

Slack (MET) :             79.008ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.270ns  (logic 0.590ns (25.987%)  route 1.680ns (74.014%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.396    39.558 r  noisemaker/count_reg[3]/Q
                         net (fo=4, routed)           0.616    40.173    noisemaker/count[3]
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.097    40.270 r  noisemaker/state[1]_i_2/O
                         net (fo=25, routed)          1.065    41.335    noisemaker/state[1]_i_2_n_0
    SLICE_X5Y111         LUT6 (Prop_lut6_I1_O)        0.097    41.432 r  noisemaker/shiftreg[21]_i_1/O
                         net (fo=1, routed)           0.000    41.432    noisemaker/shiftreg[21]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X5Y111         FDRE (Setup_fdre_C_D)        0.035   120.440    noisemaker/shiftreg_reg[21]
  -------------------------------------------------------------------
                         required time                        120.440    
                         arrival time                         -41.432    
  -------------------------------------------------------------------
                         slack                                 79.008    

Slack (MET) :             79.153ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[21]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        1.945ns  (logic 0.444ns (22.823%)  route 1.501ns (77.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.347    39.509 r  noisemaker/state_reg[0]/Q
                         net (fo=31, routed)          0.674    40.183    noisemaker/state[0]
    SLICE_X2Y109         LUT3 (Prop_lut3_I1_O)        0.097    40.280 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.827    41.107    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.145   120.260    noisemaker/shiftreg_reg[21]
  -------------------------------------------------------------------
                         required time                        120.260    
                         arrival time                         -41.107    
  -------------------------------------------------------------------
                         slack                                 79.153    

Slack (MET) :             79.153ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[22]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        1.945ns  (logic 0.444ns (22.823%)  route 1.501ns (77.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.347    39.509 r  noisemaker/state_reg[0]/Q
                         net (fo=31, routed)          0.674    40.183    noisemaker/state[0]
    SLICE_X2Y109         LUT3 (Prop_lut3_I1_O)        0.097    40.280 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.827    41.107    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.145   120.260    noisemaker/shiftreg_reg[22]
  -------------------------------------------------------------------
                         required time                        120.260    
                         arrival time                         -41.107    
  -------------------------------------------------------------------
                         slack                                 79.153    

Slack (MET) :             79.153ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[23]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        1.945ns  (logic 0.444ns (22.823%)  route 1.501ns (77.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.347    39.509 r  noisemaker/state_reg[0]/Q
                         net (fo=31, routed)          0.674    40.183    noisemaker/state[0]
    SLICE_X2Y109         LUT3 (Prop_lut3_I1_O)        0.097    40.280 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.827    41.107    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.145   120.260    noisemaker/shiftreg_reg[23]
  -------------------------------------------------------------------
                         required time                        120.260    
                         arrival time                         -41.107    
  -------------------------------------------------------------------
                         slack                                 79.153    

Slack (MET) :             79.153ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        1.945ns  (logic 0.444ns (22.823%)  route 1.501ns (77.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.347    39.509 r  noisemaker/state_reg[0]/Q
                         net (fo=31, routed)          0.674    40.183    noisemaker/state[0]
    SLICE_X2Y109         LUT3 (Prop_lut3_I1_O)        0.097    40.280 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.827    41.107    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.145   120.260    noisemaker/shiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                        120.260    
                         arrival time                         -41.107    
  -------------------------------------------------------------------
                         slack                                 79.153    

Slack (MET) :             79.171ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.108ns  (logic 0.590ns (27.993%)  route 1.518ns (72.007%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.396    39.558 r  noisemaker/count_reg[3]/Q
                         net (fo=4, routed)           0.616    40.173    noisemaker/count[3]
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.097    40.270 r  noisemaker/state[1]_i_2/O
                         net (fo=25, routed)          0.902    41.172    noisemaker/state[1]_i_2_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.097    41.269 r  noisemaker/shiftreg[18]_i_1/O
                         net (fo=1, routed)           0.000    41.269    noisemaker/shiftreg[18]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.035   120.440    noisemaker/shiftreg_reg[18]
  -------------------------------------------------------------------
                         required time                        120.440    
                         arrival time                         -41.269    
  -------------------------------------------------------------------
                         slack                                 79.171    

Slack (MET) :             79.193ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.088ns  (logic 0.590ns (28.259%)  route 1.498ns (71.741%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.396    39.558 r  noisemaker/count_reg[3]/Q
                         net (fo=4, routed)           0.616    40.173    noisemaker/count[3]
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.097    40.270 r  noisemaker/state[1]_i_2/O
                         net (fo=25, routed)          0.882    41.152    noisemaker/state[1]_i_2_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.097    41.249 r  noisemaker/shiftreg[19]_i_1/O
                         net (fo=1, routed)           0.000    41.249    noisemaker/shiftreg[19]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.037   120.442    noisemaker/shiftreg_reg[19]
  -------------------------------------------------------------------
                         required time                        120.442    
                         arrival time                         -41.249    
  -------------------------------------------------------------------
                         slack                                 79.193    

Slack (MET) :             79.194ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.087ns  (logic 0.590ns (28.265%)  route 1.497ns (71.735%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.396    39.558 r  noisemaker/count_reg[3]/Q
                         net (fo=4, routed)           0.616    40.173    noisemaker/count[3]
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.097    40.270 r  noisemaker/state[1]_i_2/O
                         net (fo=25, routed)          0.882    41.152    noisemaker/state[1]_i_2_n_0
    SLICE_X5Y111         LUT5 (Prop_lut5_I4_O)        0.097    41.249 r  noisemaker/shiftreg[4]_i_1/O
                         net (fo=1, routed)           0.000    41.249    noisemaker/shiftreg[4]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X5Y111         FDRE (Setup_fdre_C_D)        0.038   120.443    noisemaker/shiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                        120.443    
                         arrival time                         -41.249    
  -------------------------------------------------------------------
                         slack                                 79.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.277ns  (logic 0.191ns (68.952%)  route 0.086ns (31.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.516ns = ( 40.173 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.596    40.173    noisemaker/JA_OBUF[0]
    SLICE_X3Y111         FDRE                                         r  noisemaker/shiftreg_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.146    40.319 r  noisemaker/shiftreg_reg[6]/Q
                         net (fo=1, routed)           0.086    40.405    noisemaker/p_1_in[7]
    SLICE_X2Y111         LUT6 (Prop_lut6_I5_O)        0.045    40.450 r  noisemaker/shiftreg[7]_i_1/O
                         net (fo=1, routed)           0.000    40.450    noisemaker/shiftreg[7]_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.220    40.186    
                         clock uncertainty            0.091    40.277    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.124    40.401    noisemaker/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                        -40.401    
                         arrival time                          40.450    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.280ns  (logic 0.191ns (68.093%)  route 0.089ns (31.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.595    40.172    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.146    40.318 r  noisemaker/shiftreg_reg[4]/Q
                         net (fo=1, routed)           0.089    40.408    noisemaker/p_1_in[5]
    SLICE_X4Y111         LUT6 (Prop_lut6_I5_O)        0.045    40.453 r  noisemaker/shiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000    40.453    noisemaker/shiftreg[5]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.218    40.185    
                         clock uncertainty            0.091    40.276    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.099    40.375    noisemaker/shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                        -40.375    
                         arrival time                          40.453    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.342ns  (logic 0.191ns (55.830%)  route 0.151ns (44.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.516ns = ( 40.173 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.596    40.173    noisemaker/JA_OBUF[0]
    SLICE_X3Y110         FDRE                                         r  noisemaker/shiftreg_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.146    40.319 r  noisemaker/shiftreg_reg[17]/Q
                         net (fo=1, routed)           0.151    40.471    noisemaker/p_1_in[18]
    SLICE_X4Y111         LUT6 (Prop_lut6_I5_O)        0.045    40.516 r  noisemaker/shiftreg[18]_i_1/O
                         net (fo=1, routed)           0.000    40.516    noisemaker/shiftreg[18]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.194    40.209    
                         clock uncertainty            0.091    40.300    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.098    40.398    noisemaker/shiftreg_reg[18]
  -------------------------------------------------------------------
                         required time                        -40.398    
                         arrival time                          40.516    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.332ns  (logic 0.191ns (57.505%)  route 0.141ns (42.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.595    40.172    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.146    40.318 r  noisemaker/shiftreg_reg[20]/Q
                         net (fo=1, routed)           0.141    40.460    noisemaker/p_1_in[21]
    SLICE_X5Y111         LUT6 (Prop_lut6_I5_O)        0.045    40.505 r  noisemaker/shiftreg[21]_i_1/O
                         net (fo=1, routed)           0.000    40.505    noisemaker/shiftreg[21]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.218    40.185    
                         clock uncertainty            0.091    40.276    
    SLICE_X5Y111         FDRE (Hold_fdre_C_D)         0.098    40.374    noisemaker/shiftreg_reg[21]
  -------------------------------------------------------------------
                         required time                        -40.374    
                         arrival time                          40.505    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 noisemaker/stop_reg/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/stop_reg/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.323ns  (logic 0.191ns (59.101%)  route 0.132ns (40.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.516ns = ( 40.173 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.596    40.173    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/stop_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.146    40.319 r  noisemaker/stop_reg/Q
                         net (fo=3, routed)           0.132    40.452    noisemaker/stop_reg_n_0
    SLICE_X0Y110         LUT6 (Prop_lut6_I5_O)        0.045    40.497 r  noisemaker/stop_i_1/O
                         net (fo=1, routed)           0.000    40.497    noisemaker/stop_i_1_n_0
    SLICE_X0Y110         FDRE                                         r  noisemaker/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/stop_reg/C  (IS_INVERTED)
                         clock pessimism             -0.233    40.173    
                         clock uncertainty            0.091    40.264    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.099    40.363    noisemaker/stop_reg
  -------------------------------------------------------------------
                         required time                        -40.363    
                         arrival time                          40.497    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.326ns  (logic 0.191ns (58.507%)  route 0.135ns (41.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.516ns = ( 40.173 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.596    40.173    noisemaker/JA_OBUF[0]
    SLICE_X3Y110         FDRE                                         r  noisemaker/shiftreg_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.146    40.319 r  noisemaker/shiftreg_reg[10]/Q
                         net (fo=1, routed)           0.135    40.455    noisemaker/p_1_in[11]
    SLICE_X3Y110         LUT6 (Prop_lut6_I5_O)        0.045    40.500 r  noisemaker/shiftreg[11]_i_1/O
                         net (fo=1, routed)           0.000    40.500    noisemaker/shiftreg[11]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  noisemaker/shiftreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X3Y110         FDRE                                         r  noisemaker/shiftreg_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.233    40.173    
                         clock uncertainty            0.091    40.264    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.098    40.362    noisemaker/shiftreg_reg[11]
  -------------------------------------------------------------------
                         required time                        -40.362    
                         arrival time                          40.500    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.338ns  (logic 0.191ns (56.500%)  route 0.147ns (43.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.595    40.172    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.146    40.318 r  noisemaker/shiftreg_reg[19]/Q
                         net (fo=1, routed)           0.147    40.466    noisemaker/p_1_in[20]
    SLICE_X4Y111         LUT6 (Prop_lut6_I5_O)        0.045    40.511 r  noisemaker/shiftreg[20]_i_1/O
                         net (fo=1, routed)           0.000    40.511    noisemaker/shiftreg[20]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.231    40.172    
                         clock uncertainty            0.091    40.263    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.099    40.362    noisemaker/shiftreg_reg[20]
  -------------------------------------------------------------------
                         required time                        -40.362    
                         arrival time                          40.511    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 noisemaker/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.358ns  (logic 0.191ns (53.380%)  route 0.167ns (46.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns = ( 40.407 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.516ns = ( 40.173 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.596    40.173    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.146    40.319 r  noisemaker/state_reg[0]/Q
                         net (fo=31, routed)          0.167    40.486    noisemaker/state[0]
    SLICE_X3Y109         LUT6 (Prop_lut6_I3_O)        0.045    40.531 r  noisemaker/shiftreg[15]_i_1/O
                         net (fo=1, routed)           0.000    40.531    noisemaker/shiftreg[15]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.870    40.407    noisemaker/JA_OBUF[0]
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.217    40.190    
                         clock uncertainty            0.091    40.281    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.099    40.380    noisemaker/shiftreg_reg[15]
  -------------------------------------------------------------------
                         required time                        -40.380    
                         arrival time                          40.531    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.362ns  (logic 0.191ns (52.756%)  route 0.171ns (47.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns = ( 40.407 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.516ns = ( 40.173 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.596    40.173    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.146    40.319 r  noisemaker/state_reg[1]/Q
                         net (fo=31, routed)          0.171    40.491    noisemaker/state[1]
    SLICE_X3Y109         LUT6 (Prop_lut6_I4_O)        0.045    40.536 r  noisemaker/shiftreg[12]_i_1/O
                         net (fo=1, routed)           0.000    40.536    noisemaker/shiftreg[12]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.870    40.407    noisemaker/JA_OBUF[0]
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.217    40.190    
                         clock uncertainty            0.091    40.281    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.098    40.379    noisemaker/shiftreg_reg[12]
  -------------------------------------------------------------------
                         required time                        -40.379    
                         arrival time                          40.536    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.363ns  (logic 0.191ns (52.611%)  route 0.172ns (47.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns = ( 40.407 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.516ns = ( 40.173 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.596    40.173    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.146    40.319 r  noisemaker/state_reg[1]/Q
                         net (fo=31, routed)          0.172    40.492    noisemaker/state[1]
    SLICE_X3Y109         LUT6 (Prop_lut6_I4_O)        0.045    40.537 r  noisemaker/shiftreg[13]_i_1/O
                         net (fo=1, routed)           0.000    40.537    noisemaker/shiftreg[13]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.870    40.407    noisemaker/JA_OBUF[0]
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.217    40.190    
                         clock uncertainty            0.091    40.281    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.099    40.380    noisemaker/shiftreg_reg[13]
  -------------------------------------------------------------------
                         required time                        -40.380    
                         arrival time                          40.537    
  -------------------------------------------------------------------
                         slack                                  0.156    





---------------------------------------------------------------------------------------------------
From Clock:  mclk_clkgen0_1
  To Clock:  bclk_clkgen0

Setup :            0  Failing Endpoints,  Worst Slack       36.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.604ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[21]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.438ns (12.284%)  route 3.128ns (87.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.300     1.115    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT3 (Prop_lut3_I2_O)        0.097     1.212 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.827     2.040    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.211    38.788    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.145    38.643    noisemaker/shiftreg_reg[21]
  -------------------------------------------------------------------
                         required time                         38.643    
                         arrival time                          -2.040    
  -------------------------------------------------------------------
                         slack                                 36.604    

Slack (MET) :             36.604ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[22]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.438ns (12.284%)  route 3.128ns (87.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.300     1.115    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT3 (Prop_lut3_I2_O)        0.097     1.212 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.827     2.040    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.211    38.788    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.145    38.643    noisemaker/shiftreg_reg[22]
  -------------------------------------------------------------------
                         required time                         38.643    
                         arrival time                          -2.040    
  -------------------------------------------------------------------
                         slack                                 36.604    

Slack (MET) :             36.604ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[23]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.438ns (12.284%)  route 3.128ns (87.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.300     1.115    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT3 (Prop_lut3_I2_O)        0.097     1.212 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.827     2.040    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.211    38.788    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.145    38.643    noisemaker/shiftreg_reg[23]
  -------------------------------------------------------------------
                         required time                         38.643    
                         arrival time                          -2.040    
  -------------------------------------------------------------------
                         slack                                 36.604    

Slack (MET) :             36.604ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.438ns (12.284%)  route 3.128ns (87.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.300     1.115    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT3 (Prop_lut3_I2_O)        0.097     1.212 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.827     2.040    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.211    38.788    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.145    38.643    noisemaker/shiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                         38.643    
                         arrival time                          -2.040    
  -------------------------------------------------------------------
                         slack                                 36.604    

Slack (MET) :             36.708ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[12]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.438ns (12.636%)  route 3.028ns (87.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.117ns = ( 39.573 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.300     1.115    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT3 (Prop_lut3_I2_O)        0.097     1.212 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.728     1.940    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.198    39.573    noisemaker/JA_OBUF[0]
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.004    
                         clock uncertainty           -0.211    38.793    
    SLICE_X3Y109         FDRE (Setup_fdre_C_CE)      -0.145    38.648    noisemaker/shiftreg_reg[12]
  -------------------------------------------------------------------
                         required time                         38.648    
                         arrival time                          -1.940    
  -------------------------------------------------------------------
                         slack                                 36.708    

Slack (MET) :             36.708ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[13]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.438ns (12.636%)  route 3.028ns (87.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.117ns = ( 39.573 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.300     1.115    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT3 (Prop_lut3_I2_O)        0.097     1.212 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.728     1.940    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.198    39.573    noisemaker/JA_OBUF[0]
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.004    
                         clock uncertainty           -0.211    38.793    
    SLICE_X3Y109         FDRE (Setup_fdre_C_CE)      -0.145    38.648    noisemaker/shiftreg_reg[13]
  -------------------------------------------------------------------
                         required time                         38.648    
                         arrival time                          -1.940    
  -------------------------------------------------------------------
                         slack                                 36.708    

Slack (MET) :             36.708ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[14]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.438ns (12.636%)  route 3.028ns (87.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.117ns = ( 39.573 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.300     1.115    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT3 (Prop_lut3_I2_O)        0.097     1.212 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.728     1.940    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.198    39.573    noisemaker/JA_OBUF[0]
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.004    
                         clock uncertainty           -0.211    38.793    
    SLICE_X3Y109         FDRE (Setup_fdre_C_CE)      -0.145    38.648    noisemaker/shiftreg_reg[14]
  -------------------------------------------------------------------
                         required time                         38.648    
                         arrival time                          -1.940    
  -------------------------------------------------------------------
                         slack                                 36.708    

Slack (MET) :             36.708ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[15]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.438ns (12.636%)  route 3.028ns (87.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.117ns = ( 39.573 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.300     1.115    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT3 (Prop_lut3_I2_O)        0.097     1.212 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.728     1.940    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.198    39.573    noisemaker/JA_OBUF[0]
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.004    
                         clock uncertainty           -0.211    38.793    
    SLICE_X3Y109         FDRE (Setup_fdre_C_CE)      -0.145    38.648    noisemaker/shiftreg_reg[15]
  -------------------------------------------------------------------
                         required time                         38.648    
                         arrival time                          -1.940    
  -------------------------------------------------------------------
                         slack                                 36.708    

Slack (MET) :             36.722ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/count_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.438ns (12.585%)  route 3.042ns (87.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.118ns = ( 39.572 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.291     1.106    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT4 (Prop_lut4_I3_O)        0.097     1.203 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.751     1.954    noisemaker/count[4]_i_1__0_n_0
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.197    39.572    noisemaker/JA_OBUF[0]
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.003    
                         clock uncertainty           -0.211    38.792    
    SLICE_X2Y110         FDRE (Setup_fdre_C_CE)      -0.116    38.676    noisemaker/count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.676    
                         arrival time                          -1.954    
  -------------------------------------------------------------------
                         slack                                 36.722    

Slack (MET) :             36.722ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/count_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.438ns (12.585%)  route 3.042ns (87.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.118ns = ( 39.572 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.291     1.106    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT4 (Prop_lut4_I3_O)        0.097     1.203 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.751     1.954    noisemaker/count[4]_i_1__0_n_0
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.197    39.572    noisemaker/JA_OBUF[0]
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.003    
                         clock uncertainty           -0.211    38.792    
    SLICE_X2Y110         FDRE (Setup_fdre_C_CE)      -0.116    38.676    noisemaker/count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.676    
                         arrival time                          -1.954    
  -------------------------------------------------------------------
                         slack                                 36.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/stop_reg/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.820ns  (logic 0.186ns (22.685%)  route 0.634ns (77.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          0.634    40.950    noisemaker/JA_OBUF[1]
    SLICE_X0Y110         LUT6 (Prop_lut6_I2_O)        0.045    40.995 r  noisemaker/stop_i_1/O
                         net (fo=1, routed)           0.000    40.995    noisemaker/stop_i_1_n_0
    SLICE_X0Y110         FDRE                                         r  noisemaker/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/stop_reg/C  (IS_INVERTED)
                         clock pessimism              0.079    40.485    
                         clock uncertainty            0.211    40.696    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.099    40.795    noisemaker/stop_reg
  -------------------------------------------------------------------
                         required time                        -40.795    
                         arrival time                          40.995    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.848ns  (logic 0.186ns (21.928%)  route 0.662ns (78.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          0.662    40.979    noisemaker/JA_OBUF[1]
    SLICE_X3Y110         LUT6 (Prop_lut6_I2_O)        0.045    41.024 r  noisemaker/shiftreg[11]_i_1/O
                         net (fo=1, routed)           0.000    41.024    noisemaker/shiftreg[11]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  noisemaker/shiftreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X3Y110         FDRE                                         r  noisemaker/shiftreg_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.485    
                         clock uncertainty            0.211    40.696    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.098    40.794    noisemaker/shiftreg_reg[11]
  -------------------------------------------------------------------
                         required time                        -40.794    
                         arrival time                          41.024    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.883ns  (logic 0.186ns (21.065%)  route 0.697ns (78.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          0.697    41.013    noisemaker/JA_OBUF[1]
    SLICE_X2Y111         LUT6 (Prop_lut6_I2_O)        0.045    41.058 r  noisemaker/shiftreg[8]_i_1/O
                         net (fo=1, routed)           0.000    41.058    noisemaker/shiftreg[8]_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.485    
                         clock uncertainty            0.211    40.696    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.125    40.821    noisemaker/shiftreg_reg[8]
  -------------------------------------------------------------------
                         required time                        -40.821    
                         arrival time                          41.058    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.018%)  route 0.699ns (78.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          0.699    41.015    noisemaker/JA_OBUF[1]
    SLICE_X2Y111         LUT6 (Prop_lut6_I2_O)        0.045    41.060 r  noisemaker/shiftreg[7]_i_1/O
                         net (fo=1, routed)           0.000    41.060    noisemaker/shiftreg[7]_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.485    
                         clock uncertainty            0.211    40.696    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.124    40.820    noisemaker/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                        -40.820    
                         arrival time                          41.060    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 tone/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.865ns  (logic 0.231ns (26.702%)  route 0.634ns (73.298%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X4Y110         FDRE                                         r  tone/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141    40.313 r  tone/index_reg[4]/Q
                         net (fo=22, routed)          0.369    40.683    tone/index_reg_n_0_[4]
    SLICE_X3Y111         LUT6 (Prop_lut6_I4_O)        0.045    40.728 r  tone/shiftreg[16]_i_2/O
                         net (fo=1, routed)           0.265    40.993    noisemaker/index_reg[3]_12
    SLICE_X3Y110         LUT6 (Prop_lut6_I0_O)        0.045    41.038 r  noisemaker/shiftreg[16]_i_1/O
                         net (fo=1, routed)           0.000    41.038    noisemaker/shiftreg[16]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  noisemaker/shiftreg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X3Y110         FDRE                                         r  noisemaker/shiftreg_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.485    
                         clock uncertainty            0.211    40.696    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.099    40.795    noisemaker/shiftreg_reg[16]
  -------------------------------------------------------------------
                         required time                        -40.795    
                         arrival time                          41.038    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 tone/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.883ns  (logic 0.254ns (28.776%)  route 0.629ns (71.224%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns = ( 40.407 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.515ns = ( 40.174 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.597    40.174    tone/JA_OBUF[0]
    SLICE_X2Y109         FDRE                                         r  tone/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.164    40.338 r  tone/index_reg[0]/Q
                         net (fo=26, routed)          0.336    40.674    tone/index_reg_n_0_[0]
    SLICE_X4Y109         LUT6 (Prop_lut6_I2_O)        0.045    40.719 r  tone/shiftreg[12]_i_2/O
                         net (fo=1, routed)           0.293    41.012    noisemaker/index_reg[3]_8
    SLICE_X3Y109         LUT6 (Prop_lut6_I0_O)        0.045    41.057 r  noisemaker/shiftreg[12]_i_1/O
                         net (fo=1, routed)           0.000    41.057    noisemaker/shiftreg[12]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.870    40.407    noisemaker/JA_OBUF[0]
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.486    
                         clock uncertainty            0.211    40.697    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.098    40.795    noisemaker/shiftreg_reg[12]
  -------------------------------------------------------------------
                         required time                        -40.795    
                         arrival time                          41.057    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 tone/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.885ns  (logic 0.254ns (28.711%)  route 0.631ns (71.289%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  tone/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164    40.336 r  tone/index_reg[5]/Q
                         net (fo=21, routed)          0.284    40.621    tone/index_reg_n_0_[5]
    SLICE_X4Y112         LUT6 (Prop_lut6_I5_O)        0.045    40.666 r  tone/shiftreg[19]_i_2/O
                         net (fo=1, routed)           0.347    41.012    noisemaker/index_reg[3]_15
    SLICE_X4Y111         LUT6 (Prop_lut6_I0_O)        0.045    41.057 r  noisemaker/shiftreg[19]_i_1/O
                         net (fo=1, routed)           0.000    41.057    noisemaker/shiftreg[19]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.482    
                         clock uncertainty            0.211    40.693    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.099    40.792    noisemaker/shiftreg_reg[19]
  -------------------------------------------------------------------
                         required time                        -40.792    
                         arrival time                          41.057    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.710%)  route 0.712ns (79.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          0.712    41.029    noisemaker/JA_OBUF[1]
    SLICE_X5Y111         LUT6 (Prop_lut6_I2_O)        0.045    41.074 r  noisemaker/shiftreg[22]_i_1/O
                         net (fo=1, routed)           0.000    41.074    noisemaker/shiftreg[22]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.482    
                         clock uncertainty            0.211    40.693    
    SLICE_X5Y111         FDRE (Hold_fdre_C_D)         0.099    40.792    noisemaker/shiftreg_reg[22]
  -------------------------------------------------------------------
                         required time                        -40.792    
                         arrival time                          41.074    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.897ns  (logic 0.186ns (20.725%)  route 0.711ns (79.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          0.711    41.028    noisemaker/JA_OBUF[1]
    SLICE_X5Y111         LUT6 (Prop_lut6_I2_O)        0.045    41.073 r  noisemaker/shiftreg[21]_i_1/O
                         net (fo=1, routed)           0.000    41.073    noisemaker/shiftreg[21]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.482    
                         clock uncertainty            0.211    40.693    
    SLICE_X5Y111         FDRE (Hold_fdre_C_D)         0.098    40.791    noisemaker/shiftreg_reg[21]
  -------------------------------------------------------------------
                         required time                        -40.791    
                         arrival time                          41.073    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.899ns  (logic 0.186ns (20.686%)  route 0.713ns (79.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          0.713    41.030    noisemaker/JA_OBUF[1]
    SLICE_X4Y111         LUT6 (Prop_lut6_I2_O)        0.045    41.075 r  noisemaker/shiftreg[18]_i_1/O
                         net (fo=1, routed)           0.000    41.075    noisemaker/shiftreg[18]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.482    
                         clock uncertainty            0.211    40.693    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.098    40.791    noisemaker/shiftreg_reg[18]
  -------------------------------------------------------------------
                         required time                        -40.791    
                         arrival time                          41.075    
  -------------------------------------------------------------------
                         slack                                  0.284    





---------------------------------------------------------------------------------------------------
From Clock:  mclk_clkgen0_1
  To Clock:  mclk_clkgen0

Setup :            0  Failing Endpoints,  Worst Slack       37.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.943ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            tone/index_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.341ns (13.529%)  route 2.180ns (86.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.117ns = ( 39.573 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.180     0.994    tone/JA_OBUF[1]
    SLICE_X2Y109         FDRE                                         r  tone/index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.198    39.573    tone/JA_OBUF[0]
    SLICE_X2Y109         FDRE                                         r  tone/index_reg[0]/C
                         clock pessimism             -0.435    39.138    
                         clock uncertainty           -0.081    39.057    
    SLICE_X2Y109         FDRE (Setup_fdre_C_CE)      -0.119    38.938    tone/index_reg[0]
  -------------------------------------------------------------------
                         required time                         38.938    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                 37.943    

Slack (MET) :             38.329ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 1.318ns (56.837%)  route 1.001ns (43.163%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.125ns = ( 39.565 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.290    -1.535    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.341    -1.194 r  clocks/serialclkgen/count_reg[2]/Q
                         net (fo=2, routed)           0.412    -0.782    clocks/serialclkgen/count_reg_n_0_[2]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    -0.273 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.273    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    -0.039 r  clocks/serialclkgen/count_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.589     0.550    clocks/serialclkgen/count_reg[8]_i_2_n_4
    SLICE_X1Y119         LUT4 (Prop_lut4_I0_O)        0.234     0.784 r  clocks/serialclkgen/count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.784    clocks/serialclkgen/count[8]
    SLICE_X1Y119         FDRE                                         r  clocks/serialclkgen/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.190    39.565    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y119         FDRE                                         r  clocks/serialclkgen/count_reg[8]/C
                         clock pessimism             -0.435    39.130    
                         clock uncertainty           -0.081    39.049    
    SLICE_X1Y119         FDRE (Setup_fdre_C_D)        0.064    39.113    clocks/serialclkgen/count_reg[8]
  -------------------------------------------------------------------
                         required time                         39.113    
                         arrival time                          -0.784    
  -------------------------------------------------------------------
                         slack                                 38.329    

Slack (MET) :             38.405ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 1.394ns (63.112%)  route 0.815ns (36.888%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.125ns = ( 39.565 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.290    -1.535    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.341    -1.194 r  clocks/serialclkgen/count_reg[2]/Q
                         net (fo=2, routed)           0.412    -0.782    clocks/serialclkgen/count_reg_n_0_[2]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    -0.273 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.273    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -0.184 r  clocks/serialclkgen/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.184    clocks/serialclkgen/count_reg[8]_i_2_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     0.046 r  clocks/serialclkgen/count_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.403     0.449    clocks/serialclkgen/count_reg[11]_i_2_n_6
    SLICE_X1Y119         LUT4 (Prop_lut4_I0_O)        0.225     0.674 r  clocks/serialclkgen/count[10]_i_1/O
                         net (fo=1, routed)           0.000     0.674    clocks/serialclkgen/count[10]
    SLICE_X1Y119         FDRE                                         r  clocks/serialclkgen/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.190    39.565    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y119         FDRE                                         r  clocks/serialclkgen/count_reg[10]/C
                         clock pessimism             -0.435    39.130    
                         clock uncertainty           -0.081    39.049    
    SLICE_X1Y119         FDRE (Setup_fdre_C_D)        0.030    39.079    clocks/serialclkgen/count_reg[10]
  -------------------------------------------------------------------
                         required time                         39.079    
                         arrival time                          -0.674    
  -------------------------------------------------------------------
                         slack                                 38.405    

Slack (MET) :             38.460ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.621ns (28.809%)  route 1.535ns (71.191%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.125ns = ( 39.565 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.290    -1.535    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.313    -1.222 r  clocks/serialclkgen/count_reg[3]/Q
                         net (fo=2, routed)           0.801    -0.421    clocks/serialclkgen/count_reg_n_0_[3]
    SLICE_X1Y117         LUT6 (Prop_lut6_I0_O)        0.211    -0.210 r  clocks/serialclkgen/count[11]_i_5/O
                         net (fo=13, routed)          0.733     0.523    clocks/serialclkgen/count[11]_i_5_n_0
    SLICE_X1Y119         LUT4 (Prop_lut4_I3_O)        0.097     0.620 r  clocks/serialclkgen/count[11]_i_1/O
                         net (fo=1, routed)           0.000     0.620    clocks/serialclkgen/count[11]
    SLICE_X1Y119         FDRE                                         r  clocks/serialclkgen/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.190    39.565    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y119         FDRE                                         r  clocks/serialclkgen/count_reg[11]/C
                         clock pessimism             -0.435    39.130    
                         clock uncertainty           -0.081    39.049    
    SLICE_X1Y119         FDRE (Setup_fdre_C_D)        0.032    39.081    clocks/serialclkgen/count_reg[11]
  -------------------------------------------------------------------
                         required time                         39.081    
                         arrival time                          -0.620    
  -------------------------------------------------------------------
                         slack                                 38.460    

Slack (MET) :             38.478ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 1.338ns (61.654%)  route 0.832ns (38.346%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.125ns = ( 39.565 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.290    -1.535    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.341    -1.194 r  clocks/serialclkgen/count_reg[2]/Q
                         net (fo=2, routed)           0.412    -0.782    clocks/serialclkgen/count_reg_n_0_[2]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    -0.273 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.273    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -0.184 r  clocks/serialclkgen/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.184    clocks/serialclkgen/count_reg[8]_i_2_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    -0.025 r  clocks/serialclkgen/count_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.420     0.395    clocks/serialclkgen/count_reg[11]_i_2_n_7
    SLICE_X1Y119         LUT4 (Prop_lut4_I0_O)        0.240     0.635 r  clocks/serialclkgen/count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.635    clocks/serialclkgen/count[9]
    SLICE_X1Y119         FDRE                                         r  clocks/serialclkgen/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.190    39.565    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y119         FDRE                                         r  clocks/serialclkgen/count_reg[9]/C
                         clock pessimism             -0.435    39.130    
                         clock uncertainty           -0.081    39.049    
    SLICE_X1Y119         FDRE (Setup_fdre_C_D)        0.064    39.113    clocks/serialclkgen/count_reg[9]
  -------------------------------------------------------------------
                         required time                         39.113    
                         arrival time                          -0.635    
  -------------------------------------------------------------------
                         slack                                 38.478    

Slack (MET) :             38.493ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.625ns (29.397%)  route 1.501ns (70.603%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.123ns = ( 39.567 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.536ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.289    -1.536    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDRE (Prop_fdre_C_Q)         0.313    -1.223 r  clocks/serialclkgen/count_reg[7]/Q
                         net (fo=4, routed)           0.620    -0.603    clocks/serialclkgen/count_reg_n_0_[7]
    SLICE_X1Y119         LUT5 (Prop_lut5_I0_O)        0.215    -0.388 r  clocks/serialclkgen/count[11]_i_3/O
                         net (fo=13, routed)          0.881     0.493    clocks/serialclkgen/count[11]_i_3_n_0
    SLICE_X1Y117         LUT4 (Prop_lut4_I1_O)        0.097     0.590 r  clocks/serialclkgen/count[4]_i_1__1/O
                         net (fo=1, routed)           0.000     0.590    clocks/serialclkgen/count[4]
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.192    39.567    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[4]/C
                         clock pessimism             -0.435    39.132    
                         clock uncertainty           -0.081    39.051    
    SLICE_X1Y117         FDRE (Setup_fdre_C_D)        0.032    39.083    clocks/serialclkgen/count_reg[4]
  -------------------------------------------------------------------
                         required time                         39.083    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                 38.493    

Slack (MET) :             38.495ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 1.305ns (61.563%)  route 0.815ns (38.437%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.124ns = ( 39.566 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.290    -1.535    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.341    -1.194 r  clocks/serialclkgen/count_reg[2]/Q
                         net (fo=2, routed)           0.412    -0.782    clocks/serialclkgen/count_reg_n_0_[2]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    -0.273 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.273    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    -0.043 r  clocks/serialclkgen/count_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.403     0.360    clocks/serialclkgen/count_reg[8]_i_2_n_6
    SLICE_X1Y118         LUT4 (Prop_lut4_I0_O)        0.225     0.585 r  clocks/serialclkgen/count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.585    clocks/serialclkgen/count[6]
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.191    39.566    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[6]/C
                         clock pessimism             -0.435    39.131    
                         clock uncertainty           -0.081    39.050    
    SLICE_X1Y118         FDRE (Setup_fdre_C_D)        0.030    39.080    clocks/serialclkgen/count_reg[6]
  -------------------------------------------------------------------
                         required time                         39.080    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                 38.495    

Slack (MET) :             38.519ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.631ns (29.596%)  route 1.501ns (70.404%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.123ns = ( 39.567 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.536ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.289    -1.536    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDRE (Prop_fdre_C_Q)         0.313    -1.223 r  clocks/serialclkgen/count_reg[7]/Q
                         net (fo=4, routed)           0.620    -0.603    clocks/serialclkgen/count_reg_n_0_[7]
    SLICE_X1Y119         LUT5 (Prop_lut5_I0_O)        0.215    -0.388 r  clocks/serialclkgen/count[11]_i_3/O
                         net (fo=13, routed)          0.881     0.493    clocks/serialclkgen/count[11]_i_3_n_0
    SLICE_X1Y117         LUT4 (Prop_lut4_I1_O)        0.103     0.596 r  clocks/serialclkgen/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.596    clocks/serialclkgen/count[5]
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.192    39.567    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[5]/C
                         clock pessimism             -0.435    39.132    
                         clock uncertainty           -0.081    39.051    
    SLICE_X1Y117         FDRE (Setup_fdre_C_D)        0.064    39.115    clocks/serialclkgen/count_reg[5]
  -------------------------------------------------------------------
                         required time                         39.115    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                 38.519    

Slack (MET) :             38.568ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.621ns (30.307%)  route 1.428ns (69.693%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.124ns = ( 39.566 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.290    -1.535    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.313    -1.222 r  clocks/serialclkgen/count_reg[3]/Q
                         net (fo=2, routed)           0.801    -0.421    clocks/serialclkgen/count_reg_n_0_[3]
    SLICE_X1Y117         LUT6 (Prop_lut6_I0_O)        0.211    -0.210 r  clocks/serialclkgen/count[11]_i_5/O
                         net (fo=13, routed)          0.627     0.417    clocks/serialclkgen/count[11]_i_5_n_0
    SLICE_X1Y118         LUT5 (Prop_lut5_I1_O)        0.097     0.514 r  clocks/serialclkgen/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.514    clocks/serialclkgen/count[0]
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.191    39.566    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[0]/C
                         clock pessimism             -0.435    39.131    
                         clock uncertainty           -0.081    39.050    
    SLICE_X1Y118         FDRE (Setup_fdre_C_D)        0.032    39.082    clocks/serialclkgen/count_reg[0]
  -------------------------------------------------------------------
                         required time                         39.082    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                 38.568    

Slack (MET) :             38.595ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.625ns (30.428%)  route 1.429ns (69.572%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.124ns = ( 39.566 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.290    -1.535    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.313    -1.222 r  clocks/serialclkgen/count_reg[3]/Q
                         net (fo=2, routed)           0.801    -0.421    clocks/serialclkgen/count_reg_n_0_[3]
    SLICE_X1Y117         LUT6 (Prop_lut6_I0_O)        0.211    -0.210 r  clocks/serialclkgen/count[11]_i_5/O
                         net (fo=13, routed)          0.628     0.418    clocks/serialclkgen/count[11]_i_5_n_0
    SLICE_X1Y118         LUT4 (Prop_lut4_I3_O)        0.101     0.519 r  clocks/serialclkgen/count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.519    clocks/serialclkgen/count[7]
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.191    39.566    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[7]/C
                         clock pessimism             -0.435    39.131    
                         clock uncertainty           -0.081    39.050    
    SLICE_X1Y118         FDRE (Setup_fdre_C_D)        0.064    39.114    clocks/serialclkgen/count_reg[7]
  -------------------------------------------------------------------
                         required time                         39.114    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                 38.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.987%)  route 0.105ns (36.013%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[1]/Q
                         net (fo=9, routed)           0.105    -0.268    clocks/lrclkgen/count[1]
    SLICE_X0Y106         LUT4 (Prop_lut4_I0_O)        0.045    -0.223 r  clocks/lrclkgen/output_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.223    clocks/lrclkgen/output_reg_i_1_n_0
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
                         clock pessimism             -0.220    -0.501    
                         clock uncertainty            0.081    -0.421    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.092    -0.329    clocks/lrclkgen/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.226%)  route 0.136ns (41.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[0]/Q
                         net (fo=8, routed)           0.136    -0.238    clocks/lrclkgen/count[0]
    SLICE_X1Y106         LUT5 (Prop_lut5_I2_O)        0.048    -0.190 r  clocks/lrclkgen/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    clocks/lrclkgen/count_0[4]
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[4]/C
                         clock pessimism             -0.220    -0.501    
                         clock uncertainty            0.081    -0.421    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.107    -0.314    clocks/lrclkgen/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.658%)  route 0.137ns (42.342%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[0]/Q
                         net (fo=8, routed)           0.137    -0.237    clocks/lrclkgen/count[0]
    SLICE_X1Y106         LUT2 (Prop_lut2_I0_O)        0.045    -0.192 r  clocks/lrclkgen/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    clocks/lrclkgen/count_0[1]
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
                         clock pessimism             -0.220    -0.501    
                         clock uncertainty            0.081    -0.421    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.092    -0.329    clocks/lrclkgen/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.837%)  route 0.136ns (42.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[0]/Q
                         net (fo=8, routed)           0.136    -0.238    clocks/lrclkgen/count[0]
    SLICE_X1Y106         LUT4 (Prop_lut4_I1_O)        0.045    -0.193 r  clocks/lrclkgen/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    clocks/lrclkgen/count_0[3]
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[3]/C
                         clock pessimism             -0.220    -0.501    
                         clock uncertainty            0.081    -0.421    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.091    -0.330    clocks/lrclkgen/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clocks/serialclkgen/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (72.959%)  route 0.084ns (27.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.591    -0.521    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDRE (Prop_fdre_C_Q)         0.128    -0.393 f  clocks/serialclkgen/count_reg[7]/Q
                         net (fo=4, routed)           0.084    -0.309    clocks/serialclkgen/count_reg_n_0_[7]
    SLICE_X1Y118         LUT5 (Prop_lut5_I2_O)        0.099    -0.210 r  clocks/serialclkgen/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.210    clocks/serialclkgen/count[0]
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.861    -0.290    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[0]/C
                         clock pessimism             -0.231    -0.521    
                         clock uncertainty            0.081    -0.441    
    SLICE_X1Y118         FDRE (Hold_fdre_C_D)         0.092    -0.349    clocks/serialclkgen/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 tone/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            tone/index_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.452%)  route 0.169ns (47.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.596    -0.516    tone/JA_OBUF[0]
    SLICE_X4Y109         FDRE                                         r  tone/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  tone/index_reg[2]/Q
                         net (fo=24, routed)          0.169    -0.207    tone/index_reg_n_0_[2]
    SLICE_X4Y110         LUT5 (Prop_lut5_I3_O)        0.045    -0.162 r  tone/index[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    tone/p_0_in[4]
    SLICE_X4Y110         FDRE                                         r  tone/index_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.866    -0.286    tone/JA_OBUF[0]
    SLICE_X4Y110         FDRE                                         r  tone/index_reg[4]/C
                         clock pessimism             -0.215    -0.501    
                         clock uncertainty            0.081    -0.421    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.091    -0.330    tone/index_reg[4]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.827%)  route 0.187ns (50.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[1]/Q
                         net (fo=9, routed)           0.187    -0.186    clocks/lrclkgen/count[1]
    SLICE_X0Y106         LUT4 (Prop_lut4_I1_O)        0.045    -0.141 r  clocks/lrclkgen/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    clocks/lrclkgen/count_0[7]
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/count_reg[7]/C
                         clock pessimism             -0.220    -0.501    
                         clock uncertainty            0.081    -0.421    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.107    -0.314    clocks/lrclkgen/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.779%)  route 0.166ns (47.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[3]/Q
                         net (fo=6, routed)           0.166    -0.207    clocks/lrclkgen/count[3]
    SLICE_X1Y106         LUT6 (Prop_lut6_I1_O)        0.045    -0.162 r  clocks/lrclkgen/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    clocks/lrclkgen/count_0[5]
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[5]/C
                         clock pessimism             -0.233    -0.514    
                         clock uncertainty            0.081    -0.434    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.092    -0.342    clocks/lrclkgen/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.187ns (49.071%)  route 0.194ns (50.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[1]/Q
                         net (fo=9, routed)           0.194    -0.179    clocks/lrclkgen/count[1]
    SLICE_X0Y106         LUT3 (Prop_lut3_I0_O)        0.046    -0.133 r  clocks/lrclkgen/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    clocks/lrclkgen/count_0[2]
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/count_reg[2]/C
                         clock pessimism             -0.220    -0.501    
                         clock uncertainty            0.081    -0.421    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.107    -0.314    clocks/lrclkgen/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 tone/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            tone/index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.667%)  route 0.173ns (45.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.597    -0.515    tone/JA_OBUF[0]
    SLICE_X2Y109         FDRE                                         r  tone/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.164    -0.351 f  tone/index_reg[0]/Q
                         net (fo=26, routed)          0.173    -0.178    tone/index_reg_n_0_[0]
    SLICE_X2Y109         LUT1 (Prop_lut1_I0_O)        0.045    -0.133 r  tone/index[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    tone/p_0_in[0]
    SLICE_X2Y109         FDRE                                         r  tone/index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.870    -0.282    tone/JA_OBUF[0]
    SLICE_X2Y109         FDRE                                         r  tone/index_reg[0]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.081    -0.435    
    SLICE_X2Y109         FDRE (Hold_fdre_C_D)         0.120    -0.315    tone/index_reg[0]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.182    





---------------------------------------------------------------------------------------------------
From Clock:  bclk_clkgen0
  To Clock:  bclk_clkgen0_1

Setup :            0  Failing Endpoints,  Worst Slack       79.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.006ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.275ns  (logic 0.590ns (25.936%)  route 1.685ns (74.064%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.396    39.558 r  noisemaker/count_reg[3]/Q
                         net (fo=4, routed)           0.616    40.173    noisemaker/count[3]
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.097    40.270 r  noisemaker/state[1]_i_2/O
                         net (fo=25, routed)          1.069    41.339    noisemaker/state[1]_i_2_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.097    41.436 r  noisemaker/shiftreg[20]_i_1/O
                         net (fo=1, routed)           0.000    41.436    noisemaker/shiftreg[20]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.037   120.442    noisemaker/shiftreg_reg[20]
  -------------------------------------------------------------------
                         required time                        120.442    
                         arrival time                         -41.436    
  -------------------------------------------------------------------
                         slack                                 79.006    

Slack (MET) :             79.008ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.273ns  (logic 0.590ns (25.952%)  route 1.683ns (74.048%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.396    39.558 r  noisemaker/count_reg[3]/Q
                         net (fo=4, routed)           0.616    40.173    noisemaker/count[3]
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.097    40.270 r  noisemaker/state[1]_i_2/O
                         net (fo=25, routed)          1.068    41.338    noisemaker/state[1]_i_2_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.097    41.435 r  noisemaker/shiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000    41.435    noisemaker/shiftreg[5]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.038   120.443    noisemaker/shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                        120.443    
                         arrival time                         -41.435    
  -------------------------------------------------------------------
                         slack                                 79.008    

Slack (MET) :             79.008ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.270ns  (logic 0.590ns (25.987%)  route 1.680ns (74.014%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.396    39.558 r  noisemaker/count_reg[3]/Q
                         net (fo=4, routed)           0.616    40.173    noisemaker/count[3]
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.097    40.270 r  noisemaker/state[1]_i_2/O
                         net (fo=25, routed)          1.065    41.335    noisemaker/state[1]_i_2_n_0
    SLICE_X5Y111         LUT6 (Prop_lut6_I1_O)        0.097    41.432 r  noisemaker/shiftreg[21]_i_1/O
                         net (fo=1, routed)           0.000    41.432    noisemaker/shiftreg[21]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X5Y111         FDRE (Setup_fdre_C_D)        0.035   120.440    noisemaker/shiftreg_reg[21]
  -------------------------------------------------------------------
                         required time                        120.440    
                         arrival time                         -41.432    
  -------------------------------------------------------------------
                         slack                                 79.008    

Slack (MET) :             79.153ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[21]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        1.945ns  (logic 0.444ns (22.823%)  route 1.501ns (77.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.347    39.509 r  noisemaker/state_reg[0]/Q
                         net (fo=31, routed)          0.674    40.183    noisemaker/state[0]
    SLICE_X2Y109         LUT3 (Prop_lut3_I1_O)        0.097    40.280 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.827    41.107    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.145   120.260    noisemaker/shiftreg_reg[21]
  -------------------------------------------------------------------
                         required time                        120.260    
                         arrival time                         -41.107    
  -------------------------------------------------------------------
                         slack                                 79.153    

Slack (MET) :             79.153ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[22]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        1.945ns  (logic 0.444ns (22.823%)  route 1.501ns (77.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.347    39.509 r  noisemaker/state_reg[0]/Q
                         net (fo=31, routed)          0.674    40.183    noisemaker/state[0]
    SLICE_X2Y109         LUT3 (Prop_lut3_I1_O)        0.097    40.280 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.827    41.107    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.145   120.260    noisemaker/shiftreg_reg[22]
  -------------------------------------------------------------------
                         required time                        120.260    
                         arrival time                         -41.107    
  -------------------------------------------------------------------
                         slack                                 79.153    

Slack (MET) :             79.153ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[23]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        1.945ns  (logic 0.444ns (22.823%)  route 1.501ns (77.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.347    39.509 r  noisemaker/state_reg[0]/Q
                         net (fo=31, routed)          0.674    40.183    noisemaker/state[0]
    SLICE_X2Y109         LUT3 (Prop_lut3_I1_O)        0.097    40.280 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.827    41.107    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.145   120.260    noisemaker/shiftreg_reg[23]
  -------------------------------------------------------------------
                         required time                        120.260    
                         arrival time                         -41.107    
  -------------------------------------------------------------------
                         slack                                 79.153    

Slack (MET) :             79.153ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        1.945ns  (logic 0.444ns (22.823%)  route 1.501ns (77.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.347    39.509 r  noisemaker/state_reg[0]/Q
                         net (fo=31, routed)          0.674    40.183    noisemaker/state[0]
    SLICE_X2Y109         LUT3 (Prop_lut3_I1_O)        0.097    40.280 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.827    41.107    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.145   120.260    noisemaker/shiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                        120.260    
                         arrival time                         -41.107    
  -------------------------------------------------------------------
                         slack                                 79.153    

Slack (MET) :             79.171ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.108ns  (logic 0.590ns (27.993%)  route 1.518ns (72.007%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.396    39.558 r  noisemaker/count_reg[3]/Q
                         net (fo=4, routed)           0.616    40.173    noisemaker/count[3]
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.097    40.270 r  noisemaker/state[1]_i_2/O
                         net (fo=25, routed)          0.902    41.172    noisemaker/state[1]_i_2_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.097    41.269 r  noisemaker/shiftreg[18]_i_1/O
                         net (fo=1, routed)           0.000    41.269    noisemaker/shiftreg[18]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.035   120.440    noisemaker/shiftreg_reg[18]
  -------------------------------------------------------------------
                         required time                        120.440    
                         arrival time                         -41.269    
  -------------------------------------------------------------------
                         slack                                 79.171    

Slack (MET) :             79.193ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.088ns  (logic 0.590ns (28.259%)  route 1.498ns (71.741%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.396    39.558 r  noisemaker/count_reg[3]/Q
                         net (fo=4, routed)           0.616    40.173    noisemaker/count[3]
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.097    40.270 r  noisemaker/state[1]_i_2/O
                         net (fo=25, routed)          0.882    41.152    noisemaker/state[1]_i_2_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.097    41.249 r  noisemaker/shiftreg[19]_i_1/O
                         net (fo=1, routed)           0.000    41.249    noisemaker/shiftreg[19]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)        0.037   120.442    noisemaker/shiftreg_reg[19]
  -------------------------------------------------------------------
                         required time                        120.442    
                         arrival time                         -41.249    
  -------------------------------------------------------------------
                         slack                                 79.193    

Slack (MET) :             79.194ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.087ns  (logic 0.590ns (28.265%)  route 1.497ns (71.735%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 120.947 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 39.162 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.297    39.162    noisemaker/JA_OBUF[0]
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.396    39.558 r  noisemaker/count_reg[3]/Q
                         net (fo=4, routed)           0.616    40.173    noisemaker/count[3]
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.097    40.270 r  noisemaker/state[1]_i_2/O
                         net (fo=25, routed)          0.882    41.152    noisemaker/state[1]_i_2_n_0
    SLICE_X5Y111         LUT5 (Prop_lut5_I4_O)        0.097    41.249 r  noisemaker/shiftreg[4]_i_1/O
                         net (fo=1, routed)           0.000    41.249    noisemaker/shiftreg[4]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193   120.947    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.496    
                         clock uncertainty           -0.091   120.405    
    SLICE_X5Y111         FDRE (Setup_fdre_C_D)        0.038   120.443    noisemaker/shiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                        120.443    
                         arrival time                         -41.249    
  -------------------------------------------------------------------
                         slack                                 79.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.277ns  (logic 0.191ns (68.952%)  route 0.086ns (31.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.516ns = ( 40.173 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.596    40.173    noisemaker/JA_OBUF[0]
    SLICE_X3Y111         FDRE                                         r  noisemaker/shiftreg_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.146    40.319 r  noisemaker/shiftreg_reg[6]/Q
                         net (fo=1, routed)           0.086    40.405    noisemaker/p_1_in[7]
    SLICE_X2Y111         LUT6 (Prop_lut6_I5_O)        0.045    40.450 r  noisemaker/shiftreg[7]_i_1/O
                         net (fo=1, routed)           0.000    40.450    noisemaker/shiftreg[7]_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.220    40.186    
                         clock uncertainty            0.091    40.277    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.124    40.401    noisemaker/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                        -40.401    
                         arrival time                          40.450    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.280ns  (logic 0.191ns (68.093%)  route 0.089ns (31.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.595    40.172    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.146    40.318 r  noisemaker/shiftreg_reg[4]/Q
                         net (fo=1, routed)           0.089    40.408    noisemaker/p_1_in[5]
    SLICE_X4Y111         LUT6 (Prop_lut6_I5_O)        0.045    40.453 r  noisemaker/shiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000    40.453    noisemaker/shiftreg[5]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.218    40.185    
                         clock uncertainty            0.091    40.276    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.099    40.375    noisemaker/shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                        -40.375    
                         arrival time                          40.453    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.342ns  (logic 0.191ns (55.830%)  route 0.151ns (44.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.516ns = ( 40.173 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.596    40.173    noisemaker/JA_OBUF[0]
    SLICE_X3Y110         FDRE                                         r  noisemaker/shiftreg_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.146    40.319 r  noisemaker/shiftreg_reg[17]/Q
                         net (fo=1, routed)           0.151    40.471    noisemaker/p_1_in[18]
    SLICE_X4Y111         LUT6 (Prop_lut6_I5_O)        0.045    40.516 r  noisemaker/shiftreg[18]_i_1/O
                         net (fo=1, routed)           0.000    40.516    noisemaker/shiftreg[18]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.194    40.209    
                         clock uncertainty            0.091    40.300    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.098    40.398    noisemaker/shiftreg_reg[18]
  -------------------------------------------------------------------
                         required time                        -40.398    
                         arrival time                          40.516    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.332ns  (logic 0.191ns (57.505%)  route 0.141ns (42.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.595    40.172    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.146    40.318 r  noisemaker/shiftreg_reg[20]/Q
                         net (fo=1, routed)           0.141    40.460    noisemaker/p_1_in[21]
    SLICE_X5Y111         LUT6 (Prop_lut6_I5_O)        0.045    40.505 r  noisemaker/shiftreg[21]_i_1/O
                         net (fo=1, routed)           0.000    40.505    noisemaker/shiftreg[21]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.218    40.185    
                         clock uncertainty            0.091    40.276    
    SLICE_X5Y111         FDRE (Hold_fdre_C_D)         0.098    40.374    noisemaker/shiftreg_reg[21]
  -------------------------------------------------------------------
                         required time                        -40.374    
                         arrival time                          40.505    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 noisemaker/stop_reg/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/stop_reg/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.323ns  (logic 0.191ns (59.101%)  route 0.132ns (40.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.516ns = ( 40.173 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.596    40.173    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/stop_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.146    40.319 r  noisemaker/stop_reg/Q
                         net (fo=3, routed)           0.132    40.452    noisemaker/stop_reg_n_0
    SLICE_X0Y110         LUT6 (Prop_lut6_I5_O)        0.045    40.497 r  noisemaker/stop_i_1/O
                         net (fo=1, routed)           0.000    40.497    noisemaker/stop_i_1_n_0
    SLICE_X0Y110         FDRE                                         r  noisemaker/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/stop_reg/C  (IS_INVERTED)
                         clock pessimism             -0.233    40.173    
                         clock uncertainty            0.091    40.264    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.099    40.363    noisemaker/stop_reg
  -------------------------------------------------------------------
                         required time                        -40.363    
                         arrival time                          40.497    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.326ns  (logic 0.191ns (58.507%)  route 0.135ns (41.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.516ns = ( 40.173 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.596    40.173    noisemaker/JA_OBUF[0]
    SLICE_X3Y110         FDRE                                         r  noisemaker/shiftreg_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.146    40.319 r  noisemaker/shiftreg_reg[10]/Q
                         net (fo=1, routed)           0.135    40.455    noisemaker/p_1_in[11]
    SLICE_X3Y110         LUT6 (Prop_lut6_I5_O)        0.045    40.500 r  noisemaker/shiftreg[11]_i_1/O
                         net (fo=1, routed)           0.000    40.500    noisemaker/shiftreg[11]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  noisemaker/shiftreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X3Y110         FDRE                                         r  noisemaker/shiftreg_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.233    40.173    
                         clock uncertainty            0.091    40.264    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.098    40.362    noisemaker/shiftreg_reg[11]
  -------------------------------------------------------------------
                         required time                        -40.362    
                         arrival time                          40.500    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.338ns  (logic 0.191ns (56.500%)  route 0.147ns (43.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.595    40.172    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.146    40.318 r  noisemaker/shiftreg_reg[19]/Q
                         net (fo=1, routed)           0.147    40.466    noisemaker/p_1_in[20]
    SLICE_X4Y111         LUT6 (Prop_lut6_I5_O)        0.045    40.511 r  noisemaker/shiftreg[20]_i_1/O
                         net (fo=1, routed)           0.000    40.511    noisemaker/shiftreg[20]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.231    40.172    
                         clock uncertainty            0.091    40.263    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.099    40.362    noisemaker/shiftreg_reg[20]
  -------------------------------------------------------------------
                         required time                        -40.362    
                         arrival time                          40.511    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 noisemaker/state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.358ns  (logic 0.191ns (53.380%)  route 0.167ns (46.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns = ( 40.407 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.516ns = ( 40.173 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.596    40.173    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.146    40.319 r  noisemaker/state_reg[0]/Q
                         net (fo=31, routed)          0.167    40.486    noisemaker/state[0]
    SLICE_X3Y109         LUT6 (Prop_lut6_I3_O)        0.045    40.531 r  noisemaker/shiftreg[15]_i_1/O
                         net (fo=1, routed)           0.000    40.531    noisemaker/shiftreg[15]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.870    40.407    noisemaker/JA_OBUF[0]
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.217    40.190    
                         clock uncertainty            0.091    40.281    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.099    40.380    noisemaker/shiftreg_reg[15]
  -------------------------------------------------------------------
                         required time                        -40.380    
                         arrival time                          40.531    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.362ns  (logic 0.191ns (52.756%)  route 0.171ns (47.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns = ( 40.407 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.516ns = ( 40.173 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.596    40.173    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.146    40.319 r  noisemaker/state_reg[1]/Q
                         net (fo=31, routed)          0.171    40.491    noisemaker/state[1]
    SLICE_X3Y109         LUT6 (Prop_lut6_I4_O)        0.045    40.536 r  noisemaker/shiftreg[12]_i_1/O
                         net (fo=1, routed)           0.000    40.536    noisemaker/shiftreg[12]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.870    40.407    noisemaker/JA_OBUF[0]
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.217    40.190    
                         clock uncertainty            0.091    40.281    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.098    40.379    noisemaker/shiftreg_reg[12]
  -------------------------------------------------------------------
                         required time                        -40.379    
                         arrival time                          40.536    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.363ns  (logic 0.191ns (52.611%)  route 0.172ns (47.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns = ( 40.407 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.516ns = ( 40.173 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.596    40.173    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.146    40.319 r  noisemaker/state_reg[1]/Q
                         net (fo=31, routed)          0.172    40.492    noisemaker/state[1]
    SLICE_X3Y109         LUT6 (Prop_lut6_I4_O)        0.045    40.537 r  noisemaker/shiftreg[13]_i_1/O
                         net (fo=1, routed)           0.000    40.537    noisemaker/shiftreg[13]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.870    40.407    noisemaker/JA_OBUF[0]
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.217    40.190    
                         clock uncertainty            0.091    40.281    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.099    40.380    noisemaker/shiftreg_reg[13]
  -------------------------------------------------------------------
                         required time                        -40.380    
                         arrival time                          40.537    
  -------------------------------------------------------------------
                         slack                                  0.156    





---------------------------------------------------------------------------------------------------
From Clock:  mclk_clkgen0
  To Clock:  bclk_clkgen0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.608ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[21]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.438ns (12.284%)  route 3.128ns (87.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.300     1.115    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT3 (Prop_lut3_I2_O)        0.097     1.212 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.827     2.040    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.207    38.792    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.145    38.647    noisemaker/shiftreg_reg[21]
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                          -2.040    
  -------------------------------------------------------------------
                         slack                                 36.608    

Slack (MET) :             36.608ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[22]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.438ns (12.284%)  route 3.128ns (87.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.300     1.115    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT3 (Prop_lut3_I2_O)        0.097     1.212 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.827     2.040    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.207    38.792    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.145    38.647    noisemaker/shiftreg_reg[22]
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                          -2.040    
  -------------------------------------------------------------------
                         slack                                 36.608    

Slack (MET) :             36.608ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[23]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.438ns (12.284%)  route 3.128ns (87.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.300     1.115    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT3 (Prop_lut3_I2_O)        0.097     1.212 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.827     2.040    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.207    38.792    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.145    38.647    noisemaker/shiftreg_reg[23]
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                          -2.040    
  -------------------------------------------------------------------
                         slack                                 36.608    

Slack (MET) :             36.608ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.438ns (12.284%)  route 3.128ns (87.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.300     1.115    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT3 (Prop_lut3_I2_O)        0.097     1.212 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.827     2.040    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.207    38.792    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.145    38.647    noisemaker/shiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                          -2.040    
  -------------------------------------------------------------------
                         slack                                 36.608    

Slack (MET) :             36.712ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[12]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.438ns (12.636%)  route 3.028ns (87.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.117ns = ( 39.573 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.300     1.115    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT3 (Prop_lut3_I2_O)        0.097     1.212 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.728     1.940    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.198    39.573    noisemaker/JA_OBUF[0]
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.004    
                         clock uncertainty           -0.207    38.797    
    SLICE_X3Y109         FDRE (Setup_fdre_C_CE)      -0.145    38.652    noisemaker/shiftreg_reg[12]
  -------------------------------------------------------------------
                         required time                         38.652    
                         arrival time                          -1.940    
  -------------------------------------------------------------------
                         slack                                 36.712    

Slack (MET) :             36.712ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[13]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.438ns (12.636%)  route 3.028ns (87.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.117ns = ( 39.573 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.300     1.115    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT3 (Prop_lut3_I2_O)        0.097     1.212 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.728     1.940    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.198    39.573    noisemaker/JA_OBUF[0]
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.004    
                         clock uncertainty           -0.207    38.797    
    SLICE_X3Y109         FDRE (Setup_fdre_C_CE)      -0.145    38.652    noisemaker/shiftreg_reg[13]
  -------------------------------------------------------------------
                         required time                         38.652    
                         arrival time                          -1.940    
  -------------------------------------------------------------------
                         slack                                 36.712    

Slack (MET) :             36.712ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[14]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.438ns (12.636%)  route 3.028ns (87.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.117ns = ( 39.573 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.300     1.115    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT3 (Prop_lut3_I2_O)        0.097     1.212 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.728     1.940    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.198    39.573    noisemaker/JA_OBUF[0]
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.004    
                         clock uncertainty           -0.207    38.797    
    SLICE_X3Y109         FDRE (Setup_fdre_C_CE)      -0.145    38.652    noisemaker/shiftreg_reg[14]
  -------------------------------------------------------------------
                         required time                         38.652    
                         arrival time                          -1.940    
  -------------------------------------------------------------------
                         slack                                 36.712    

Slack (MET) :             36.712ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[15]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.438ns (12.636%)  route 3.028ns (87.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.117ns = ( 39.573 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.300     1.115    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT3 (Prop_lut3_I2_O)        0.097     1.212 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.728     1.940    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.198    39.573    noisemaker/JA_OBUF[0]
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.004    
                         clock uncertainty           -0.207    38.797    
    SLICE_X3Y109         FDRE (Setup_fdre_C_CE)      -0.145    38.652    noisemaker/shiftreg_reg[15]
  -------------------------------------------------------------------
                         required time                         38.652    
                         arrival time                          -1.940    
  -------------------------------------------------------------------
                         slack                                 36.712    

Slack (MET) :             36.726ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/count_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.438ns (12.585%)  route 3.042ns (87.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.118ns = ( 39.572 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.291     1.106    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT4 (Prop_lut4_I3_O)        0.097     1.203 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.751     1.954    noisemaker/count[4]_i_1__0_n_0
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.197    39.572    noisemaker/JA_OBUF[0]
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.003    
                         clock uncertainty           -0.207    38.796    
    SLICE_X2Y110         FDRE (Setup_fdre_C_CE)      -0.116    38.680    noisemaker/count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.680    
                         arrival time                          -1.954    
  -------------------------------------------------------------------
                         slack                                 36.726    

Slack (MET) :             36.726ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/count_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.438ns (12.585%)  route 3.042ns (87.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.118ns = ( 39.572 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.291     1.106    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT4 (Prop_lut4_I3_O)        0.097     1.203 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.751     1.954    noisemaker/count[4]_i_1__0_n_0
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.197    39.572    noisemaker/JA_OBUF[0]
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.003    
                         clock uncertainty           -0.207    38.796    
    SLICE_X2Y110         FDRE (Setup_fdre_C_CE)      -0.116    38.680    noisemaker/count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.680    
                         arrival time                          -1.954    
  -------------------------------------------------------------------
                         slack                                 36.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/stop_reg/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.820ns  (logic 0.186ns (22.685%)  route 0.634ns (77.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          0.634    40.950    noisemaker/JA_OBUF[1]
    SLICE_X0Y110         LUT6 (Prop_lut6_I2_O)        0.045    40.995 r  noisemaker/stop_i_1/O
                         net (fo=1, routed)           0.000    40.995    noisemaker/stop_i_1_n_0
    SLICE_X0Y110         FDRE                                         r  noisemaker/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/stop_reg/C  (IS_INVERTED)
                         clock pessimism              0.079    40.485    
                         clock uncertainty            0.207    40.692    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.099    40.791    noisemaker/stop_reg
  -------------------------------------------------------------------
                         required time                        -40.791    
                         arrival time                          40.995    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.848ns  (logic 0.186ns (21.928%)  route 0.662ns (78.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          0.662    40.979    noisemaker/JA_OBUF[1]
    SLICE_X3Y110         LUT6 (Prop_lut6_I2_O)        0.045    41.024 r  noisemaker/shiftreg[11]_i_1/O
                         net (fo=1, routed)           0.000    41.024    noisemaker/shiftreg[11]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  noisemaker/shiftreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X3Y110         FDRE                                         r  noisemaker/shiftreg_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.485    
                         clock uncertainty            0.207    40.692    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.098    40.790    noisemaker/shiftreg_reg[11]
  -------------------------------------------------------------------
                         required time                        -40.790    
                         arrival time                          41.024    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.883ns  (logic 0.186ns (21.065%)  route 0.697ns (78.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          0.697    41.013    noisemaker/JA_OBUF[1]
    SLICE_X2Y111         LUT6 (Prop_lut6_I2_O)        0.045    41.058 r  noisemaker/shiftreg[8]_i_1/O
                         net (fo=1, routed)           0.000    41.058    noisemaker/shiftreg[8]_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.485    
                         clock uncertainty            0.207    40.692    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.125    40.817    noisemaker/shiftreg_reg[8]
  -------------------------------------------------------------------
                         required time                        -40.817    
                         arrival time                          41.058    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.018%)  route 0.699ns (78.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          0.699    41.015    noisemaker/JA_OBUF[1]
    SLICE_X2Y111         LUT6 (Prop_lut6_I2_O)        0.045    41.060 r  noisemaker/shiftreg[7]_i_1/O
                         net (fo=1, routed)           0.000    41.060    noisemaker/shiftreg[7]_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.485    
                         clock uncertainty            0.207    40.692    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.124    40.816    noisemaker/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                        -40.816    
                         arrival time                          41.060    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 tone/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.865ns  (logic 0.231ns (26.702%)  route 0.634ns (73.298%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X4Y110         FDRE                                         r  tone/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141    40.313 r  tone/index_reg[4]/Q
                         net (fo=22, routed)          0.369    40.683    tone/index_reg_n_0_[4]
    SLICE_X3Y111         LUT6 (Prop_lut6_I4_O)        0.045    40.728 r  tone/shiftreg[16]_i_2/O
                         net (fo=1, routed)           0.265    40.993    noisemaker/index_reg[3]_12
    SLICE_X3Y110         LUT6 (Prop_lut6_I0_O)        0.045    41.038 r  noisemaker/shiftreg[16]_i_1/O
                         net (fo=1, routed)           0.000    41.038    noisemaker/shiftreg[16]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  noisemaker/shiftreg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X3Y110         FDRE                                         r  noisemaker/shiftreg_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.485    
                         clock uncertainty            0.207    40.692    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.099    40.791    noisemaker/shiftreg_reg[16]
  -------------------------------------------------------------------
                         required time                        -40.791    
                         arrival time                          41.038    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 tone/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.883ns  (logic 0.254ns (28.776%)  route 0.629ns (71.224%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns = ( 40.407 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.515ns = ( 40.174 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.597    40.174    tone/JA_OBUF[0]
    SLICE_X2Y109         FDRE                                         r  tone/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.164    40.338 r  tone/index_reg[0]/Q
                         net (fo=26, routed)          0.336    40.674    tone/index_reg_n_0_[0]
    SLICE_X4Y109         LUT6 (Prop_lut6_I2_O)        0.045    40.719 r  tone/shiftreg[12]_i_2/O
                         net (fo=1, routed)           0.293    41.012    noisemaker/index_reg[3]_8
    SLICE_X3Y109         LUT6 (Prop_lut6_I0_O)        0.045    41.057 r  noisemaker/shiftreg[12]_i_1/O
                         net (fo=1, routed)           0.000    41.057    noisemaker/shiftreg[12]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.870    40.407    noisemaker/JA_OBUF[0]
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.486    
                         clock uncertainty            0.207    40.693    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.098    40.791    noisemaker/shiftreg_reg[12]
  -------------------------------------------------------------------
                         required time                        -40.791    
                         arrival time                          41.057    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 tone/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.885ns  (logic 0.254ns (28.711%)  route 0.631ns (71.289%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  tone/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164    40.336 r  tone/index_reg[5]/Q
                         net (fo=21, routed)          0.284    40.621    tone/index_reg_n_0_[5]
    SLICE_X4Y112         LUT6 (Prop_lut6_I5_O)        0.045    40.666 r  tone/shiftreg[19]_i_2/O
                         net (fo=1, routed)           0.347    41.012    noisemaker/index_reg[3]_15
    SLICE_X4Y111         LUT6 (Prop_lut6_I0_O)        0.045    41.057 r  noisemaker/shiftreg[19]_i_1/O
                         net (fo=1, routed)           0.000    41.057    noisemaker/shiftreg[19]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.482    
                         clock uncertainty            0.207    40.689    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.099    40.788    noisemaker/shiftreg_reg[19]
  -------------------------------------------------------------------
                         required time                        -40.788    
                         arrival time                          41.057    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.710%)  route 0.712ns (79.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          0.712    41.029    noisemaker/JA_OBUF[1]
    SLICE_X5Y111         LUT6 (Prop_lut6_I2_O)        0.045    41.074 r  noisemaker/shiftreg[22]_i_1/O
                         net (fo=1, routed)           0.000    41.074    noisemaker/shiftreg[22]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.482    
                         clock uncertainty            0.207    40.689    
    SLICE_X5Y111         FDRE (Hold_fdre_C_D)         0.099    40.788    noisemaker/shiftreg_reg[22]
  -------------------------------------------------------------------
                         required time                        -40.788    
                         arrival time                          41.074    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.897ns  (logic 0.186ns (20.725%)  route 0.711ns (79.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          0.711    41.028    noisemaker/JA_OBUF[1]
    SLICE_X5Y111         LUT6 (Prop_lut6_I2_O)        0.045    41.073 r  noisemaker/shiftreg[21]_i_1/O
                         net (fo=1, routed)           0.000    41.073    noisemaker/shiftreg[21]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.482    
                         clock uncertainty            0.207    40.689    
    SLICE_X5Y111         FDRE (Hold_fdre_C_D)         0.098    40.787    noisemaker/shiftreg_reg[21]
  -------------------------------------------------------------------
                         required time                        -40.787    
                         arrival time                          41.073    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.899ns  (logic 0.186ns (20.686%)  route 0.713ns (79.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          0.713    41.030    noisemaker/JA_OBUF[1]
    SLICE_X4Y111         LUT6 (Prop_lut6_I2_O)        0.045    41.075 r  noisemaker/shiftreg[18]_i_1/O
                         net (fo=1, routed)           0.000    41.075    noisemaker/shiftreg[18]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.482    
                         clock uncertainty            0.207    40.689    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.098    40.787    noisemaker/shiftreg_reg[18]
  -------------------------------------------------------------------
                         required time                        -40.787    
                         arrival time                          41.075    
  -------------------------------------------------------------------
                         slack                                  0.288    





---------------------------------------------------------------------------------------------------
From Clock:  mclk_clkgen0_1
  To Clock:  bclk_clkgen0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.608ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[21]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.438ns (12.284%)  route 3.128ns (87.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.300     1.115    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT3 (Prop_lut3_I2_O)        0.097     1.212 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.827     2.040    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.207    38.792    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.145    38.647    noisemaker/shiftreg_reg[21]
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                          -2.040    
  -------------------------------------------------------------------
                         slack                                 36.608    

Slack (MET) :             36.608ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[22]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.438ns (12.284%)  route 3.128ns (87.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.300     1.115    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT3 (Prop_lut3_I2_O)        0.097     1.212 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.827     2.040    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.207    38.792    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.145    38.647    noisemaker/shiftreg_reg[22]
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                          -2.040    
  -------------------------------------------------------------------
                         slack                                 36.608    

Slack (MET) :             36.608ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[23]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.438ns (12.284%)  route 3.128ns (87.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.300     1.115    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT3 (Prop_lut3_I2_O)        0.097     1.212 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.827     2.040    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.207    38.792    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.145    38.647    noisemaker/shiftreg_reg[23]
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                          -2.040    
  -------------------------------------------------------------------
                         slack                                 36.608    

Slack (MET) :             36.608ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.438ns (12.284%)  route 3.128ns (87.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.300     1.115    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT3 (Prop_lut3_I2_O)        0.097     1.212 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.827     2.040    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.207    38.792    
    SLICE_X5Y111         FDRE (Setup_fdre_C_CE)      -0.145    38.647    noisemaker/shiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                          -2.040    
  -------------------------------------------------------------------
                         slack                                 36.608    

Slack (MET) :             36.712ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[12]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.438ns (12.636%)  route 3.028ns (87.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.117ns = ( 39.573 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.300     1.115    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT3 (Prop_lut3_I2_O)        0.097     1.212 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.728     1.940    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.198    39.573    noisemaker/JA_OBUF[0]
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.004    
                         clock uncertainty           -0.207    38.797    
    SLICE_X3Y109         FDRE (Setup_fdre_C_CE)      -0.145    38.652    noisemaker/shiftreg_reg[12]
  -------------------------------------------------------------------
                         required time                         38.652    
                         arrival time                          -1.940    
  -------------------------------------------------------------------
                         slack                                 36.712    

Slack (MET) :             36.712ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[13]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.438ns (12.636%)  route 3.028ns (87.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.117ns = ( 39.573 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.300     1.115    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT3 (Prop_lut3_I2_O)        0.097     1.212 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.728     1.940    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.198    39.573    noisemaker/JA_OBUF[0]
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.004    
                         clock uncertainty           -0.207    38.797    
    SLICE_X3Y109         FDRE (Setup_fdre_C_CE)      -0.145    38.652    noisemaker/shiftreg_reg[13]
  -------------------------------------------------------------------
                         required time                         38.652    
                         arrival time                          -1.940    
  -------------------------------------------------------------------
                         slack                                 36.712    

Slack (MET) :             36.712ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[14]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.438ns (12.636%)  route 3.028ns (87.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.117ns = ( 39.573 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.300     1.115    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT3 (Prop_lut3_I2_O)        0.097     1.212 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.728     1.940    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.198    39.573    noisemaker/JA_OBUF[0]
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.004    
                         clock uncertainty           -0.207    38.797    
    SLICE_X3Y109         FDRE (Setup_fdre_C_CE)      -0.145    38.652    noisemaker/shiftreg_reg[14]
  -------------------------------------------------------------------
                         required time                         38.652    
                         arrival time                          -1.940    
  -------------------------------------------------------------------
                         slack                                 36.712    

Slack (MET) :             36.712ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[15]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.438ns (12.636%)  route 3.028ns (87.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.117ns = ( 39.573 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.300     1.115    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT3 (Prop_lut3_I2_O)        0.097     1.212 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.728     1.940    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.198    39.573    noisemaker/JA_OBUF[0]
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.004    
                         clock uncertainty           -0.207    38.797    
    SLICE_X3Y109         FDRE (Setup_fdre_C_CE)      -0.145    38.652    noisemaker/shiftreg_reg[15]
  -------------------------------------------------------------------
                         required time                         38.652    
                         arrival time                          -1.940    
  -------------------------------------------------------------------
                         slack                                 36.712    

Slack (MET) :             36.726ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/count_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.438ns (12.585%)  route 3.042ns (87.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.118ns = ( 39.572 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.291     1.106    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT4 (Prop_lut4_I3_O)        0.097     1.203 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.751     1.954    noisemaker/count[4]_i_1__0_n_0
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.197    39.572    noisemaker/JA_OBUF[0]
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.003    
                         clock uncertainty           -0.207    38.796    
    SLICE_X2Y110         FDRE (Setup_fdre_C_CE)      -0.116    38.680    noisemaker/count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.680    
                         arrival time                          -1.954    
  -------------------------------------------------------------------
                         slack                                 36.726    

Slack (MET) :             36.726ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/count_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.438ns (12.585%)  route 3.042ns (87.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.118ns = ( 39.572 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.291     1.106    noisemaker/JA_OBUF[1]
    SLICE_X2Y109         LUT4 (Prop_lut4_I3_O)        0.097     1.203 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.751     1.954    noisemaker/count[4]_i_1__0_n_0
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.197    39.572    noisemaker/JA_OBUF[0]
    SLICE_X2Y110         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.003    
                         clock uncertainty           -0.207    38.796    
    SLICE_X2Y110         FDRE (Setup_fdre_C_CE)      -0.116    38.680    noisemaker/count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.680    
                         arrival time                          -1.954    
  -------------------------------------------------------------------
                         slack                                 36.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/stop_reg/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.820ns  (logic 0.186ns (22.685%)  route 0.634ns (77.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          0.634    40.950    noisemaker/JA_OBUF[1]
    SLICE_X0Y110         LUT6 (Prop_lut6_I2_O)        0.045    40.995 r  noisemaker/stop_i_1/O
                         net (fo=1, routed)           0.000    40.995    noisemaker/stop_i_1_n_0
    SLICE_X0Y110         FDRE                                         r  noisemaker/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X0Y110         FDRE                                         r  noisemaker/stop_reg/C  (IS_INVERTED)
                         clock pessimism              0.079    40.485    
                         clock uncertainty            0.207    40.692    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.099    40.791    noisemaker/stop_reg
  -------------------------------------------------------------------
                         required time                        -40.791    
                         arrival time                          40.995    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.848ns  (logic 0.186ns (21.928%)  route 0.662ns (78.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          0.662    40.979    noisemaker/JA_OBUF[1]
    SLICE_X3Y110         LUT6 (Prop_lut6_I2_O)        0.045    41.024 r  noisemaker/shiftreg[11]_i_1/O
                         net (fo=1, routed)           0.000    41.024    noisemaker/shiftreg[11]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  noisemaker/shiftreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X3Y110         FDRE                                         r  noisemaker/shiftreg_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.485    
                         clock uncertainty            0.207    40.692    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.098    40.790    noisemaker/shiftreg_reg[11]
  -------------------------------------------------------------------
                         required time                        -40.790    
                         arrival time                          41.024    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.883ns  (logic 0.186ns (21.065%)  route 0.697ns (78.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          0.697    41.013    noisemaker/JA_OBUF[1]
    SLICE_X2Y111         LUT6 (Prop_lut6_I2_O)        0.045    41.058 r  noisemaker/shiftreg[8]_i_1/O
                         net (fo=1, routed)           0.000    41.058    noisemaker/shiftreg[8]_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.485    
                         clock uncertainty            0.207    40.692    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.125    40.817    noisemaker/shiftreg_reg[8]
  -------------------------------------------------------------------
                         required time                        -40.817    
                         arrival time                          41.058    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.018%)  route 0.699ns (78.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          0.699    41.015    noisemaker/JA_OBUF[1]
    SLICE_X2Y111         LUT6 (Prop_lut6_I2_O)        0.045    41.060 r  noisemaker/shiftreg[7]_i_1/O
                         net (fo=1, routed)           0.000    41.060    noisemaker/shiftreg[7]_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X2Y111         FDRE                                         r  noisemaker/shiftreg_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.485    
                         clock uncertainty            0.207    40.692    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.124    40.816    noisemaker/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                        -40.816    
                         arrival time                          41.060    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 tone/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.865ns  (logic 0.231ns (26.702%)  route 0.634ns (73.298%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 40.406 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X4Y110         FDRE                                         r  tone/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141    40.313 r  tone/index_reg[4]/Q
                         net (fo=22, routed)          0.369    40.683    tone/index_reg_n_0_[4]
    SLICE_X3Y111         LUT6 (Prop_lut6_I4_O)        0.045    40.728 r  tone/shiftreg[16]_i_2/O
                         net (fo=1, routed)           0.265    40.993    noisemaker/index_reg[3]_12
    SLICE_X3Y110         LUT6 (Prop_lut6_I0_O)        0.045    41.038 r  noisemaker/shiftreg[16]_i_1/O
                         net (fo=1, routed)           0.000    41.038    noisemaker/shiftreg[16]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  noisemaker/shiftreg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.868    40.406    noisemaker/JA_OBUF[0]
    SLICE_X3Y110         FDRE                                         r  noisemaker/shiftreg_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.485    
                         clock uncertainty            0.207    40.692    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.099    40.791    noisemaker/shiftreg_reg[16]
  -------------------------------------------------------------------
                         required time                        -40.791    
                         arrival time                          41.038    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 tone/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.883ns  (logic 0.254ns (28.776%)  route 0.629ns (71.224%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns = ( 40.407 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.515ns = ( 40.174 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.597    40.174    tone/JA_OBUF[0]
    SLICE_X2Y109         FDRE                                         r  tone/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.164    40.338 r  tone/index_reg[0]/Q
                         net (fo=26, routed)          0.336    40.674    tone/index_reg_n_0_[0]
    SLICE_X4Y109         LUT6 (Prop_lut6_I2_O)        0.045    40.719 r  tone/shiftreg[12]_i_2/O
                         net (fo=1, routed)           0.293    41.012    noisemaker/index_reg[3]_8
    SLICE_X3Y109         LUT6 (Prop_lut6_I0_O)        0.045    41.057 r  noisemaker/shiftreg[12]_i_1/O
                         net (fo=1, routed)           0.000    41.057    noisemaker/shiftreg[12]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.870    40.407    noisemaker/JA_OBUF[0]
    SLICE_X3Y109         FDRE                                         r  noisemaker/shiftreg_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.486    
                         clock uncertainty            0.207    40.693    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.098    40.791    noisemaker/shiftreg_reg[12]
  -------------------------------------------------------------------
                         required time                        -40.791    
                         arrival time                          41.057    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 tone/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.885ns  (logic 0.254ns (28.711%)  route 0.631ns (71.289%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.595    40.172    tone/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  tone/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164    40.336 r  tone/index_reg[5]/Q
                         net (fo=21, routed)          0.284    40.621    tone/index_reg_n_0_[5]
    SLICE_X4Y112         LUT6 (Prop_lut6_I5_O)        0.045    40.666 r  tone/shiftreg[19]_i_2/O
                         net (fo=1, routed)           0.347    41.012    noisemaker/index_reg[3]_15
    SLICE_X4Y111         LUT6 (Prop_lut6_I0_O)        0.045    41.057 r  noisemaker/shiftreg[19]_i_1/O
                         net (fo=1, routed)           0.000    41.057    noisemaker/shiftreg[19]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.482    
                         clock uncertainty            0.207    40.689    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.099    40.788    noisemaker/shiftreg_reg[19]
  -------------------------------------------------------------------
                         required time                        -40.788    
                         arrival time                          41.057    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.710%)  route 0.712ns (79.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          0.712    41.029    noisemaker/JA_OBUF[1]
    SLICE_X5Y111         LUT6 (Prop_lut6_I2_O)        0.045    41.074 r  noisemaker/shiftreg[22]_i_1/O
                         net (fo=1, routed)           0.000    41.074    noisemaker/shiftreg[22]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.482    
                         clock uncertainty            0.207    40.689    
    SLICE_X5Y111         FDRE (Hold_fdre_C_D)         0.099    40.788    noisemaker/shiftreg_reg[22]
  -------------------------------------------------------------------
                         required time                        -40.788    
                         arrival time                          41.074    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.897ns  (logic 0.186ns (20.725%)  route 0.711ns (79.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          0.711    41.028    noisemaker/JA_OBUF[1]
    SLICE_X5Y111         LUT6 (Prop_lut6_I2_O)        0.045    41.073 r  noisemaker/shiftreg[21]_i_1/O
                         net (fo=1, routed)           0.000    41.073    noisemaker/shiftreg[21]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X5Y111         FDRE                                         r  noisemaker/shiftreg_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.482    
                         clock uncertainty            0.207    40.689    
    SLICE_X5Y111         FDRE (Hold_fdre_C_D)         0.098    40.787    noisemaker/shiftreg_reg[21]
  -------------------------------------------------------------------
                         required time                        -40.787    
                         arrival time                          41.073    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.899ns  (logic 0.186ns (20.686%)  route 0.713ns (79.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          0.713    41.030    noisemaker/JA_OBUF[1]
    SLICE_X4Y111         LUT6 (Prop_lut6_I2_O)        0.045    41.075 r  noisemaker/shiftreg[18]_i_1/O
                         net (fo=1, routed)           0.000    41.075    noisemaker/shiftreg[18]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X4Y111         FDRE                                         r  noisemaker/shiftreg_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.482    
                         clock uncertainty            0.207    40.689    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.098    40.787    noisemaker/shiftreg_reg[18]
  -------------------------------------------------------------------
                         required time                        -40.787    
                         arrival time                          41.075    
  -------------------------------------------------------------------
                         slack                                  0.288    





---------------------------------------------------------------------------------------------------
From Clock:  mclk_clkgen0
  To Clock:  mclk_clkgen0_1

Setup :            0  Failing Endpoints,  Worst Slack       37.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.943ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            tone/index_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.341ns (13.529%)  route 2.180ns (86.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.117ns = ( 39.573 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.299    -1.526    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.341    -1.185 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=38, routed)          2.180     0.994    tone/JA_OBUF[1]
    SLICE_X2Y109         FDRE                                         r  tone/index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.198    39.573    tone/JA_OBUF[0]
    SLICE_X2Y109         FDRE                                         r  tone/index_reg[0]/C
                         clock pessimism             -0.435    39.138    
                         clock uncertainty           -0.081    39.057    
    SLICE_X2Y109         FDRE (Setup_fdre_C_CE)      -0.119    38.938    tone/index_reg[0]
  -------------------------------------------------------------------
                         required time                         38.938    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                 37.943    

Slack (MET) :             38.329ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 1.318ns (56.837%)  route 1.001ns (43.163%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.125ns = ( 39.565 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.290    -1.535    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.341    -1.194 r  clocks/serialclkgen/count_reg[2]/Q
                         net (fo=2, routed)           0.412    -0.782    clocks/serialclkgen/count_reg_n_0_[2]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    -0.273 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.273    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    -0.039 r  clocks/serialclkgen/count_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.589     0.550    clocks/serialclkgen/count_reg[8]_i_2_n_4
    SLICE_X1Y119         LUT4 (Prop_lut4_I0_O)        0.234     0.784 r  clocks/serialclkgen/count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.784    clocks/serialclkgen/count[8]
    SLICE_X1Y119         FDRE                                         r  clocks/serialclkgen/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.190    39.565    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y119         FDRE                                         r  clocks/serialclkgen/count_reg[8]/C
                         clock pessimism             -0.435    39.130    
                         clock uncertainty           -0.081    39.049    
    SLICE_X1Y119         FDRE (Setup_fdre_C_D)        0.064    39.113    clocks/serialclkgen/count_reg[8]
  -------------------------------------------------------------------
                         required time                         39.113    
                         arrival time                          -0.784    
  -------------------------------------------------------------------
                         slack                                 38.329    

Slack (MET) :             38.405ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 1.394ns (63.112%)  route 0.815ns (36.888%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.125ns = ( 39.565 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.290    -1.535    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.341    -1.194 r  clocks/serialclkgen/count_reg[2]/Q
                         net (fo=2, routed)           0.412    -0.782    clocks/serialclkgen/count_reg_n_0_[2]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    -0.273 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.273    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -0.184 r  clocks/serialclkgen/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.184    clocks/serialclkgen/count_reg[8]_i_2_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     0.046 r  clocks/serialclkgen/count_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.403     0.449    clocks/serialclkgen/count_reg[11]_i_2_n_6
    SLICE_X1Y119         LUT4 (Prop_lut4_I0_O)        0.225     0.674 r  clocks/serialclkgen/count[10]_i_1/O
                         net (fo=1, routed)           0.000     0.674    clocks/serialclkgen/count[10]
    SLICE_X1Y119         FDRE                                         r  clocks/serialclkgen/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.190    39.565    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y119         FDRE                                         r  clocks/serialclkgen/count_reg[10]/C
                         clock pessimism             -0.435    39.130    
                         clock uncertainty           -0.081    39.049    
    SLICE_X1Y119         FDRE (Setup_fdre_C_D)        0.030    39.079    clocks/serialclkgen/count_reg[10]
  -------------------------------------------------------------------
                         required time                         39.079    
                         arrival time                          -0.674    
  -------------------------------------------------------------------
                         slack                                 38.405    

Slack (MET) :             38.460ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.621ns (28.809%)  route 1.535ns (71.191%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.125ns = ( 39.565 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.290    -1.535    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.313    -1.222 r  clocks/serialclkgen/count_reg[3]/Q
                         net (fo=2, routed)           0.801    -0.421    clocks/serialclkgen/count_reg_n_0_[3]
    SLICE_X1Y117         LUT6 (Prop_lut6_I0_O)        0.211    -0.210 r  clocks/serialclkgen/count[11]_i_5/O
                         net (fo=13, routed)          0.733     0.523    clocks/serialclkgen/count[11]_i_5_n_0
    SLICE_X1Y119         LUT4 (Prop_lut4_I3_O)        0.097     0.620 r  clocks/serialclkgen/count[11]_i_1/O
                         net (fo=1, routed)           0.000     0.620    clocks/serialclkgen/count[11]
    SLICE_X1Y119         FDRE                                         r  clocks/serialclkgen/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.190    39.565    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y119         FDRE                                         r  clocks/serialclkgen/count_reg[11]/C
                         clock pessimism             -0.435    39.130    
                         clock uncertainty           -0.081    39.049    
    SLICE_X1Y119         FDRE (Setup_fdre_C_D)        0.032    39.081    clocks/serialclkgen/count_reg[11]
  -------------------------------------------------------------------
                         required time                         39.081    
                         arrival time                          -0.620    
  -------------------------------------------------------------------
                         slack                                 38.460    

Slack (MET) :             38.478ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 1.338ns (61.654%)  route 0.832ns (38.346%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.125ns = ( 39.565 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.290    -1.535    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.341    -1.194 r  clocks/serialclkgen/count_reg[2]/Q
                         net (fo=2, routed)           0.412    -0.782    clocks/serialclkgen/count_reg_n_0_[2]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    -0.273 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.273    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    -0.184 r  clocks/serialclkgen/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.184    clocks/serialclkgen/count_reg[8]_i_2_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    -0.025 r  clocks/serialclkgen/count_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.420     0.395    clocks/serialclkgen/count_reg[11]_i_2_n_7
    SLICE_X1Y119         LUT4 (Prop_lut4_I0_O)        0.240     0.635 r  clocks/serialclkgen/count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.635    clocks/serialclkgen/count[9]
    SLICE_X1Y119         FDRE                                         r  clocks/serialclkgen/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.190    39.565    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y119         FDRE                                         r  clocks/serialclkgen/count_reg[9]/C
                         clock pessimism             -0.435    39.130    
                         clock uncertainty           -0.081    39.049    
    SLICE_X1Y119         FDRE (Setup_fdre_C_D)        0.064    39.113    clocks/serialclkgen/count_reg[9]
  -------------------------------------------------------------------
                         required time                         39.113    
                         arrival time                          -0.635    
  -------------------------------------------------------------------
                         slack                                 38.478    

Slack (MET) :             38.493ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.625ns (29.397%)  route 1.501ns (70.603%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.123ns = ( 39.567 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.536ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.289    -1.536    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDRE (Prop_fdre_C_Q)         0.313    -1.223 r  clocks/serialclkgen/count_reg[7]/Q
                         net (fo=4, routed)           0.620    -0.603    clocks/serialclkgen/count_reg_n_0_[7]
    SLICE_X1Y119         LUT5 (Prop_lut5_I0_O)        0.215    -0.388 r  clocks/serialclkgen/count[11]_i_3/O
                         net (fo=13, routed)          0.881     0.493    clocks/serialclkgen/count[11]_i_3_n_0
    SLICE_X1Y117         LUT4 (Prop_lut4_I1_O)        0.097     0.590 r  clocks/serialclkgen/count[4]_i_1__1/O
                         net (fo=1, routed)           0.000     0.590    clocks/serialclkgen/count[4]
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.192    39.567    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[4]/C
                         clock pessimism             -0.435    39.132    
                         clock uncertainty           -0.081    39.051    
    SLICE_X1Y117         FDRE (Setup_fdre_C_D)        0.032    39.083    clocks/serialclkgen/count_reg[4]
  -------------------------------------------------------------------
                         required time                         39.083    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                 38.493    

Slack (MET) :             38.495ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 1.305ns (61.563%)  route 0.815ns (38.437%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.124ns = ( 39.566 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.290    -1.535    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.341    -1.194 r  clocks/serialclkgen/count_reg[2]/Q
                         net (fo=2, routed)           0.412    -0.782    clocks/serialclkgen/count_reg_n_0_[2]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    -0.273 r  clocks/serialclkgen/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.273    clocks/serialclkgen/count_reg[4]_i_2_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    -0.043 r  clocks/serialclkgen/count_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.403     0.360    clocks/serialclkgen/count_reg[8]_i_2_n_6
    SLICE_X1Y118         LUT4 (Prop_lut4_I0_O)        0.225     0.585 r  clocks/serialclkgen/count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.585    clocks/serialclkgen/count[6]
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.191    39.566    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[6]/C
                         clock pessimism             -0.435    39.131    
                         clock uncertainty           -0.081    39.050    
    SLICE_X1Y118         FDRE (Setup_fdre_C_D)        0.030    39.080    clocks/serialclkgen/count_reg[6]
  -------------------------------------------------------------------
                         required time                         39.080    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                 38.495    

Slack (MET) :             38.519ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.631ns (29.596%)  route 1.501ns (70.404%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.123ns = ( 39.567 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.536ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.289    -1.536    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDRE (Prop_fdre_C_Q)         0.313    -1.223 r  clocks/serialclkgen/count_reg[7]/Q
                         net (fo=4, routed)           0.620    -0.603    clocks/serialclkgen/count_reg_n_0_[7]
    SLICE_X1Y119         LUT5 (Prop_lut5_I0_O)        0.215    -0.388 r  clocks/serialclkgen/count[11]_i_3/O
                         net (fo=13, routed)          0.881     0.493    clocks/serialclkgen/count[11]_i_3_n_0
    SLICE_X1Y117         LUT4 (Prop_lut4_I1_O)        0.103     0.596 r  clocks/serialclkgen/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.596    clocks/serialclkgen/count[5]
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.192    39.567    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[5]/C
                         clock pessimism             -0.435    39.132    
                         clock uncertainty           -0.081    39.051    
    SLICE_X1Y117         FDRE (Setup_fdre_C_D)        0.064    39.115    clocks/serialclkgen/count_reg[5]
  -------------------------------------------------------------------
                         required time                         39.115    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                 38.519    

Slack (MET) :             38.568ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.621ns (30.307%)  route 1.428ns (69.693%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.124ns = ( 39.566 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.290    -1.535    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.313    -1.222 r  clocks/serialclkgen/count_reg[3]/Q
                         net (fo=2, routed)           0.801    -0.421    clocks/serialclkgen/count_reg_n_0_[3]
    SLICE_X1Y117         LUT6 (Prop_lut6_I0_O)        0.211    -0.210 r  clocks/serialclkgen/count[11]_i_5/O
                         net (fo=13, routed)          0.627     0.417    clocks/serialclkgen/count[11]_i_5_n_0
    SLICE_X1Y118         LUT5 (Prop_lut5_I1_O)        0.097     0.514 r  clocks/serialclkgen/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.514    clocks/serialclkgen/count[0]
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.191    39.566    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[0]/C
                         clock pessimism             -0.435    39.131    
                         clock uncertainty           -0.081    39.050    
    SLICE_X1Y118         FDRE (Setup_fdre_C_D)        0.032    39.082    clocks/serialclkgen/count_reg[0]
  -------------------------------------------------------------------
                         required time                         39.082    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                 38.568    

Slack (MET) :             38.595ns  (required time - arrival time)
  Source:                 clocks/serialclkgen/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.625ns (30.428%)  route 1.429ns (69.572%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.124ns = ( 39.566 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.290    -1.535    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y117         FDRE                                         r  clocks/serialclkgen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.313    -1.222 r  clocks/serialclkgen/count_reg[3]/Q
                         net (fo=2, routed)           0.801    -0.421    clocks/serialclkgen/count_reg_n_0_[3]
    SLICE_X1Y117         LUT6 (Prop_lut6_I0_O)        0.211    -0.210 r  clocks/serialclkgen/count[11]_i_5/O
                         net (fo=13, routed)          0.628     0.418    clocks/serialclkgen/count[11]_i_5_n_0
    SLICE_X1Y118         LUT4 (Prop_lut4_I3_O)        0.101     0.519 r  clocks/serialclkgen/count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.519    clocks/serialclkgen/count[7]
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          1.191    39.566    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[7]/C
                         clock pessimism             -0.435    39.131    
                         clock uncertainty           -0.081    39.050    
    SLICE_X1Y118         FDRE (Setup_fdre_C_D)        0.064    39.114    clocks/serialclkgen/count_reg[7]
  -------------------------------------------------------------------
                         required time                         39.114    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                 38.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.987%)  route 0.105ns (36.013%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[1]/Q
                         net (fo=9, routed)           0.105    -0.268    clocks/lrclkgen/count[1]
    SLICE_X0Y106         LUT4 (Prop_lut4_I0_O)        0.045    -0.223 r  clocks/lrclkgen/output_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.223    clocks/lrclkgen/output_reg_i_1_n_0
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
                         clock pessimism             -0.220    -0.501    
                         clock uncertainty            0.081    -0.421    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.092    -0.329    clocks/lrclkgen/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.226%)  route 0.136ns (41.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[0]/Q
                         net (fo=8, routed)           0.136    -0.238    clocks/lrclkgen/count[0]
    SLICE_X1Y106         LUT5 (Prop_lut5_I2_O)        0.048    -0.190 r  clocks/lrclkgen/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    clocks/lrclkgen/count_0[4]
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[4]/C
                         clock pessimism             -0.220    -0.501    
                         clock uncertainty            0.081    -0.421    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.107    -0.314    clocks/lrclkgen/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.658%)  route 0.137ns (42.342%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[0]/Q
                         net (fo=8, routed)           0.137    -0.237    clocks/lrclkgen/count[0]
    SLICE_X1Y106         LUT2 (Prop_lut2_I0_O)        0.045    -0.192 r  clocks/lrclkgen/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    clocks/lrclkgen/count_0[1]
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
                         clock pessimism             -0.220    -0.501    
                         clock uncertainty            0.081    -0.421    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.092    -0.329    clocks/lrclkgen/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.837%)  route 0.136ns (42.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[0]/Q
                         net (fo=8, routed)           0.136    -0.238    clocks/lrclkgen/count[0]
    SLICE_X1Y106         LUT4 (Prop_lut4_I1_O)        0.045    -0.193 r  clocks/lrclkgen/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    clocks/lrclkgen/count_0[3]
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[3]/C
                         clock pessimism             -0.220    -0.501    
                         clock uncertainty            0.081    -0.421    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.091    -0.330    clocks/lrclkgen/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clocks/serialclkgen/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (72.959%)  route 0.084ns (27.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.591    -0.521    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDRE (Prop_fdre_C_Q)         0.128    -0.393 f  clocks/serialclkgen/count_reg[7]/Q
                         net (fo=4, routed)           0.084    -0.309    clocks/serialclkgen/count_reg_n_0_[7]
    SLICE_X1Y118         LUT5 (Prop_lut5_I2_O)        0.099    -0.210 r  clocks/serialclkgen/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.210    clocks/serialclkgen/count[0]
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.861    -0.290    clocks/serialclkgen/bbstub_mclk
    SLICE_X1Y118         FDRE                                         r  clocks/serialclkgen/count_reg[0]/C
                         clock pessimism             -0.231    -0.521    
                         clock uncertainty            0.081    -0.441    
    SLICE_X1Y118         FDRE (Hold_fdre_C_D)         0.092    -0.349    clocks/serialclkgen/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 tone/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            tone/index_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.452%)  route 0.169ns (47.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.596    -0.516    tone/JA_OBUF[0]
    SLICE_X4Y109         FDRE                                         r  tone/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  tone/index_reg[2]/Q
                         net (fo=24, routed)          0.169    -0.207    tone/index_reg_n_0_[2]
    SLICE_X4Y110         LUT5 (Prop_lut5_I3_O)        0.045    -0.162 r  tone/index[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    tone/p_0_in[4]
    SLICE_X4Y110         FDRE                                         r  tone/index_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.866    -0.286    tone/JA_OBUF[0]
    SLICE_X4Y110         FDRE                                         r  tone/index_reg[4]/C
                         clock pessimism             -0.215    -0.501    
                         clock uncertainty            0.081    -0.421    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.091    -0.330    tone/index_reg[4]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.827%)  route 0.187ns (50.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[1]/Q
                         net (fo=9, routed)           0.187    -0.186    clocks/lrclkgen/count[1]
    SLICE_X0Y106         LUT4 (Prop_lut4_I1_O)        0.045    -0.141 r  clocks/lrclkgen/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    clocks/lrclkgen/count_0[7]
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/count_reg[7]/C
                         clock pessimism             -0.220    -0.501    
                         clock uncertainty            0.081    -0.421    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.107    -0.314    clocks/lrclkgen/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.779%)  route 0.166ns (47.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[3]/Q
                         net (fo=6, routed)           0.166    -0.207    clocks/lrclkgen/count[3]
    SLICE_X1Y106         LUT6 (Prop_lut6_I1_O)        0.045    -0.162 r  clocks/lrclkgen/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    clocks/lrclkgen/count_0[5]
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[5]/C
                         clock pessimism             -0.233    -0.514    
                         clock uncertainty            0.081    -0.434    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.092    -0.342    clocks/lrclkgen/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.187ns (49.071%)  route 0.194ns (50.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y106         FDRE                                         r  clocks/lrclkgen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[1]/Q
                         net (fo=9, routed)           0.194    -0.179    clocks/lrclkgen/count[1]
    SLICE_X0Y106         LUT3 (Prop_lut3_I0_O)        0.046    -0.133 r  clocks/lrclkgen/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    clocks/lrclkgen/count_0[2]
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y106         FDRE                                         r  clocks/lrclkgen/count_reg[2]/C
                         clock pessimism             -0.220    -0.501    
                         clock uncertainty            0.081    -0.421    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.107    -0.314    clocks/lrclkgen/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 tone/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            tone/index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.667%)  route 0.173ns (45.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.597    -0.515    tone/JA_OBUF[0]
    SLICE_X2Y109         FDRE                                         r  tone/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.164    -0.351 f  tone/index_reg[0]/Q
                         net (fo=26, routed)          0.173    -0.178    tone/index_reg_n_0_[0]
    SLICE_X2Y109         LUT1 (Prop_lut1_I0_O)        0.045    -0.133 r  tone/index[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    tone/p_0_in[0]
    SLICE_X2Y109         FDRE                                         r  tone/index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=29, routed)          0.870    -0.282    tone/JA_OBUF[0]
    SLICE_X2Y109         FDRE                                         r  tone/index_reg[0]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.081    -0.435    
    SLICE_X2Y109         FDRE (Hold_fdre_C_D)         0.120    -0.315    tone/index_reg[0]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.182    





