Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/altera/13.1/NIOSII/ --output-directory=C:/altera/13.1/NIOSII/nios/ --report-file=bsf:C:/altera/13.1/NIOSII/nios.bsf --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C25F324C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/altera/13.1/NIOSII/nios.qsys
Progress: Loading NIOSII/nios.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_ram
Progress: Adding ddr_sdram [altmemddr 13.1]
Progress: Parameterizing module ddr_sdram
Progress: Adding flash_controller [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module flash_controller
Progress: Adding sram_controller [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module sram_controller
Progress: Adding pin_sharer [altera_tristate_conduit_pin_sharer 13.1]
Progress: Parameterizing module pin_sharer
Progress: Adding bridge [altera_tristate_conduit_bridge 13.1]
Progress: Parameterizing module bridge
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding uart [altera_avalon_uart 13.1]
Progress: Parameterizing module uart
Progress: Adding key [altera_avalon_pio 13.1]
Progress: Parameterizing module key
Progress: Adding led [altera_avalon_pio 13.1]
Progress: Parameterizing module led
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.ddr_sdram: The PLL will be generated with Memory clock frequency 100.0 MHz and 80 phase steps per cycle
Info: nios.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios.ddr_sdram: ddr_sdram.external_connection must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/altera/13.1/NIOSII/ --output-directory=C:/altera/13.1/NIOSII/nios/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/altera/13.1/NIOSII/nios.html --report-file=sopcinfo:C:/altera/13.1/NIOSII/nios.sopcinfo --report-file=cmp:C:/altera/13.1/NIOSII/nios.cmp --report-file=qip:C:/altera/13.1/NIOSII/nios/synthesis/nios.qip --report-file=svd --report-file=regmap:C:/altera/13.1/NIOSII/nios/synthesis/nios.regmap --report-file=debuginfo:C:/altera/13.1/NIOSII/nios/synthesis/nios.debuginfo --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C25F324C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/altera/13.1/NIOSII/nios.qsys --language=VHDL
Progress: Loading NIOSII/nios.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_ram
Progress: Adding ddr_sdram [altmemddr 13.1]
Progress: Parameterizing module ddr_sdram
Progress: Adding flash_controller [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module flash_controller
Progress: Adding sram_controller [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module sram_controller
Progress: Adding pin_sharer [altera_tristate_conduit_pin_sharer 13.1]
Progress: Parameterizing module pin_sharer
Progress: Adding bridge [altera_tristate_conduit_bridge 13.1]
Progress: Parameterizing module bridge
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding uart [altera_avalon_uart 13.1]
Progress: Parameterizing module uart
Progress: Adding key [altera_avalon_pio 13.1]
Progress: Parameterizing module key
Progress: Adding led [altera_avalon_pio 13.1]
Progress: Parameterizing module led
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.ddr_sdram: The PLL will be generated with Memory clock frequency 100.0 MHz and 80 phase steps per cycle
Info: nios.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios.ddr_sdram: ddr_sdram.external_connection must be exported, or connected to a matching conduit.
Info: nios: Generating nios "nios" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 7 modules, 24 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 7 modules, 19 connections
Info: merlin_translator_transform: After transform: 15 modules, 43 connections
Info: merlin_domain_transform: After transform: 30 modules, 120 connections
Info: merlin_router_transform: After transform: 38 modules, 144 connections
Info: merlin_network_to_switch_transform: After transform: 53 modules, 178 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 56 modules, 232 connections
Info: merlin_hierarchy_transform: After transform: 8 modules, 26 connections
Info: merlin_mm_transform: After transform: 8 modules, 26 connections
Info: merlin_interrupt_mapper_transform: After transform: 9 modules, 29 connections
Info: reset_adaptation_transform: After transform: 12 modules, 39 connections
Info: cpu: Starting RTL generation for module 'nios_cpu'
Info: cpu:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_cpu --dir=C:/Users/GOKU/AppData/Local/Temp/alt7032_6319912700337765094.dir/0014_cpu_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/GOKU/AppData/Local/Temp/alt7032_6319912700337765094.dir/0014_cpu_gen//nios_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2016.08.19 22:29:35 (*) Starting Nios II generation
Info: cpu: # 2016.08.19 22:29:35 (*)   Checking for plaintext license.
Info: cpu: # 2016.08.19 22:29:35 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: cpu: # 2016.08.19 22:29:35 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2016.08.19 22:29:35 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2016.08.19 22:29:35 (*)   Plaintext license not found.
Info: cpu: # 2016.08.19 22:29:35 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2016.08.19 22:29:35 (*)   Elaborating CPU configuration settings
Info: cpu: # 2016.08.19 22:29:36 (*)   Creating all objects for CPU
Info: cpu: # 2016.08.19 22:29:37 (*)   Generating RTL from CPU objects
Info: cpu: # 2016.08.19 22:29:37 (*)   Creating plain-text RTL
Info: cpu: # 2016.08.19 22:29:38 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_cpu'
Info: cpu: "nios" instantiated altera_nios2_qsys "cpu"
Info: onchip_ram: Starting RTL generation for module 'nios_onchip_ram'
Info: onchip_ram:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_ram --dir=C:/Users/GOKU/AppData/Local/Temp/alt7032_6319912700337765094.dir/0015_onchip_ram_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/GOKU/AppData/Local/Temp/alt7032_6319912700337765094.dir/0015_onchip_ram_gen//nios_onchip_ram_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_ram: Done RTL generation for module 'nios_onchip_ram'
Info: onchip_ram: "nios" instantiated altera_avalon_onchip_memory2 "onchip_ram"
Info: Generating the Example Design.
Info: Generating the Pin Planner file.
Info: Generating the Synopsys Design Constraints file for the example top level.
Info: Generating the Synopsys Design Constraints file.
Info: Generating the Timing Report script.
Info: Generating the ALTPLL Megafunction instance.
Info: Generating the ALTMEMPHY Megafunction instance.
Info: Before compiling your variation in Quartus II, you should follow these steps:
Info: - Enable TimeQuest under Settings, Timing Analysis Settings.
Info: - Add the nios_ddr_sdram_phy_ddr_timing.sdc file to your Quartus II project.
Info: - Add I/O Standard assignments by running the nios_ddr_sdram_pin_assignments.tcl script.
Info: - Set the Default I/O standard to match the memory interface I/O standard setting.
Info: - Turn on Optimize multi-corner timing in the Quartus II Fitter Settings.
Info: - Please make sure that address/command pins are placed on the same edge as the CK/CK# pins.
Info: - Set the top level entity of the project to nios_ddr_sdram_example_top.
Info: See the User Guide for more details.
Info: ddr_sdram: "nios" instantiated altmemddr "ddr_sdram"
Info: jtag_uart: Starting RTL generation for module 'nios_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag_uart --dir=C:/Users/GOKU/AppData/Local/Temp/alt7032_6319912700337765094.dir/0017_jtag_uart_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/GOKU/AppData/Local/Temp/alt7032_6319912700337765094.dir/0017_jtag_uart_gen//nios_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'nios_jtag_uart'
Info: jtag_uart: "nios" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: key: Starting RTL generation for module 'nios_key'
Info: key:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_key --dir=C:/Users/GOKU/AppData/Local/Temp/alt7032_6319912700337765094.dir/0018_key_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/GOKU/AppData/Local/Temp/alt7032_6319912700337765094.dir/0018_key_gen//nios_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'nios_key'
Info: key: "nios" instantiated altera_avalon_pio "key"
Info: led: Starting RTL generation for module 'nios_led'
Info: led:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_led --dir=C:/Users/GOKU/AppData/Local/Temp/alt7032_6319912700337765094.dir/0019_led_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/GOKU/AppData/Local/Temp/alt7032_6319912700337765094.dir/0019_led_gen//nios_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'nios_led'
Info: led: "nios" instantiated altera_avalon_pio "led"
Info: pipeline_bridge_swap_transform: After transform: 49 modules, 162 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 49 modules, 162 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 49 modules, 162 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 49 modules, 162 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 49 modules, 162 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 49 modules, 162 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 49 modules, 162 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 49 modules, 162 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 49 modules, 162 connections
Info: mm_interconnect_0: "nios" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "nios" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios" instantiated altera_reset_controller "rst_controller"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: onchip_ram_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_ram_s1_translator"
Info: cpu_data_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_translator_avalon_universal_master_0_agent"
Info: onchip_ram_s1_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_ram_s1_translator_avalon_universal_slave_0_agent"
Info: onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file C:/altera/13.1/NIOSII/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/altera/13.1/NIOSII/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/altera/13.1/NIOSII/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: nios: Done "nios" with 27 modules, 96 files, 3923976 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
