$date
	Sun Nov 10 00:00:00 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Acc32_tb $end
$var wire 32 ! Acc_out [31:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ w_en $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ w_en $end
$var wire 32 % Din [31:0] $end
$var wire 32 & Acc_out [31:0] $end
$scope module d0 $end
$var wire 32 ' Din [31:0] $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ w_en $end
$var reg 32 ( Dout [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
bx '
bx &
bx %
0$
1#
0"
bx !
$end
#5000
b1 %
b1 '
b0 !
b0 &
b0 (
1"
#10000
0"
0#
#15000
1"
#20000
0"
#25000
1"
#30000
0"
#35000
1"
#40000
0"
#45000
1"
#50000
0"
#55000
1"
#60000
0"
1$
#65000
b10 %
b10 '
b1 !
b1 &
b1 (
1"
#70000
0"
#75000
b11 %
b11 '
b10 !
b10 &
b10 (
1"
#80000
0"
0$
#85000
1"
#90000
0"
#95000
1"
#100000
0"
#105000
1"
#110000
0"
#115000
1"
#120000
0"
