
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.20-p005_1, built Wed Nov 11 11:16:39 PST 2015
Options:	-common_ui 
Date:		Thu Feb 23 12:40:52 2023
Host:		pgmicro04 (x86_64 w/Linux 3.10.0-1160.81.1.el7.x86_64) (10cores*20cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_23007_pgmicro04_matheus.almeida_eWpzVV.


**INFO:  MMMC transition support version v31-84 

Loading fill procedures ...
[DEV]innovus 1> source physical/1_init.tcl 
Starting library reading in 'Multi-threaded flow' (with '8' threads)

Threads Configured:8
Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib.
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'SIG' of cell 'SIGNALHOLD' is not defined in the library.
Read 811 cells in  D_CELLS_MOSST_typ_1_80V_25C.
Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib.
Read 414 cells in  IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.
Library reading multithread flow ended.

Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_FE.lef ...

Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/D_CELLS.lef ...
Set DBUPerIGU to M2 pitch 630.

Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/IO_CELLS_5V.lef ...
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCAP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Thu Feb 23 12:42:41 2023
viaInitial ends at Thu Feb 23 12:42:41 2023
*** Begin netlist parsing (mem=611.5M) ***
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Pin 'GNDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDOR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDI' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDC' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'POWERCUTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDOR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDI' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Created 1225 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'innovus/minimips.v'

*** Memory Usage v#1 (Current mem = 612.457M, initial mem = 170.871M) ***
*** End netlist parsing (cpu=0:00:00.5, real=0:00:00.0, mem=612.5M) ***
Top level cell is minimips.
** Removed 1 unused lib cells.
**WARN: (IMPTS-282):	Cell 'BT8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT4P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT2SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT2P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT24SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT24SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT24P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT1P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT16SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT16SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT16P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Hooked 1224 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell minimips ...
*** Netlist is unique.
** info: there are 1281 modules.
** info: there are 22971 stdCell insts.

*** Memory Usage v#1 (Current mem = 647.707M, initial mem = 170.871M) ***
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPFP-3961):	The techSite 'io_site_5V' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Initializing multi-corner RC extraction with 1 active RC Corners ...
default_emulate_view
Reading Capacitance Table File /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl ...
Cap table was created using Encounter 07.10-s219_1.
Process name: xc018m6_typ.
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
*Info: initialize multi-corner CTS.
Reading timing constraints file 'innovus//minimips.default_emulate_constraint_mode.sdc' ...
Current (total cpu=0:00:37.0, real=0:01:51, peak res=364.2M, current mem=759.0M)
minimips
minimips
**WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 7263).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 7264).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 7265).

Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): Reading of timing constraints file innovus//minimips.default_emulate_constraint_mode.sdc completed, with 3 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=382.5M, current mem=777.3M)
Current (total cpu=0:00:37.2, real=0:01:51, peak res=382.5M, current mem=777.3M)
**WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
Total number of combinational cells: 511
Total number of sequential cells: 234
Total number of tristate cells: 64
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUX1 BUX0 BUX2 BUX12 BUX16 BUX20 BUX3 BUX4 BUX6 BUX8
Total number of usable buffers: 10
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INCX12 INCX16 INCX20 INX1 INX0 INX2 INX12 INX16 INX20 INX3 INX4 INX6 INX8
Total number of usable inverters: 13
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: BUCX12 BUCX16 BUCX20 BUCX4 BUCX6 BUCX8 DLY1X1 DLY1X0 DLY2X0 DLY2X1 DLY4X1 DLY4X0 DLY8X1 DLY8X0
Total number of identified usable delay cells: 14
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :3.15
Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :default_emulate_view
default_emulate_view
default_emulate_view
3.05
Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :3.15
Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :3.05
Adjusting core size to PlacementGrid : width :813.96 height : 805.2
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[DEV]innovus 2> source physical/2_power_plan.tcl 

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 965.3M) ***
*** Begin SPECIAL ROUTE on Thu Feb 23 12:42:48 2023 ***
SPECIAL ROUTE ran on directory: /home/INF01185/matheus.almeida/cci2/miniMIPS/synthesis
SPECIAL ROUTE ran on machine: pgmicro04 (Linux 3.10.0-1160.81.1.el7.x86_64 Xeon 1.20Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "gnd vdd"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1597.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 825 macros, 196 used
Read in 188 components
  188 core components: 188 unplaced, 0 placed, 0 fixed
Read in 70 logical pins
Read in 70 nets
Read in 7 special nets, 2 routed
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 332
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 166
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1610.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 35 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Thu Feb 23 12:42:49 2023
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Thu Feb 23 12:42:49 2023

sroute post-processing starts at Thu Feb 23 12:42:49 2023
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Thu Feb 23 12:42:49 2023
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 46.31 megs
sroute: Total Peak Memory used = 1011.57 megs
Estimated cell power/ground rail width = 0.915 um
**WARN: (IMPSP-5134):	Setting cellInterval to 19.530 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
**WARN: (IMPSP-5134):	Setting inRowOffset to 7.560 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
For 6930 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
Inserted 6930 well-taps <FEED1> cells (prefix WELLTAP).
**WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
**WARN: (IMPPP-4055):	The run time of add_stripes will degrade with multiple cpu setting according to the number of stripe sets, ingore the setting of set_multi_cpu_usage in add_stripes.
**WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 3.40 either because the stripe is merged with rings, or because stripe could not be connected to any legal targets, or because stripe is blocked by different net geometry.
Stripe generation is complete; vias are now being generated.
The power planner created 65 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.3,real: 0:00:01.0, mem: 1015.6M) ***
[DEV]innovus 3> nautilus . &
23752
[DEV]innovus 4> place_design -no_pre_place_opt 
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
*** Starting place_design default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Multithreaded Timing Analysis is initialized with 8 threads

Effort level <high> specified for reg2reg_tmp.23007 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: minimips
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
siFlow : Timing analysis mode is single, using late cdB files
End delay calculation. (MEM=1758.45 CPU=0:00:04.9 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:06.1  real=0:00:02.0  mem= 1758.5M) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 6930 physical insts as they were marked preplaced.
*** Starting "NanoPlace(TM) placement v#2 (mem=1750.4M)" ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
*** Build Buffered Sizing Timing Model
(cpu=0:00:05.0 mem=1750.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:05.8 mem=1750.5M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=29901 (6930 fixed + 22971 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=23357 #term=74477 #term/net=3.19, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=70
stdCell: 29901 single + 0 double + 0 multi
Total standard cell length = 105.0468 (mm), area = 0.5126 (mm^2)
Average module density = 0.786.
Density for the design = 0.786.
       = stdcell_area 159811 sites (491323 um^2) / alloc_area 203205 sites (624734 um^2).
Pin Density = 0.3494.
            = total # of pins 74477 / total area 213180.
Enabling multi-CPU acceleration with 8 CPU(s) for placement
=== lastAutoLevel = 9 
Found multi-fanin net ram_data[31]
Found multi-fanin net ram_data[30]
Found multi-fanin net ram_data[29]
Found multi-fanin net ram_data[28]
Found multi-fanin net ram_data[27]
Found multi-fanin net ram_data[26]
Found multi-fanin net ram_data[25]
Found multi-fanin net ram_data[24]
Found multi-fanin net ram_data[23]
Found multi-fanin net ram_data[22]
......
Found 32 (out of 23357) multi-fanin nets.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 7.563e-09 (4.67e-09 2.89e-09)
              Est.  stn bbox = 8.035e-09 (4.93e-09 3.10e-09)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1814.7M
Iteration  2: Total net bbox = 7.563e-09 (4.67e-09 2.89e-09)
              Est.  stn bbox = 8.035e-09 (4.93e-09 3.10e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1814.7M
Iteration  3: Total net bbox = 1.363e+03 (7.46e+02 6.17e+02)
              Est.  stn bbox = 1.523e+03 (8.31e+02 6.91e+02)
              cpu = 0:00:02.8 real = 0:00:00.0 mem = 1814.7M
Iteration  4: Total net bbox = 7.716e+05 (4.00e+05 3.71e+05)
              Est.  stn bbox = 8.795e+05 (4.49e+05 4.30e+05)
              cpu = 0:00:17.4 real = 0:00:04.0 mem = 1814.7M
Iteration  5: Total net bbox = 9.134e+05 (4.26e+05 4.88e+05)
              Est.  stn bbox = 1.083e+06 (5.05e+05 5.77e+05)
              cpu = 0:00:21.4 real = 0:00:05.0 mem = 1814.7M
Iteration  6: Total net bbox = 9.156e+05 (4.23e+05 4.93e+05)
              Est.  stn bbox = 1.098e+06 (5.09e+05 5.89e+05)
              cpu = 0:00:17.8 real = 0:00:04.0 mem = 1846.7M

Iteration  7: Total net bbox = 9.272e+05 (4.33e+05 4.94e+05)
              Est.  stn bbox = 1.110e+06 (5.20e+05 5.90e+05)
              cpu = 0:00:07.2 real = 0:00:02.0 mem = 1846.8M
Iteration  8: Total net bbox = 9.377e+05 (4.39e+05 4.99e+05)
              Est.  stn bbox = 1.121e+06 (5.25e+05 5.95e+05)
              cpu = 0:00:13.7 real = 0:00:09.0 mem = 1846.7M
Iteration  9: Total net bbox = 9.220e+05 (4.34e+05 4.88e+05)
              Est.  stn bbox = 1.105e+06 (5.22e+05 5.83e+05)
              cpu = 0:00:27.6 real = 0:00:06.0 mem = 1846.7M
Iteration 10: Total net bbox = 9.314e+05 (4.40e+05 4.92e+05)
              Est.  stn bbox = 1.115e+06 (5.27e+05 5.87e+05)
              cpu = 0:00:13.4 real = 0:00:08.0 mem = 1846.7M
Iteration 11: Total net bbox = 9.394e+05 (4.42e+05 4.97e+05)
              Est.  stn bbox = 1.122e+06 (5.30e+05 5.93e+05)
              cpu = 0:00:22.7 real = 0:00:06.0 mem = 1846.8M
Iteration 12: Total net bbox = 9.441e+05 (4.45e+05 4.99e+05)
              Est.  stn bbox = 1.127e+06 (5.33e+05 5.95e+05)
              cpu = 0:00:13.5 real = 0:00:08.0 mem = 1846.7M
Iteration 13: Total net bbox = 9.750e+05 (4.59e+05 5.16e+05)
              Est.  stn bbox = 1.151e+06 (5.43e+05 6.08e+05)
              cpu = 0:00:41.8 real = 0:00:09.0 mem = 1846.8M
Iteration 14: Total net bbox = 9.750e+05 (4.59e+05 5.16e+05)
              Est.  stn bbox = 1.151e+06 (5.43e+05 6.08e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1846.8M
Iteration 15: Total net bbox = 9.750e+05 (4.59e+05 5.16e+05)
              Est.  stn bbox = 1.151e+06 (5.43e+05 6.08e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1846.8M
*** cost = 9.750e+05 (4.59e+05 5.16e+05) (cpu for global=0:03:22) real=0:01:03***
Placement multithread real runtime: 0:01:03 with 8 threads.
Info: 41 clock gating cells identified, 41 (on average) moved
minimips
minimips
Core Placement runtime cpu: 0:02:37 real: 0:00:37.0
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
Type 'man IMPSP-270' for more detail.
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUX20'.
Type 'man IMPSP-270' for more detail.
*** Starting refinePlace (0:04:28 mem=1444.8M) ***
Total net length = 9.751e+05 (4.587e+05 5.165e+05) (ext = 6.113e+03)
Density distribution unevenness ratio = 5.290%
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'buff' (Cell BUX20).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g89940' (Cell INX20).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g82105' (Cell INX20).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_139_47_g87761' (Cell INX20).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g79557' (Cell INX20).
Type 'man IMPSP-2020' for more detail.
**ERROR: (IMPSP-2021):	Could not legalize <5> instances in the design. Check warning message IMPSP-270, IMPSP-452 or IMPSP-2020 in log file for more details.
Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 22971 insts, mean move: 7.55 um, max move: 105.72 um
	Max move on inst (U7_banc_registres_reg[23][6]): (630.79, 786.08) --> (527.31, 783.85)
	Runtime: CPU: 0:00:05.2 REAL: 0:00:03.0 MEM: 1480.3MB
Summary Report:
Instances move: 22971 (out of 22971 movable)
Mean displacement: 7.55 um
Max displacement: 105.72 um (Instance: U7_banc_registres_reg[23][6]) (630.792, 786.083) -> (527.31, 783.85)
	Length: 17 sites, height: 1 rows, site name: core, cell type: DFRQX1
	Violation at original loc: Placement Blockage Violation
Total net length = 9.978e+05 (4.794e+05 5.184e+05) (ext = 6.144e+03)
Runtime: CPU: 0:00:05.2 REAL: 0:00:03.0 MEM: 1480.3MB
*** Finished refinePlace (0:04:33 mem=1480.4M) ***
Total net length = 1.023e+06 (4.951e+05 5.282e+05) (ext = 6.205e+03)
*** End of Placement (cpu=0:03:39, real=0:01:18, mem=1480.3M) ***
default core: bins with density >  0.75 = 67.1 % ( 194 / 289 )
Density distribution unevenness ratio = 4.968%
*** Free Virtual Timing Model ...(mem=1480.3M)
Starting IO pin assignment...
The design is not routed. Using flight-line based method for pin assignment.
Completed IO pin assignment.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   global_place
congRepair running 8 threads
Starting congestion repair ...
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5934 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=23357  numIgnoredNets=0
[NR-eagl] There are 42 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 236337

[NR-eagl] Usage: 236335 = (115173 H, 121162 V) = (25.79% H, 27.13% V) = (5.620e+05um H, 5.913e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 236410 = (115198 H, 121212 V) = (25.80% H, 27.14% V) = (5.622e+05um H, 5.915e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.03% H + 0.03% V

[NR-eagl] Usage: 236410 = (115198 H, 121212 V) = (25.80% H, 27.14% V) = (5.622e+05um H, 5.915e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 236444 = (115209 H, 121235 V) = (25.80% H, 27.15% V) = (5.622e+05um H, 5.916e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 236444 = (115209 H, 121235 V) = (25.80% H, 27.15% V) = (5.622e+05um H, 5.916e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.01% V
[NR-eagl] Overflow after earlyGlobalRoute 0.03% H + 0.02% V

Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 74407
[NR-eagl] Layer2(MET2)(V) length: 2.459918e+05um, number of vias: 95103
[NR-eagl] Layer3(MET3)(H) length: 3.732628e+05um, number of vias: 18632
[NR-eagl] Layer4(MET4)(V) length: 2.938655e+05um, number of vias: 8268
[NR-eagl] Layer5(MET5)(H) length: 2.017433e+05um, number of vias: 1519
[NR-eagl] Layer6(METTP)(V) length: 7.686243e+04um, number of vias: 0
[NR-eagl] Total length: 1.191726e+06um, number of vias: 197929
End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
*** Finishing place_design default flow ***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
***** Total cpu  0:3:49
***** Total real time  0:1:23
**place_design ... cpu = 0: 3:49, real = 0: 1:23, mem = 1420.6M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-270            2  Cannot find a legal location for MASTER ...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
ERROR     IMPSP-2021           1  Could not legalize <%d> instances in the...
WARNING   IMPSP-2020           5  Cannot find a legal location for instanc...
*** Message Summary: 10 warning(s), 3 error(s)

     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:        237.65            121                                      place_design
[DEV]innovus 5> place_design 
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
*** Starting place_design default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.23007 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: minimips
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
End delay calculation. (MEM=1910.57 CPU=0:00:04.9 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:05.3  real=0:00:01.0  mem= 1910.6M) ***
*** Start delete_buffer_trees ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 1335 instances (buffers/inverters) removed
*** Finish delete_buffer_trees (0:00:01.3) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 6930 physical insts as they were marked preplaced.
*** Starting "NanoPlace(TM) placement v#2 (mem=1902.5M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:04.4 mem=1902.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:05.2 mem=1902.5M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=28667 (6930 fixed + 21737 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=22123 #term=72009 #term/net=3.25, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=70
stdCell: 28667 single + 0 double + 0 multi
Total standard cell length = 100.3042 (mm), area = 0.4895 (mm^2)
Average module density = 0.749.
Density for the design = 0.749.
       = stdcell_area 152283 sites (468179 um^2) / alloc_area 203372 sites (625248 um^2).
Pin Density = 0.3378.
            = total # of pins 72009 / total area 213180.
Enabling multi-CPU acceleration with 8 CPU(s) for placement
=== lastAutoLevel = 9 
Found multi-fanin net ram_data[31]
Found multi-fanin net ram_data[30]
Found multi-fanin net ram_data[29]
Found multi-fanin net ram_data[28]
Found multi-fanin net ram_data[27]
Found multi-fanin net ram_data[26]
Found multi-fanin net ram_data[25]
Found multi-fanin net ram_data[24]
Found multi-fanin net ram_data[23]
Found multi-fanin net ram_data[22]
......
Found 32 (out of 22123) multi-fanin nets.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.514e+05 (9.22e+04 5.91e+04)
              Est.  stn bbox = 1.668e+05 (1.02e+05 6.44e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1910.6M
Iteration  2: Total net bbox = 1.514e+05 (9.22e+04 5.91e+04)
              Est.  stn bbox = 1.668e+05 (1.02e+05 6.44e+04)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 1910.6M
Iteration  3: Total net bbox = 1.531e+05 (9.31e+04 6.00e+04)
              Est.  stn bbox = 1.893e+05 (1.18e+05 7.17e+04)
              cpu = 0:00:10.9 real = 0:00:02.0 mem = 1910.6M
Iteration  4: Total net bbox = 6.498e+05 (3.10e+05 3.40e+05)
              Est.  stn bbox = 8.195e+05 (3.92e+05 4.27e+05)
              cpu = 0:00:21.0 real = 0:00:04.0 mem = 1910.6M
Iteration  5: Total net bbox = 7.188e+05 (3.33e+05 3.86e+05)
              Est.  stn bbox = 9.541e+05 (4.46e+05 5.08e+05)
              cpu = 0:00:21.0 real = 0:00:05.0 mem = 1910.6M
Iteration  6: Total net bbox = 7.512e+05 (3.36e+05 4.15e+05)
              Est.  stn bbox = 9.931e+05 (4.56e+05 5.37e+05)
              cpu = 0:00:18.7 real = 0:00:04.0 mem = 1910.6M

Iteration  7: Total net bbox = 7.596e+05 (3.45e+05 4.15e+05)
              Est.  stn bbox = 1.003e+06 (4.65e+05 5.37e+05)
              cpu = 0:00:10.1 real = 0:00:02.0 mem = 1910.6M
Iteration  8: Total net bbox = 7.625e+05 (3.46e+05 4.16e+05)
              Est.  stn bbox = 1.005e+06 (4.67e+05 5.38e+05)
              cpu = 0:00:12.8 real = 0:00:08.0 mem = 1910.6M
Iteration  9: Total net bbox = 7.777e+05 (3.60e+05 4.18e+05)
              Est.  stn bbox = 1.019e+06 (4.79e+05 5.40e+05)
              cpu = 0:00:25.6 real = 0:00:06.0 mem = 1910.6M
Iteration 10: Total net bbox = 8.000e+05 (3.71e+05 4.29e+05)
              Est.  stn bbox = 1.040e+06 (4.90e+05 5.50e+05)
              cpu = 0:00:12.7 real = 0:00:08.0 mem = 1910.6M
Iteration 11: Total net bbox = 8.050e+05 (3.77e+05 4.28e+05)
              Est.  stn bbox = 1.040e+06 (4.92e+05 5.48e+05)
              cpu = 0:00:22.6 real = 0:00:05.0 mem = 1910.6M
Iteration 12: Total net bbox = 8.324e+05 (3.90e+05 4.43e+05)
              Est.  stn bbox = 1.067e+06 (5.05e+05 5.62e+05)
              cpu = 0:00:12.6 real = 0:00:08.0 mem = 1910.6M
Iteration 13: Total net bbox = 8.740e+05 (4.14e+05 4.60e+05)
              Est.  stn bbox = 1.099e+06 (5.25e+05 5.75e+05)
              cpu = 0:00:45.0 real = 0:00:10.0 mem = 1910.6M
Iteration 14: Total net bbox = 8.740e+05 (4.14e+05 4.60e+05)
              Est.  stn bbox = 1.099e+06 (5.25e+05 5.75e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1910.6M
Iteration 15: Total net bbox = 8.740e+05 (4.14e+05 4.60e+05)
              Est.  stn bbox = 1.099e+06 (5.25e+05 5.75e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1910.6M
*** cost = 8.740e+05 (4.14e+05 4.60e+05) (cpu for global=0:03:36) real=0:01:04***
Placement multithread real runtime: 0:01:04 with 8 threads.
Info: 41 clock gating cells identified, 41 (on average) moved
minimips
minimips
Core Placement runtime cpu: 0:02:54 real: 0:00:37.0
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
Type 'man IMPSP-270' for more detail.
*** Starting refinePlace (0:09:05 mem=1459.3M) ***
Total net length = 8.742e+05 (4.142e+05 4.600e+05) (ext = 4.443e+03)
Density distribution unevenness ratio = 4.451%
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g79557' (Cell INX20).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g89940' (Cell INX20).
Type 'man IMPSP-2020' for more detail.
**ERROR: (IMPSP-2021):	Could not legalize <2> instances in the design. Check warning message IMPSP-270, IMPSP-452 or IMPSP-2020 in log file for more details.
Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 21737 insts, mean move: 6.64 um, max move: 102.12 um
	Max move on inst (U7_banc_registres_reg[29][10]): (510.13, 801.25) --> (410.13, 803.37)
	Runtime: CPU: 0:00:05.5 REAL: 0:00:03.0 MEM: 1481.0MB
Summary Report:
Instances move: 21737 (out of 21737 movable)
Mean displacement: 6.64 um
Max displacement: 102.12 um (Instance: U7_banc_registres_reg[29][10]) (510.135, 801.25) -> (410.13, 803.37)
	Length: 17 sites, height: 1 rows, site name: core, cell type: DFRQX1
	Violation at original loc: Placement Blockage Violation
Total net length = 8.693e+05 (4.114e+05 4.579e+05) (ext = 4.375e+03)
Runtime: CPU: 0:00:05.5 REAL: 0:00:03.0 MEM: 1481.0MB
*** Finished refinePlace (0:09:10 mem=1481.0M) ***
Total net length = 8.837e+05 (4.216e+05 4.620e+05) (ext = 4.427e+03)
*** End of Placement (cpu=0:03:53, real=0:01:16, mem=1481.0M) ***
default core: bins with density >  0.75 = 55.7 % ( 161 / 289 )
Density distribution unevenness ratio = 4.401%
*** Free Virtual Timing Model ...(mem=1481.0M)
Starting IO pin assignment...
The design is not routed. Using flight-line based method for pin assignment.
Completed IO pin assignment.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   global_place
congRepair running 8 threads
Starting congestion repair ...
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5934 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=22123  numIgnoredNets=0
[NR-eagl] There are 42 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 215214

[NR-eagl] Usage: 215214 = (105611 H, 109603 V) = (23.65% H, 24.54% V) = (5.154e+05um H, 5.349e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 215214 = (105611 H, 109603 V) = (23.65% H, 24.54% V) = (5.154e+05um H, 5.349e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.08% H + 0.14% V

[NR-eagl] Usage: 215214 = (105611 H, 109603 V) = (23.65% H, 24.54% V) = (5.154e+05um H, 5.349e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 215214 = (105611 H, 109603 V) = (23.65% H, 24.54% V) = (5.154e+05um H, 5.349e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 215214 = (105611 H, 109603 V) = (23.65% H, 24.54% V) = (5.154e+05um H, 5.349e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.08% H + 0.14% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.03% V
[NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.03% V

Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 71939
[NR-eagl] Layer2(MET2)(V) length: 2.434171e+05um, number of vias: 92039
[NR-eagl] Layer3(MET3)(H) length: 3.657034e+05um, number of vias: 16661
[NR-eagl] Layer4(MET4)(V) length: 2.644115e+05um, number of vias: 7059
[NR-eagl] Layer5(MET5)(H) length: 1.614132e+05um, number of vias: 1125
[NR-eagl] Layer6(METTP)(V) length: 5.058181e+04um, number of vias: 0
[NR-eagl] Total length: 1.085527e+06um, number of vias: 188823
End of congRepair (cpu=0:00:01.0, real=0:00:01.0)
*** Finishing place_design default flow ***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
***** Total cpu  0:4:3
***** Total real time  0:1:22
**place_design ... cpu = 0: 4: 3, real = 0: 1:22, mem = 1474.1M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-270            1  Cannot find a legal location for MASTER ...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
ERROR     IMPSP-2021           1  Could not legalize <%d> instances in the...
WARNING   IMPSP-2020           2  Cannot find a legal location for instanc...
*** Message Summary: 5 warning(s), 3 error(s)

     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:        277.17            264                                      place_design
[DEV]innovus 6> edit_pin -side Top -layer 4 -spread_type center -spacing 15 -pin {clock {ram_adr[0]} {ram_adr[1]} {ram_adr[2]} {ram_adr[3]} {ram_adr[4]} {ram_adr[5]} {ram_adr[6]} {ram_adr[7]} {ram_adr[8]} {ram_adr[9]} {ram_adr[10]} {ram_adr[11]} {ram_adr[12]} {ram_adr[13]} {ram_adr[14]} {ram_adr[15]} {ram_adr[16]} {ram_adr[17]}}
To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [19] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1481.6M).
0
[DEV]innovus 7> edit_pin -side Left -layer 3 -spread_type center -spacing 15 -pin {{ram_adr[18]} {ram_adr[19]} {ram_adr[20]} {ram_adr[21]} {ram_adr[22]} {ram_adr[23]} {ram_adr[24]} {ram_adr[25]} {ram_adr[26]} {ram_adr[27]} {ram_adr[28]} {ram_adr[29]} {ram_adr[30]} {ram_adr[31]} ram_req ram_r_w ram_ack}

To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [17] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1481.6M).
[DEV]innovus 8> edit_pin -side Bottom -layer 4 -spread_type center -spacing 15 -pin {{ram_data[0]} {ram_data[1]} {ram_data[2]} {ram_data[3]} {ram_data[4]} {ram_data[5]} {ram_data[6]} {ram_data[7]} {ram_data[8]} {ram_data[9]} {ram_data[10]} {ram_data[11]} {ram_data[12]} {ram_data[13]} {ram_data[14]} {ram_data[15]} {ram_data[16]} {ram_data[17]}}
To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [18] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1481.6M).
[DEV]innovus 9> edit_pin -side Right -layer 3 -spread_type center -spacing 15 -pin {{ram_data[18]} {ram_data[19]} {ram_data[20]} {ram_data[21]} {ram_data[22]} {ram_data[23]} {ram_data[24]} {ram_data[25]} {ram_data[26]} {ram_data[27]} {ram_data[28]} {ram_data[29]} {ram_data[30]} {ram_data[31]} it_mat reset}

To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [16] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1481.6M).
[DEV]innovus 10> gui_fit 

[DEV]innovus 11> opt_design -pre_cts
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 8 threads.
default_emulate_view
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1485.6M, totSessionCpu=0:09:39 **
Added -handlePreroute to trialRouteMode
*** opt_design -pre_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'::ui::set_default_switching_activity_legacy' finished successfully.
'::ui::set_default_switching_activity_legacy' finished successfully.
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1485.6M)
Extraction called for design 'minimips' of instances=28667 and nets=22402 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design minimips.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1479.598M)
#################################################################################
# Design Stage: PreRoute
# Design Name: minimips
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=2078.31 CPU=0:00:06.0 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:07.5  real=0:00:02.0  mem= 2078.3M) ***
*** Done Building Timing Graph (cpu=0:00:08.4 real=0:00:02.0 totSessionCpu=0:09:49 mem=2078.3M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.693  |
|           TNS (ns):|-448.585 |
|    Violating Paths:|   491   |
|          All Paths:|  1765   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.169   |      3 (3)       |
|   max_tran     |      1 (89)      |   -1.228   |      1 (89)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.834%
------------------------------------------------------------
**opt_design ... cpu = 0:00:10, real = 0:00:03, mem = 1643.5M, totSessionCpu=0:09:49 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1643.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1643.5M) ***
**ERROR: (TCLCMD-929):	Command foreach_in_collection exited: can't read "minPeriod": no such variable
**ERROR: (LS_PLACEOPT::runCurrentState): Internal failure executing '::LS_PLACEOPT::doSetGlobalOptions' 
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                       -448.585            -2.693  final
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          37.8            142          -448.585            -2.693  opt_design_prects
*** Finished opt_design ***
eval_legacy {setCTSMode -engine ck}
[DEV]innovus 12> Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -bufferList BUX0 BUX1 BUX12 BUX16 BUX2 BUX20 BUX3 BUX4 BUX6 BUX8 INX0 INX1 INX12 INX16 INX2 INX20 INX3 INX4 INX6 INX8 -file Clock.ctstch 
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_emulate_view.
*Info: set_clock_latency is not saved in CTS spec file file because IPO is in usefulSkew mode
INFO: Include DontTouch Net from EDI DB.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
**WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View default_emulate_view :
Est. Cap                : 0.134357(V=0.13395 H=0.134764) (ff/um) [0.000134357]
Est. Res                : 0.301629(V=0.301629 H=0.301629)(ohm/um) [0.000301629]
Est. Via Res            : 4.25829(ohm) [8.23269]
Est. Via Cap            : 0.183117(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.128(ff/um) res=0.41(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=3.9744(ohm) viaCap=0.186661(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.135(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.132(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.181299(ff)
M6(V) w=0.44(um) s=0.46(um) p=1.26(um) es=2.08(um) cap=0.11(ff/um) res=0.0836(ohm/um) viaRes=1.3248(ohm) viaCap=0.248205(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View default_emulate_view :
Est. Cap                : 0.134357(V=0.13395 H=0.134764) (ff/um) [0.000134357]
Est. Res                : 0.301629(V=0.301629 H=0.301629)(ohm/um) [0.000301629]
Est. Via Res            : 4.25829(ohm) [8.23269]
Est. Via Cap            : 0.183117(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.128(ff/um) res=0.41(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=3.9744(ohm) viaCap=0.186661(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.135(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.132(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.181299(ff)
M6(V) w=0.44(um) s=0.46(um) p=1.26(um) es=2.08(um) cap=0.11(ff/um) res=0.0836(ohm/um) viaRes=1.3248(ohm) viaCap=0.248205(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 default_emulate_view
Default Analysis Views is default_emulate_view


****** AutoClockRootPin ******
AutoClockRootPin 1: clock
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=1655.5M) ***
*** End createClockTreeSpec (cpu=0:00:00.2, real=0:00:01.0, mem=1655.5M) ***
-engine ck                              # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto, user setting
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1653.5M **
eval_legacy { report_message -start_cmd }
setCTSMode -engine ck -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
**WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View default_emulate_view :
Est. Cap                : 0.134357(V=0.13395 H=0.134764) (ff/um) [0.000134357]
Est. Res                : 0.301629(V=0.301629 H=0.301629)(ohm/um) [0.000301629]
Est. Via Res            : 4.25829(ohm) [8.23269]
Est. Via Cap            : 0.183117(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.128(ff/um) res=0.41(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=3.9744(ohm) viaCap=0.186661(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.135(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.132(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.181299(ff)
M6(V) w=0.44(um) s=0.46(um) p=1.26(um) es=2.08(um) cap=0.11(ff/um) res=0.0836(ohm/um) viaRes=1.3248(ohm) viaCap=0.248205(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View default_emulate_view :
Est. Cap                : 0.134357(V=0.13395 H=0.134764) (ff/um) [0.000134357]
Est. Res                : 0.301629(V=0.301629 H=0.301629)(ohm/um) [0.000301629]
Est. Via Res            : 4.25829(ohm) [8.23269]
Est. Via Cap            : 0.183117(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.128(ff/um) res=0.41(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=3.9744(ohm) viaCap=0.186661(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.135(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.132(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.181299(ff)
M6(V) w=0.44(um) s=0.46(um) p=1.26(um) es=2.08(um) cap=0.11(ff/um) res=0.0836(ohm/um) viaRes=1.3248(ohm) viaCap=0.248205(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 default_emulate_view
Default Analysis Views is default_emulate_view


****** AutoClockRootPin ******
AutoClockRootPin 1: clock
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1653.5M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
*** Changed status on (1764) instances, and (0) nets in Clock clock.
*** End changeClockStatus (cpu=0:00:00.4, real=0:00:00.0, mem=1653.5M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
List of dont use cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD OR8X0 OR8X1 OR7X0 OR7X1 ON333X0 ON333X1 ON332X0 ON332X1 ON331X0 ON331X1 ON322X0 ON322X1 OA333X0 OA333X1 OA332X0 OA332X1 OA331X0 OA331X1 OA322X0 OA322X1 NO8X0 NO8X1 NO7X0 NO7X1 NA8X0 NA8X1 NA7X0 NA7X1 LSOGCPX0 LSOGCPX1 LSOGCPX2 LSOGCPX3 LSOGCPX4 LSOGCPX6 LSOGCPX8 LSOGCNX0 LSOGCNX1 LSOGCNX2 LSOGCNX3 LSOGCNX4 LSOGCNX6 LSOGCNX8 LSGCPX0 LSGCPX1 LSGCPX2 LSGCPX3 LSGCPX4 LSGCPX6 LSGCPX8 LSGCNX0 LSGCNX1 LSGCNX2 LSGCNX3 LSGCNX4 LSGCNX6 LSGCNX8 LGCPX0 LGCPX1 LGCPX2 LGCPX3 LGCPX4 LGCPX6 LGCPX8 LGCNX0 LGCNX1 LGCNX2 LGCNX3 LGCNX4 LGCNX6 LGCNX8 FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 AO333X0 AO333X1 AO332X0 AO332X1 AO331X0 AO331X1 AO322X0 AO322X1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 AND8X0 AND8X1 AND7X0 AND7X1 AN333X0 AN333X1 AN332X0 AN332X1 AN331X0 AN331X1 AN322X0 AN322X1 
List of dont touch cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 
List of valid cells: INX0 INX1 INX2 INX3 INX4 INX6 INX8 INX12 INX16 INX20 BUX0 BUX1 BUX2 BUX3 BUX4 BUX6 BUX8 BUX12 BUX16 BUX20 
*** Removed (0) buffers and (0) inverters in Clock clock.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.1  MEM: 1653.480M)
*** End deleteClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=1653.5M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (IMPCK-8086):	The command ckSynthesis is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
List of dont use cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD OR8X0 OR8X1 OR7X0 OR7X1 ON333X0 ON333X1 ON332X0 ON332X1 ON331X0 ON331X1 ON322X0 ON322X1 OA333X0 OA333X1 OA332X0 OA332X1 OA331X0 OA331X1 OA322X0 OA322X1 NO8X0 NO8X1 NO7X0 NO7X1 NA8X0 NA8X1 NA7X0 NA7X1 LSOGCPX0 LSOGCPX1 LSOGCPX2 LSOGCPX3 LSOGCPX4 LSOGCPX6 LSOGCPX8 LSOGCNX0 LSOGCNX1 LSOGCNX2 LSOGCNX3 LSOGCNX4 LSOGCNX6 LSOGCNX8 LSGCPX0 LSGCPX1 LSGCPX2 LSGCPX3 LSGCPX4 LSGCPX6 LSGCPX8 LSGCNX0 LSGCNX1 LSGCNX2 LSGCNX3 LSGCNX4 LSGCNX6 LSGCNX8 LGCPX0 LGCPX1 LGCPX2 LGCPX3 LGCPX4 LGCPX6 LGCPX8 LGCNX0 LGCNX1 LGCNX2 LGCNX3 LGCNX4 LGCNX6 LGCNX8 FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 AO333X0 AO333X1 AO332X0 AO332X1 AO331X0 AO331X1 AO322X0 AO322X1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 AND8X0 AND8X1 AND7X0 AND7X1 AN333X0 AN333X1 AN332X0 AN332X1 AN331X0 AN331X1 AN322X0 AN322X1 
List of dont touch cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 
List of valid cells: INX0 INX1 INX2 INX3 INX4 INX6 INX8 INX12 INX16 INX20 BUX0 BUX1 BUX2 BUX3 BUX4 BUX6 BUX8 BUX12 BUX16 BUX20 
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
***** Allocate Placement Memory Finished (MEM: 1653.480M)

Start to trace clock trees ...
*** Begin Tracer (mem=1653.5M) ***
**INFO: remove cell BUX20 from spec clock, because the cell cannot be placed.
**INFO: remove cell INX20 from spec clock, because the cell cannot be placed.
Tracing Clock clock ...
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (EMS-27):	Message (IMPCK-35) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Reconvergent mux Check for spec:clock 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=1653.5M) ***
***** Allocate Obstruction Memory  Finished (MEM: 1653.480M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          14.64(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          913.5(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clock) Diagnostic check Parameters
Assumed driver input transition                   :          41.1(ps) (derived from INX16)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [3(ps) 3(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock clock has a maximum of 1 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.1 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.1 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------
AND2X1               : RC_CG_DECLONE_HIER_INST/g12
AND2X1               : U8_syscop_RC_CG_HIER_INST41/g12
AND2X1               : U8_syscop_RC_CG_HIER_INST40/g12
AND2X1               : U3_di_RC_CG_HIER_INST4/g12
AND2X1               : U7_banc_RC_CG_HIER_INST9/g13
AND2X1               : U7_banc_RC_CG_HIER_INST39/g13
AND2X1               : U7_banc_RC_CG_HIER_INST38/g13
AND2X1               : U7_banc_RC_CG_HIER_INST37/g13
AND2X1               : U7_banc_RC_CG_HIER_INST36/g13
AND2X1               : U7_banc_RC_CG_HIER_INST35/g13
AND2X1               : U7_banc_RC_CG_HIER_INST34/g13
AND2X1               : U7_banc_RC_CG_HIER_INST33/g13
AND2X1               : U7_banc_RC_CG_HIER_INST32/g13
AND2X1               : U7_banc_RC_CG_HIER_INST31/g13
AND2X1               : U7_banc_RC_CG_HIER_INST30/g13
AND2X1               : U7_banc_RC_CG_HIER_INST29/g13
AND2X1               : U7_banc_RC_CG_HIER_INST28/g13
AND2X1               : U7_banc_RC_CG_HIER_INST27/g13
AND2X1               : U7_banc_RC_CG_HIER_INST26/g13
AND2X1               : U7_banc_RC_CG_HIER_INST25/g13
AND2X1               : U7_banc_RC_CG_HIER_INST24/g13
AND2X1               : U7_banc_RC_CG_HIER_INST23/g13
AND2X1               : U7_banc_RC_CG_HIER_INST22/g13
AND2X1               : U7_banc_RC_CG_HIER_INST21/g13
AND2X1               : U7_banc_RC_CG_HIER_INST20/g13
AND2X1               : U7_banc_RC_CG_HIER_INST19/g13
AND2X1               : U7_banc_RC_CG_HIER_INST18/g13
AND2X1               : U7_banc_RC_CG_HIER_INST17/g13
AND2X1               : U7_banc_RC_CG_HIER_INST16/g13
AND2X1               : U7_banc_RC_CG_HIER_INST15/g13
AND2X1               : U7_banc_RC_CG_HIER_INST14/g13
AND2X1               : U7_banc_RC_CG_HIER_INST13/g13
AND2X1               : U7_banc_RC_CG_HIER_INST12/g13
AND2X1               : U7_banc_RC_CG_HIER_INST11/g13
AND2X1               : U7_banc_RC_CG_HIER_INST10/g13
AND2X1               : U4_ex_U1_alu_RC_CG_HIER_INST7/g13
AND2X1               : U4_ex_U1_alu_RC_CG_HIER_INST6/g13
AND2X1               : U9_bus_ctrl_RC_CG_HIER_INST42/g13
AND2X1               : U2_ei_RC_CG_HIER_INST3/g12
AND2X1               : U2_ei_RC_CG_HIER_INST2/g12
AND2X1               : U1_pf_RC_CG_HIER_INST1/g12

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================


Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0

Switching off Advanced RC Correlation modes in AAE mode.

#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled
Wire resistance check                             :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          126(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          126(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          913.5(um) (default)
5) Wire resistance check
   Allowed resistance deviation                   :          0.2 (default)
   Resistance threshold                           :          85.1657 Ohm (user set)
   Net length threshold for resistance checks     :          126 um (derived 200*M2 layer pitch)


****** Clock (clock) Diagnostic check Parameters
Assumed driver input transition                   :          41.1(ps) (derived from INX16)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          20.282499(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [3(ps) 3(ps)]



****** Clock Tree (clock) Structure
Max. Skew           : 160(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (BUX0) (INX0) (INX1) (BUX1) (INX2) (BUX2) (BUX3) (INX3) (BUX4) (INX4) (INX6) (BUX6) (BUX8) (INX8) (INX12) (BUX12) (BUX16) (INX16) 
Nr. Subtrees                    : 42
Nr. Sinks                       : 1723
Nr.          Rising  Sync Pins  : 1723
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
SubTree No: 0

Input_Pin:  (RC_CG_DECLONE_HIER_INST/g12/A)
Output_Pin: (RC_CG_DECLONE_HIER_INST/g12/Q)
Output_Net: (rc_gclk)   
**** CK_START: TopDown Tree Construction for rc_gclk (191-leaf) (mem=1661.5M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 4 topdown clustering. 
Trig. Edge Skew=18[399,417*] N191 B7 G1 A21(21.0) L[3,3] score=50019 cpu=0:00:06.0 mem=1655M 

**** CK_END: TopDown Tree Construction for rc_gclk (cpu=0:00:06.3, real=0:00:06.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
7 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=12[398,410]ps N8 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 1

Input_Pin:  (U8_syscop_RC_CG_HIER_INST41/g12/A)
Output_Pin: (U8_syscop_RC_CG_HIER_INST41/g12/Q)
Output_Net: (U8_syscop_rc_gclk_5742)   
**** CK_START: TopDown Tree Construction for U8_syscop_rc_gclk_5742 (31-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[295,301*] N31 B2 G1 A3(3.2) L[3,3] C2/1 score=37148 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U8_syscop_rc_gclk_5742 (cpu=0:00:00.5, real=0:00:01.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=6[292,298]ps N3 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 2

Input_Pin:  (U8_syscop_RC_CG_HIER_INST40/g12/A)
Output_Pin: (U8_syscop_RC_CG_HIER_INST40/g12/Q)
Output_Net: (U8_syscop_rc_gclk)   
**** CK_START: TopDown Tree Construction for U8_syscop_rc_gclk (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=8[304,312*] N32 B2 G1 A3(3.2) L[3,3] C2/1 score=38262 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U8_syscop_rc_gclk (cpu=0:00:00.5, real=0:00:00.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=8[301,309]ps N3 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 3

Input_Pin:  (U3_di_RC_CG_HIER_INST4/g12/A)
Output_Pin: (U3_di_RC_CG_HIER_INST4/g12/Q)
Output_Net: (U3_di_rc_gclk)   
**** CK_START: TopDown Tree Construction for U3_di_rc_gclk (174-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=40[394,434*] N174 B9 G1 A20(20.0) L[3,3] score=52096 cpu=0:00:04.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U3_di_rc_gclk (cpu=0:00:04.3, real=0:00:05.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
9 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=39[396,434]ps N10 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 4

Input_Pin:  (U7_banc_RC_CG_HIER_INST9/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST9/g13/Q)
Output_Net: (U7_banc_rc_gclk)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=7[354,360*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=43209 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk (cpu=0:00:00.7, real=0:00:00.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=6[352,359]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 5

Input_Pin:  (U7_banc_RC_CG_HIER_INST39/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST39/g13/Q)
Output_Net: (U7_banc_rc_gclk_14059)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14059 (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[324,328*] N32 B3 G1 A5(5.0) L[3,3] score=40680 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14059 (cpu=0:00:00.6, real=0:00:01.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=4[326,330]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 6

Input_Pin:  (U7_banc_RC_CG_HIER_INST38/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST38/g13/Q)
Output_Net: (U7_banc_rc_gclk_14056)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14056 (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=14[340,354*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=42745 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14056 (cpu=0:00:00.6, real=0:00:01.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=15[339,354]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 7

Input_Pin:  (U7_banc_RC_CG_HIER_INST37/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST37/g13/Q)
Output_Net: (U7_banc_rc_gclk_14053)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14053 (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=9[343,352*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=42470 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14053 (cpu=0:00:00.5, real=0:00:00.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=10[344,354]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 8

Input_Pin:  (U7_banc_RC_CG_HIER_INST36/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST36/g13/Q)
Output_Net: (U7_banc_rc_gclk_14050)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14050 (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=8[338,345*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=41704 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14050 (cpu=0:00:00.5, real=0:00:01.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=12[338,350]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 9

Input_Pin:  (U7_banc_RC_CG_HIER_INST35/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST35/g13/Q)
Output_Net: (U7_banc_rc_gclk_14047)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14047 (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=8[327,334*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=40626 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14047 (cpu=0:00:00.6, real=0:00:00.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=9[330,338]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 10

Input_Pin:  (U7_banc_RC_CG_HIER_INST34/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST34/g13/Q)
Output_Net: (U7_banc_rc_gclk_14044)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14044 (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[338,342*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=41347 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14044 (cpu=0:00:00.5, real=0:00:01.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=4[337,341]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 11

Input_Pin:  (U7_banc_RC_CG_HIER_INST33/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST33/g13/Q)
Output_Net: (U7_banc_rc_gclk_14041)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14041 (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=3[324,328*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=39911 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14041 (cpu=0:00:00.6, real=0:00:00.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=4[324,328]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 12

Input_Pin:  (U7_banc_RC_CG_HIER_INST32/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST32/g13/Q)
Output_Net: (U7_banc_rc_gclk_14038)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14038 (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=9[324,332*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=40429 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14038 (cpu=0:00:00.6, real=0:00:01.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=8[323,332]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 13

Input_Pin:  (U7_banc_RC_CG_HIER_INST31/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST31/g13/Q)
Output_Net: (U7_banc_rc_gclk_14035)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14035 (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=10[337,347*] N32 B3 G1 A11(11.0) L[3,3] score=42623 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14035 (cpu=0:00:00.7, real=0:00:01.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=10[335,345]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 14

Input_Pin:  (U7_banc_RC_CG_HIER_INST30/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST30/g13/Q)
Output_Net: (U7_banc_rc_gclk_14032)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14032 (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=10[338,348*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=42016 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14032 (cpu=0:00:00.5, real=0:00:00.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=9[341,350]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 15

Input_Pin:  (U7_banc_RC_CG_HIER_INST29/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST29/g13/Q)
Output_Net: (U7_banc_rc_gclk_14029)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14029 (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=9[352,362*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=43378 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14029 (cpu=0:00:00.7, real=0:00:01.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=10[350,359]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 16

Input_Pin:  (U7_banc_RC_CG_HIER_INST28/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST28/g13/Q)
Output_Net: (U7_banc_rc_gclk_14026)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14026 (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=9[345,354*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=42635 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14026 (cpu=0:00:00.7, real=0:00:01.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=9[343,352]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 17

Input_Pin:  (U7_banc_RC_CG_HIER_INST27/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST27/g13/Q)
Output_Net: (U7_banc_rc_gclk_14023)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14023 (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=11[333,344*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=41639 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14023 (cpu=0:00:00.6, real=0:00:00.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=10[331,341]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 18

Input_Pin:  (U7_banc_RC_CG_HIER_INST26/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST26/g13/Q)
Output_Net: (U7_banc_rc_gclk_14020)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14020 (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=7[340,346*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=41822 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14020 (cpu=0:00:00.7, real=0:00:01.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=30[338,368]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 19

Input_Pin:  (U7_banc_RC_CG_HIER_INST25/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST25/g13/Q)
Output_Net: (U7_banc_rc_gclk_14017)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14017 (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=13[343,356*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=42905 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14017 (cpu=0:00:00.6, real=0:00:01.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=13[341,354]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 20

Input_Pin:  (U7_banc_RC_CG_HIER_INST24/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST24/g13/Q)
Output_Net: (U7_banc_rc_gclk_14014)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14014 (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=8[333,341*] N32 B3 G1 A11(11.0) L[3,3] score=41954 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14014 (cpu=0:00:00.5, real=0:00:00.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=8[331,340]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 21

Input_Pin:  (U7_banc_RC_CG_HIER_INST23/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST23/g13/Q)
Output_Net: (U7_banc_rc_gclk_14011)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14011 (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=15[340,355*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=42795 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14011 (cpu=0:00:00.5, real=0:00:01.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=15[337,352]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 22

Input_Pin:  (U7_banc_RC_CG_HIER_INST22/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST22/g13/Q)
Output_Net: (U7_banc_rc_gclk_14008)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14008 (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=9[363,372*] N32 B3 G1 A11(11.0) L[3,3] score=45089 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14008 (cpu=0:00:00.6, real=0:00:00.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=8[366,374]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 23

Input_Pin:  (U7_banc_RC_CG_HIER_INST21/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST21/g13/Q)
Output_Net: (U7_banc_rc_gclk_14005)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14005 (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=21[336,357*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=43072 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14005 (cpu=0:00:00.6, real=0:00:01.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=20[335,355]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 24

Input_Pin:  (U7_banc_RC_CG_HIER_INST20/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST20/g13/Q)
Output_Net: (U7_banc_rc_gclk_14002)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14002 (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=10[348,358*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=42992 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14002 (cpu=0:00:00.6, real=0:00:00.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=10[346,356]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 25

Input_Pin:  (U7_banc_RC_CG_HIER_INST19/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST19/g13/Q)
Output_Net: (U7_banc_rc_gclk_13999)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13999 (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[336,341*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=41232 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13999 (cpu=0:00:00.7, real=0:00:01.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=4[339,343]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 26

Input_Pin:  (U7_banc_RC_CG_HIER_INST18/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST18/g13/Q)
Output_Net: (U7_banc_rc_gclk_13996)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13996 (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=19[341,359*] N32 B4 G1 A14(13.5) L[3,3] score=44061 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13996 (cpu=0:00:00.6, real=0:00:01.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=20[342,362]ps N5 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 27

Input_Pin:  (U7_banc_RC_CG_HIER_INST17/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST17/g13/Q)
Output_Net: (U7_banc_rc_gclk_13993)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13993 (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=16[346,361*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=43454 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13993 (cpu=0:00:00.6, real=0:00:00.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=15[345,360]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 28

Input_Pin:  (U7_banc_RC_CG_HIER_INST16/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST16/g13/Q)
Output_Net: (U7_banc_rc_gclk_13990)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13990 (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=15[339,354*] N32 B5 G1 A13(13.0) L[3,3] score=43555 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13990 (cpu=0:00:00.8, real=0:00:01.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=15[346,361]ps N6 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 29

Input_Pin:  (U7_banc_RC_CG_HIER_INST15/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST15/g13/Q)
Output_Net: (U7_banc_rc_gclk_13987)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13987 (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=10[347,358*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=43016 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13987 (cpu=0:00:00.6, real=0:00:01.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=11[346,357]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 30

Input_Pin:  (U7_banc_RC_CG_HIER_INST14/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST14/g13/Q)
Output_Net: (U7_banc_rc_gclk_13984)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13984 (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=10[342,353*] N32 B3 G1 A11(11.0) L[3,3] score=43218 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13984 (cpu=0:00:00.5, real=0:00:00.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=10[344,355]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 31

Input_Pin:  (U7_banc_RC_CG_HIER_INST13/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST13/g13/Q)
Output_Net: (U7_banc_rc_gclk_13981)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13981 (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=8[345,354*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=42555 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13981 (cpu=0:00:00.6, real=0:00:01.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=8[343,352]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 32

Input_Pin:  (U7_banc_RC_CG_HIER_INST12/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST12/g13/Q)
Output_Net: (U7_banc_rc_gclk_13978)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13978 (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=9[330,339*] N32 B3 G1 A4(4.2) L[3,3] score=41840 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13978 (cpu=0:00:00.6, real=0:00:01.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=9[328,337]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 33

Input_Pin:  (U7_banc_RC_CG_HIER_INST11/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST11/g13/Q)
Output_Net: (U7_banc_rc_gclk_13975)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13975 (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[350,356*] N32 B3 G1 A5(4.8) L[3,3] score=43441 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13975 (cpu=0:00:00.6, real=0:00:00.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=6[350,355]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 34

Input_Pin:  (U7_banc_RC_CG_HIER_INST10/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST10/g13/Q)
Output_Net: (U7_banc_rc_gclk_13972)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13972 (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[328,333*] N32 B5 G1 A13(13.0) L[3,3] score=41281 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13972 (cpu=0:00:00.5, real=0:00:01.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=5[328,333]ps N6 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 35

Input_Pin:  (U4_ex_U1_alu_RC_CG_HIER_INST7/g13/A)
Output_Pin: (U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q)
Output_Net: (U4_ex_U1_alu_rc_gclk_6887)   
**** CK_START: TopDown Tree Construction for U4_ex_U1_alu_rc_gclk_6887 (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=7[291,297*] N32 B2 G1 A3(3.2) L[3,3] C2/1 score=36739 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U4_ex_U1_alu_rc_gclk_6887 (cpu=0:00:00.6, real=0:00:00.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=6[293,300]ps N3 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 36

Input_Pin:  (U4_ex_U1_alu_RC_CG_HIER_INST6/g13/A)
Output_Pin: (U4_ex_U1_alu_RC_CG_HIER_INST6/g13/Q)
Output_Net: (U4_ex_U1_alu_rc_gclk)   
**** CK_START: TopDown Tree Construction for U4_ex_U1_alu_rc_gclk (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=9[301,310*] N32 B2 G1 A3(3.2) L[3,3] C2/1 score=38057 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U4_ex_U1_alu_rc_gclk (cpu=0:00:00.8, real=0:00:01.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=8[304,312]ps N3 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 37

Input_Pin:  (U9_bus_ctrl_RC_CG_HIER_INST42/g13/A)
Output_Pin: (U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q)
Output_Net: (U9_bus_ctrl_rc_gclk)   
**** CK_START: TopDown Tree Construction for U9_bus_ctrl_rc_gclk (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=10[291,301*] N32 B2 G1 A3(3.2) L[3,3] C2/1 score=37140 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U9_bus_ctrl_rc_gclk (cpu=0:00:00.5, real=0:00:01.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=10[291,301]ps N3 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 38

Input_Pin:  (U2_ei_RC_CG_HIER_INST3/g12/A)
Output_Pin: (U2_ei_RC_CG_HIER_INST3/g12/Q)
Output_Net: (U2_ei_rc_gclk_1264)   
**** CK_START: TopDown Tree Construction for U2_ei_rc_gclk_1264 (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[310,316*] N32 B2 G1 A3(3.2) L[3,3] C2/1 score=38637 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U2_ei_rc_gclk_1264 (cpu=0:00:00.5, real=0:00:00.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=6[309,315]ps N3 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 39

Input_Pin:  (U2_ei_RC_CG_HIER_INST2/g12/A)
Output_Pin: (U2_ei_RC_CG_HIER_INST2/g12/Q)
Output_Net: (U2_ei_rc_gclk)   
**** CK_START: TopDown Tree Construction for U2_ei_rc_gclk (33-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[292,297*] N33 B2 G1 A3(3.2) L[3,3] C2/1 score=36656 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U2_ei_rc_gclk (cpu=0:00:00.6, real=0:00:01.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=5[295,300]ps N3 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 40

Input_Pin:  (U1_pf_RC_CG_HIER_INST1/g12/A)
Output_Pin: (U1_pf_RC_CG_HIER_INST1/g12/Q)
Output_Net: (U1_pf_rc_gclk)   
**** CK_START: TopDown Tree Construction for U1_pf_rc_gclk (32-leaf) (mem=1655.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[331,336*] N32 B3 G1 A4(3.8) L[3,3] score=41448 cpu=0:00:00.0 mem=1655M 

**** CK_END: TopDown Tree Construction for U1_pf_rc_gclk (cpu=0:00:00.6, real=0:00:00.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
**** CK_START: Macro Models Generation (mem=1655.5M)

Macro model: Skew=6[328,334]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1655.5M)
SubTree No: 41

Input_Pin:  (NULL)
Output_Pin: (clock)
Output_Net: (clock)   
**** CK_START: TopDown Tree Construction for clock (151-leaf) (41 macro model) (mem=1655.5M)

0: ckNode L0_0_INX8: loc not Legalized (772070 215336)=>(773010 212890) 3um
Total 3 topdown clustering. 
Trig. Edge Skew=144[657,802*] N151 B8 G42 A51(51.0) L[3,6] C2/2 score=97024 cpu=0:00:11.0 mem=1655M 

**** CK_END: TopDown Tree Construction for clock (cpu=0:00:11.8, real=0:00:12.0, mem=1655.5M)



**** CK_START: Update Database (mem=1655.5M)
8 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.1, real=0:00:00.0, mem=1655.5M)

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 20.282499 microns (5% of max driving distance).

***** Start Refine Placement.....
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
*** Starting refinePlace (0:15:58 mem=1655.5M) ***
Total net length = 9.431e+05 (4.501e+05 4.931e+05) (ext = 5.146e+04)
Density distribution unevenness ratio = 8.606%
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g79557' (Cell INX20).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g89940' (Cell INX20).
Type 'man IMPSP-2020' for more detail.
**ERROR: (IMPSP-2021):	Could not legalize <2> instances in the design. Check warning message IMPSP-270, IMPSP-452 or IMPSP-2020 in log file for more details.
Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 663 insts, mean move: 13.30 um, max move: 99.49 um
	Max move on inst (U7_banc_rc_gclk_13987__L3_I0): (636.30, 603.29) --> (638.19, 505.69)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1657.5MB
Summary Report:
Instances move: 663 (out of 20112 movable)
Mean displacement: 13.30 um
Max displacement: 99.49 um (Instance: U7_banc_rc_gclk_13987__L3_I0) (636.3, 603.29) -> (638.19, 505.69)
	Length: 27 sites, height: 1 rows, site name: core, cell type: BUX16
Total net length = 9.431e+05 (4.501e+05 4.931e+05) (ext = 5.146e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1657.5MB
*** Finished refinePlace (0:15:59 mem=1657.5M) ***
***** Refine Placement Finished (CPU Time: 0:00:00.9  MEM: 1657.484M)
**WARN: (IMPCK-6323):	The placement of U7_banc_rc_gclk_13987__L3_I0 was moved by 99.49 microns during refinePlace. Original location : (636.3, 603.29), Refined location : (638.19, 505.69)
**WARN: (IMPCK-6323):	The placement of U7_banc_rc_gclk_14002__L3_I0 was moved by 81.08 microns during refinePlace. Original location : (638.19, 603.29), Refined location : (655.83, 539.85)
**WARN: (IMPCK-6323):	The placement of U7_banc_rc_gclk_13981__L3_I0 was moved by 76.2 microns during refinePlace. Original location : (657.72, 598.41), Refined location : (675.36, 656.97)
**WARN: (IMPCK-6323):	The placement of U7_banc_rc_gclk_13984__L1_I0 was moved by 71.95 microns during refinePlace. Original location : (637.56, 656.97), Refined location : (655.83, 710.65)
**WARN: (IMPCK-6323):	The placement of U7_banc_rc_gclk_14047__L3_I0 was moved by 68.35 microns during refinePlace. Original location : (675.36, 613.05), Refined location : (733.95, 603.29)
**WARN: (IMPCK-6323):	The placement of U7_banc_rc_gclk_13972__L1_I0 was moved by 65.96 microns during refinePlace. Original location : (675.36, 603.29), Refined location : (677.88, 539.85)
**WARN: (IMPCK-6323):	The placement of U7_banc_rc_gclk_14038__L3_I0 was moved by 61.57 microns during refinePlace. Original location : (657.72, 588.65), Refined location : (694.89, 613.05)
**WARN: (IMPCK-6323):	The placement of U7_banc_g32939 was moved by 60.32 microns during refinePlace. Original location : (728.28, 603.29), Refined location : (672.84, 598.41)
**WARN: (IMPCK-6323):	The placement of U7_banc_RC_CG_HIER_INST31/g7 was moved by 55.73 microns during refinePlace. Original location : (679.14, 617.93), Refined location : (686.07, 666.73)
**WARN: (IMPCK-6323):	The placement of U7_banc_RC_CG_HIER_INST30/g7 was moved by 55.28 microns during refinePlace. Original location : (664.02, 598.41), Refined location : (613.62, 603.29)
**WARN: (IMPCK-6324):	More than 10 instances moved during refinePlace by a value exceeding threshold value of 20.2825 microns.
Refer to file "CTS_RP_MOVE.txt" for complete detail.


**INFO: Total instances moved beyond threshold limit during refinePlace are 124...

**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.

Refine place movement check finished, CPU=0:00:01.1 
============================================================

# Analysis View: default_emulate_view
********** Clock clock Pre-Route Timing Analysis **********
Nr. of Subtrees                : 42
Nr. of Sinks                   : 1723
Nr. of Buffer                  : 139
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 3(ps)
Root Fall Input Tran           : 3(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U3_di_DI_op2_reg[3]/C 802.8(ps)
Min trig. edge delay at sink(R): U4_ex_U1_alu_hilo_reg[56]/C 665.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 665.4~802.8(ps)        0~10(ps)            
Fall Phase Delay               : 662.6~828.2(ps)        0~10(ps)            
Trig. Edge Skew                : 137.4(ps)              160(ps)             
Rise Skew                      : 137.4(ps)              
Fall Skew                      : 165.6(ps)              
Max. Rise Buffer Tran.         : 210.2(ps)              200(ps)             
Max. Fall Buffer Tran.         : 135(ps)                200(ps)             
Max. Rise Sink Tran.           : 148.6(ps)              200(ps)             
Max. Fall Sink Tran.           : 146.4(ps)              200(ps)             
Min. Rise Buffer Tran.         : 33.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 30(ps)                 0(ps)               
Min. Rise Sink Tran.           : 67.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 65.1(ps)               0(ps)               

view default_emulate_view : skew = 137.4ps (required = 160ps)


Clock Analysis (CPU Time 0:00:00.1)


Enabling 8 Threads ...
Multi-CPU acceleration using 8 CPU(s).
Switching to the default view 'default_emulate_view'...
*** Look For Reconvergent Clock Component ***
The clock tree clock has no reconvergent cell.
Reducing the latency of clock tree 'clock' in 'default_emulate_view' view ...

Calculating pre-route downstream delay for clock tree 'clock'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
moving 'clock__L5_I2' from (753480 373930) to (733950 422730)
moving 'U3_di_rc_gclk__L2_I2' from (714420 251930) to (689850 242170)
moving 'clock__L4_I0' from (616770 364170) to (640080 364170)
moving 'clock__L1_I0' from (269010 803370) to (425250 578890)
moving 'clock__L5_I1' from (733950 369050) to (716310 330010)
moving 'U3_di_rc_gclk__L2_I3' from (718830 251930) to (659610 266570)
moving 'U3_di_rc_gclk__L2_I1' from (694890 251930) to (688590 237290)
moving 'U3_di_rc_gclk__L2_I0' from (480060 271450) to (491400 281210)
moving 'U7_banc_rc_gclk_13984__L1_I0' from (655830 710650) to (698670 661850)
MaxTriggerDelay: 774.1 (ps)
MinTriggerDelay: 646.4 (ps)
Skew: 127.7 (ps)
*** Finished Latency Reduction ((cpu=0:00:01.0 real=0:00:01.0 mem=1657.5M) ***
Reducing the skew of clock tree 'clock' in 'default_emulate_view' view ...

moving 'U4_ex_U1_alu_rc_gclk__L2_I0' from (343350 369050) to (323820 388570)
MaxTriggerDelay: 774.1 (ps)
MinTriggerDelay: 669.3 (ps)
Skew: 104.8 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=1657.5M) ***
Resized (INX2->INX1): U2_ei_rc_gclk__L1_I0
Resized (INX2->INX1): U4_ex_U1_alu_rc_gclk_6887__L1_I0
Resized (INX2->INX3): U2_ei_rc_gclk_1264__L1_I0
Resized (INX6->INX8): U3_di_rc_gclk__L2_I7
Resized (INX8->INX6): U8_syscop_rc_gclk__L2_I0
Resized (INX2->INX1): U9_bus_ctrl_rc_gclk__L1_I0
Resized (INX6->INX8): U3_di_rc_gclk__L2_I6
Resized (INX2->INX4): U8_syscop_rc_gclk__L1_I0
Resized (INX8->INX6): U4_ex_U1_alu_rc_gclk__L2_I0
Resized (INX2->INX4): U4_ex_U1_alu_rc_gclk__L1_I0
Resized (INX2->INX1): U8_syscop_rc_gclk_5742__L1_I0
resized 11 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 10 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:01.1 real=0:00:01.0 mem=1657.5M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
*** Starting refinePlace (0:16:01 mem=1657.5M) ***
Total net length = 9.513e+05 (4.545e+05 4.968e+05) (ext = 5.182e+04)
Density distribution unevenness ratio = 8.144%
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g79557' (Cell INX20).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g89940' (Cell INX20).
Type 'man IMPSP-2020' for more detail.
**ERROR: (IMPSP-2021):	Could not legalize <2> instances in the design. Check warning message IMPSP-270, IMPSP-452 or IMPSP-2020 in log file for more details.
Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 96 insts, mean move: 5.37 um, max move: 30.39 um
	Max move on inst (U7_banc_rc_gclk_13984__L1_I0): (698.67, 661.85) --> (714.42, 647.21)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1657.5MB
Summary Report:
Instances move: 96 (out of 20112 movable)
Mean displacement: 5.37 um
Max displacement: 30.39 um (Instance: U7_banc_rc_gclk_13984__L1_I0) (698.67, 661.85) -> (714.42, 647.21)
	Length: 24 sites, height: 1 rows, site name: core, cell type: INX16
Total net length = 9.513e+05 (4.545e+05 4.968e+05) (ext = 5.182e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1657.5MB
*** Finished refinePlace (0:16:01 mem=1657.5M) ***
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
***** Refine Placement Finished (CPU Time: 0:00:00.7  MEM: 1657.480M)

# Analysis View: default_emulate_view
********** Clock clock Pre-Route Timing Analysis **********
Nr. of Subtrees                : 42
Nr. of Sinks                   : 1723
Nr. of Buffer                  : 139
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 3(ps)
Root Fall Input Tran           : 3(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U7_banc_registres_reg[24][23]/C 774.9(ps)
Min trig. edge delay at sink(R): U2_ei_EI_adr_reg[21]/C 669.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 669.3~774.9(ps)        0~10(ps)            
Fall Phase Delay               : 649.2~800.2(ps)        0~10(ps)            
Trig. Edge Skew                : 105.6(ps)              160(ps)             
Rise Skew                      : 105.6(ps)              
Fall Skew                      : 151(ps)                
Max. Rise Buffer Tran.         : 210.2(ps)              200(ps)             
Max. Fall Buffer Tran.         : 174.2(ps)              200(ps)             
Max. Rise Sink Tran.           : 165.5(ps)              200(ps)             
Max. Fall Sink Tran.           : 163.2(ps)              200(ps)             
Min. Rise Buffer Tran.         : 33.1(ps)               0(ps)               
Min. Fall Buffer Tran.         : 29.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 67.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 65.1(ps)               0(ps)               

view default_emulate_view : skew = 105.6ps (required = 160ps)


Generating Clock Analysis Report clock_report/clock.report ....
Clock Analysis (CPU Time 0:00:00.1)


*** ckSynthesis Opt Latency (cpu=0:00:02.0 real=0:00:02.0 mem=1657.5M) ***
***** Start Refine Placement.....
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
*** Starting refinePlace (0:16:02 mem=1657.5M) ***
Total net length = 9.517e+05 (4.548e+05 4.969e+05) (ext = 5.182e+04)
Density distribution unevenness ratio = 8.135%
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g79557' (Cell INX20).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g89940' (Cell INX20).
Type 'man IMPSP-2020' for more detail.
**ERROR: (IMPSP-2021):	Could not legalize <2> instances in the design. Check warning message IMPSP-270, IMPSP-452 or IMPSP-2020 in log file for more details.
Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1657.5MB
Summary Report:
Instances move: 0 (out of 20112 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 9.517e+05 (4.548e+05 4.969e+05) (ext = 5.182e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1657.5MB
*** Finished refinePlace (0:16:02 mem=1657.5M) ***
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
***** Refine Placement Finished (CPU Time: 0:00:00.7  MEM: 1657.480M)

# Analysis View: default_emulate_view
********** Clock clock Pre-Route Timing Analysis **********
Nr. of Subtrees                : 42
Nr. of Sinks                   : 1723
Nr. of Buffer                  : 139
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 3(ps)
Root Fall Input Tran           : 3(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U7_banc_registres_reg[24][23]/C 774.9(ps)
Min trig. edge delay at sink(R): U2_ei_EI_adr_reg[21]/C 669.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 669.3~774.9(ps)        0~10(ps)            
Fall Phase Delay               : 649.2~800.2(ps)        0~10(ps)            
Trig. Edge Skew                : 105.6(ps)              160(ps)             
Rise Skew                      : 105.6(ps)              
Fall Skew                      : 151(ps)                
Max. Rise Buffer Tran.         : 210.2(ps)              200(ps)             
Max. Fall Buffer Tran.         : 174.2(ps)              200(ps)             
Max. Rise Sink Tran.           : 165.5(ps)              200(ps)             
Max. Fall Sink Tran.           : 163.2(ps)              200(ps)             
Min. Rise Buffer Tran.         : 33.1(ps)               0(ps)               
Min. Fall Buffer Tran.         : 29.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 67.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 65.1(ps)               0(ps)               

view default_emulate_view : skew = 105.6ps (required = 160ps)


Clock Analysis (CPU Time 0:00:00.1)


deselect_all
deselect_all
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
route_global_detail

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Feb 23 13:20:05 2023
#
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SMP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SMP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SMP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT1P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SMP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SMP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SMP does not have antenna diff area.
#WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-51) SPECIAL_NET gnd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
#WARNING (NRDB-51) SPECIAL_NET vdd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
#NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 4 nets.
#Voltage range [0.000 - 1.800] has 22537 nets.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:01, memory = 1171.01 (MB), peak = 1444.05 (MB)
#Merging special wires using 8 threads...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Thu Feb 23 13:20:09 2023
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Feb 23 13:20:09 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1329           0        7482    91.37%
#  Metal 2        V        1302           0        7482     0.00%
#  Metal 3        H        1329           0        7482     0.00%
#  Metal 4        V        1302           0        7482     0.00%
#  Metal 5        H        1329           0        7482     0.00%
#  Metal 6        V         651           0        7482     0.00%
#  --------------------------------------------------------------
#  Total                   7242       0.00%  44892    15.23%
#
#  181 nets (0.80%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1173.40 (MB), peak = 1444.05 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1182.73 (MB), peak = 1444.05 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1183.17 (MB), peak = 1444.05 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 278 (skipped).
#Total number of selected nets for routing = 181.
#Total number of unselected nets (but routable) for routing = 22082 (skipped).
#Total number of nets in the design = 22541.
#
#22082 skipped nets do not have any wires.
#181 routable nets have only global wires.
#181 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                181               0  
#------------------------------------------------
#        Total                181               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                181           22082  
#------------------------------------------------
#        Total                181           22082  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      2(0.03%)   (0.03%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      2(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.01% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 181
#Total wire length = 54070 um.
#Total half perimeter of net bounding box = 34791 um.
#Total wire length on LAYER MET1 = 0 um.
#Total wire length on LAYER MET2 = 246 um.
#Total wire length on LAYER MET3 = 31298 um.
#Total wire length on LAYER MET4 = 21761 um.
#Total wire length on LAYER MET5 = 312 um.
#Total wire length on LAYER METTP = 454 um.
#Total number of vias = 5550
#Up-Via Summary (total 5550):
#           
#-----------------------
#  Metal 1         2080
#  Metal 2         1893
#  Metal 3         1527
#  Metal 4           32
#  Metal 5           18
#-----------------------
#                  5550 
#
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.03%.
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1183.36 (MB), peak = 1444.05 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1176.61 (MB), peak = 1444.05 (MB)
#Start Track Assignment.
#Done with 1584 horizontal wires in 1 hboxes and 1086 vertical wires in 1 hboxes.
#Done with 179 horizontal wires in 1 hboxes and 119 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 181
#Total wire length = 57952 um.
#Total half perimeter of net bounding box = 34791 um.
#Total wire length on LAYER MET1 = 3283 um.
#Total wire length on LAYER MET2 = 253 um.
#Total wire length on LAYER MET3 = 31703 um.
#Total wire length on LAYER MET4 = 21900 um.
#Total wire length on LAYER MET5 = 333 um.
#Total wire length on LAYER METTP = 480 um.
#Total number of vias = 5550
#Up-Via Summary (total 5550):
#           
#-----------------------
#  Metal 1         2080
#  Metal 2         1893
#  Metal 3         1527
#  Metal 4           32
#  Metal 5           18
#-----------------------
#                  5550 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1185.32 (MB), peak = 1444.05 (MB)
#
#Cpu time = 00:00:07
#Elapsed time = 00:00:03
#Increased memory = 26.13 (MB)
#Total memory = 1185.32 (MB)
#Peak memory = 1444.05 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 5.1% of the total area was rechecked for DRC, and 47.4% required routing.
#    number of violations = 202
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1          0        0        0        0
#	MET2         89       17       96      202
#	Totals       89       17       96      202
#cpu time = 00:00:16, elapsed time = 00:00:02, memory = 1485.39 (MB), peak = 1489.92 (MB)
#start 1st optimization iteration ...
#    number of violations = 125
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         50       14        4       57      125
#	Totals       50       14        4       57      125
#    number of process antenna violations = 24
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1292.06 (MB), peak = 1489.92 (MB)
#start 2nd optimization iteration ...
#    number of violations = 93
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         30       17        3       43       93
#	Totals       30       17        3       43       93
#    number of process antenna violations = 24
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1288.87 (MB), peak = 1489.92 (MB)
#start 3rd optimization iteration ...
#    number of violations = 85
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         27       16        3       39       85
#	Totals       27       16        3       39       85
#    number of process antenna violations = 24
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1286.00 (MB), peak = 1489.92 (MB)
#start 4th optimization iteration ...
#    number of violations = 85
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         26       17        3       39       85
#	Totals       26       17        3       39       85
#    number of process antenna violations = 24
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1284.02 (MB), peak = 1489.92 (MB)
#start 5th optimization iteration ...
#    number of violations = 83
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         29       14        3       37       83
#	Totals       29       14        3       37       83
#    number of process antenna violations = 24
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1278.85 (MB), peak = 1489.92 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 181
#Total wire length = 55031 um.
#Total half perimeter of net bounding box = 34791 um.
#Total wire length on LAYER MET1 = 83 um.
#Total wire length on LAYER MET2 = 3120 um.
#Total wire length on LAYER MET3 = 30225 um.
#Total wire length on LAYER MET4 = 21516 um.
#Total wire length on LAYER MET5 = 66 um.
#Total wire length on LAYER METTP = 23 um.
#Total number of vias = 6030
#Up-Via Summary (total 6030):
#           
#-----------------------
#  Metal 1         2088
#  Metal 2         2010
#  Metal 3         1924
#  Metal 4            6
#  Metal 5            2
#-----------------------
#                  6030 
#
#Total number of DRC violations = 83
#Total number of violations on LAYER MET1 = 0
#Total number of violations on LAYER MET2 = 83
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#Total number of violations on LAYER MET5 = 0
#Total number of violations on LAYER METTP = 0
#Cpu time = 00:00:28
#Elapsed time = 00:00:05
#Increased memory = 9.49 (MB)
#Total memory = 1194.81 (MB)
#Peak memory = 1489.92 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:28
#Elapsed time = 00:00:05
#Increased memory = 9.49 (MB)
#Total memory = 1194.81 (MB)
#Peak memory = 1489.92 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:38
#Elapsed time = 00:00:10
#Increased memory = 74.99 (MB)
#Total memory = 1161.45 (MB)
#Peak memory = 1489.92 (MB)
#Number of warnings = 45
#Total number of warnings = 45
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Feb 23 13:20:15 2023
#
There are 169 violation left....
delete_routes_with_violations -selected
route_global_detail

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Feb 23 13:20:15 2023
#
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-51) SPECIAL_NET gnd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
#WARNING (NRDB-51) SPECIAL_NET vdd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
#NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 4 nets.
#Voltage range [0.000 - 1.800] has 22537 nets.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1086.94 (MB), peak = 1489.92 (MB)
#Merging special wires using 8 threads...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Thu Feb 23 13:20:17 2023
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Feb 23 13:20:17 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1329           0        7482    91.37%
#  Metal 2        V        1302           0        7482     0.00%
#  Metal 3        H        1329           0        7482     0.00%
#  Metal 4        V        1302           0        7482     0.00%
#  Metal 5        H        1329           0        7482     0.00%
#  Metal 6        V         651           0        7482     0.00%
#  --------------------------------------------------------------
#  Total                   7242       0.00%  44892    15.23%
#
#  181 nets (0.80%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1088.68 (MB), peak = 1489.92 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1095.96 (MB), peak = 1489.92 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1096.20 (MB), peak = 1489.92 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 278 (skipped).
#Total number of selected nets for routing = 181.
#Total number of unselected nets (but routable) for routing = 22082 (skipped).
#Total number of nets in the design = 22541.
#
#22082 skipped nets do not have any wires.
#26 routable nets have only global wires.
#155 routable nets have only detail routed wires.
#26 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#155 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 26               0  
#------------------------------------------------
#        Total                 26               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                181           22082  
#------------------------------------------------
#        Total                181           22082  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 181
#Total wire length = 55467 um.
#Total half perimeter of net bounding box = 34791 um.
#Total wire length on LAYER MET1 = 80 um.
#Total wire length on LAYER MET2 = 2201 um.
#Total wire length on LAYER MET3 = 31030 um.
#Total wire length on LAYER MET4 = 22156 um.
#Total wire length on LAYER MET5 = 0 um.
#Total wire length on LAYER METTP = 0 um.
#Total number of vias = 5749
#Up-Via Summary (total 5749):
#           
#-----------------------
#  Metal 1         2085
#  Metal 2         1965
#  Metal 3         1699
#-----------------------
#                  5749 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1096.21 (MB), peak = 1489.92 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1089.36 (MB), peak = 1489.92 (MB)
#Start Track Assignment.
#Done with 553 horizontal wires in 1 hboxes and 342 vertical wires in 1 hboxes.
#Done with 38 horizontal wires in 1 hboxes and 21 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 181
#Total wire length = 56761 um.
#Total half perimeter of net bounding box = 34791 um.
#Total wire length on LAYER MET1 = 1151 um.
#Total wire length on LAYER MET2 = 2201 um.
#Total wire length on LAYER MET3 = 31171 um.
#Total wire length on LAYER MET4 = 22239 um.
#Total wire length on LAYER MET5 = 0 um.
#Total wire length on LAYER METTP = 0 um.
#Total number of vias = 5749
#Up-Via Summary (total 5749):
#           
#-----------------------
#  Metal 1         2085
#  Metal 2         1965
#  Metal 3         1699
#-----------------------
#                  5749 
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1098.09 (MB), peak = 1489.92 (MB)
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 12.71 (MB)
#Total memory = 1098.09 (MB)
#Peak memory = 1489.92 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 5.1% of the total area was rechecked for DRC, and 36.2% required routing.
#    number of violations = 140
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1          0        0        0        0
#	MET2         56       17       67      140
#	Totals       56       17       67      140
#cpu time = 00:00:12, elapsed time = 00:00:02, memory = 1393.70 (MB), peak = 1489.92 (MB)
#start 1st optimization iteration ...
#    number of violations = 105
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         39       15        4       47      105
#	Totals       39       15        4       47      105
#    number of process antenna violations = 21
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 1186.75 (MB), peak = 1489.92 (MB)
#start 2nd optimization iteration ...
#    number of violations = 85
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         26       17        3       39       85
#	Totals       26       17        3       39       85
#    number of process antenna violations = 21
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1185.64 (MB), peak = 1489.92 (MB)
#start 3rd optimization iteration ...
#    number of violations = 86
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         27       16        3       40       86
#	Totals       27       16        3       40       86
#    number of process antenna violations = 21
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1181.08 (MB), peak = 1489.92 (MB)
#start 4th optimization iteration ...
#    number of violations = 86
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         26       17        3       40       86
#	Totals       26       17        3       40       86
#    number of process antenna violations = 21
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1185.05 (MB), peak = 1489.92 (MB)
#start 5th optimization iteration ...
#    number of violations = 84
#
#    By Layer and Type :
#	         MetSpc    Short     Loop      Mar   WreExt   Totals
#	MET1          0        0        0        0        0        0
#	MET2         29       14        0        3       37       83
#	MET3          0        0        1        0        0        1
#	Totals       29       14        1        3       37       84
#    number of process antenna violations = 21
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1178.96 (MB), peak = 1489.92 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 181
#Total wire length = 55469 um.
#Total half perimeter of net bounding box = 34791 um.
#Total wire length on LAYER MET1 = 85 um.
#Total wire length on LAYER MET2 = 3112 um.
#Total wire length on LAYER MET3 = 30134 um.
#Total wire length on LAYER MET4 = 22138 um.
#Total wire length on LAYER MET5 = 0 um.
#Total wire length on LAYER METTP = 0 um.
#Total number of vias = 6024
#Up-Via Summary (total 6024):
#           
#-----------------------
#  Metal 1         2087
#  Metal 2         2008
#  Metal 3         1929
#-----------------------
#                  6024 
#
#Total number of DRC violations = 84
#Total number of violations on LAYER MET1 = 0
#Total number of violations on LAYER MET2 = 83
#Total number of violations on LAYER MET3 = 1
#Total number of violations on LAYER MET4 = 0
#Total number of violations on LAYER MET5 = 0
#Total number of violations on LAYER METTP = 0
#Cpu time = 00:00:21
#Elapsed time = 00:00:04
#Increased memory = -6.41 (MB)
#Total memory = 1091.69 (MB)
#Peak memory = 1489.92 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:21
#Elapsed time = 00:00:04
#Increased memory = -6.41 (MB)
#Total memory = 1091.69 (MB)
#Peak memory = 1489.92 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:24
#Elapsed time = 00:00:06
#Increased memory = -0.96 (MB)
#Total memory = 1078.46 (MB)
#Peak memory = 1489.92 (MB)
#Number of warnings = 4
#Total number of warnings = 49
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Feb 23 13:20:22 2023
#
deselect_all
*** Look For Un-Routed Clock Tree Net ***
deselect_all

Routing correlation check
============================================================

Min length threshold value is :: 126 microns

Allowed deviation from route guide is 50%

**WARN: (IMPCK-6328):	The utilization of preferred routing layers (layer M3 to M4) for net "U3_di_rc_gclk__L2_N3" is 0.765981
**WARN: (IMPCK-6327):	The final routing for net "U7_banc_rc_gclk_14044__L3_N0" is significantly different from the pre-route estimation. Pre-route length estimation: total = 1024.65 microns, max path length = 371.59 microns; Routed result: total = 1068.91 microns, max path length = 664.9 microns.
**WARN: (IMPCK-6327):	The final routing for net "U7_banc_rc_gclk_14029__L3_N0" is significantly different from the pre-route estimation. Pre-route length estimation: total = 1175.85 microns, max path length = 358.98 microns; Routed result: total = 1182.26 microns, max path length = 594.68 microns.
**WARN: (IMPCK-6327):	The final routing for net "U7_banc_rc_gclk_13999__L3_N0" is significantly different from the pre-route estimation. Pre-route length estimation: total = 937.42 microns, max path length = 254.9 microns; Routed result: total = 892.94 microns, max path length = 435.82 microns.

Routing correlation check finished, CPU=0:00:00.0 
============================================================

Wire resistance checks
============================================================
Calculating clock delays in preRoute mode...
Calculating clock delays in clkRouteOnly mode...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPCK-6350):	Clock net U8_syscop_rc_gclk_5742__L2_N0 has 53.4812 percent resistance deviation between preRoute resistance (339.95 ohm) and after route resistance (730.78 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U3_di_rc_gclk__L2_N5 has 53.2812 percent resistance deviation between preRoute resistance (255.221 ohm) and after route resistance (546.291 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U9_bus_ctrl_rc_gclk__L2_N0 has 52.5524 percent resistance deviation between preRoute resistance (360.003 ohm) and after route resistance (758.737 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net rc_gclk__L2_N3 has 51.8537 percent resistance deviation between preRoute resistance (316.291 ohm) and after route resistance (656.936 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U8_syscop_rc_gclk__L2_N0 has 51.4228 percent resistance deviation between preRoute resistance (355.897 ohm) and after route resistance (732.641 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net rc_gclk__L2_N5 has 50.6916 percent resistance deviation between preRoute resistance (334 ohm) and after route resistance (677.37 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U2_ei_rc_gclk__L2_N0 has 50.0325 percent resistance deviation between preRoute resistance (371.527 ohm) and after route resistance (743.539 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_13990__L2_N3 has 49.9725 percent resistance deviation between preRoute resistance (133.456 ohm) and after route resistance (266.766 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_13972__L2_N2 has 49.8317 percent resistance deviation between preRoute resistance (123.964 ohm) and after route resistance (247.096 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net rc_gclk__L2_N1 has 49.6396 percent resistance deviation between preRoute resistance (315.057 ohm) and after route resistance (625.604 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net rc_gclk__L2_N2 has 49.4533 percent resistance deviation between preRoute resistance (305.906 ohm) and after route resistance (605.195 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_14038__L3_N0 has 49.34 percent resistance deviation between preRoute resistance (445.377 ohm) and after route resistance (879.149 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_14041__L3_N0 has 49.2361 percent resistance deviation between preRoute resistance (479.268 ohm) and after route resistance (944.112 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_14023__L3_N0 has 49.1756 percent resistance deviation between preRoute resistance (492.803 ohm) and after route resistance (969.617 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_13990__L2_N0 has 49.1265 percent resistance deviation between preRoute resistance (108.397 ohm) and after route resistance (213.073 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net rc_gclk__L2_N0 has 48.6389 percent resistance deviation between preRoute resistance (322.631 ohm) and after route resistance (628.161 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U3_di_rc_gclk__L2_N7 has 48.5699 percent resistance deviation between preRoute resistance (285.532 ohm) and after route resistance (555.186 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net clock__L5_N3 has 47.9712 percent resistance deviation between preRoute resistance (333.294 ohm) and after route resistance (640.596 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_14002__L3_N0 has 47.1424 percent resistance deviation between preRoute resistance (548.965 ohm) and after route resistance (1038.57 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_13999__L3_N0 has 47.0059 percent resistance deviation between preRoute resistance (481.145 ohm) and after route resistance (907.923 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (EMS-27):	Message (IMPCK-6350) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Wire resistance checks Finished, CPU=0:00:00.1 
============================================================

# Analysis View: default_emulate_view
********** Clock clock Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 42
Nr. of Sinks                   : 1723
Nr. of Buffer                  : 139
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 3(ps)
Root Fall Input Tran           : 3(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U3_di_DI_adr_reg[28]/C 794.7(ps)
Min trig. edge delay at sink(R): U2_ei_EI_adr_reg[22]/C 678.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 678.8~794.7(ps)        0~10(ps)            
Fall Phase Delay               : 659.7~821.2(ps)        0~10(ps)            
Trig. Edge Skew                : 115.9(ps)              160(ps)             
Rise Skew                      : 115.9(ps)              
Fall Skew                      : 161.5(ps)              
Max. Rise Buffer Tran.         : 210.5(ps)              200(ps)             
Max. Fall Buffer Tran.         : 173.7(ps)              200(ps)             
Max. Rise Sink Tran.           : 172.5(ps)              200(ps)             
Max. Fall Sink Tran.           : 170.2(ps)              200(ps)             
Min. Rise Buffer Tran.         : 33.1(ps)               0(ps)               
Min. Fall Buffer Tran.         : 29.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 68.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 65.9(ps)               0(ps)               

view default_emulate_view : skew = 115.9ps (required = 160ps)


Clock Analysis (CPU Time 0:00:00.0)


setting up for view 'default_emulate_view'...
Enabling 8 Threads ...
Multi-CPU acceleration using 8 CPU(s).
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
Selecting the worst MMMC view of clock tree 'clock' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1703.0M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1703.0M) ***
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
deselect_all
select_net clock__L5_N3
select_net clock__L5_N2
select_net clock__L5_N1
select_net clock__L5_N0
select_net clock__L4_N0
select_net clock__L3_N0
select_net clock__L2_N0
select_net clock__L1_N0
select_net U1_pf_rc_gclk__L2_N1
select_net U1_pf_rc_gclk__L2_N0
select_net U1_pf_rc_gclk__L1_N0
select_net U2_ei_rc_gclk__L2_N0
select_net U2_ei_rc_gclk__L1_N0
select_net U2_ei_rc_gclk_1264__L2_N0
select_net U2_ei_rc_gclk_1264__L1_N0
select_net U9_bus_ctrl_rc_gclk__L2_N0
select_net U9_bus_ctrl_rc_gclk__L1_N0
select_net U4_ex_U1_alu_rc_gclk__L2_N0
select_net U4_ex_U1_alu_rc_gclk__L1_N0
select_net U4_ex_U1_alu_rc_gclk_6887__L2_N0
select_net U4_ex_U1_alu_rc_gclk_6887__L1_N0
select_net U7_banc_rc_gclk_13972__L2_N3
select_net U7_banc_rc_gclk_13972__L2_N2
select_net U7_banc_rc_gclk_13972__L2_N1
select_net U7_banc_rc_gclk_13972__L2_N0
select_net U7_banc_rc_gclk_13972__L1_N0
select_net U7_banc_rc_gclk_13975__L2_N1
select_net U7_banc_rc_gclk_13975__L2_N0
select_net U7_banc_rc_gclk_13975__L1_N0
select_net U7_banc_rc_gclk_13978__L2_N1
select_net U7_banc_rc_gclk_13978__L2_N0
select_net U7_banc_rc_gclk_13978__L1_N0
select_net U7_banc_rc_gclk_13981__L3_N0
select_net U7_banc_rc_gclk_13981__L2_N0
select_net U7_banc_rc_gclk_13981__L1_N0
select_net U7_banc_rc_gclk_13984__L2_N1
select_net U7_banc_rc_gclk_13984__L2_N0
select_net U7_banc_rc_gclk_13984__L1_N0
select_net U7_banc_rc_gclk_13987__L3_N0
select_net U7_banc_rc_gclk_13987__L2_N0
select_net U7_banc_rc_gclk_13987__L1_N0
select_net U7_banc_rc_gclk_13990__L2_N3
select_net U7_banc_rc_gclk_13990__L2_N2
select_net U7_banc_rc_gclk_13990__L2_N1
select_net U7_banc_rc_gclk_13990__L2_N0
select_net U7_banc_rc_gclk_13990__L1_N0
select_net U7_banc_rc_gclk_13993__L3_N0
select_net U7_banc_rc_gclk_13993__L2_N0
select_net U7_banc_rc_gclk_13993__L1_N0
select_net U7_banc_rc_gclk_13996__L2_N2
select_net U7_banc_rc_gclk_13996__L2_N1
select_net U7_banc_rc_gclk_13996__L2_N0
select_net U7_banc_rc_gclk_13996__L1_N0
select_net U7_banc_rc_gclk_13999__L3_N0
select_net U7_banc_rc_gclk_13999__L2_N0
select_net U7_banc_rc_gclk_13999__L1_N0
select_net U7_banc_rc_gclk_14002__L3_N0
select_net U7_banc_rc_gclk_14002__L2_N0
select_net U7_banc_rc_gclk_14002__L1_N0
select_net U7_banc_rc_gclk_14005__L3_N0
select_net U7_banc_rc_gclk_14005__L2_N0
select_net U7_banc_rc_gclk_14005__L1_N0
select_net U7_banc_rc_gclk_14008__L2_N1
select_net U7_banc_rc_gclk_14008__L2_N0
select_net U7_banc_rc_gclk_14008__L1_N0
select_net U7_banc_rc_gclk_14011__L3_N0
select_net U7_banc_rc_gclk_14011__L2_N0
select_net U7_banc_rc_gclk_14011__L1_N0
select_net U7_banc_rc_gclk_14014__L2_N1
select_net U7_banc_rc_gclk_14014__L2_N0
select_net U7_banc_rc_gclk_14014__L1_N0
select_net U7_banc_rc_gclk_14017__L3_N0
select_net U7_banc_rc_gclk_14017__L2_N0
select_net U7_banc_rc_gclk_14017__L1_N0
select_net U7_banc_rc_gclk_14020__L3_N0
select_net U7_banc_rc_gclk_14020__L2_N0
select_net U7_banc_rc_gclk_14020__L1_N0
select_net U7_banc_rc_gclk_14023__L3_N0
select_net U7_banc_rc_gclk_14023__L2_N0
select_net U7_banc_rc_gclk_14023__L1_N0
select_net U7_banc_rc_gclk_14026__L3_N0
select_net U7_banc_rc_gclk_14026__L2_N0
select_net U7_banc_rc_gclk_14026__L1_N0
select_net U7_banc_rc_gclk_14029__L3_N0
select_net U7_banc_rc_gclk_14029__L2_N0
select_net U7_banc_rc_gclk_14029__L1_N0
select_net U7_banc_rc_gclk_14032__L3_N0
select_net U7_banc_rc_gclk_14032__L2_N0
select_net U7_banc_rc_gclk_14032__L1_N0
select_net U7_banc_rc_gclk_14035__L2_N1
select_net U7_banc_rc_gclk_14035__L2_N0
select_net U7_banc_rc_gclk_14035__L1_N0
select_net U7_banc_rc_gclk_14038__L3_N0
select_net U7_banc_rc_gclk_14038__L2_N0
select_net U7_banc_rc_gclk_14038__L1_N0
select_net U7_banc_rc_gclk_14041__L3_N0
select_net U7_banc_rc_gclk_14041__L2_N0
select_net U7_banc_rc_gclk_14041__L1_N0
select_net U7_banc_rc_gclk_14044__L3_N0
select_net U7_banc_rc_gclk_14044__L2_N0
select_net U7_banc_rc_gclk_14044__L1_N0
select_net U7_banc_rc_gclk_14047__L3_N0
select_net U7_banc_rc_gclk_14047__L2_N0
select_net U7_banc_rc_gclk_14047__L1_N0
select_net U7_banc_rc_gclk_14050__L3_N0
select_net U7_banc_rc_gclk_14050__L2_N0
select_net U7_banc_rc_gclk_14050__L1_N0
select_net U7_banc_rc_gclk_14053__L3_N0
select_net U7_banc_rc_gclk_14053__L2_N0
select_net U7_banc_rc_gclk_14053__L1_N0
select_net U7_banc_rc_gclk_14056__L3_N0
select_net U7_banc_rc_gclk_14056__L2_N0
select_net U7_banc_rc_gclk_14056__L1_N0
select_net U7_banc_rc_gclk_14059__L2_N1
select_net U7_banc_rc_gclk_14059__L2_N0
select_net U7_banc_rc_gclk_14059__L1_N0
select_net U7_banc_rc_gclk__L3_N0
select_net U7_banc_rc_gclk__L2_N0
select_net U7_banc_rc_gclk__L1_N0
select_net U3_di_rc_gclk__L2_N7
select_net U3_di_rc_gclk__L2_N6
select_net U3_di_rc_gclk__L2_N5
select_net U3_di_rc_gclk__L2_N4
select_net U3_di_rc_gclk__L2_N3
select_net U3_di_rc_gclk__L2_N2
select_net U3_di_rc_gclk__L2_N1
select_net U3_di_rc_gclk__L2_N0
select_net U3_di_rc_gclk__L1_N0
select_net U8_syscop_rc_gclk__L2_N0
select_net U8_syscop_rc_gclk__L1_N0
select_net U8_syscop_rc_gclk_5742__L2_N0
select_net U8_syscop_rc_gclk_5742__L1_N0
select_net rc_gclk__L2_N5
select_net rc_gclk__L2_N4
select_net rc_gclk__L2_N3
select_net rc_gclk__L2_N2
select_net rc_gclk__L2_N1
select_net rc_gclk__L2_N0
select_net rc_gclk__L1_N0
select_net clock
select_net U1_pf_rc_gclk
select_net U2_ei_rc_gclk
select_net U2_ei_rc_gclk_1264
select_net U3_di_rc_gclk
select_net U4_ex_U1_alu_rc_gclk
select_net U4_ex_U1_alu_rc_gclk_6887
select_net U7_banc_rc_gclk
select_net U7_banc_rc_gclk_13972
select_net U7_banc_rc_gclk_13975
select_net U7_banc_rc_gclk_13978
select_net U7_banc_rc_gclk_13981
select_net U7_banc_rc_gclk_13984
select_net U7_banc_rc_gclk_13987
select_net U7_banc_rc_gclk_13990
select_net U7_banc_rc_gclk_13993
select_net U7_banc_rc_gclk_13996
select_net U7_banc_rc_gclk_13999
select_net U7_banc_rc_gclk_14002
select_net U7_banc_rc_gclk_14005
select_net U7_banc_rc_gclk_14008
select_net U7_banc_rc_gclk_14011
select_net U7_banc_rc_gclk_14014
select_net U7_banc_rc_gclk_14017
select_net U7_banc_rc_gclk_14020
select_net U7_banc_rc_gclk_14023
select_net U7_banc_rc_gclk_14026
select_net U7_banc_rc_gclk_14029
select_net U7_banc_rc_gclk_14032
select_net U7_banc_rc_gclk_14035
select_net U7_banc_rc_gclk_14038
select_net U7_banc_rc_gclk_14041
select_net U7_banc_rc_gclk_14044
select_net U7_banc_rc_gclk_14047
select_net U7_banc_rc_gclk_14050
select_net U7_banc_rc_gclk_14053
select_net U7_banc_rc_gclk_14056
select_net U7_banc_rc_gclk_14059
select_net U8_syscop_rc_gclk
select_net U8_syscop_rc_gclk_5742
select_net U9_bus_ctrl_rc_gclk
select_net rc_gclk
deselect_all
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.

None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'default_emulate_view' ...
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.

*** None of the buffer chains at roots are modified by the fine-tune process.

**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
deselect_all
select_net clock__L5_N3
select_net clock__L5_N2
select_net clock__L5_N1
select_net clock__L5_N0
select_net clock__L4_N0
select_net clock__L3_N0
select_net clock__L2_N0
select_net clock__L1_N0
select_net U1_pf_rc_gclk__L2_N1
select_net U1_pf_rc_gclk__L2_N0
select_net U1_pf_rc_gclk__L1_N0
select_net U2_ei_rc_gclk__L2_N0
select_net U2_ei_rc_gclk__L1_N0
select_net U2_ei_rc_gclk_1264__L2_N0
select_net U2_ei_rc_gclk_1264__L1_N0
select_net U9_bus_ctrl_rc_gclk__L2_N0
select_net U9_bus_ctrl_rc_gclk__L1_N0
select_net U4_ex_U1_alu_rc_gclk__L2_N0
select_net U4_ex_U1_alu_rc_gclk__L1_N0
select_net U4_ex_U1_alu_rc_gclk_6887__L2_N0
select_net U4_ex_U1_alu_rc_gclk_6887__L1_N0
select_net U7_banc_rc_gclk_13972__L2_N3
select_net U7_banc_rc_gclk_13972__L2_N2
select_net U7_banc_rc_gclk_13972__L2_N1
select_net U7_banc_rc_gclk_13972__L2_N0
select_net U7_banc_rc_gclk_13972__L1_N0
select_net U7_banc_rc_gclk_13975__L2_N1
select_net U7_banc_rc_gclk_13975__L2_N0
select_net U7_banc_rc_gclk_13975__L1_N0
select_net U7_banc_rc_gclk_13978__L2_N1
select_net U7_banc_rc_gclk_13978__L2_N0
select_net U7_banc_rc_gclk_13978__L1_N0
select_net U7_banc_rc_gclk_13981__L3_N0
select_net U7_banc_rc_gclk_13981__L2_N0
select_net U7_banc_rc_gclk_13981__L1_N0
select_net U7_banc_rc_gclk_13984__L2_N1
select_net U7_banc_rc_gclk_13984__L2_N0
select_net U7_banc_rc_gclk_13984__L1_N0
select_net U7_banc_rc_gclk_13987__L3_N0
select_net U7_banc_rc_gclk_13987__L2_N0
select_net U7_banc_rc_gclk_13987__L1_N0
select_net U7_banc_rc_gclk_13990__L2_N3
select_net U7_banc_rc_gclk_13990__L2_N2
select_net U7_banc_rc_gclk_13990__L2_N1
select_net U7_banc_rc_gclk_13990__L2_N0
select_net U7_banc_rc_gclk_13990__L1_N0
select_net U7_banc_rc_gclk_13993__L3_N0
select_net U7_banc_rc_gclk_13993__L2_N0
select_net U7_banc_rc_gclk_13993__L1_N0
select_net U7_banc_rc_gclk_13996__L2_N2
select_net U7_banc_rc_gclk_13996__L2_N1
select_net U7_banc_rc_gclk_13996__L2_N0
select_net U7_banc_rc_gclk_13996__L1_N0
select_net U7_banc_rc_gclk_13999__L3_N0
select_net U7_banc_rc_gclk_13999__L2_N0
select_net U7_banc_rc_gclk_13999__L1_N0
select_net U7_banc_rc_gclk_14002__L3_N0
select_net U7_banc_rc_gclk_14002__L2_N0
select_net U7_banc_rc_gclk_14002__L1_N0
select_net U7_banc_rc_gclk_14005__L3_N0
select_net U7_banc_rc_gclk_14005__L2_N0
select_net U7_banc_rc_gclk_14005__L1_N0
select_net U7_banc_rc_gclk_14008__L2_N1
select_net U7_banc_rc_gclk_14008__L2_N0
select_net U7_banc_rc_gclk_14008__L1_N0
select_net U7_banc_rc_gclk_14011__L3_N0
select_net U7_banc_rc_gclk_14011__L2_N0
select_net U7_banc_rc_gclk_14011__L1_N0
select_net U7_banc_rc_gclk_14014__L2_N1
select_net U7_banc_rc_gclk_14014__L2_N0
select_net U7_banc_rc_gclk_14014__L1_N0
select_net U7_banc_rc_gclk_14017__L3_N0
select_net U7_banc_rc_gclk_14017__L2_N0
select_net U7_banc_rc_gclk_14017__L1_N0
select_net U7_banc_rc_gclk_14020__L3_N0
select_net U7_banc_rc_gclk_14020__L2_N0
select_net U7_banc_rc_gclk_14020__L1_N0
select_net U7_banc_rc_gclk_14023__L3_N0
select_net U7_banc_rc_gclk_14023__L2_N0
select_net U7_banc_rc_gclk_14023__L1_N0
select_net U7_banc_rc_gclk_14026__L3_N0
select_net U7_banc_rc_gclk_14026__L2_N0
select_net U7_banc_rc_gclk_14026__L1_N0
select_net U7_banc_rc_gclk_14029__L3_N0
select_net U7_banc_rc_gclk_14029__L2_N0
select_net U7_banc_rc_gclk_14029__L1_N0
select_net U7_banc_rc_gclk_14032__L3_N0
select_net U7_banc_rc_gclk_14032__L2_N0
select_net U7_banc_rc_gclk_14032__L1_N0
select_net U7_banc_rc_gclk_14035__L2_N1
select_net U7_banc_rc_gclk_14035__L2_N0
select_net U7_banc_rc_gclk_14035__L1_N0
select_net U7_banc_rc_gclk_14038__L3_N0
select_net U7_banc_rc_gclk_14038__L2_N0
select_net U7_banc_rc_gclk_14038__L1_N0
select_net U7_banc_rc_gclk_14041__L3_N0
select_net U7_banc_rc_gclk_14041__L2_N0
select_net U7_banc_rc_gclk_14041__L1_N0
select_net U7_banc_rc_gclk_14044__L3_N0
select_net U7_banc_rc_gclk_14044__L2_N0
select_net U7_banc_rc_gclk_14044__L1_N0
select_net U7_banc_rc_gclk_14047__L3_N0
select_net U7_banc_rc_gclk_14047__L2_N0
select_net U7_banc_rc_gclk_14047__L1_N0
select_net U7_banc_rc_gclk_14050__L3_N0
select_net U7_banc_rc_gclk_14050__L2_N0
select_net U7_banc_rc_gclk_14050__L1_N0
select_net U7_banc_rc_gclk_14053__L3_N0
select_net U7_banc_rc_gclk_14053__L2_N0
select_net U7_banc_rc_gclk_14053__L1_N0
select_net U7_banc_rc_gclk_14056__L3_N0
select_net U7_banc_rc_gclk_14056__L2_N0
select_net U7_banc_rc_gclk_14056__L1_N0
select_net U7_banc_rc_gclk_14059__L2_N1
select_net U7_banc_rc_gclk_14059__L2_N0
select_net U7_banc_rc_gclk_14059__L1_N0
select_net U7_banc_rc_gclk__L3_N0
select_net U7_banc_rc_gclk__L2_N0
select_net U7_banc_rc_gclk__L1_N0
select_net U3_di_rc_gclk__L2_N7
select_net U3_di_rc_gclk__L2_N6
select_net U3_di_rc_gclk__L2_N5
select_net U3_di_rc_gclk__L2_N4
select_net U3_di_rc_gclk__L2_N3
select_net U3_di_rc_gclk__L2_N2
select_net U3_di_rc_gclk__L2_N1
select_net U3_di_rc_gclk__L2_N0
select_net U3_di_rc_gclk__L1_N0
select_net U8_syscop_rc_gclk__L2_N0
select_net U8_syscop_rc_gclk__L1_N0
select_net U8_syscop_rc_gclk_5742__L2_N0
select_net U8_syscop_rc_gclk_5742__L1_N0
select_net rc_gclk__L2_N5
select_net rc_gclk__L2_N4
select_net rc_gclk__L2_N3
select_net rc_gclk__L2_N2
select_net rc_gclk__L2_N1
select_net rc_gclk__L2_N0
select_net rc_gclk__L1_N0
select_net clock
select_net U1_pf_rc_gclk
select_net U2_ei_rc_gclk
select_net U2_ei_rc_gclk_1264
select_net U3_di_rc_gclk
select_net U4_ex_U1_alu_rc_gclk
select_net U4_ex_U1_alu_rc_gclk_6887
select_net U7_banc_rc_gclk
select_net U7_banc_rc_gclk_13972
select_net U7_banc_rc_gclk_13975
select_net U7_banc_rc_gclk_13978
select_net U7_banc_rc_gclk_13981
select_net U7_banc_rc_gclk_13984
select_net U7_banc_rc_gclk_13987
select_net U7_banc_rc_gclk_13990
select_net U7_banc_rc_gclk_13993
select_net U7_banc_rc_gclk_13996
select_net U7_banc_rc_gclk_13999
select_net U7_banc_rc_gclk_14002
select_net U7_banc_rc_gclk_14005
select_net U7_banc_rc_gclk_14008
select_net U7_banc_rc_gclk_14011
select_net U7_banc_rc_gclk_14014
select_net U7_banc_rc_gclk_14017
select_net U7_banc_rc_gclk_14020
select_net U7_banc_rc_gclk_14023
select_net U7_banc_rc_gclk_14026
select_net U7_banc_rc_gclk_14029
select_net U7_banc_rc_gclk_14032
select_net U7_banc_rc_gclk_14035
select_net U7_banc_rc_gclk_14038
select_net U7_banc_rc_gclk_14041
select_net U7_banc_rc_gclk_14044
select_net U7_banc_rc_gclk_14047
select_net U7_banc_rc_gclk_14050
select_net U7_banc_rc_gclk_14053
select_net U7_banc_rc_gclk_14056
select_net U7_banc_rc_gclk_14059
select_net U8_syscop_rc_gclk
select_net U8_syscop_rc_gclk_5742
select_net U9_bus_ctrl_rc_gclk
select_net rc_gclk
deselect_all
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
*** Look For Reconvergent Clock Component ***
The clock tree clock has no reconvergent cell.

# Analysis View: default_emulate_view
********** Clock clock Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 42
Nr. of Sinks                   : 1723
Nr. of Buffer                  : 139
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 3(ps)
Root Fall Input Tran           : 3(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U3_di_DI_adr_reg[28]/C 794.7(ps)
Min trig. edge delay at sink(R): U2_ei_EI_adr_reg[22]/C 678.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 678.8~794.7(ps)        0~10(ps)            
Fall Phase Delay               : 659.7~821.2(ps)        0~10(ps)            
Trig. Edge Skew                : 115.9(ps)              160(ps)             
Rise Skew                      : 115.9(ps)              
Fall Skew                      : 161.5(ps)              
Max. Rise Buffer Tran.         : 210.5(ps)              200(ps)             
Max. Fall Buffer Tran.         : 173.7(ps)              200(ps)             
Max. Rise Sink Tran.           : 172.5(ps)              200(ps)             
Max. Fall Sink Tran.           : 170.2(ps)              200(ps)             
Min. Rise Buffer Tran.         : 33.1(ps)               0(ps)               
Min. Fall Buffer Tran.         : 29.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 68.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 65.9(ps)               0(ps)               

view default_emulate_view : skew = 115.9ps (required = 160ps)


Clock clock has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide minimips.rguide ....
Clock Analysis (CPU Time 0:00:00.1)


**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          124
Check route layer follows preference              :          3
Check route follows guide                         :          1
clock gating checks                               :          0
Wire resistance checks                            :          83

*** End ckSynthesis (cpu=0:01:55, real=0:01:10, mem=1706.8M) ***
default_emulate_constraint_mode
<clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
**WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
<clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly -report clock_report/clock.postCTS.report
**WARN: (IMPCK-8086):	The command ckECO is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD OR8X0 OR8X1 OR7X0 OR7X1 ON333X0 ON333X1 ON332X0 ON332X1 ON331X0 ON331X1 ON322X0 ON322X1 OA333X0 OA333X1 OA332X0 OA332X1 OA331X0 OA331X1 OA322X0 OA322X1 NO8X0 NO8X1 NO7X0 NO7X1 NA8X0 NA8X1 NA7X0 NA7X1 LSOGCPX0 LSOGCPX1 LSOGCPX2 LSOGCPX3 LSOGCPX4 LSOGCPX6 LSOGCPX8 LSOGCNX0 LSOGCNX1 LSOGCNX2 LSOGCNX3 LSOGCNX4 LSOGCNX6 LSOGCNX8 LSGCPX0 LSGCPX1 LSGCPX2 LSGCPX3 LSGCPX4 LSGCPX6 LSGCPX8 LSGCNX0 LSGCNX1 LSGCNX2 LSGCNX3 LSGCNX4 LSGCNX6 LSGCNX8 LGCPX0 LGCPX1 LGCPX2 LGCPX3 LGCPX4 LGCPX6 LGCPX8 LGCNX0 LGCNX1 LGCNX2 LGCNX3 LGCNX4 LGCNX6 LGCNX8 FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 AO333X0 AO333X1 AO332X0 AO332X1 AO331X0 AO331X1 AO322X0 AO322X1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 AND8X0 AND8X1 AND7X0 AND7X1 AN333X0 AN333X1 AN332X0 AN332X1 AN331X0 AN331X1 AN322X0 AN322X1 
List of dont touch cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 
List of valid cells: INX0 INX1 INX2 INX3 INX4 INX6 INX8 INX12 INX16 INX20 BUX0 BUX1 BUX2 BUX3 BUX4 BUX6 BUX8 BUX12 BUX16 BUX20 
***** Doing trialRoute -handlePreroute.

eval_legacy { trialRoute -handlePreRoute }
*** Starting trialRoute (mem=1706.8M) ***

There are 0 guide points passed to route_trial for fixed pins.
There are 0 guide points passed to route_trial for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 181

Phase 1a-1d Overflow: 0.03% H + 0.37% V (0:00:00.5 1706.8M)

Phase 1e-1f Overflow: 0.01% H + 0.15% V (0:00:00.2 1706.8M)

Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l Overflow: 0.05% H + 0.48% V (0:00:00.8 1714.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	3	 0.01%
 -4:	0	 0.00%	3	 0.01%
 -3:	0	 0.00%	8	 0.02%
 -2:	6	 0.01%	27	 0.06%
 -1:	13	 0.03%	145	 0.33%
--------------------------------------
  0:	75	 0.17%	476	 1.10%
  1:	212	 0.49%	762	 1.75%
  2:	379	 0.87%	1353	 3.12%
  3:	669	 1.54%	2300	 5.30%
  4:	1154	 2.66%	3250	 7.49%
  5:	40912	94.22%	35093	80.82%


Total length: 1.161e+06um, number of vias: 159078
M1(H) length: 1.063e+02um, number of vias: 72221
M2(V) length: 2.711e+05um, number of vias: 62520
M3(H) length: 4.058e+05um, number of vias: 18491
M4(V) length: 3.144e+05um, number of vias: 4706
M5(H) length: 1.383e+05um, number of vias: 1140
M6(V) length: 3.129e+04um

Peak Memory Usage was 1714.8M 
*** Finished trialRoute (cpu=0:00:05.2 real=0:00:03.2 mem=1714.8M) ***

Extraction called for design 'minimips' of instances=28806 and nets=22541 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design minimips.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1714.781M)
setting up for view 'default_emulate_view'...

# Analysis View: default_emulate_view
********** Clock clock Post-CTS Timing Analysis **********
Nr. of Subtrees                : 42
Nr. of Sinks                   : 1723
Nr. of Buffer                  : 139
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 3(ps)
Root Fall Input Tran           : 3(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U7_banc_RC_CG_HIER_INST10/enl_reg/GN 660.1(ps)
Min trig. edge delay at sink(R): U7_banc_registres_reg[8][0]/C 460.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 460.7~660.1(ps)        0~10(ps)            
Fall Phase Delay               : 482.7~673.2(ps)        0~10(ps)            
Trig. Edge Skew                : 199.4(ps)              160(ps)             
Rise Skew                      : 199.4(ps)              
Fall Skew                      : 190.5(ps)              
Max. Rise Buffer Tran.         : 196.9(ps)              200(ps)             
Max. Fall Buffer Tran.         : 165.5(ps)              200(ps)             
Max. Rise Sink Tran.           : 118.7(ps)              200(ps)             
Max. Fall Sink Tran.           : 116.6(ps)              200(ps)             
Min. Rise Buffer Tran.         : 4(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 4(ps)                  0(ps)               
Min. Rise Sink Tran.           : 39.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 35.5(ps)               0(ps)               

view default_emulate_view : skew = 199.4ps (required = 160ps)


Clock Analysis (CPU Time 0:00:00.1)


Switching to the default view 'default_emulate_view' ...
Enabling 8 Threads ...
Multi-CPU acceleration using 8 CPU(s).
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
*** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=1714.8M) ***
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
deselect_all
select_net clock__L5_N3
select_net clock__L5_N2
select_net clock__L5_N1
select_net clock__L5_N0
select_net clock__L4_N0
select_net clock__L3_N0
select_net clock__L2_N0
select_net clock__L1_N0
select_net U1_pf_rc_gclk__L2_N1
select_net U1_pf_rc_gclk__L2_N0
select_net U1_pf_rc_gclk__L1_N0
select_net U2_ei_rc_gclk__L2_N0
select_net U2_ei_rc_gclk__L1_N0
select_net U2_ei_rc_gclk_1264__L2_N0
select_net U2_ei_rc_gclk_1264__L1_N0
select_net U9_bus_ctrl_rc_gclk__L2_N0
select_net U9_bus_ctrl_rc_gclk__L1_N0
select_net U4_ex_U1_alu_rc_gclk__L2_N0
select_net U4_ex_U1_alu_rc_gclk__L1_N0
select_net U4_ex_U1_alu_rc_gclk_6887__L2_N0
select_net U4_ex_U1_alu_rc_gclk_6887__L1_N0
select_net U7_banc_rc_gclk_13972__L2_N3
select_net U7_banc_rc_gclk_13972__L2_N2
select_net U7_banc_rc_gclk_13972__L2_N1
select_net U7_banc_rc_gclk_13972__L2_N0
select_net U7_banc_rc_gclk_13972__L1_N0
select_net U7_banc_rc_gclk_13975__L2_N1
select_net U7_banc_rc_gclk_13975__L2_N0
select_net U7_banc_rc_gclk_13975__L1_N0
select_net U7_banc_rc_gclk_13978__L2_N1
select_net U7_banc_rc_gclk_13978__L2_N0
select_net U7_banc_rc_gclk_13978__L1_N0
select_net U7_banc_rc_gclk_13981__L3_N0
select_net U7_banc_rc_gclk_13981__L2_N0
select_net U7_banc_rc_gclk_13981__L1_N0
select_net U7_banc_rc_gclk_13984__L2_N1
select_net U7_banc_rc_gclk_13984__L2_N0
select_net U7_banc_rc_gclk_13984__L1_N0
select_net U7_banc_rc_gclk_13987__L3_N0
select_net U7_banc_rc_gclk_13987__L2_N0
select_net U7_banc_rc_gclk_13987__L1_N0
select_net U7_banc_rc_gclk_13990__L2_N3
select_net U7_banc_rc_gclk_13990__L2_N2
select_net U7_banc_rc_gclk_13990__L2_N1
select_net U7_banc_rc_gclk_13990__L2_N0
select_net U7_banc_rc_gclk_13990__L1_N0
select_net U7_banc_rc_gclk_13993__L3_N0
select_net U7_banc_rc_gclk_13993__L2_N0
select_net U7_banc_rc_gclk_13993__L1_N0
select_net U7_banc_rc_gclk_13996__L2_N2
select_net U7_banc_rc_gclk_13996__L2_N1
select_net U7_banc_rc_gclk_13996__L2_N0
select_net U7_banc_rc_gclk_13996__L1_N0
select_net U7_banc_rc_gclk_13999__L3_N0
select_net U7_banc_rc_gclk_13999__L2_N0
select_net U7_banc_rc_gclk_13999__L1_N0
select_net U7_banc_rc_gclk_14002__L3_N0
select_net U7_banc_rc_gclk_14002__L2_N0
select_net U7_banc_rc_gclk_14002__L1_N0
select_net U7_banc_rc_gclk_14005__L3_N0
select_net U7_banc_rc_gclk_14005__L2_N0
select_net U7_banc_rc_gclk_14005__L1_N0
select_net U7_banc_rc_gclk_14008__L2_N1
select_net U7_banc_rc_gclk_14008__L2_N0
select_net U7_banc_rc_gclk_14008__L1_N0
select_net U7_banc_rc_gclk_14011__L3_N0
select_net U7_banc_rc_gclk_14011__L2_N0
select_net U7_banc_rc_gclk_14011__L1_N0
select_net U7_banc_rc_gclk_14014__L2_N1
select_net U7_banc_rc_gclk_14014__L2_N0
select_net U7_banc_rc_gclk_14014__L1_N0
select_net U7_banc_rc_gclk_14017__L3_N0
select_net U7_banc_rc_gclk_14017__L2_N0
select_net U7_banc_rc_gclk_14017__L1_N0
select_net U7_banc_rc_gclk_14020__L3_N0
select_net U7_banc_rc_gclk_14020__L2_N0
select_net U7_banc_rc_gclk_14020__L1_N0
select_net U7_banc_rc_gclk_14023__L3_N0
select_net U7_banc_rc_gclk_14023__L2_N0
select_net U7_banc_rc_gclk_14023__L1_N0
select_net U7_banc_rc_gclk_14026__L3_N0
select_net U7_banc_rc_gclk_14026__L2_N0
select_net U7_banc_rc_gclk_14026__L1_N0
select_net U7_banc_rc_gclk_14029__L3_N0
select_net U7_banc_rc_gclk_14029__L2_N0
select_net U7_banc_rc_gclk_14029__L1_N0
select_net U7_banc_rc_gclk_14032__L3_N0
select_net U7_banc_rc_gclk_14032__L2_N0
select_net U7_banc_rc_gclk_14032__L1_N0
select_net U7_banc_rc_gclk_14035__L2_N1
select_net U7_banc_rc_gclk_14035__L2_N0
select_net U7_banc_rc_gclk_14035__L1_N0
select_net U7_banc_rc_gclk_14038__L3_N0
select_net U7_banc_rc_gclk_14038__L2_N0
select_net U7_banc_rc_gclk_14038__L1_N0
select_net U7_banc_rc_gclk_14041__L3_N0
select_net U7_banc_rc_gclk_14041__L2_N0
select_net U7_banc_rc_gclk_14041__L1_N0
select_net U7_banc_rc_gclk_14044__L3_N0
select_net U7_banc_rc_gclk_14044__L2_N0
select_net U7_banc_rc_gclk_14044__L1_N0
select_net U7_banc_rc_gclk_14047__L3_N0
select_net U7_banc_rc_gclk_14047__L2_N0
select_net U7_banc_rc_gclk_14047__L1_N0
select_net U7_banc_rc_gclk_14050__L3_N0
select_net U7_banc_rc_gclk_14050__L2_N0
select_net U7_banc_rc_gclk_14050__L1_N0
select_net U7_banc_rc_gclk_14053__L3_N0
select_net U7_banc_rc_gclk_14053__L2_N0
select_net U7_banc_rc_gclk_14053__L1_N0
select_net U7_banc_rc_gclk_14056__L3_N0
select_net U7_banc_rc_gclk_14056__L2_N0
select_net U7_banc_rc_gclk_14056__L1_N0
select_net U7_banc_rc_gclk_14059__L2_N1
select_net U7_banc_rc_gclk_14059__L2_N0
select_net U7_banc_rc_gclk_14059__L1_N0
select_net U7_banc_rc_gclk__L3_N0
select_net U7_banc_rc_gclk__L2_N0
select_net U7_banc_rc_gclk__L1_N0
select_net U3_di_rc_gclk__L2_N7
select_net U3_di_rc_gclk__L2_N6
select_net U3_di_rc_gclk__L2_N5
select_net U3_di_rc_gclk__L2_N4
select_net U3_di_rc_gclk__L2_N3
select_net U3_di_rc_gclk__L2_N2
select_net U3_di_rc_gclk__L2_N1
select_net U3_di_rc_gclk__L2_N0
select_net U3_di_rc_gclk__L1_N0
select_net U8_syscop_rc_gclk__L2_N0
select_net U8_syscop_rc_gclk__L1_N0
select_net U8_syscop_rc_gclk_5742__L2_N0
select_net U8_syscop_rc_gclk_5742__L1_N0
select_net rc_gclk__L2_N5
select_net rc_gclk__L2_N4
select_net rc_gclk__L2_N3
select_net rc_gclk__L2_N2
select_net rc_gclk__L2_N1
select_net rc_gclk__L2_N0
select_net rc_gclk__L1_N0
select_net clock
select_net U1_pf_rc_gclk
select_net U2_ei_rc_gclk
select_net U2_ei_rc_gclk_1264
select_net U3_di_rc_gclk
select_net U4_ex_U1_alu_rc_gclk
select_net U4_ex_U1_alu_rc_gclk_6887
select_net U7_banc_rc_gclk
select_net U7_banc_rc_gclk_13972
select_net U7_banc_rc_gclk_13975
select_net U7_banc_rc_gclk_13978
select_net U7_banc_rc_gclk_13981
select_net U7_banc_rc_gclk_13984
select_net U7_banc_rc_gclk_13987
select_net U7_banc_rc_gclk_13990
select_net U7_banc_rc_gclk_13993
select_net U7_banc_rc_gclk_13996
select_net U7_banc_rc_gclk_13999
select_net U7_banc_rc_gclk_14002
select_net U7_banc_rc_gclk_14005
select_net U7_banc_rc_gclk_14008
select_net U7_banc_rc_gclk_14011
select_net U7_banc_rc_gclk_14014
select_net U7_banc_rc_gclk_14017
select_net U7_banc_rc_gclk_14020
select_net U7_banc_rc_gclk_14023
select_net U7_banc_rc_gclk_14026
select_net U7_banc_rc_gclk_14029
select_net U7_banc_rc_gclk_14032
select_net U7_banc_rc_gclk_14035
select_net U7_banc_rc_gclk_14038
select_net U7_banc_rc_gclk_14041
select_net U7_banc_rc_gclk_14044
select_net U7_banc_rc_gclk_14047
select_net U7_banc_rc_gclk_14050
select_net U7_banc_rc_gclk_14053
select_net U7_banc_rc_gclk_14056
select_net U7_banc_rc_gclk_14059
select_net U8_syscop_rc_gclk
select_net U8_syscop_rc_gclk_5742
select_net U9_bus_ctrl_rc_gclk
select_net rc_gclk
deselect_all
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.

*** None of the buffer chains at roots are modified by the re-build process.

Enabling 8 Threads ...
Multi-CPU acceleration using 8 CPU(s).
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
Selecting the worst MMMC view of clock tree 'clock' ...
Optimizing clock tree 'clock' in 'default_emulate_view' view ...

Calculating post-route downstream delay for clock tree 'clock' ...
*** Look For Reconvergent Clock Component ***
The clock tree clock has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
Resized (INX4->INX3): U7_banc_rc_gclk_14059__L1_I0
Resized (INX16->INX20): clock__L3_I0
Resized (INX16->INX20): clock__L4_I0
Resized (INX6->INX4): U4_ex_U1_alu_rc_gclk__L2_I0
resized 4 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.2 real=0:00:00.0 mem=1714.8M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.2 real=0:00:00.0 mem=1714.8M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
*** Starting refinePlace (0:17:14 mem=1714.8M) ***
Total net length = 9.711e+05 (4.613e+05 5.098e+05) (ext = 5.191e+04)
Density distribution unevenness ratio = 4.692%
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'clock__L3_I0' (Cell INX20).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'clock__L4_I0' (Cell INX20).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g79557' (Cell INX20).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g89940' (Cell INX20).
Type 'man IMPSP-2020' for more detail.
**ERROR: (IMPSP-2021):	Could not legalize <4> instances in the design. Check warning message IMPSP-270, IMPSP-452 or IMPSP-2020 in log file for more details.
Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 2 insts, mean move: 4.01 um, max move: 4.88 um
	Max move on inst (U8_syscop_g4575): (660.87, 378.81) --> (660.87, 373.93)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1714.8MB
Summary Report:
Instances move: 2 (out of 21876 movable)
Mean displacement: 4.01 um
Max displacement: 4.88 um (Instance: U8_syscop_g4575) (660.87, 378.81) -> (660.87, 373.93)
	Length: 5 sites, height: 1 rows, site name: core, cell type: AN22X1
Total net length = 9.711e+05 (4.613e+05 5.098e+05) (ext = 5.191e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1714.8MB
*** Finished refinePlace (0:17:14 mem=1714.8M) ***
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
***** Refine Placement Finished (CPU Time: 0:00:00.9  MEM: 1714.789M)
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
deselect_all
select_net clock__L5_N3
select_net clock__L5_N2
select_net clock__L5_N1
select_net clock__L5_N0
select_net clock__L4_N0
select_net clock__L3_N0
select_net clock__L2_N0
select_net clock__L1_N0
select_net U1_pf_rc_gclk__L2_N1
select_net U1_pf_rc_gclk__L2_N0
select_net U1_pf_rc_gclk__L1_N0
select_net U2_ei_rc_gclk__L2_N0
select_net U2_ei_rc_gclk__L1_N0
select_net U2_ei_rc_gclk_1264__L2_N0
select_net U2_ei_rc_gclk_1264__L1_N0
select_net U9_bus_ctrl_rc_gclk__L2_N0
select_net U9_bus_ctrl_rc_gclk__L1_N0
select_net U4_ex_U1_alu_rc_gclk__L2_N0
select_net U4_ex_U1_alu_rc_gclk__L1_N0
select_net U4_ex_U1_alu_rc_gclk_6887__L2_N0
select_net U4_ex_U1_alu_rc_gclk_6887__L1_N0
select_net U7_banc_rc_gclk_13972__L2_N3
select_net U7_banc_rc_gclk_13972__L2_N2
select_net U7_banc_rc_gclk_13972__L2_N1
select_net U7_banc_rc_gclk_13972__L2_N0
select_net U7_banc_rc_gclk_13972__L1_N0
select_net U7_banc_rc_gclk_13975__L2_N1
select_net U7_banc_rc_gclk_13975__L2_N0
select_net U7_banc_rc_gclk_13975__L1_N0
select_net U7_banc_rc_gclk_13978__L2_N1
select_net U7_banc_rc_gclk_13978__L2_N0
select_net U7_banc_rc_gclk_13978__L1_N0
select_net U7_banc_rc_gclk_13981__L3_N0
select_net U7_banc_rc_gclk_13981__L2_N0
select_net U7_banc_rc_gclk_13981__L1_N0
select_net U7_banc_rc_gclk_13984__L2_N1
select_net U7_banc_rc_gclk_13984__L2_N0
select_net U7_banc_rc_gclk_13984__L1_N0
select_net U7_banc_rc_gclk_13987__L3_N0
select_net U7_banc_rc_gclk_13987__L2_N0
select_net U7_banc_rc_gclk_13987__L1_N0
select_net U7_banc_rc_gclk_13990__L2_N3
select_net U7_banc_rc_gclk_13990__L2_N2
select_net U7_banc_rc_gclk_13990__L2_N1
select_net U7_banc_rc_gclk_13990__L2_N0
select_net U7_banc_rc_gclk_13990__L1_N0
select_net U7_banc_rc_gclk_13993__L3_N0
select_net U7_banc_rc_gclk_13993__L2_N0
select_net U7_banc_rc_gclk_13993__L1_N0
select_net U7_banc_rc_gclk_13996__L2_N2
select_net U7_banc_rc_gclk_13996__L2_N1
select_net U7_banc_rc_gclk_13996__L2_N0
select_net U7_banc_rc_gclk_13996__L1_N0
select_net U7_banc_rc_gclk_13999__L3_N0
select_net U7_banc_rc_gclk_13999__L2_N0
select_net U7_banc_rc_gclk_13999__L1_N0
select_net U7_banc_rc_gclk_14002__L3_N0
select_net U7_banc_rc_gclk_14002__L2_N0
select_net U7_banc_rc_gclk_14002__L1_N0
select_net U7_banc_rc_gclk_14005__L3_N0
select_net U7_banc_rc_gclk_14005__L2_N0
select_net U7_banc_rc_gclk_14005__L1_N0
select_net U7_banc_rc_gclk_14008__L2_N1
select_net U7_banc_rc_gclk_14008__L2_N0
select_net U7_banc_rc_gclk_14008__L1_N0
select_net U7_banc_rc_gclk_14011__L3_N0
select_net U7_banc_rc_gclk_14011__L2_N0
select_net U7_banc_rc_gclk_14011__L1_N0
select_net U7_banc_rc_gclk_14014__L2_N1
select_net U7_banc_rc_gclk_14014__L2_N0
select_net U7_banc_rc_gclk_14014__L1_N0
select_net U7_banc_rc_gclk_14017__L3_N0
select_net U7_banc_rc_gclk_14017__L2_N0
select_net U7_banc_rc_gclk_14017__L1_N0
select_net U7_banc_rc_gclk_14020__L3_N0
select_net U7_banc_rc_gclk_14020__L2_N0
select_net U7_banc_rc_gclk_14020__L1_N0
select_net U7_banc_rc_gclk_14023__L3_N0
select_net U7_banc_rc_gclk_14023__L2_N0
select_net U7_banc_rc_gclk_14023__L1_N0
select_net U7_banc_rc_gclk_14026__L3_N0
select_net U7_banc_rc_gclk_14026__L2_N0
select_net U7_banc_rc_gclk_14026__L1_N0
select_net U7_banc_rc_gclk_14029__L3_N0
select_net U7_banc_rc_gclk_14029__L2_N0
select_net U7_banc_rc_gclk_14029__L1_N0
select_net U7_banc_rc_gclk_14032__L3_N0
select_net U7_banc_rc_gclk_14032__L2_N0
select_net U7_banc_rc_gclk_14032__L1_N0
select_net U7_banc_rc_gclk_14035__L2_N1
select_net U7_banc_rc_gclk_14035__L2_N0
select_net U7_banc_rc_gclk_14035__L1_N0
select_net U7_banc_rc_gclk_14038__L3_N0
select_net U7_banc_rc_gclk_14038__L2_N0
select_net U7_banc_rc_gclk_14038__L1_N0
select_net U7_banc_rc_gclk_14041__L3_N0
select_net U7_banc_rc_gclk_14041__L2_N0
select_net U7_banc_rc_gclk_14041__L1_N0
select_net U7_banc_rc_gclk_14044__L3_N0
select_net U7_banc_rc_gclk_14044__L2_N0
select_net U7_banc_rc_gclk_14044__L1_N0
select_net U7_banc_rc_gclk_14047__L3_N0
select_net U7_banc_rc_gclk_14047__L2_N0
select_net U7_banc_rc_gclk_14047__L1_N0
select_net U7_banc_rc_gclk_14050__L3_N0
select_net U7_banc_rc_gclk_14050__L2_N0
select_net U7_banc_rc_gclk_14050__L1_N0
select_net U7_banc_rc_gclk_14053__L3_N0
select_net U7_banc_rc_gclk_14053__L2_N0
select_net U7_banc_rc_gclk_14053__L1_N0
select_net U7_banc_rc_gclk_14056__L3_N0
select_net U7_banc_rc_gclk_14056__L2_N0
select_net U7_banc_rc_gclk_14056__L1_N0
select_net U7_banc_rc_gclk_14059__L2_N1
select_net U7_banc_rc_gclk_14059__L2_N0
select_net U7_banc_rc_gclk_14059__L1_N0
select_net U7_banc_rc_gclk__L3_N0
select_net U7_banc_rc_gclk__L2_N0
select_net U7_banc_rc_gclk__L1_N0
select_net U3_di_rc_gclk__L2_N7
select_net U3_di_rc_gclk__L2_N6
select_net U3_di_rc_gclk__L2_N5
select_net U3_di_rc_gclk__L2_N4
select_net U3_di_rc_gclk__L2_N3
select_net U3_di_rc_gclk__L2_N2
select_net U3_di_rc_gclk__L2_N1
select_net U3_di_rc_gclk__L2_N0
select_net U3_di_rc_gclk__L1_N0
select_net U8_syscop_rc_gclk__L2_N0
select_net U8_syscop_rc_gclk__L1_N0
select_net U8_syscop_rc_gclk_5742__L2_N0
select_net U8_syscop_rc_gclk_5742__L1_N0
select_net rc_gclk__L2_N5
select_net rc_gclk__L2_N4
select_net rc_gclk__L2_N3
select_net rc_gclk__L2_N2
select_net rc_gclk__L2_N1
select_net rc_gclk__L2_N0
select_net rc_gclk__L1_N0
select_net clock
select_net U1_pf_rc_gclk
select_net U2_ei_rc_gclk
select_net U2_ei_rc_gclk_1264
select_net U3_di_rc_gclk
select_net U4_ex_U1_alu_rc_gclk
select_net U4_ex_U1_alu_rc_gclk_6887
select_net U7_banc_rc_gclk
select_net U7_banc_rc_gclk_13972
select_net U7_banc_rc_gclk_13975
select_net U7_banc_rc_gclk_13978
select_net U7_banc_rc_gclk_13981
select_net U7_banc_rc_gclk_13984
select_net U7_banc_rc_gclk_13987
select_net U7_banc_rc_gclk_13990
select_net U7_banc_rc_gclk_13993
select_net U7_banc_rc_gclk_13996
select_net U7_banc_rc_gclk_13999
select_net U7_banc_rc_gclk_14002
select_net U7_banc_rc_gclk_14005
select_net U7_banc_rc_gclk_14008
select_net U7_banc_rc_gclk_14011
select_net U7_banc_rc_gclk_14014
select_net U7_banc_rc_gclk_14017
select_net U7_banc_rc_gclk_14020
select_net U7_banc_rc_gclk_14023
select_net U7_banc_rc_gclk_14026
select_net U7_banc_rc_gclk_14029
select_net U7_banc_rc_gclk_14032
select_net U7_banc_rc_gclk_14035
select_net U7_banc_rc_gclk_14038
select_net U7_banc_rc_gclk_14041
select_net U7_banc_rc_gclk_14044
select_net U7_banc_rc_gclk_14047
select_net U7_banc_rc_gclk_14050
select_net U7_banc_rc_gclk_14053
select_net U7_banc_rc_gclk_14056
select_net U7_banc_rc_gclk_14059
select_net U8_syscop_rc_gclk
select_net U8_syscop_rc_gclk_5742
select_net U9_bus_ctrl_rc_gclk
select_net rc_gclk
route_global_detail

globalDetailRoute

#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Thu Feb 23 13:20:29 2023
#
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-51) SPECIAL_NET gnd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
#WARNING (NRDB-51) SPECIAL_NET vdd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
#NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 4 nets.
#Voltage range [0.000 - 1.800] has 22537 nets.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1131.50 (MB), peak = 1489.92 (MB)
#Merging special wires using 8 threads...
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 636.700 366.765 ) on MET1 for NET clock__L2_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 640.480 381.095 ) on MET1 for NET clock__L3_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 649.710 366.515 ) on MET1 for NET clock__L3_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 653.490 381.340 ) on MET1 for NET clock__L4_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#7 routed nets are extracted.
#    3 (0.01%) extracted nets are partially routed.
#174 routed nets are imported.
#22082 (97.96%) nets are without wires.
#278 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 22541.
#
#Number of eco nets is 3
#
#Start data preparation...
#
#Data preparation is done on Thu Feb 23 13:20:31 2023
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Feb 23 13:20:31 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1329           0        7482    91.38%
#  Metal 2        V        1302           0        7482     0.00%
#  Metal 3        H        1329           0        7482     0.00%
#  Metal 4        V        1302           0        7482     0.00%
#  Metal 5        H        1329           0        7482     0.00%
#  Metal 6        V         651           0        7482     0.00%
#  --------------------------------------------------------------
#  Total                   7242       0.00%  44892    15.23%
#
#  181 nets (0.80%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1133.10 (MB), peak = 1489.92 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1140.50 (MB), peak = 1489.92 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1138.61 (MB), peak = 1489.92 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 278 (skipped).
#Total number of selected nets for routing = 181.
#Total number of unselected nets (but routable) for routing = 22082 (skipped).
#Total number of nets in the design = 22541.
#
#22082 skipped nets do not have any wires.
#3 routable nets have only global wires.
#178 routable nets have only detail routed wires.
#3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#178 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  3               0  
#------------------------------------------------
#        Total                  3               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                181           22082  
#------------------------------------------------
#        Total                181           22082  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 181
#Total wire length = 55478 um.
#Total half perimeter of net bounding box = 34796 um.
#Total wire length on LAYER MET1 = 84 um.
#Total wire length on LAYER MET2 = 3112 um.
#Total wire length on LAYER MET3 = 30143 um.
#Total wire length on LAYER MET4 = 22138 um.
#Total wire length on LAYER MET5 = 0 um.
#Total wire length on LAYER METTP = 0 um.
#Total number of vias = 6026
#Up-Via Summary (total 6026):
#           
#-----------------------
#  Metal 1         2087
#  Metal 2         2010
#  Metal 3         1929
#-----------------------
#                  6026 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1138.61 (MB), peak = 1489.92 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1133.80 (MB), peak = 1489.92 (MB)
#Start Track Assignment.
#Done with 1 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 181
#Total wire length = 55478 um.
#Total half perimeter of net bounding box = 34796 um.
#Total wire length on LAYER MET1 = 84 um.
#Total wire length on LAYER MET2 = 3112 um.
#Total wire length on LAYER MET3 = 30143 um.
#Total wire length on LAYER MET4 = 22138 um.
#Total wire length on LAYER MET5 = 0 um.
#Total wire length on LAYER METTP = 0 um.
#Total number of vias = 6026
#Up-Via Summary (total 6026):
#           
#-----------------------
#  Metal 1         2087
#  Metal 2         2010
#  Metal 3         1929
#-----------------------
#                  6026 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1142.92 (MB), peak = 1489.92 (MB)
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 12.71 (MB)
#Total memory = 1142.92 (MB)
#Peak memory = 1489.92 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 19.9% of the total area was rechecked for DRC, and 0.5% required routing.
#    number of violations = 86
#
#    By Layer and Type :
#	         MetSpc    Short     Loop      Mar   WreExt   Totals
#	MET1          0        0        0        0        0        0
#	MET2         29       14        0        3       39       85
#	MET3          0        0        1        0        0        1
#	Totals       29       14        1        3       39       86
#6 out of 28806 instances need to be verified(marked ipoed).
#0.4% of the total area is being checked for drcs
#0.4% of the total area was checked
#    number of violations = 86
#
#    By Layer and Type :
#	         MetSpc    Short     Loop      Mar   WreExt   Totals
#	MET1          0        0        0        0        0        0
#	MET2         29       14        0        3       39       85
#	MET3          0        0        1        0        0        1
#	Totals       29       14        1        3       39       86
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 1312.48 (MB), peak = 1489.92 (MB)
#start 1st optimization iteration ...
#    number of violations = 85
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         26       17        4       38       85
#	Totals       26       17        4       38       85
#    number of process antenna violations = 21
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1227.10 (MB), peak = 1489.92 (MB)
#start 2nd optimization iteration ...
#    number of violations = 86
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         28       15        3       40       86
#	Totals       28       15        3       40       86
#    number of process antenna violations = 21
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1227.52 (MB), peak = 1489.92 (MB)
#start 3rd optimization iteration ...
#    number of violations = 86
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         26       17        3       40       86
#	Totals       26       17        3       40       86
#    number of process antenna violations = 21
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1227.23 (MB), peak = 1489.92 (MB)
#start 4th optimization iteration ...
#    number of violations = 86
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         28       15        3       40       86
#	Totals       28       15        3       40       86
#    number of process antenna violations = 21
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1230.05 (MB), peak = 1489.92 (MB)
#start 5th optimization iteration ...
#    number of violations = 84
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         26       17        3       38       84
#	Totals       26       17        3       38       84
#    number of process antenna violations = 21
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1215.44 (MB), peak = 1489.92 (MB)
#start 6th optimization iteration ...
#    number of violations = 85
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         31       12        3       39       85
#	Totals       31       12        3       39       85
#    number of process antenna violations = 21
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1320.70 (MB), peak = 1489.92 (MB)
#start 7th optimization iteration ...
#    number of violations = 85
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         29       14        4       38       85
#	Totals       29       14        4       38       85
#    number of process antenna violations = 15
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1330.59 (MB), peak = 1489.92 (MB)
#start 8th optimization iteration ...
#    number of violations = 86
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         26       17        4       39       86
#	Totals       26       17        4       39       86
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1330.56 (MB), peak = 1489.92 (MB)
#start 9th optimization iteration ...
#    number of violations = 86
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         30       13        3       40       86
#	Totals       30       13        3       40       86
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 1328.99 (MB), peak = 1489.92 (MB)
#start 10th optimization iteration ...
#    number of violations = 84
#
#    By Layer and Type :
#	         MetSpc    Short     Loop      Mar   WreExt   Totals
#	MET1          0        0        0        0        0        0
#	MET2         26       17        0        4       36       83
#	MET3          0        0        1        0        0        1
#	Totals       26       17        1        4       36       84
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1327.79 (MB), peak = 1489.92 (MB)
#start 11th optimization iteration ...
#    number of violations = 83
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1          0        0        0        0
#	MET2         31       12       40       83
#	Totals       31       12       40       83
#cpu time = 00:00:06, elapsed time = 00:00:01, memory = 1485.40 (MB), peak = 1490.30 (MB)
#start 12th optimization iteration ...
#    number of violations = 81
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1          0        0        0        0
#	MET2         26       17       38       81
#	Totals       26       17       38       81
#cpu time = 00:00:05, elapsed time = 00:00:01, memory = 1495.77 (MB), peak = 1502.09 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 181
#Total wire length = 55457 um.
#Total half perimeter of net bounding box = 34796 um.
#Total wire length on LAYER MET1 = 85 um.
#Total wire length on LAYER MET2 = 3119 um.
#Total wire length on LAYER MET3 = 30076 um.
#Total wire length on LAYER MET4 = 22178 um.
#Total wire length on LAYER MET5 = 0 um.
#Total wire length on LAYER METTP = 0 um.
#Total number of vias = 6022
#Up-Via Summary (total 6022):
#           
#-----------------------
#  Metal 1         2089
#  Metal 2         2010
#  Metal 3         1923
#-----------------------
#                  6022 
#
#Total number of DRC violations = 81
#Total number of violations on LAYER MET1 = 0
#Total number of violations on LAYER MET2 = 81
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#Total number of violations on LAYER MET5 = 0
#Total number of violations on LAYER METTP = 0
#Cpu time = 00:00:40
#Elapsed time = 00:00:07
#Increased memory = -5.85 (MB)
#Total memory = 1137.07 (MB)
#Peak memory = 1502.09 (MB)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 31
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2          8        8        3       12       31
#	Totals        8        8        3       12       31
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1135.62 (MB), peak = 1502.09 (MB)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 31
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2          8        8        3       12       31
#	Totals        8        8        3       12       31
#cpu time = 00:00:06, elapsed time = 00:00:01, memory = 1130.54 (MB), peak = 1502.09 (MB)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 31
#
#    By Layer and Type :
#	          Short      Mar   WreExt   Totals
#	MET1          0        0        0        0
#	MET2         16        4       11       31
#	Totals       16        4       11       31
#cpu time = 00:00:29, elapsed time = 00:00:09, memory = 1114.64 (MB), peak = 1555.12 (MB)
#Complete Post Routing Optimization.
#Cpu time = 00:00:38
#Elapsed time = 00:00:11
#Increased memory = -22.43 (MB)
#Total memory = 1114.64 (MB)
#Peak memory = 1555.12 (MB)
#Total number of nets with non-default rule or having extra spacing = 181
#Total wire length = 55560 um.
#Total half perimeter of net bounding box = 34796 um.
#Total wire length on LAYER MET1 = 85 um.
#Total wire length on LAYER MET2 = 3147 um.
#Total wire length on LAYER MET3 = 30124 um.
#Total wire length on LAYER MET4 = 22204 um.
#Total wire length on LAYER MET5 = 0 um.
#Total wire length on LAYER METTP = 0 um.
#Total number of vias = 6037
#Up-Via Summary (total 6037):
#           
#-----------------------
#  Metal 1         2089
#  Metal 2         2009
#  Metal 3         1939
#-----------------------
#                  6037 
#
#Total number of DRC violations = 31
#Total number of violations on LAYER MET1 = 0
#Total number of violations on LAYER MET2 = 31
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#Total number of violations on LAYER MET5 = 0
#Total number of violations on LAYER METTP = 0
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	          Short      Mar   WreExt   Totals
#	MET1          0        0        0        0
#	MET2         16        4       11       31
#	Totals       16        4       11       31
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1116.64 (MB), peak = 1555.12 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 181
#Total wire length = 55565 um.
#Total half perimeter of net bounding box = 34796 um.
#Total wire length on LAYER MET1 = 85 um.
#Total wire length on LAYER MET2 = 3147 um.
#Total wire length on LAYER MET3 = 30069 um.
#Total wire length on LAYER MET4 = 22209 um.
#Total wire length on LAYER MET5 = 54 um.
#Total wire length on LAYER METTP = 0 um.
#Total number of vias = 6061
#Up-Via Summary (total 6061):
#           
#-----------------------
#  Metal 1         2089
#  Metal 2         2009
#  Metal 3         1957
#  Metal 4            6
#-----------------------
#                  6061 
#
#Total number of DRC violations = 31
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER MET1 = 0
#Total number of violations on LAYER MET2 = 31
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#Total number of violations on LAYER MET5 = 0
#Total number of violations on LAYER METTP = 0
#
#detailRoute Statistics:
#Cpu time = 00:01:18
#Elapsed time = 00:00:19
#Increased memory = -27.61 (MB)
#Total memory = 1115.30 (MB)
#Peak memory = 1555.12 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:21
#Elapsed time = 00:00:21
#Increased memory = -43.28 (MB)
#Total memory = 1095.36 (MB)
#Peak memory = 1555.12 (MB)
#Number of warnings = 8
#Total number of warnings = 57
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Feb 23 13:20:50 2023
#
*** Re-Route Steiner Clock Tree/Signal Net (cpu=0:01:21 mem=1726.5M) ***
*** Look For Un-Routed Clock Tree Net ***
deselect_all
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
Extraction called for design 'minimips' of instances=28806 and nets=22541 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design minimips.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1726.516M)

# Analysis View: default_emulate_view
********** Clock clock Post-CTS Timing Analysis **********
Nr. of Subtrees                : 42
Nr. of Sinks                   : 1723
Nr. of Buffer                  : 139
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 3(ps)
Root Fall Input Tran           : 3(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U7_banc_RC_CG_HIER_INST10/enl_reg/GN 629.7(ps)
Min trig. edge delay at sink(R): U8_syscop_scp_reg_reg[15][0]/C 470.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 470.2~629.7(ps)        0~10(ps)            
Fall Phase Delay               : 493.5~642.6(ps)        0~10(ps)            
Trig. Edge Skew                : 159.5(ps)              160(ps)             
Rise Skew                      : 159.5(ps)              
Fall Skew                      : 149.1(ps)              
Max. Rise Buffer Tran.         : 196.9(ps)              200(ps)             
Max. Fall Buffer Tran.         : 165.5(ps)              200(ps)             
Max. Rise Sink Tran.           : 163.1(ps)              200(ps)             
Max. Fall Sink Tran.           : 141.7(ps)              200(ps)             
Min. Rise Buffer Tran.         : 4(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 4(ps)                  0(ps)               
Min. Rise Sink Tran.           : 39.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 35.5(ps)               0(ps)               

view default_emulate_view : skew = 159.5ps (required = 160ps)


Clock Analysis (CPU Time 0:00:00.1)


Switching to the default view 'default_emulate_view' ...
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.

*** None of the buffer chains at roots are modified by the fine-tune process.

**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
deselect_all
select_net clock__L5_N3
select_net clock__L5_N2
select_net clock__L5_N1
select_net clock__L5_N0
select_net clock__L4_N0
select_net clock__L3_N0
select_net clock__L2_N0
select_net clock__L1_N0
select_net U1_pf_rc_gclk__L2_N1
select_net U1_pf_rc_gclk__L2_N0
select_net U1_pf_rc_gclk__L1_N0
select_net U2_ei_rc_gclk__L2_N0
select_net U2_ei_rc_gclk__L1_N0
select_net U2_ei_rc_gclk_1264__L2_N0
select_net U2_ei_rc_gclk_1264__L1_N0
select_net U9_bus_ctrl_rc_gclk__L2_N0
select_net U9_bus_ctrl_rc_gclk__L1_N0
select_net U4_ex_U1_alu_rc_gclk__L2_N0
select_net U4_ex_U1_alu_rc_gclk__L1_N0
select_net U4_ex_U1_alu_rc_gclk_6887__L2_N0
select_net U4_ex_U1_alu_rc_gclk_6887__L1_N0
select_net U7_banc_rc_gclk_13972__L2_N3
select_net U7_banc_rc_gclk_13972__L2_N2
select_net U7_banc_rc_gclk_13972__L2_N1
select_net U7_banc_rc_gclk_13972__L2_N0
select_net U7_banc_rc_gclk_13972__L1_N0
select_net U7_banc_rc_gclk_13975__L2_N1
select_net U7_banc_rc_gclk_13975__L2_N0
select_net U7_banc_rc_gclk_13975__L1_N0
select_net U7_banc_rc_gclk_13978__L2_N1
select_net U7_banc_rc_gclk_13978__L2_N0
select_net U7_banc_rc_gclk_13978__L1_N0
select_net U7_banc_rc_gclk_13981__L3_N0
select_net U7_banc_rc_gclk_13981__L2_N0
select_net U7_banc_rc_gclk_13981__L1_N0
select_net U7_banc_rc_gclk_13984__L2_N1
select_net U7_banc_rc_gclk_13984__L2_N0
select_net U7_banc_rc_gclk_13984__L1_N0
select_net U7_banc_rc_gclk_13987__L3_N0
select_net U7_banc_rc_gclk_13987__L2_N0
select_net U7_banc_rc_gclk_13987__L1_N0
select_net U7_banc_rc_gclk_13990__L2_N3
select_net U7_banc_rc_gclk_13990__L2_N2
select_net U7_banc_rc_gclk_13990__L2_N1
select_net U7_banc_rc_gclk_13990__L2_N0
select_net U7_banc_rc_gclk_13990__L1_N0
select_net U7_banc_rc_gclk_13993__L3_N0
select_net U7_banc_rc_gclk_13993__L2_N0
select_net U7_banc_rc_gclk_13993__L1_N0
select_net U7_banc_rc_gclk_13996__L2_N2
select_net U7_banc_rc_gclk_13996__L2_N1
select_net U7_banc_rc_gclk_13996__L2_N0
select_net U7_banc_rc_gclk_13996__L1_N0
select_net U7_banc_rc_gclk_13999__L3_N0
select_net U7_banc_rc_gclk_13999__L2_N0
select_net U7_banc_rc_gclk_13999__L1_N0
select_net U7_banc_rc_gclk_14002__L3_N0
select_net U7_banc_rc_gclk_14002__L2_N0
select_net U7_banc_rc_gclk_14002__L1_N0
select_net U7_banc_rc_gclk_14005__L3_N0
select_net U7_banc_rc_gclk_14005__L2_N0
select_net U7_banc_rc_gclk_14005__L1_N0
select_net U7_banc_rc_gclk_14008__L2_N1
select_net U7_banc_rc_gclk_14008__L2_N0
select_net U7_banc_rc_gclk_14008__L1_N0
select_net U7_banc_rc_gclk_14011__L3_N0
select_net U7_banc_rc_gclk_14011__L2_N0
select_net U7_banc_rc_gclk_14011__L1_N0
select_net U7_banc_rc_gclk_14014__L2_N1
select_net U7_banc_rc_gclk_14014__L2_N0
select_net U7_banc_rc_gclk_14014__L1_N0
select_net U7_banc_rc_gclk_14017__L3_N0
select_net U7_banc_rc_gclk_14017__L2_N0
select_net U7_banc_rc_gclk_14017__L1_N0
select_net U7_banc_rc_gclk_14020__L3_N0
select_net U7_banc_rc_gclk_14020__L2_N0
select_net U7_banc_rc_gclk_14020__L1_N0
select_net U7_banc_rc_gclk_14023__L3_N0
select_net U7_banc_rc_gclk_14023__L2_N0
select_net U7_banc_rc_gclk_14023__L1_N0
select_net U7_banc_rc_gclk_14026__L3_N0
select_net U7_banc_rc_gclk_14026__L2_N0
select_net U7_banc_rc_gclk_14026__L1_N0
select_net U7_banc_rc_gclk_14029__L3_N0
select_net U7_banc_rc_gclk_14029__L2_N0
select_net U7_banc_rc_gclk_14029__L1_N0
select_net U7_banc_rc_gclk_14032__L3_N0
select_net U7_banc_rc_gclk_14032__L2_N0
select_net U7_banc_rc_gclk_14032__L1_N0
select_net U7_banc_rc_gclk_14035__L2_N1
select_net U7_banc_rc_gclk_14035__L2_N0
select_net U7_banc_rc_gclk_14035__L1_N0
select_net U7_banc_rc_gclk_14038__L3_N0
select_net U7_banc_rc_gclk_14038__L2_N0
select_net U7_banc_rc_gclk_14038__L1_N0
select_net U7_banc_rc_gclk_14041__L3_N0
select_net U7_banc_rc_gclk_14041__L2_N0
select_net U7_banc_rc_gclk_14041__L1_N0
select_net U7_banc_rc_gclk_14044__L3_N0
select_net U7_banc_rc_gclk_14044__L2_N0
select_net U7_banc_rc_gclk_14044__L1_N0
select_net U7_banc_rc_gclk_14047__L3_N0
select_net U7_banc_rc_gclk_14047__L2_N0
select_net U7_banc_rc_gclk_14047__L1_N0
select_net U7_banc_rc_gclk_14050__L3_N0
select_net U7_banc_rc_gclk_14050__L2_N0
select_net U7_banc_rc_gclk_14050__L1_N0
select_net U7_banc_rc_gclk_14053__L3_N0
select_net U7_banc_rc_gclk_14053__L2_N0
select_net U7_banc_rc_gclk_14053__L1_N0
select_net U7_banc_rc_gclk_14056__L3_N0
select_net U7_banc_rc_gclk_14056__L2_N0
select_net U7_banc_rc_gclk_14056__L1_N0
select_net U7_banc_rc_gclk_14059__L2_N1
select_net U7_banc_rc_gclk_14059__L2_N0
select_net U7_banc_rc_gclk_14059__L1_N0
select_net U7_banc_rc_gclk__L3_N0
select_net U7_banc_rc_gclk__L2_N0
select_net U7_banc_rc_gclk__L1_N0
select_net U3_di_rc_gclk__L2_N7
select_net U3_di_rc_gclk__L2_N6
select_net U3_di_rc_gclk__L2_N5
select_net U3_di_rc_gclk__L2_N4
select_net U3_di_rc_gclk__L2_N3
select_net U3_di_rc_gclk__L2_N2
select_net U3_di_rc_gclk__L2_N1
select_net U3_di_rc_gclk__L2_N0
select_net U3_di_rc_gclk__L1_N0
select_net U8_syscop_rc_gclk__L2_N0
select_net U8_syscop_rc_gclk__L1_N0
select_net U8_syscop_rc_gclk_5742__L2_N0
select_net U8_syscop_rc_gclk_5742__L1_N0
select_net rc_gclk__L2_N5
select_net rc_gclk__L2_N4
select_net rc_gclk__L2_N3
select_net rc_gclk__L2_N2
select_net rc_gclk__L2_N1
select_net rc_gclk__L2_N0
select_net rc_gclk__L1_N0
select_net clock
select_net U1_pf_rc_gclk
select_net U2_ei_rc_gclk
select_net U2_ei_rc_gclk_1264
select_net U3_di_rc_gclk
select_net U4_ex_U1_alu_rc_gclk
select_net U4_ex_U1_alu_rc_gclk_6887
select_net U7_banc_rc_gclk
select_net U7_banc_rc_gclk_13972
select_net U7_banc_rc_gclk_13975
select_net U7_banc_rc_gclk_13978
select_net U7_banc_rc_gclk_13981
select_net U7_banc_rc_gclk_13984
select_net U7_banc_rc_gclk_13987
select_net U7_banc_rc_gclk_13990
select_net U7_banc_rc_gclk_13993
select_net U7_banc_rc_gclk_13996
select_net U7_banc_rc_gclk_13999
select_net U7_banc_rc_gclk_14002
select_net U7_banc_rc_gclk_14005
select_net U7_banc_rc_gclk_14008
select_net U7_banc_rc_gclk_14011
select_net U7_banc_rc_gclk_14014
select_net U7_banc_rc_gclk_14017
select_net U7_banc_rc_gclk_14020
select_net U7_banc_rc_gclk_14023
select_net U7_banc_rc_gclk_14026
select_net U7_banc_rc_gclk_14029
select_net U7_banc_rc_gclk_14032
select_net U7_banc_rc_gclk_14035
select_net U7_banc_rc_gclk_14038
select_net U7_banc_rc_gclk_14041
select_net U7_banc_rc_gclk_14044
select_net U7_banc_rc_gclk_14047
select_net U7_banc_rc_gclk_14050
select_net U7_banc_rc_gclk_14053
select_net U7_banc_rc_gclk_14056
select_net U7_banc_rc_gclk_14059
select_net U8_syscop_rc_gclk
select_net U8_syscop_rc_gclk_5742
select_net U9_bus_ctrl_rc_gclk
select_net rc_gclk
deselect_all
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.

# Analysis View: default_emulate_view
********** Clock clock Post-CTS Timing Analysis **********
Nr. of Subtrees                : 42
Nr. of Sinks                   : 1723
Nr. of Buffer                  : 139
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 3(ps)
Root Fall Input Tran           : 3(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U7_banc_RC_CG_HIER_INST10/enl_reg/GN 629.7(ps)
Min trig. edge delay at sink(R): U8_syscop_scp_reg_reg[15][0]/C 470.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 470.2~629.7(ps)        0~10(ps)            
Fall Phase Delay               : 493.5~642.6(ps)        0~10(ps)            
Trig. Edge Skew                : 159.5(ps)              160(ps)             
Rise Skew                      : 159.5(ps)              
Fall Skew                      : 149.1(ps)              
Max. Rise Buffer Tran.         : 196.9(ps)              200(ps)             
Max. Fall Buffer Tran.         : 165.5(ps)              200(ps)             
Max. Rise Sink Tran.           : 163.1(ps)              200(ps)             
Max. Fall Sink Tran.           : 141.7(ps)              200(ps)             
Min. Rise Buffer Tran.         : 4(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 4(ps)                  0(ps)               
Min. Rise Sink Tran.           : 39.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 35.5(ps)               0(ps)               

view default_emulate_view : skew = 159.5ps (required = 160ps)


Generating Clock Analysis Report clock_report/clock.postCTS.report ....
Clock Analysis (CPU Time 0:00:00.1)


**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
*** End ckECO (cpu=0:01:30, real=0:00:27.0, mem=1726.5M) ***
**clockDesign ... cpu = 0:03:26, real = 0:01:37, mem = 1726.5M **
eval_legacy { report_message -end_cmd }

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          2  The process node is not set. Use the com...
WARNING   IMPCK-35            82  The fanout_load of the cell's pin (%s/%s...
WARNING   IMPCK-6327           3  The final routing for net "%s" is signif...
WARNING   IMPCK-6324           1  More than %d instances moved during refi...
WARNING   IMPCK-6323          10  The placement of %s was moved by %g micr...
WARNING   IMPCK-6328           1  The utilization of preferred routing lay...
WARNING   IMPCK-6350          83  Clock net %s has %g percent resistance d...
WARNING   IMPCK-8086           4  The command %s is obsolete and will be r...
WARNING   IMPSP-270           17  Cannot find a legal location for MASTER ...
ERROR     IMPSP-2021           4  Could not legalize <%d> instances in the...
WARNING   IMPSP-2020          10  Cannot find a legal location for instanc...
WARNING   IMPTCM-77           17  Option "%s" for command %s is obsolete a...
*** Message Summary: 230 warning(s), 4 error(s)

opt_design -post_cts
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 8 threads.
default_emulate_view
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1728.5M, totSessionCpu=0:18:51 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=1728.5M)
[NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5934 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 181  numPreroutedWires = 3801
[NR-eagl] Read numTotalNets=22262  numIgnoredNets=181
[NR-eagl] EstWL : 218089

[NR-eagl] Usage: 218088 = (106161 H, 111927 V) = (23.77% H, 25.07% V) = (5.181e+05um H, 5.462e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 218189 = (106207 H, 111982 V) = (23.78% H, 25.08% V) = (5.183e+05um H, 5.465e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.06% H + 0.07% V

[NR-eagl] Usage: 218189 = (106207 H, 111982 V) = (23.78% H, 25.08% V) = (5.183e+05um H, 5.465e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 218223 = (106213 H, 112010 V) = (23.79% H, 25.08% V) = (5.183e+05um H, 5.466e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 218223 = (106213 H, 112010 V) = (23.79% H, 25.08% V) = (5.183e+05um H, 5.466e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.07% H + 0.03% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.09% H + 0.10% V
[NR-eagl] Overflow after earlyGlobalRoute 0.11% H + 0.12% V

[NR-eagl] Layer1(MET1)(F) length: 8.503000e+01um, number of vias: 72223
[NR-eagl] Layer2(MET2)(V) length: 2.404235e+05um, number of vias: 91226
[NR-eagl] Layer3(MET3)(H) length: 3.446747e+05um, number of vias: 19853
[NR-eagl] Layer4(MET4)(V) length: 2.709632e+05um, number of vias: 10410
[NR-eagl] Layer5(MET5)(H) length: 2.159902e+05um, number of vias: 1897
[NR-eagl] Layer6(METTP)(V) length: 8.266439e+04um, number of vias: 0
[NR-eagl] Total length: 1.154801e+06um, number of vias: 195609
[NR-eagl] End Peak syMemory usage = 1728.0 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.87 seconds
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'minimips' of instances=28806 and nets=22541 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design minimips.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1724.508M)
*info: There are 10 candidate Buffer cells
*info: There are 10 candidate Inverter cells
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: minimips
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=2244.45 CPU=0:00:06.2 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:06.5  real=0:00:01.0  mem= 2244.4M) ***
*** Done Building Timing Graph (cpu=0:00:07.5 real=0:00:01.0 totSessionCpu=0:19:05 mem=2244.4M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.807  |
|           TNS (ns):|-475.041 |
|    Violating Paths:|   492   |
|          All Paths:|  1765   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.167   |     18 (18)      |
|   max_tran     |      1 (89)      |   -1.225   |     18 (106)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.627%
------------------------------------------------------------
**opt_design ... cpu = 0:00:15, real = 0:00:09, mem = 1770.0M, totSessionCpu=0:19:06 **
** INFO : this run is activating low effort ccoptDesign flow
**ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.
**ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.
**ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (default_emulate_view) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_db power_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = default_emulate_view
Number of VT partitions  = 3
Standard cells in design = 810
Instances in design      = 21876

Instance distribution across the VT partitions:

 LVT : inst = 13757 (62.9%), cells = 557 (69%)
   Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 13757 (62.9%)

 SVT : inst = 8118 (37.1%), cells = 197 (24%)
   Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 8118 (37.1%)

 HVT : inst = 1 (0.0%), cells = 29 (4%)
   Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 1 (0.0%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1770.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1770.1M) ***
*** Starting optimizing excluded clock nets MEM= 1770.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1770.1M) ***
**INFO: Num dontuse cells 532, Num usable cells 749
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 532, Num usable cells 749
Begin: GigaOpt DRV Optimization
GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 181 nets with fixed/cover wires excluded.
Info: 181 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    19   |   107   |    21   |     21  |     0   |     0   |     0   |     0   | -2.81 |          0|          0|          0|  74.63  |            |           |
|    18   |    18   |    18   |     18  |     0   |     0   |     0   |     0   | -3.03 |         28|          0|          5|  74.69  |   0:00:03.0|    2501.1M|
|    18   |    18   |    18   |     18  |     0   |     0   |     0   |     0   | -3.03 |          0|          0|          0|  74.69  |   0:00:00.0|    2501.1M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:08.4 real=0:00:04.0 mem=2501.1M) ***

*** Starting refinePlace (0:19:21 mem=2501.1M) ***
Total net length = 9.816e+05 (4.670e+05 5.145e+05) (ext = 5.100e+04)
*** Checked 2 GNC rules.
*** Applying global-net connections...
*** Applied 2 GNC rules (cpu = 0:00:00.0)
**WARN: (IMPSP-315):	Found 28834 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 4.699%
Density distribution unevenness ratio = 4.657%
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g79557' (Cell INX20).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g89940' (Cell INX20).
Type 'man IMPSP-2020' for more detail.
**ERROR: (IMPSP-2021):	Could not legalize <2> instances in the design. Check warning message IMPSP-270, IMPSP-452 or IMPSP-2020 in log file for more details.
Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 66 insts, mean move: 3.02 um, max move: 11.81 um
	Max move on inst (FE_OFC114_U3_di_n_19541): (371.07, 398.33) --> (378.00, 393.45)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2501.1MB
Summary Report:
Instances move: 66 (out of 21724 movable)
Mean displacement: 3.02 um
Max displacement: 11.81 um (Instance: FE_OFC114_U3_di_n_19541) (371.07, 398.33) -> (378, 393.45)
	Length: 5 sites, height: 1 rows, site name: core, cell type: BUX2
Total net length = 9.816e+05 (4.670e+05 5.145e+05) (ext = 5.100e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2501.1MB
*** Finished refinePlace (0:19:22 mem=2501.1M) ***
*** maximum move = 11.81 um ***
*** Finished re-routing un-routed nets (2501.1M) ***

*** Finish Physical Update (cpu=0:00:02.0 real=0:00:01.0 mem=2501.1M) ***
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98

------------------------------------------------------------
     Summary (cpu=0.25min real=0.15min mem=1774.1M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.027  |
|           TNS (ns):|-284.366 |
|    Violating Paths:|   380   |
|          All Paths:|  1765   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |     17 (17)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.692%
Routing Overflow: 0.11% H and 0.12% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:33, real = 0:00:20, mem = 1774.1M, totSessionCpu=0:19:23 **

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -3.027
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 532, Num usable cells 749
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 532, Num usable cells 749
Begin: GigaOpt Optimization in TNS mode
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 181 nets with fixed/cover wires excluded.
Info: 181 clock nets excluded from IPO operation.
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
*info: 181 clock nets excluded
*info: 7 special nets excluded.
*info: 32 multi-driver nets excluded.
*info: 141 no-driver nets excluded.
*info: 181 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -3.027 TNS Slack -284.366 Density 74.69
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                End Point                 |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
|  -3.027|   -3.027|-284.366| -284.366|    74.69%|   0:00:00.0| 2538.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[28]/D              |
|  -2.730|   -2.730|-283.963| -283.963|    74.70%|   0:00:01.0| 2545.9M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[39]/D              |
|  -2.574|   -2.574|-283.518| -283.518|    74.71%|   0:00:01.0| 2572.1M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[35]/D              |
|  -2.457|   -2.457|-279.853| -279.853|    74.72%|   0:00:01.0| 2591.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[35]/D              |
|  -2.407|   -2.407|-279.612| -279.612|    74.73%|   0:00:02.0| 2610.3M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[27]/D              |
|  -2.381|   -2.381|-276.135| -276.135|    74.75%|   0:00:00.0| 2610.3M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[44]/D              |
|  -2.301|   -2.301|-268.342| -268.342|    74.75%|   0:00:01.0| 2610.3M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[31]/D              |
|  -2.216|   -2.216|-239.366| -239.366|    74.75%|   0:00:01.0| 2610.3M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[31]/D              |
|  -2.200|   -2.200|-236.204| -236.204|    74.76%|   0:00:01.0| 2610.3M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[31]/D              |
|  -1.905|   -1.905|-216.114| -216.114|    74.76%|   0:00:01.0| 2610.3M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[31]/D              |
|  -1.856|   -1.856|-214.889| -214.889|    74.77%|   0:00:01.0| 2610.3M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[31]/D              |
|  -1.816|   -1.816|-213.500| -213.500|    74.78%|   0:00:00.0| 2610.3M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[31]/D              |
|  -1.758|   -1.758|-212.164| -212.164|    74.80%|   0:00:01.0| 2667.5M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[38]/D              |
|  -1.757|   -1.757|-210.986| -210.986|    74.83%|   0:00:01.0| 2667.5M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[44]/D              |
|  -1.720|   -1.720|-207.125| -207.125|    74.85%|   0:00:00.0| 2667.5M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[27]/D              |
|  -1.688|   -1.688|-203.251| -203.251|    74.85%|   0:00:01.0| 2667.5M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[28]/D              |
|  -1.546|   -1.546|-199.982| -199.982|    74.85%|   0:00:00.0| 2667.5M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[44]/D              |
|  -1.546|   -1.546|-190.101| -190.101|    74.85%|   0:00:01.0| 2667.5M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[44]/D              |
|  -1.513|   -1.513|-189.328| -189.328|    74.86%|   0:00:00.0| 2667.5M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[27]/D              |
|  -1.402|   -1.402|-179.549| -179.549|    74.88%|   0:00:01.0| 2667.5M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[44]/D              |
|  -1.346|   -1.346|-178.955| -178.955|    74.90%|   0:00:00.0| 2667.5M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[28]/D              |
|  -1.266|   -1.266|-177.370| -177.370|    74.93%|   0:00:01.0| 2667.5M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[26]/D              |
|  -1.209|   -1.209|-176.131| -176.131|    74.95%|   0:00:00.0| 2667.5M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[41]/D              |
|  -1.166|   -1.166|-174.096| -174.096|    74.96%|   0:00:01.0| 2667.7M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[24]/D              |
|  -1.122|   -1.122|-171.733| -171.733|    74.98%|   0:00:01.0| 2667.7M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[41]/D              |
|  -1.087|   -1.087|-168.722| -168.722|    75.00%|   0:00:01.0| 2667.7M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[24]/D              |
|  -1.087|   -1.087|-167.776| -167.776|    75.04%|   0:00:00.0| 2667.7M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[24]/D              |
|  -1.069|   -1.069|-167.532| -167.532|    75.05%|   0:00:01.0| 2667.7M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[42]/D              |
|  -1.044|   -1.044|-166.293| -166.293|    75.06%|   0:00:00.0| 2667.7M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[60]/D              |
|  -1.031|   -1.031|-164.811| -164.811|    75.08%|   0:00:01.0| 2667.7M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[41]/D              |
|  -1.012|   -1.012|-163.835| -163.835|    75.10%|   0:00:01.0| 2667.7M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[50]/D              |
|  -0.990|   -0.990|-162.537| -162.537|    75.11%|   0:00:00.0| 2686.7M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[30]/D              |
|  -0.934|   -0.934|-160.116| -160.116|    75.14%|   0:00:01.0| 2686.7M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[30]/D              |
|  -0.894|   -0.894|-115.493| -115.493|    75.18%|   0:00:01.0| 2686.7M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[41]/D              |
|  -0.894|   -0.894|-115.415| -115.415|    75.19%|   0:00:00.0| 2686.7M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[41]/D              |
|  -0.876|   -0.876|-114.907| -114.907|    75.22%|   0:00:01.0| 2686.7M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[60]/D              |
|  -0.855|   -0.855|-113.621| -113.621|    75.27%|   0:00:01.0| 2686.7M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[41]/D              |
|  -0.854|   -0.854|-112.198| -112.198|    75.30%|   0:00:01.0| 2686.7M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[30]/D              |
|  -0.816|   -0.816|-110.988| -110.988|    75.32%|   0:00:00.0| 2686.7M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[34]/D              |
|  -0.785|   -0.785|-109.519| -109.519|    75.36%|   0:00:01.0| 2705.8M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[60]/D              |
|  -0.785|   -0.785|-109.354| -109.354|    75.36%|   0:00:01.0| 2705.8M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[60]/D              |
|  -0.763|   -0.763|-108.661| -108.661|    75.39%|   0:00:00.0| 2705.8M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[41]/D              |
|  -0.726|   -0.726|-107.423| -107.423|    75.42%|   0:00:01.0| 2705.8M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[60]/D              |
|  -0.715|   -0.715|-106.396| -106.396|    75.44%|   0:00:01.0| 2705.8M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[60]/D              |
|  -0.695|   -0.695|-105.695| -105.695|    75.45%|   0:00:00.0| 2705.8M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[60]/D              |
|  -0.687|   -0.687|-105.378| -105.378|    75.47%|   0:00:01.0| 2705.8M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[60]/D              |
|  -0.687|   -0.687| -96.448|  -96.448|    75.47%|   0:00:01.0| 2705.8M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[60]/D              |
|  -0.680|   -0.680| -96.161|  -96.161|    75.48%|   0:00:00.0| 2705.8M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[60]/D              |
|  -0.680|   -0.680| -95.837|  -95.837|    75.48%|   0:00:01.0| 2705.8M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[60]/D              |
|  -0.664|   -0.664| -95.401|  -95.401|    75.49%|   0:00:01.0| 2705.8M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[60]/D              |
|  -0.637|   -0.637| -94.402|  -94.402|    75.51%|   0:00:00.0| 2705.8M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[60]/D              |
|  -0.617|   -0.617| -84.841|  -84.841|    75.52%|   0:00:01.0| 2705.8M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[60]/D              |
|  -0.605|   -0.605| -82.239|  -82.239|    75.58%|   0:00:01.0| 2705.8M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[30]/D              |
|  -0.594|   -0.594| -81.738|  -81.738|    75.60%|   0:00:01.0| 2705.8M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[42]/D              |
|  -0.590|   -0.590| -75.680|  -75.680|    75.62%|   0:00:01.0| 2705.8M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
|  -0.564|   -0.564| -75.124|  -75.124|    75.64%|   0:00:01.0| 2705.8M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
|  -0.553|   -0.553| -72.459|  -72.459|    75.68%|   0:00:00.0| 2705.8M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
|  -0.532|   -0.532| -68.462|  -68.462|    75.69%|   0:00:01.0| 2705.8M|default_emulate_view|reg2cgate| U3_di_RC_CG_HIER_INST4/g12/B             |
|  -0.532|   -0.532| -68.117|  -68.117|    75.70%|   0:00:01.0| 2705.8M|default_emulate_view|reg2cgate| U3_di_RC_CG_HIER_INST4/g12/B             |
|  -0.532|   -0.532| -67.646|  -67.646|    75.71%|   0:00:00.0| 2687.1M|default_emulate_view|reg2cgate| U3_di_RC_CG_HIER_INST4/g12/B             |
|  -0.532|   -0.532| -66.945|  -66.945|    75.74%|   0:00:02.0| 2687.1M|default_emulate_view|reg2cgate| U3_di_RC_CG_HIER_INST4/g12/B             |
|  -0.532|   -0.532| -64.204|  -64.204|    75.80%|   0:00:01.0| 2687.1M|default_emulate_view|reg2cgate| U1_pf_RC_CG_HIER_INST1/g12/B             |
|  -0.532|   -0.532| -63.763|  -63.763|    75.81%|   0:00:00.0| 2687.1M|default_emulate_view|reg2cgate| U1_pf_RC_CG_HIER_INST1/g12/B             |
|  -0.532|   -0.532| -62.653|  -62.653|    75.85%|   0:00:01.0| 2687.1M|default_emulate_view|reg2cgate| U1_pf_RC_CG_HIER_INST1/g12/B             |
|  -0.532|   -0.532| -62.638|  -62.638|    75.87%|   0:00:01.0| 2687.1M|default_emulate_view|reg2cgate| U1_pf_RC_CG_HIER_INST1/g12/B             |
|  -0.532|   -0.532| -62.232|  -62.232|    75.92%|   0:00:01.0| 2687.1M|default_emulate_view|reg2cgate| U1_pf_RC_CG_HIER_INST1/g12/B             |
|  -0.532|   -0.532| -59.288|  -59.288|    75.95%|   0:00:00.0| 2687.1M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST22/g13/B          |
|  -0.532|   -0.532| -59.174|  -59.174|    75.97%|   0:00:01.0| 2687.1M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST22/g13/B          |
|  -0.532|   -0.532| -57.904|  -57.904|    75.98%|   0:00:01.0| 2687.1M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST22/g13/B          |
|  -0.532|   -0.532| -57.709|  -57.709|    76.01%|   0:00:00.0| 2687.1M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST22/g13/B          |
|  -0.532|   -0.532| -57.218|  -57.218|    76.05%|   0:00:01.0| 2687.1M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST22/g13/B          |
|  -0.532|   -0.532| -56.985|  -56.985|    76.05%|   0:00:00.0| 2687.1M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST22/g13/B          |
|  -0.532|   -0.532| -56.445|  -56.445|    76.07%|   0:00:01.0| 2687.1M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST11/g13/B          |
|  -0.532|   -0.532| -55.681|  -55.681|    76.09%|   0:00:00.0| 2687.1M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST11/g13/B          |
|  -0.532|   -0.532| -55.470|  -55.470|    76.10%|   0:00:00.0| 2687.1M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST11/g13/B          |
|  -0.532|   -0.532| -55.216|  -55.216|    76.14%|   0:00:01.0| 2687.1M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST11/g13/B          |
|  -0.532|   -0.532| -54.217|  -54.217|    76.19%|   0:00:01.0| 2687.1M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
|  -0.532|   -0.532| -53.813|  -53.813|    76.25%|   0:00:01.0| 2687.1M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
|  -0.532|   -0.532| -53.322|  -53.322|    76.33%|   0:00:01.0| 2687.1M|default_emulate_view|reg2cgate| RC_CG_DECLONE_HIER_INST/g12/B            |
|  -0.532|   -0.532| -52.207|  -52.207|    76.44%|   0:00:01.0| 2687.1M|default_emulate_view|reg2cgate| RC_CG_DECLONE_HIER_INST/g12/B            |
|  -0.532|   -0.532| -52.019|  -52.019|    76.45%|   0:00:01.0| 2687.1M|default_emulate_view|reg2cgate| RC_CG_DECLONE_HIER_INST/g12/B            |
|  -0.532|   -0.532| -50.697|  -50.697|    76.48%|   0:00:01.0| 2687.1M|default_emulate_view|reg2cgate| RC_CG_DECLONE_HIER_INST/g12/B            |
|  -0.532|   -0.532| -37.297|  -37.297|    76.54%|   0:00:01.0| 2687.1M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[61]/D              |
|  -0.532|   -0.532| -37.017|  -37.017|    76.61%|   0:00:01.0| 2687.1M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[60]/D              |
|  -0.532|   -0.532| -36.817|  -36.817|    76.67%|   0:00:01.0| 2687.1M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[60]/D              |
|  -0.532|   -0.532| -36.552|  -36.552|    76.68%|   0:00:01.0| 2687.1M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[60]/D              |
|  -0.532|   -0.532| -36.410|  -36.410|    76.75%|   0:00:01.0| 2706.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[61]/D              |
|  -0.532|   -0.532| -34.380|  -34.380|    76.85%|   0:00:01.0| 2706.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
|  -0.532|   -0.532| -33.142|  -33.142|    76.86%|   0:00:01.0| 2706.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
|  -0.532|   -0.532| -32.798|  -32.798|    76.87%|   0:00:01.0| 2706.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[46]/D              |
|  -0.532|   -0.532| -32.060|  -32.060|    76.88%|   0:00:01.0| 2706.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[61]/D              |
|  -0.532|   -0.532| -31.271|  -31.271|    76.93%|   0:00:01.0| 2706.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[61]/D              |
|  -0.532|   -0.532| -30.914|  -30.914|    76.95%|   0:00:00.0| 2706.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
|  -0.532|   -0.532| -30.445|  -30.445|    77.00%|   0:00:01.0| 2706.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[46]/D              |
|  -0.532|   -0.532| -29.091|  -29.091|    77.07%|   0:00:01.0| 2706.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
|  -0.532|   -0.532| -28.893|  -28.893|    77.08%|   0:00:01.0| 2706.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[61]/D              |
|  -0.532|   -0.532| -25.656|  -25.656|    77.19%|   0:00:01.0| 2706.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
|  -0.532|   -0.532| -25.611|  -25.611|    77.19%|   0:00:01.0| 2706.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
|  -0.532|   -0.532| -25.439|  -25.439|    77.26%|   0:00:01.0| 2706.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
|  -0.532|   -0.532| -24.476|  -24.476|    77.32%|   0:00:01.0| 2706.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[49]/D              |
|  -0.532|   -0.532| -24.252|  -24.252|    77.34%|   0:00:01.0| 2706.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[42]/D              |
|  -0.532|   -0.532| -24.196|  -24.196|    77.36%|   0:00:00.0| 2706.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[49]/D              |
|  -0.532|   -0.532| -24.173|  -24.173|    77.42%|   0:00:01.0| 2706.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[49]/D              |
|  -0.532|   -0.532| -22.904|  -22.904|    77.46%|   0:00:01.0| 2706.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[63]/D              |
|  -0.532|   -0.532| -22.556|  -22.556|    77.54%|   0:00:01.0| 2706.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[54]/D              |
|  -0.532|   -0.532| -22.524|  -22.524|    77.54%|   0:00:00.0| 2706.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[54]/D              |
|  -0.532|   -0.532| -21.273|  -21.273|    77.62%|   0:00:01.0| 2706.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[38]/D              |
|  -0.532|   -0.532| -20.962|  -20.962|    77.63%|   0:00:01.0| 2706.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[38]/D              |
|  -0.532|   -0.532| -20.612|  -20.612|    77.64%|   0:00:01.0| 2706.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[53]/D              |
|  -0.532|   -0.532| -20.440|  -20.440|    77.64%|   0:00:01.0| 2706.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[34]/D              |
|  -0.532|   -0.532| -20.379|  -20.379|    77.65%|   0:00:00.0| 2706.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[34]/D              |
|  -0.532|   -0.532| -20.195|  -20.195|    77.70%|   0:00:01.0| 2706.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[40]/D              |
|  -0.532|   -0.532| -20.166|  -20.166|    77.71%|   0:00:00.0| 2706.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[40]/D              |
|  -0.532|   -0.532| -20.161|  -20.161|    77.73%|   0:00:00.0| 2706.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[40]/D              |
|  -0.532|   -0.532| -20.161|  -20.161|    77.73%|   0:00:00.0| 2706.2M|default_emulate_view|reg2cgate| U3_di_RC_CG_HIER_INST4/g12/B             |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:55 real=0:01:25 mem=2706.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:55 real=0:01:25 mem=2706.2M) ***
** GigaOpt Optimizer WNS Slack -0.532 TNS Slack -20.161 Density 77.73
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.532  TNS Slack -20.161 Density 77.73
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    77.73%|        -|  -0.532| -20.161|   0:00:00.0| 2706.2M|
|    77.46%|      105|  -0.532| -19.963|   0:00:01.0| 2706.2M|
|    75.30%|     2123|  -0.532| -19.507|   0:00:07.0| 2706.2M|
|    75.29%|       20|  -0.532| -19.507|   0:00:01.0| 2706.2M|
|    75.29%|        0|  -0.532| -19.507|   0:00:00.0| 2706.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.532  TNS Slack -19.507 Density 75.29
** Finished Core Area Reclaim Optimization (cpu = 0:00:34.2) (real = 0:00:10.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:34, real=0:00:10, mem=2635.87M, totSessionCpu=0:25:02).
*** Starting refinePlace (0:25:02 mem=2643.9M) ***
Total net length = 1.100e+06 (5.390e+05 5.614e+05) (ext = 5.100e+04)
*** Checked 2 GNC rules.
*** Applying global-net connections...
*** Applied 2 GNC rules (cpu = 0:00:00.0)
**WARN: (IMPSP-315):	Found 29713 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 4.610%
Density distribution unevenness ratio = 4.328%
Move report: Timing Driven Placement moves 1127 insts, mean move: 16.68 um, max move: 74.32 um
	Max move on inst (FE_OCPC837_U3_di_n_19539): (592.20, 417.85) --> (556.92, 456.89)
	Runtime: CPU: 0:00:02.5 REAL: 0:00:01.0 MEM: 2655.6MB
Density distribution unevenness ratio = 4.297%
Move report: Detail placement moves 4627 insts, mean move: 6.06 um, max move: 39.06 um
	Max move on inst (U4_ex_EX_adr_reg[18]): (624.33, 203.13) --> (585.27, 203.13)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2680.7MB
Summary Report:
Instances move: 4926 (out of 22603 movable)
Mean displacement: 8.99 um
Max displacement: 90.54 um (Instance: FE_OCPC839_U3_di_n_19539) (591.57, 412.97) -> (544.95, 456.89)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INX2
Total net length = 1.114e+06 (5.464e+05 5.677e+05) (ext = 5.100e+04)
Runtime: CPU: 0:00:03.5 REAL: 0:00:02.0 MEM: 2680.7MB
*** Finished refinePlace (0:25:05 mem=2680.7M) ***
*** maximum move = 90.54 um ***
*** Finished re-routing un-routed nets (2680.7M) ***

*** Finish Physical Update (cpu=0:00:05.3 real=0:00:03.0 mem=2680.7M) ***
** GigaOpt Optimizer WNS Slack -0.252 TNS Slack -9.604 Density 75.29

*** Finish post-CTS Setup Fixing (cpu=0:05:38 real=0:01:39 mem=2680.7M) ***

End: GigaOpt Optimization in TNS mode

------------------------------------------------------------
     Summary (cpu=5.74min real=1.75min mem=1945.2M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.252  | -0.186  | -0.252  |  1.751  |
|           TNS (ns):| -9.604  | -3.414  | -6.190  |  0.000  |
|    Violating Paths:|   64    |   30    |   34    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |     17 (17)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.285%
Routing Overflow: 0.11% H and 0.12% V
------------------------------------------------------------
**opt_design ... cpu = 0:06:18, real = 0:02:06, mem = 1943.2M, totSessionCpu=0:25:08 **
**INFO: Num dontuse cells 532, Num usable cells 749
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 532, Num usable cells 749
Begin: GigaOpt Optimization in WNS mode
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 181 nets with fixed/cover wires excluded.
Info: 181 clock nets excluded from IPO operation.
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
*info: 181 clock nets excluded
*info: 7 special nets excluded.
*info: 32 multi-driver nets excluded.
*info: 141 no-driver nets excluded.
*info: 181 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.252 TNS Slack -9.604 Density 75.29
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                End Point                 |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
|  -0.252|   -0.252|  -9.604|   -9.604|    75.29%|   0:00:00.0| 2668.3M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST35/g13/B          |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
Multithreaded Timing Analysis is initialized with 8 threads

#################################################################################
# Design Stage: PreRoute
# Design Name: minimips
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=135.383 CPU=0:00:06.4 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:08.3  real=0:00:01.0  mem= 135.4M) ***
{ slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { 0.000 } { 0.358 } { 0 } { 1764 } } } }
_______________________________________________________________________
skewClock sized 1 and inserted 9 insts
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                End Point                 |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
|  -0.235|   -0.235|  -5.637|   -5.637|    75.29%|   0:00:06.0| 2670.3M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST15/g13/B          |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
skewClock sized 2 and inserted 5 insts
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                End Point                 |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
|  -0.216|   -0.216|  -4.892|   -4.892|    75.29%|   0:00:03.0| 2670.3M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST23/g13/B          |
|  -0.216|   -0.216|  -4.892|   -4.892|    75.29%|   0:00:00.0| 2670.3M|default_emulate_view|reg2cgate| U7_banc_RC_CG_HIER_INST23/g13/B          |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:18.0 real=0:00:09.0 mem=2670.3M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                End Point                 |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
|  -0.042|   -0.216|  -0.076|   -4.892|    75.29%|   0:00:00.0| 2670.3M|default_emulate_view|  reg2reg| U4_ex_EX_data_ual_reg[15]/D              |
|   0.008|   -0.216|   0.000|   -4.816|    75.33%|   0:00:01.0| 2746.6M|default_emulate_view|  reg2reg| U4_ex_EX_ecr_reg_reg/D                   |
|   0.026|   -0.216|   0.000|   -4.816|    75.35%|   0:00:01.0| 2746.6M|default_emulate_view|  reg2reg| U3_di_DI_op2_reg[13]/D                   |
|   0.027|   -0.216|   0.000|   -4.816|    75.37%|   0:00:00.0| 2746.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[52]/D              |
|   0.047|   -0.216|   0.000|   -4.816|    75.38%|   0:00:00.0| 2746.6M|default_emulate_view|  reg2reg| U3_di_DI_op1_reg[26]/D                   |
|   0.048|   -0.216|   0.000|   -4.816|    75.38%|   0:00:00.0| 2746.6M|default_emulate_view|  reg2reg| U3_di_DI_op1_reg[26]/D                   |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.5 real=0:00:02.0 mem=2746.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:25.5 real=0:00:11.0 mem=2746.6M) ***
** GigaOpt Optimizer WNS Slack -0.216 TNS Slack -4.816 Density 75.38
*** Starting refinePlace (0:25:41 mem=2746.6M) ***
Total net length = 1.142e+06 (5.714e+05 5.704e+05) (ext = 5.101e+04)
*** Checked 2 GNC rules.
*** Applying global-net connections...
*** Applied 2 GNC rules (cpu = 0:00:00.0)
**WARN: (IMPSP-315):	Found 29746 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 4.012%
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2746.6MB
Density distribution unevenness ratio = 3.980%
Move report: Detail placement moves 246 insts, mean move: 5.48 um, max move: 19.53 um
	Max move on inst (U4_ex_U1_alu_mul_139_47_g73224): (173.25, 203.13) --> (153.72, 203.13)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 2746.6MB
Summary Report:
Instances move: 246 (out of 22639 movable)
Mean displacement: 5.48 um
Max displacement: 19.53 um (Instance: U4_ex_U1_alu_mul_139_47_g73224) (173.25, 203.13) -> (153.72, 203.13)
	Length: 21 sites, height: 1 rows, site name: core, cell type: FAX2
Total net length = 1.142e+06 (5.714e+05 5.704e+05) (ext = 5.101e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 2746.6MB
*** Finished refinePlace (0:25:41 mem=2746.6M) ***
*** maximum move = 19.53 um ***
*** Finished re-routing un-routed nets (2746.6M) ***

*** Finish Physical Update (cpu=0:00:01.6 real=0:00:01.0 mem=2746.6M) ***
** GigaOpt Optimizer WNS Slack -0.072 TNS Slack -0.097 Density 75.41
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                End Point                 |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
|  -0.072|   -0.072|  -0.097|   -0.097|    75.41%|   0:00:00.0| 2746.6M|default_emulate_view|reg2cgate| U1_pf_RC_CG_HIER_INST1/g12/B             |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
skewClock sized 0 and inserted 2 insts
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                End Point                 |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
|   0.024|    0.024|   0.000|    0.000|    75.42%|   0:00:02.0| 2746.6M|default_emulate_view|reg2cgate| U2_ei_RC_CG_HIER_INST2/g12/B             |
|   0.037|    0.037|   0.000|    0.000|    75.43%|   0:00:01.0| 2746.6M|default_emulate_view|reg2cgate| U1_pf_RC_CG_HIER_INST1/g12/B             |
|   0.037|    0.037|   0.000|    0.000|    75.43%|   0:00:00.0| 2746.6M|default_emulate_view|reg2cgate| U1_pf_RC_CG_HIER_INST1/g12/B             |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.6 real=0:00:03.0 mem=2746.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.6 real=0:00:03.0 mem=2746.6M) ***
** GigaOpt Optimizer WNS Slack 0.037 TNS Slack 0.000 Density 75.43
*** Starting refinePlace (0:25:49 mem=2746.6M) ***
Total net length = 1.144e+06 (5.732e+05 5.706e+05) (ext = 5.101e+04)
*** Checked 2 GNC rules.
*** Applying global-net connections...
*** Applied 2 GNC rules (cpu = 0:00:00.0)
**WARN: (IMPSP-315):	Found 29752 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 3.985%
Density distribution unevenness ratio = 3.954%
Move report: Detail placement moves 95 insts, mean move: 3.96 um, max move: 13.70 um
	Max move on inst (FE_RC_228_0): (501.48, 188.49) --> (510.30, 183.61)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2746.6MB
Summary Report:
Instances move: 95 (out of 22645 movable)
Mean displacement: 3.96 um
Max displacement: 13.70 um (Instance: FE_RC_228_0) (501.48, 188.49) -> (510.3, 183.61)
	Length: 10 sites, height: 1 rows, site name: core, cell type: AND6X1
Total net length = 1.144e+06 (5.732e+05 5.706e+05) (ext = 5.101e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2746.6MB
*** Finished refinePlace (0:25:50 mem=2746.6M) ***
*** maximum move = 13.70 um ***
*** Finished re-routing un-routed nets (2746.6M) ***

*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=2746.6M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 75.44
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                End Point                 |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
|   0.000|    0.000|   0.000|    0.000|    75.44%|   0:00:00.0| 2746.6M|default_emulate_view|  reg2reg| U1_pf_RC_CG_HIER_INST1/enl_reg/D         |
|   0.031|    0.031|   0.000|    0.000|    75.45%|   0:00:01.0| 2746.6M|default_emulate_view|  reg2reg| U1_pf_RC_CG_HIER_INST1/enl_reg/D         |
|   0.051|    0.051|   0.000|    0.000|    75.46%|   0:00:00.0| 2746.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[31]/D              |
|   0.051|    0.051|   0.000|    0.000|    75.46%|   0:00:00.0| 2746.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[31]/D              |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.5 real=0:00:01.0 mem=2746.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.6 real=0:00:01.0 mem=2746.6M) ***
** GigaOpt Optimizer WNS Slack 0.051 TNS Slack 0.000 Density 75.46
*** Starting refinePlace (0:25:54 mem=2746.6M) ***
Total net length = 1.144e+06 (5.734e+05 5.711e+05) (ext = 5.101e+04)
*** Checked 2 GNC rules.
*** Applying global-net connections...
*** Applied 2 GNC rules (cpu = 0:00:00.0)
**WARN: (IMPSP-315):	Found 29759 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 3.987%
Density distribution unevenness ratio = 3.955%
Move report: Detail placement moves 22 insts, mean move: 3.97 um, max move: 9.92 um
	Max move on inst (U3_di_g7669): (696.15, 188.49) --> (701.19, 183.61)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2746.6MB
Summary Report:
Instances move: 22 (out of 22652 movable)
Mean displacement: 3.97 um
Max displacement: 9.92 um (Instance: U3_di_g7669) (696.15, 188.49) -> (701.19, 183.61)
	Length: 3 sites, height: 1 rows, site name: core, cell type: NO2X1
Total net length = 1.144e+06 (5.734e+05 5.711e+05) (ext = 5.101e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2746.6MB
*** Finished refinePlace (0:25:54 mem=2746.6M) ***
*** maximum move = 9.92 um ***
*** Finished re-routing un-routed nets (2746.6M) ***

*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=2746.6M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 75.46
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                End Point                 |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
|   0.000|    0.000|   0.000|    0.000|    75.46%|   0:00:00.0| 2746.6M|default_emulate_view|  reg2reg| U1_pf_RC_CG_HIER_INST1/enl_reg/D         |
|   0.039|    0.039|   0.000|    0.000|    75.47%|   0:00:01.0| 2746.6M|default_emulate_view|  reg2reg| U2_ei_RC_CG_HIER_INST2/enl_reg/D         |
|   0.039|    0.039|   0.000|    0.000|    75.47%|   0:00:00.0| 2746.6M|default_emulate_view|  reg2reg| U2_ei_RC_CG_HIER_INST2/enl_reg/D         |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:01.0 mem=2746.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.7 real=0:00:01.0 mem=2746.6M) ***
*** Starting refinePlace (0:25:58 mem=2746.6M) ***
Total net length = 1.145e+06 (5.734e+05 5.712e+05) (ext = 5.101e+04)
*** Checked 2 GNC rules.
*** Applying global-net connections...
*** Applied 2 GNC rules (cpu = 0:00:00.0)
**WARN: (IMPSP-315):	Found 29762 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2746.6MB
Summary Report:
Instances move: 0 (out of 22655 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 1.145e+06 (5.734e+05 5.712e+05) (ext = 5.101e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2746.6MB
*** Finished refinePlace (0:25:58 mem=2746.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2746.6M) ***

*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=2746.6M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 75.47

*** Finish post-CTS Setup Fixing (cpu=0:00:44.6 real=0:00:22.0 mem=2746.6M) ***

End: GigaOpt Optimization in WNS mode

------------------------------------------------------------
     Summary (cpu=0.84min real=0.47min mem=1945.2M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.308  |  1.722  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |     17 (17)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.475%
Routing Overflow: 0.11% H and 0.12% V
------------------------------------------------------------
**opt_design ... cpu = 0:07:09, real = 0:02:35, mem = 1943.2M, totSessionCpu=0:26:00 **
**INFO: Num dontuse cells 532, Num usable cells 749
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 532, Num usable cells 749
Begin: GigaOpt Optimization in TNS mode
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 181 nets with fixed/cover wires excluded.
Info: 197 clock nets excluded from IPO operation.
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
*info: 197 clock nets excluded
*info: 7 special nets excluded.
*info: 32 multi-driver nets excluded.
*info: 141 no-driver nets excluded.
*info: 181 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 75.47
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                End Point                 |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
|   0.000|    0.000|   0.000|    0.000|    75.47%|   0:00:00.0| 2668.3M|default_emulate_view|  reg2reg| U1_pf_RC_CG_HIER_INST1/enl_reg/D         |
|   0.016|    0.016|   0.000|    0.000|    75.49%|   0:00:00.0| 2744.6M|default_emulate_view|  reg2reg| U2_ei_RC_CG_HIER_INST2/enl_reg/D         |
|   0.027|    0.027|   0.000|    0.000|    75.49%|   0:00:01.0| 2744.6M|default_emulate_view|  reg2reg| U2_ei_RC_CG_HIER_INST2/enl_reg/D         |
|   0.036|    0.036|   0.000|    0.000|    75.50%|   0:00:00.0| 2744.6M|default_emulate_view|  reg2reg| U2_ei_RC_CG_HIER_INST2/enl_reg/D         |
|   0.036|    0.036|   0.000|    0.000|    75.50%|   0:00:00.0| 2744.6M|default_emulate_view|  reg2reg| U2_ei_RC_CG_HIER_INST2/enl_reg/D         |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.4 real=0:00:01.0 mem=2744.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.4 real=0:00:01.0 mem=2744.6M) ***
** GigaOpt Optimizer WNS Slack 0.036 TNS Slack 0.000 Density 75.50
*** Starting refinePlace (0:26:10 mem=2744.6M) ***
Total net length = 1.145e+06 (5.735e+05 5.716e+05) (ext = 5.101e+04)
*** Checked 2 GNC rules.
*** Applying global-net connections...
*** Applied 2 GNC rules (cpu = 0:00:00.0)
**WARN: (IMPSP-315):	Found 29767 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 3.970%
Density distribution unevenness ratio = 3.937%
Move report: Detail placement moves 21 insts, mean move: 3.11 um, max move: 6.93 um
	Max move on inst (g4308): (790.02, 393.45) --> (796.95, 393.45)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2744.6MB
Summary Report:
Instances move: 21 (out of 22660 movable)
Mean displacement: 3.11 um
Max displacement: 6.93 um (Instance: g4308) (790.02, 393.45) -> (796.95, 393.45)
	Length: 3 sites, height: 1 rows, site name: core, cell type: NO2X1
Total net length = 1.145e+06 (5.735e+05 5.716e+05) (ext = 5.101e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2744.6MB
*** Finished refinePlace (0:26:10 mem=2744.6M) ***
*** maximum move = 6.93 um ***
*** Finished re-routing un-routed nets (2744.6M) ***

*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=2744.6M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 75.50

*** Finish post-CTS Setup Fixing (cpu=0:00:05.2 real=0:00:03.0 mem=2744.6M) ***

End: GigaOpt Optimization in TNS mode

------------------------------------------------------------
     Summary (cpu=0.18min real=0.13min mem=1943.2M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.297  |  1.724  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |     17 (17)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.496%
Routing Overflow: 0.11% H and 0.12% V
------------------------------------------------------------
**opt_design ... cpu = 0:07:21, real = 0:02:44, mem = 1943.2M, totSessionCpu=0:26:12 **
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 181 nets with fixed/cover wires excluded.
Info: 197 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 75.50
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    75.50%|        -|   0.000|   0.000|   0:00:00.0| 2684.6M|
|    75.48%|        8|   0.000|   0.000|   0:00:01.0| 2684.6M|
|    75.08%|      140|   0.000|   0.000|   0:00:01.0| 2684.6M|
|    69.36%|     4441|   0.005|   0.000|   0:00:09.0| 2684.6M|
|    68.57%|      653|   0.005|   0.000|   0:00:03.0| 2684.6M|
|    68.47%|       89|   0.005|   0.000|   0:00:01.0| 2684.6M|
|    68.46%|        7|   0.005|   0.000|   0:00:00.0| 2684.6M|
|    68.46%|        1|   0.005|   0.000|   0:00:00.0| 2684.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.005  TNS Slack 0.000 Density 68.46
** Finished Core Area Reclaim Optimization (cpu = 0:01:03) (real = 0:00:16.0) **
*** Starting refinePlace (0:27:15 mem=2684.6M) ***
Total net length = 1.144e+06 (5.742e+05 5.702e+05) (ext = 5.101e+04)
*** Checked 2 GNC rules.
*** Applying global-net connections...
*** Applied 2 GNC rules (cpu = 0:00:00.0)
**WARN: (IMPSP-315):	Found 29610 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2684.6MB
Summary Report:
Instances move: 0 (out of 22503 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 1.144e+06 (5.742e+05 5.702e+05) (ext = 5.101e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2684.6MB
*** Finished refinePlace (0:27:15 mem=2684.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2684.6M) ***

*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=2684.6M) ***
*** Finished Area Reclaim Optimization (cpu=0:01:04, real=0:00:17, mem=1961.52M, totSessionCpu=0:27:16).
[NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5934 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 181  numPreroutedWires = 3801
[NR-eagl] Read numTotalNets=23061  numIgnoredNets=181
[NR-eagl] There are 16 clock nets ( 16 with NDR ).
[NR-eagl] EstWL : 241396

[NR-eagl] Usage: 107 = (34 H, 73 V) = (0.02% H, 0.03% V) = (1.659e+02um H, 3.562e+02um V)
[NR-eagl] 
[NR-eagl] Usage: 107 = (34 H, 73 V) = (0.02% H, 0.03% V) = (1.659e+02um H, 3.562e+02um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.07% V

[NR-eagl] Usage: 107 = (34 H, 73 V) = (0.02% H, 0.03% V) = (1.659e+02um H, 3.562e+02um V)
[NR-eagl] 
[NR-eagl] Usage: 107 = (34 H, 73 V) = (0.02% H, 0.03% V) = (1.659e+02um H, 3.562e+02um V)
[NR-eagl] 
[NR-eagl] Usage: 107 = (34 H, 73 V) = (0.02% H, 0.03% V) = (1.659e+02um H, 3.562e+02um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.07% V

[NR-eagl] Usage: 241394 = (121471 H, 119923 V) = (27.20% H, 26.86% V) = (5.928e+05um H, 5.852e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 241614 = (121570 H, 120044 V) = (27.22% H, 26.88% V) = (5.933e+05um H, 5.858e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.68% H + 0.32% V

[NR-eagl] Usage: 241614 = (121570 H, 120044 V) = (27.22% H, 26.88% V) = (5.933e+05um H, 5.858e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 241669 = (121579 H, 120090 V) = (27.23% H, 26.89% V) = (5.933e+05um H, 5.860e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 241669 = (121579 H, 120090 V) = (27.23% H, 26.89% V) = (5.933e+05um H, 5.860e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.66% H + 0.32% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.46% H + 0.23% V
[NR-eagl] Overflow after earlyGlobalRoute 0.57% H + 0.30% V

[NR-eagl] Layer1(MET1)(F) length: 8.503000e+01um, number of vias: 73838
[NR-eagl] Layer2(MET2)(V) length: 2.410073e+05um, number of vias: 93248
[NR-eagl] Layer3(MET3)(H) length: 3.636570e+05um, number of vias: 21445
[NR-eagl] Layer4(MET4)(V) length: 2.947821e+05um, number of vias: 11767
[NR-eagl] Layer5(MET5)(H) length: 2.725238e+05um, number of vias: 2273
[NR-eagl] Layer6(METTP)(V) length: 9.998241e+04um, number of vias: 0
[NR-eagl] Total length: 1.272038e+06um, number of vias: 202571
[NR-eagl] End Peak syMemory usage = 1955.1 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.39 seconds
Extraction called for design 'minimips' of instances=29610 and nets=23340 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design minimips.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1951.469M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 18.33, normalized total congestion hotspot area = 19.22 (area is in unit of 4 std-cell row bins)
HotSpot [1] box (354.51 315.37 510.67 452.01)
HotSpot [2] box (627.79 627.69 686.35 686.25)
Adjusting target slack by 0.1 ns for power optimization
default_emulate_view
#################################################################################
# Design Stage: PreRoute
# Design Name: minimips
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=2481.84 CPU=0:00:06.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:08.2  real=0:00:01.0  mem= 2481.8M) ***

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.088  | -0.088  |  0.312  |  1.727  |
|           TNS (ns):| -1.373  | -1.373  |  0.000  |  0.000  |
|    Violating Paths:|   43    |   43    |    0    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |     17 (17)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.462%
------------------------------------------------------------
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 181 nets with fixed/cover wires excluded.
Info: 197 clock nets excluded from IPO operation.

Power Net Detected:
    Voltage	    Name
default_emulate_view
default_emulate_view
    0.00V	    gnd!
default_emulate_view
    0.00V	    gnd
    0.00V	    GND
    0.00V	    VSS
    0.00V	    vdd!
    0.00V	    vdd
    0.00V	    VDD

Begin Power Analysis

    0.00V	    gnd!
default_emulate_view
default_emulate_view
    0.00V	    gnd
    0.00V	    GND
    0.00V	    VSS
    0.00V	    vdd!
    0.00V	    vdd
    0.00V	    VDD

Warning:

Warning:
  There are 7 power/gnd nets that are not connected
VDD gnd GND VSS ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 7 power/gnd nets that are not connected
VDD gnd GND VSS ...
Use 'globalNetConnect' to define rail connections.


  There are 7 power/gnd nets that are not connected
VDD gnd GND VSS ...
Use 'globalNetConnect' to define rail connections.
** WARN:  (VOLTUS_POWR-2035): There are 7 power/gnd nets that are not connected
VDD gnd GND VSS ...
Use 'globalNetConnect' to define rail connections.




Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1480.85MB/1480.85MB)

Begin Processing Timing Window Data for Power Calculation

clock(250MHz) CK: assigning clock clock to net clock
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1480.95MB/1480.95MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1480.99MB/1480.99MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Feb-23 13:24:56 (2023-Feb-23 18:24:56 GMT)

Starting Levelizing
2023-Feb-23 13:24:56 (2023-Feb-23 18:24:56 GMT)
2023-Feb-23 13:24:56 (2023-Feb-23 18:24:56 GMT): 10%
2023-Feb-23 13:24:56 (2023-Feb-23 18:24:56 GMT): 10%
2023-Feb-23 13:24:56 (2023-Feb-23 18:24:56 GMT): 20%
2023-Feb-23 13:24:56 (2023-Feb-23 18:24:56 GMT): 20%
2023-Feb-23 13:24:56 (2023-Feb-23 18:24:56 GMT): 30%
2023-Feb-23 13:24:56 (2023-Feb-23 18:24:56 GMT): 30%
2023-Feb-23 13:24:56 (2023-Feb-23 18:24:56 GMT): 40%
2023-Feb-23 13:24:56 (2023-Feb-23 18:24:56 GMT): 40%
2023-Feb-23 13:24:56 (2023-Feb-23 18:24:56 GMT): 50%
2023-Feb-23 13:24:56 (2023-Feb-23 18:24:56 GMT): 50%
2023-Feb-23 13:24:56 (2023-Feb-23 18:24:56 GMT): 60%
2023-Feb-23 13:24:56 (2023-Feb-23 18:24:56 GMT): 60%
2023-Feb-23 13:24:56 (2023-Feb-23 18:24:56 GMT): 70%
2023-Feb-23 13:24:56 (2023-Feb-23 18:24:56 GMT): 70%
2023-Feb-23 13:24:56 (2023-Feb-23 18:24:56 GMT): 80%
2023-Feb-23 13:24:56 (2023-Feb-23 18:24:56 GMT): 80%
2023-Feb-23 13:24:56 (2023-Feb-23 18:24:56 GMT): 90%
2023-Feb-23 13:24:56 (2023-Feb-23 18:24:56 GMT): 90%

Finished Levelizing
2023-Feb-23 13:24:56 (2023-Feb-23 18:24:56 GMT)

Finished Levelizing
2023-Feb-23 13:24:56 (2023-Feb-23 18:24:56 GMT)

Starting Activity Propagation
2023-Feb-23 13:24:56 (2023-Feb-23 18:24:56 GMT)

Starting Activity Propagation
2023-Feb-23 13:24:56 (2023-Feb-23 18:24:56 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Feb-23 13:24:56 (2023-Feb-23 18:24:56 GMT): 10%
2023-Feb-23 13:24:56 (2023-Feb-23 18:24:56 GMT): 10%
2023-Feb-23 13:24:57 (2023-Feb-23 18:24:57 GMT): 20%
2023-Feb-23 13:24:57 (2023-Feb-23 18:24:57 GMT): 20%
2023-Feb-23 13:24:57 (2023-Feb-23 18:24:57 GMT): 30%
2023-Feb-23 13:24:57 (2023-Feb-23 18:24:57 GMT): 30%

Finished Activity Propagation
2023-Feb-23 13:24:57 (2023-Feb-23 18:24:57 GMT)

Finished Activity Propagation
2023-Feb-23 13:24:57 (2023-Feb-23 18:24:57 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1484.03MB/1484.03MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Feb-23 13:24:57 (2023-Feb-23 18:24:57 GMT)

Starting Calculating power
2023-Feb-23 13:24:57 (2023-Feb-23 18:24:57 GMT)
2023-Feb-23 13:24:57 (2023-Feb-23 18:24:57 GMT): 10%
2023-Feb-23 13:24:57 (2023-Feb-23 18:24:57 GMT): 10%
2023-Feb-23 13:24:57 (2023-Feb-23 18:24:57 GMT): 20%
2023-Feb-23 13:24:57 (2023-Feb-23 18:24:57 GMT): 20%
2023-Feb-23 13:24:57 (2023-Feb-23 18:24:57 GMT): 30%
2023-Feb-23 13:24:57 (2023-Feb-23 18:24:57 GMT): 30%
2023-Feb-23 13:24:57 (2023-Feb-23 18:24:57 GMT): 40%
2023-Feb-23 13:24:57 (2023-Feb-23 18:24:57 GMT): 40%
2023-Feb-23 13:24:57 (2023-Feb-23 18:24:57 GMT): 50%
2023-Feb-23 13:24:57 (2023-Feb-23 18:24:57 GMT): 50%
2023-Feb-23 13:24:57 (2023-Feb-23 18:24:57 GMT): 60%
2023-Feb-23 13:24:57 (2023-Feb-23 18:24:57 GMT): 60%
2023-Feb-23 13:24:57 (2023-Feb-23 18:24:57 GMT): 70%
2023-Feb-23 13:24:57 (2023-Feb-23 18:24:57 GMT): 70%
2023-Feb-23 13:24:57 (2023-Feb-23 18:24:57 GMT): 80%
2023-Feb-23 13:24:57 (2023-Feb-23 18:24:57 GMT): 80%
2023-Feb-23 13:24:57 (2023-Feb-23 18:24:57 GMT): 90%
2023-Feb-23 13:24:57 (2023-Feb-23 18:24:57 GMT): 90%

Finished Calculating power
2023-Feb-23 13:24:57 (2023-Feb-23 18:24:57 GMT)

Finished Calculating power
2023-Feb-23 13:24:57 (2023-Feb-23 18:24:57 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1497.61MB/1497.61MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1497.61MB/1497.61MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:01, mem(process/total)=1497.63MB/1497.63MB)

Begin Static Power Report Generation
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Feb-23 13:24:58 (2023-Feb-23 18:24:58 GMT)
*
*----------------------------------------------------------------------------------------
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Feb-23 13:24:58 (2023-Feb-23 18:24:58 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: minimips
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Domain used:
*
*
*	Design: minimips
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Domain used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       Power View : default_emulate_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------


Total Power
Total Leakage Power:         0.00112962
-----------------------------------------------------------------------------------------
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00112962
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0002578       22.22
Macro                          2.079e-08    0.001791
IO                                     0           0
Sequential                     0.0002578       22.22
Macro                          2.079e-08    0.001791
IO                                     0           0
Combinational                  0.0008407       72.43
Clock (Combinational)          3.107e-05       2.677
Combinational                  0.0008407       72.43
Clock (Combinational)          3.107e-05       2.677
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                            0.00113         100
-----------------------------------------------------------------------------------------
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                            0.00113         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Default                   1.8    0.00113         100
Default                   1.8    0.00113         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clock                          3.107e-05        2.75


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
-----------------------------------------------------------------------------------------
Total                          3.107e-05        2.75
-----------------------------------------------------------------------------------------
clock                          3.107e-05        2.75
-----------------------------------------------------------------------------------------
Total                          3.107e-05        2.75
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
 
 
-----------------------------------------------------------------------------------------
* 		Highest Average Power:              clock__L3_I0 (INX20): 	 6.283e-07
* 		Highest Leakage Power:              clock__L3_I0 (INX20): 	 6.283e-07
*	Power Distribution Summary: 
* 		Highest Average Power:              clock__L3_I0 (INX20): 	 6.283e-07
* 		Highest Leakage Power:              clock__L3_I0 (INX20): 	 6.283e-07
* 		Total Cap: 	4.77583e-10 F
* 		Total instances in design: 29610
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:  6930
-----------------------------------------------------------------------------------------
* 		Total Cap: 	4.77583e-10 F
* 		Total instances in design: 29610
 
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:  6930
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.00112962 mW
Cell usage statistics:  
Library D_CELLS_MOSST_typ_1_80V_25C , 29610 cells ( 100.000000%) , 0.00112962 mW ( 100.000000% ) 
Total leakage power = 0.00112962 mW
Cell usage statistics:  
Library D_CELLS_MOSST_typ_1_80V_25C , 29610 cells ( 100.000000%) , 0.00112962 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1497.80MB/1497.80MB)

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1497.80MB/1497.80MB)

     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                         -1.373            -0.088  report_power
Begin: Leakage Power Optimization
Reclaim Optimization WNS Slack -0.088  TNS Slack -1.373 Density 68.46
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    68.46%|        -|  -0.088|  -1.373|   0:00:00.0| 2750.2M|
|    68.46%|        0|  -0.088|  -1.373|   0:00:16.0| 2752.4M|
|    68.46%|        0|  -0.088|  -1.373|   0:00:00.0| 2752.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.088  TNS Slack -1.373 Density 68.46
** Finished Core Leakage Power Optimization (cpu = 0:00:18.0) (real = 0:00:17.0) **
*** Finished Leakage Power Optimization (cpu=0:00:18, real=0:00:17, mem=2040.29M, totSessionCpu=0:27:50).
Begin: GigaOpt postEco DRV Optimization
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 181 nets with fixed/cover wires excluded.
Info: 197 clock nets excluded from IPO operation.
Gdk-Message: 13:25:15.568: nautilus: Fatal IO error 11 (Resource temporarily unavailable) on X server localhost:10.0.


*** INTERRUPTED *** [signal 1]
