/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [19:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [15:0] celloutsig_0_13z;
  wire [16:0] celloutsig_0_14z;
  wire [9:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [23:0] celloutsig_0_20z;
  wire [30:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire [3:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire [5:0] celloutsig_1_16z;
  wire [8:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  reg [15:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[35:16] + in_data[59:40];
  assign celloutsig_0_3z = { in_data[69], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } + celloutsig_0_0z[8:5];
  assign celloutsig_1_0z = in_data[115:112] + in_data[119:116];
  assign celloutsig_1_13z = { celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_7z } + { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_2z };
  assign celloutsig_1_15z = { celloutsig_1_9z[13], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_3z } + { celloutsig_1_9z[12:10], celloutsig_1_8z };
  assign celloutsig_1_16z = celloutsig_1_13z[5:0] + celloutsig_1_9z[15:10];
  assign celloutsig_0_14z = { celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_12z } + { celloutsig_0_13z[12:6], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_23z = { celloutsig_0_20z[12:1], celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_1z } + { celloutsig_0_11z[9:1], celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_2z };
  reg [8:0] _08_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _08_ <= 9'h000;
    else _08_ <= { celloutsig_0_23z[19:12], celloutsig_0_34z };
  assign out_data[40:32] = _08_;
  assign celloutsig_0_7z = { in_data[5:2], celloutsig_0_1z } <= { celloutsig_0_3z[1:0], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_9z = { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z } <= { celloutsig_0_4z[2:1], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_2z = { in_data[91:68], celloutsig_0_1z } <= in_data[25:1];
  assign celloutsig_0_5z = in_data[37:29] && celloutsig_0_0z[14:6];
  assign celloutsig_1_1z = in_data[137:135] && in_data[140:138];
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_6z } && { celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_1_12z = { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_5z } && { celloutsig_1_9z[4:0], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_8z = celloutsig_0_0z[13:4] && { in_data[33], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_1_14z = { celloutsig_1_0z[2:0], celloutsig_1_6z } && celloutsig_1_0z;
  assign celloutsig_0_24z = { celloutsig_0_14z[12:10], celloutsig_0_12z } && celloutsig_0_14z[14:11];
  assign celloutsig_1_2z = { in_data[165:163], celloutsig_1_1z } % { 1'h1, in_data[126:124] };
  assign celloutsig_1_5z = { celloutsig_1_0z[2], celloutsig_1_0z, celloutsig_1_4z } % { 1'h1, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_13z[5:4], celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_4z } % { 1'h1, celloutsig_1_0z[0], celloutsig_1_16z, celloutsig_1_6z };
  assign celloutsig_1_19z = { celloutsig_1_11z, celloutsig_1_2z } % { 1'h1, celloutsig_1_18z[2:0], celloutsig_1_3z };
  assign celloutsig_0_11z = { celloutsig_0_3z[2:1], celloutsig_0_10z, celloutsig_0_8z } % { 1'h1, celloutsig_0_0z[15:14], celloutsig_0_10z };
  assign celloutsig_0_20z = in_data[65:42] % { 1'h1, celloutsig_0_11z[7:0], celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_3z };
  assign celloutsig_0_4z = { celloutsig_0_3z[1:0], celloutsig_0_3z } - { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_10z = { celloutsig_0_0z[12:7], celloutsig_0_7z } - { celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_19z = celloutsig_0_13z[10:1] - { celloutsig_0_0z[14:13], celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_6z = ~((celloutsig_0_3z[3] & celloutsig_0_4z[2]) | celloutsig_0_5z);
  assign celloutsig_0_64z = ~((celloutsig_0_14z[8] & celloutsig_0_24z) | celloutsig_0_9z);
  assign celloutsig_1_4z = ~((in_data[171] & celloutsig_1_3z) | celloutsig_1_3z);
  assign celloutsig_1_6z = ~((celloutsig_1_4z & celloutsig_1_3z) | celloutsig_1_5z[0]);
  assign celloutsig_1_7z = ~((celloutsig_1_3z & celloutsig_1_1z) | celloutsig_1_3z);
  assign celloutsig_1_8z = ~((in_data[133] & celloutsig_1_1z) | celloutsig_1_0z[3]);
  always_latch
    if (clkin_data[96]) celloutsig_1_9z = 16'h0000;
    else if (clkin_data[32]) celloutsig_1_9z = { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z };
  always_latch
    if (clkin_data[64]) celloutsig_0_13z = 16'h0000;
    else if (clkin_data[0]) celloutsig_0_13z = in_data[89:74];
  assign celloutsig_0_34z = ~((celloutsig_0_3z[3] & celloutsig_0_7z) | (in_data[50] & celloutsig_0_6z));
  assign celloutsig_1_3z = ~((celloutsig_1_1z & celloutsig_1_1z) | (celloutsig_1_0z[2] & celloutsig_1_0z[1]));
  assign celloutsig_1_11z = ~((celloutsig_1_8z & celloutsig_1_4z) | (celloutsig_1_0z[1] & celloutsig_1_3z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z[14] & in_data[87]) | (celloutsig_0_0z[9] & in_data[56]));
  assign celloutsig_0_12z = ~((celloutsig_0_11z[6] & celloutsig_0_9z) | (celloutsig_0_4z[4] & celloutsig_0_10z[2]));
  assign { out_data[136:128], out_data[100:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_64z };
endmodule
