// Seed: 117163058
module module_0 #(
    parameter id_3 = 32'd77
) (
    id_1
);
  input wire id_1;
  parameter integer id_2 = 1;
  wire _id_3;
  ;
  wire [1 : -1 'h0] id_4;
  wire id_5;
  wire [id_3 : 1] id_6;
  assign id_4 = {id_3{id_2}};
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  module_0 modCall_1 (id_4);
  logic [-1 'b0 : -1] id_5;
  ;
  logic id_6;
endmodule
