Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot median5x5_behav xil_defaultlib.median5x5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'h_size' [C:/Users/Julia/Desktop/SR/median5x5/median5x5.srcs/sources_1/new/median5x5.v:70]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 11 for port 'addra' [C:/Users/Julia/Desktop/SR/median5x5/median5x5.srcs/sources_1/imports/Desktop/delayLineBRAM_WP.v:69]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'dina' [C:/Users/Julia/Desktop/SR/median5x5/median5x5.srcs/sources_1/imports/Desktop/delayLineBRAM_WP.v:70]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'douta' [C:/Users/Julia/Desktop/SR/median5x5/median5x5.srcs/sources_1/imports/Desktop/delayLineBRAM_WP.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.delayLineBRAM
Compiling module xil_defaultlib.delayLineBRAM_WP
Compiling module xil_defaultlib.single_register(N=4)
Compiling module xil_defaultlib.delay_line(N=4,DELAY=1)
Compiling module xil_defaultlib.median5x5
Compiling module xil_defaultlib.glbl
Built simulation snapshot median5x5_behav
