CORE
../../verilog/SVA/sva_assume1.sv
--buechi --bdd
^\[main\.assume\.1\] always main\.a: ASSUMED$
^\[main\.assert\.2\] s_eventually main\.a: PROVED$
^EXIT=0$
^SIGNAL=0$
--
^warning: ignoring
--
