# Mon Aug 17 16:10:04 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: GZAE-AE-CAOJIE

Implementation : rev_1
Synopsys Generic Technology Pre-mapping, Version mapgw2020q1p1, Build 004R, Built Jun 18 2020 10:25:53, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 118MB)

@A: MF827 |No constraint file specified.
@L: D:\proj\g1nsr4_goai_hyram\project\src\hyperram_memory_interface\temp\HYPERRAM\rev_1\hyperram_memory_interface_scck.rpt 
See clock summary report "D:\proj\g1nsr4_goai_hyram\project\src\hyperram_memory_interface\temp\HYPERRAM\rev_1\hyperram_memory_interface_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 131MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 131MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 131MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 225MB peak: 225MB)



Clock Summary
******************

          Start                                                                                        Requested     Requested     Clock                                                                                Clock                     Clock
Level     Clock                                                                                        Frequency     Period        Type                                                                                 Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                                                       100.0 MHz     10.000        system                                                                               system_clkgroup           0    
                                                                                                                                                                                                                                                       
0 -       _~hpram_top_HyperRAM_Memory_Interface_Top_|clk_out_inferred_clock                            150.8 MHz     6.630         inferred                                                                             Autoconstr_clkgroup_0     606  
1 .         _~hpram_init_HyperRAM_Memory_Interface_Top_|read_calibration[0]_VALUE_derived_clock[0]     150.8 MHz     6.630         derived (from _~hpram_top_HyperRAM_Memory_Interface_Top_|clk_out_inferred_clock)     Autoconstr_clkgroup_0     8    
1 .         _~hpram_wd_HyperRAM_Memory_Interface_Top_|step_derived_clock[0]                            150.8 MHz     6.630         derived (from _~hpram_top_HyperRAM_Memory_Interface_Top_|clk_out_inferred_clock)     Autoconstr_clkgroup_0     2    
                                                                                                                                                                                                                                                       
0 -       HyperRAM_Memory_Interface_Top|clk                                                            206.8 MHz     4.836         inferred                                                                             Autoconstr_clkgroup_1     32   
                                                                                                                                                                                                                                                       
0 -       _~hpram_top_HyperRAM_Memory_Interface_Top_|clk_x2p_inferred_clock                            100.0 MHz     10.000        inferred                                                                             Autoconstr_clkgroup_2     20   
=======================================================================================================================================================================================================================================================



Clock Load Summary
***********************

                                                                                           Clock     Source                                                                   Clock Pin                                                                    Non-clock Pin                                                                              Non-clock Pin
Clock                                                                                      Load      Pin                                                                      Seq Example                                                                  Seq Example                                                                                Comb Example 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                                     0         -                                                                        -                                                                            -                                                                                          -            
                                                                                                                                                                                                                                                                                                                                                                   
_~hpram_top_HyperRAM_Memory_Interface_Top_|clk_out_inferred_clock                          606       u_hpram_top.clkdiv.CLKOUT(CLKDIV)                                        u_hpram_top.rd_data_valid_d.C                                                u_hpram_top.u_hpram_wd.data_lane_gen\[0\]\.u_hpram_lane.iserdes_gen\[7\]\.u_ides4.PCLK     -            
_~hpram_init_HyperRAM_Memory_Interface_Top_|read_calibration[0]_VALUE_derived_clock[0]     8         u_hpram_top.u_hpram_init.read_calibration\[0\]\.VALUE[0].Q[0](dffre)     u_hpram_top.u_hpram_wd.dq_iodelay_gen0\[0\]\.genblk1\[5\]\.iodelay.VALUE     -                                                                                          -            
_~hpram_wd_HyperRAM_Memory_Interface_Top_|step_derived_clock[0]                            2         u_hpram_top.u_hpram_wd.step[8:0].Q[0](dffr)                              u_hpram_top.u_hpram_wd.iodelayn0.VALUE                                       -                                                                                          -            
                                                                                                                                                                                                                                                                                                                                                                   
HyperRAM_Memory_Interface_Top|clk                                                          32        clk(port)                                                                u_hpram_top.u_hpram_sync.dll_rst.C                                           -                                                                                          -            
                                                                                                                                                                                                                                                                                                                                                                   
_~hpram_top_HyperRAM_Memory_Interface_Top_|clk_x2p_inferred_clock                          20        u_hpram_top.u_dqce_clk_x2p.CLKOUT(DHCEN)                                 u_hpram_top.u_hpram_wd.data_lane_gen\[0\]\.u_hpram_lane.mask_oser4.FCLK      -                                                                                          -            
===================================================================================================================================================================================================================================================================================================================================================================


@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\proj\g1nsr4_goai_hyram\project\src\hyperram_memory_interface\temp\HYPERRAM\rev_1\hyperram_memory_interface.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 226MB peak: 226MB)

Encoding state machine c_state[10:0] (in view: work.\\\~hpram_init\.HyperRAM_Memory_Interface_Top\ (verilog))
original code -> new code
   00000000001 -> 00000000001
   00000000010 -> 00000000010
   00000000100 -> 00000000100
   00000001000 -> 00000001000
   00000010000 -> 00000010000
   00000100000 -> 00000100000
   00001000000 -> 00001000000
   00010000000 -> 00010000000
   00100000000 -> 00100000000
   01000000000 -> 01000000000
   10000000000 -> 10000000000
Encoding state machine flag[2:0] (in view: work.\\\~hpram_sync\.HyperRAM_Memory_Interface_Top\ (verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 227MB peak: 227MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 228MB peak: 228MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 229MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Mon Aug 17 16:10:06 2020

###########################################################]
