<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Cdiff src/hotspot/cpu/x86/assembler_x86.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="assembler_x86.cpp.cdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_Defs_x86.hpp.cdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/x86/assembler_x86.hpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<hr />
<pre>
<span class="line-old-header">*** 25,10 ***</span>
<span class="line-new-header">--- 25,11 ---</span>
  #ifndef CPU_X86_ASSEMBLER_X86_HPP
  #define CPU_X86_ASSEMBLER_X86_HPP
  
  #include &quot;asm/register.hpp&quot;
  #include &quot;runtime/vm_version.hpp&quot;
<span class="line-added">+ #include &quot;utilities/powerOfTwo.hpp&quot;</span>
  
  class BiasedLockingCounters;
  
  // Contains all the definitions needed for x86 assembly code generation.
  
</pre>
<hr />
<pre>
<span class="line-old-header">*** 336,19 ***</span>
  
    static Address make_array(ArrayAddress);
  
   private:
    bool base_needs_rex() const {
<span class="line-modified">!     return _base != noreg &amp;&amp; _base-&gt;encoding() &gt;= 8;</span>
    }
  
    bool index_needs_rex() const {
<span class="line-modified">!     return _index != noreg &amp;&amp;_index-&gt;encoding() &gt;= 8;</span>
    }
  
    bool xmmindex_needs_rex() const {
<span class="line-modified">!     return _xmmindex != xnoreg &amp;&amp; _xmmindex-&gt;encoding() &gt;= 8;</span>
    }
  
    relocInfo::relocType reloc() const { return _rspec.type(); }
  
    friend class Assembler;
<span class="line-new-header">--- 337,19 ---</span>
  
    static Address make_array(ArrayAddress);
  
   private:
    bool base_needs_rex() const {
<span class="line-modified">!     return _base-&gt;is_valid() &amp;&amp; _base-&gt;encoding() &gt;= 8;</span>
    }
  
    bool index_needs_rex() const {
<span class="line-modified">!     return _index-&gt;is_valid() &amp;&amp;_index-&gt;encoding() &gt;= 8;</span>
    }
  
    bool xmmindex_needs_rex() const {
<span class="line-modified">!     return _xmmindex-&gt;is_valid() &amp;&amp; _xmmindex-&gt;encoding() &gt;= 8;</span>
    }
  
    relocInfo::relocType reloc() const { return _rspec.type(); }
  
    friend class Assembler;
</pre>
<hr />
<pre>
<span class="line-old-header">*** 656,37 ***</span>
  
    bool _legacy_mode_bw;
    bool _legacy_mode_dq;
    bool _legacy_mode_vl;
    bool _legacy_mode_vlbw;
<span class="line-modified">!   bool _is_managed;</span>
<span class="line-removed">-   bool _vector_masking;    // For stub code use only</span>
  
    class InstructionAttr *_attributes;
  
    // 64bit prefixes
<span class="line-modified">!   int prefix_and_encode(int reg_enc, bool byteinst = false);</span>
<span class="line-modified">!   int prefixq_and_encode(int reg_enc);</span>
  
    int prefix_and_encode(int dst_enc, int src_enc) {
      return prefix_and_encode(dst_enc, false, src_enc, false);
    }
    int prefix_and_encode(int dst_enc, bool dst_is_byte, int src_enc, bool src_is_byte);
<span class="line-removed">-   int prefixq_and_encode(int dst_enc, int src_enc);</span>
  
<span class="line-modified">!   void prefix(Register reg);</span>
<span class="line-modified">!   void prefix(Register dst, Register src, Prefix p);</span>
<span class="line-modified">!   void prefix(Register dst, Address adr, Prefix p);</span>
<span class="line-modified">!   void prefix(Address adr);</span>
<span class="line-modified">!   void prefixq(Address adr);</span>
  
<span class="line-modified">!   void prefix(Address adr, Register reg,  bool byteinst = false);</span>
<span class="line-removed">-   void prefix(Address adr, XMMRegister reg);</span>
    void prefixq(Address adr, Register reg);
    void prefixq(Address adr, XMMRegister reg);
  
<span class="line-modified">!   void prefetch_prefix(Address src);</span>
  
    void rex_prefix(Address adr, XMMRegister xreg,
                    VexSimdPrefix pre, VexOpcode opc, bool rex_w);
    int  rex_prefix_and_encode(int dst_enc, int src_enc,
                               VexSimdPrefix pre, VexOpcode opc, bool rex_w);
<span class="line-new-header">--- 657,41 ---</span>
  
    bool _legacy_mode_bw;
    bool _legacy_mode_dq;
    bool _legacy_mode_vl;
    bool _legacy_mode_vlbw;
<span class="line-modified">!   NOT_LP64(bool _is_managed;)</span>
  
    class InstructionAttr *_attributes;
  
    // 64bit prefixes
<span class="line-modified">!   void prefix(Register reg);</span>
<span class="line-modified">!   void prefix(Register dst, Register src, Prefix p);</span>
<span class="line-added">+   void prefix(Register dst, Address adr, Prefix p);</span>
<span class="line-added">+ </span>
<span class="line-added">+   void prefix(Address adr);</span>
<span class="line-added">+   void prefix(Address adr, Register reg,  bool byteinst = false);</span>
<span class="line-added">+   void prefix(Address adr, XMMRegister reg);</span>
  
<span class="line-added">+   int prefix_and_encode(int reg_enc, bool byteinst = false);</span>
    int prefix_and_encode(int dst_enc, int src_enc) {
      return prefix_and_encode(dst_enc, false, src_enc, false);
    }
    int prefix_and_encode(int dst_enc, bool dst_is_byte, int src_enc, bool src_is_byte);
  
<span class="line-modified">!   // Some prefixq variants always emit exactly one prefix byte, so besides a</span>
<span class="line-modified">!   // prefix-emitting method we provide a method to get the prefix byte to emit,</span>
<span class="line-modified">!   // which can then be folded into a byte stream.</span>
<span class="line-modified">!   int8_t get_prefixq(Address adr);</span>
<span class="line-modified">!   int8_t get_prefixq(Address adr, Register reg);</span>
  
<span class="line-modified">!   void prefixq(Address adr);</span>
    void prefixq(Address adr, Register reg);
    void prefixq(Address adr, XMMRegister reg);
  
<span class="line-modified">!   int prefixq_and_encode(int reg_enc);</span>
<span class="line-added">+   int prefixq_and_encode(int dst_enc, int src_enc);</span>
  
    void rex_prefix(Address adr, XMMRegister xreg,
                    VexSimdPrefix pre, VexOpcode opc, bool rex_w);
    int  rex_prefix_and_encode(int dst_enc, int src_enc,
                               VexSimdPrefix pre, VexOpcode opc, bool rex_w);
</pre>
<hr />
<pre>
<span class="line-old-header">*** 868,26 ***</span>
    void init_attributes(void) {
      _legacy_mode_bw = (VM_Version::supports_avx512bw() == false);
      _legacy_mode_dq = (VM_Version::supports_avx512dq() == false);
      _legacy_mode_vl = (VM_Version::supports_avx512vl() == false);
      _legacy_mode_vlbw = (VM_Version::supports_avx512vlbw() == false);
<span class="line-modified">!     _is_managed = false;</span>
<span class="line-removed">-     _vector_masking = false;</span>
      _attributes = NULL;
    }
  
    void set_attributes(InstructionAttr *attributes) { _attributes = attributes; }
    void clear_attributes(void) { _attributes = NULL; }
  
<span class="line-modified">!   void set_managed(void) { _is_managed = true; }</span>
<span class="line-modified">!   void clear_managed(void) { _is_managed = false; }</span>
<span class="line-modified">!   bool is_managed(void) { return _is_managed; }</span>
  
    void lea(Register dst, Address src);
  
    void mov(Register dst, Register src);
  
    void pusha();
    void popa();
  
    void pushf();
    void popf();
<span class="line-new-header">--- 873,38 ---</span>
    void init_attributes(void) {
      _legacy_mode_bw = (VM_Version::supports_avx512bw() == false);
      _legacy_mode_dq = (VM_Version::supports_avx512dq() == false);
      _legacy_mode_vl = (VM_Version::supports_avx512vl() == false);
      _legacy_mode_vlbw = (VM_Version::supports_avx512vlbw() == false);
<span class="line-modified">!     NOT_LP64(_is_managed = false;)</span>
      _attributes = NULL;
    }
  
    void set_attributes(InstructionAttr *attributes) { _attributes = attributes; }
    void clear_attributes(void) { _attributes = NULL; }
  
<span class="line-modified">!   void set_managed(void) { NOT_LP64(_is_managed = true;) }</span>
<span class="line-modified">!   void clear_managed(void) { NOT_LP64(_is_managed = false;) }</span>
<span class="line-modified">!   bool is_managed(void) {</span>
<span class="line-added">+     NOT_LP64(return _is_managed;)</span>
<span class="line-added">+     LP64_ONLY(return false;) }</span>
  
    void lea(Register dst, Address src);
  
    void mov(Register dst, Register src);
  
<span class="line-added">+ #ifdef _LP64</span>
<span class="line-added">+   // support caching the result of some routines</span>
<span class="line-added">+ </span>
<span class="line-added">+   // must be called before pusha(), popa(), vzeroupper() - checked with asserts</span>
<span class="line-added">+   static void precompute_instructions();</span>
<span class="line-added">+ </span>
<span class="line-added">+   void pusha_uncached();</span>
<span class="line-added">+   void popa_uncached();</span>
<span class="line-added">+ #endif</span>
<span class="line-added">+   void vzeroupper_uncached();</span>
<span class="line-added">+ </span>
    void pusha();
    void popa();
  
    void pushf();
    void popf();
</pre>
<hr />
<pre>
<span class="line-old-header">*** 2215,14 ***</span>
  
    void evbroadcasti64x2(XMMRegister dst, XMMRegister src, int vector_len);
    void evbroadcasti64x2(XMMRegister dst, Address src, int vector_len);
  
    // scalar single/double precision replicate
<span class="line-modified">!   void vpbroadcastss(XMMRegister dst, XMMRegister src, int vector_len);</span>
<span class="line-modified">!   void vpbroadcastss(XMMRegister dst, Address src, int vector_len);</span>
<span class="line-modified">!   void vpbroadcastsd(XMMRegister dst, XMMRegister src, int vector_len);</span>
<span class="line-modified">!   void vpbroadcastsd(XMMRegister dst, Address src, int vector_len);</span>
  
    // gpr sourced byte/word/dword/qword replicate
    void evpbroadcastb(XMMRegister dst, Register src, int vector_len);
    void evpbroadcastw(XMMRegister dst, Register src, int vector_len);
    void evpbroadcastd(XMMRegister dst, Register src, int vector_len);
<span class="line-new-header">--- 2232,14 ---</span>
  
    void evbroadcasti64x2(XMMRegister dst, XMMRegister src, int vector_len);
    void evbroadcasti64x2(XMMRegister dst, Address src, int vector_len);
  
    // scalar single/double precision replicate
<span class="line-modified">!   void vbroadcastss(XMMRegister dst, XMMRegister src, int vector_len);</span>
<span class="line-modified">!   void vbroadcastss(XMMRegister dst, Address src, int vector_len);</span>
<span class="line-modified">!   void vbroadcastsd(XMMRegister dst, XMMRegister src, int vector_len);</span>
<span class="line-modified">!   void vbroadcastsd(XMMRegister dst, Address src, int vector_len);</span>
  
    // gpr sourced byte/word/dword/qword replicate
    void evpbroadcastb(XMMRegister dst, Register src, int vector_len);
    void evpbroadcastw(XMMRegister dst, Register src, int vector_len);
    void evpbroadcastd(XMMRegister dst, Register src, int vector_len);
</pre>
<hr />
<pre>
<span class="line-old-header">*** 2268,66 ***</span>
      bool rex_vex_w,     // Width of data: if 32-bits or less, false, else if 64-bit or specially defined, true
      bool legacy_mode,   // Details if either this instruction is conditionally encoded to AVX or earlier if true else possibly EVEX
      bool no_reg_mask,   // when true, k0 is used when EVEX encoding is chosen, else embedded_opmask_register_specifier is used
      bool uses_vl)       // This instruction may have legacy constraints based on vector length for EVEX
      :
<span class="line-removed">-       _avx_vector_len(vector_len),</span>
        _rex_vex_w(rex_vex_w),
<span class="line-modified">!       _rex_vex_w_reverted(false),</span>
<span class="line-removed">-       _legacy_mode(legacy_mode),</span>
        _no_reg_mask(no_reg_mask),
        _uses_vl(uses_vl),
<span class="line-modified">!       _tuple_type(Assembler::EVEX_ETUP),</span>
<span class="line-removed">-       _input_size_in_bits(Assembler::EVEX_NObit),</span>
        _is_evex_instruction(false),
<span class="line-removed">-       _evex_encoding(0),</span>
        _is_clear_context(true),
        _is_extended_context(false),
        _embedded_opmask_register_specifier(0), // hard code k0
<span class="line-modified">!       _current_assembler(NULL) {</span>
<span class="line-removed">-     if (UseAVX &lt; 3) _legacy_mode = true;</span>
<span class="line-removed">-   }</span>
  
    ~InstructionAttr() {
      if (_current_assembler != NULL) {
        _current_assembler-&gt;clear_attributes();
      }
      _current_assembler = NULL;
    }
  
  private:
<span class="line-removed">-   int  _avx_vector_len;</span>
    bool _rex_vex_w;
<span class="line-removed">-   bool _rex_vex_w_reverted;</span>
    bool _legacy_mode;
    bool _no_reg_mask;
    bool _uses_vl;
<span class="line-modified">!   int  _tuple_type;</span>
<span class="line-removed">-   int  _input_size_in_bits;</span>
    bool _is_evex_instruction;
<span class="line-removed">-   int  _evex_encoding;</span>
    bool _is_clear_context;
    bool _is_extended_context;
    int _embedded_opmask_register_specifier;
  
    Assembler *_current_assembler;
  
  public:
    // query functions for field accessors
<span class="line-removed">-   int  get_vector_len(void) const { return _avx_vector_len; }</span>
    bool is_rex_vex_w(void) const { return _rex_vex_w; }
<span class="line-removed">-   bool is_rex_vex_w_reverted(void) { return _rex_vex_w_reverted; }</span>
    bool is_legacy_mode(void) const { return _legacy_mode; }
    bool is_no_reg_mask(void) const { return _no_reg_mask; }
    bool uses_vl(void) const { return _uses_vl; }
    int  get_tuple_type(void) const { return _tuple_type; }
    int  get_input_size(void) const { return _input_size_in_bits; }
<span class="line-removed">-   int  is_evex_instruction(void) const { return _is_evex_instruction; }</span>
    int  get_evex_encoding(void) const { return _evex_encoding; }
<span class="line-modified">!   bool is_clear_context(void) const { return _is_clear_context; }</span>
<span class="line-removed">-   bool is_extended_context(void) const { return _is_extended_context; }</span>
<span class="line-removed">-   int get_embedded_opmask_register_specifier(void) const { return _embedded_opmask_register_specifier; }</span>
  
    // Set the vector len manually
    void set_vector_len(int vector_len) { _avx_vector_len = vector_len; }
  
    // Set revert rex_vex_w for avx encoding
<span class="line-new-header">--- 2285,64 ---</span>
      bool rex_vex_w,     // Width of data: if 32-bits or less, false, else if 64-bit or specially defined, true
      bool legacy_mode,   // Details if either this instruction is conditionally encoded to AVX or earlier if true else possibly EVEX
      bool no_reg_mask,   // when true, k0 is used when EVEX encoding is chosen, else embedded_opmask_register_specifier is used
      bool uses_vl)       // This instruction may have legacy constraints based on vector length for EVEX
      :
        _rex_vex_w(rex_vex_w),
<span class="line-modified">!       _legacy_mode(legacy_mode || UseAVX &lt; 3),</span>
        _no_reg_mask(no_reg_mask),
        _uses_vl(uses_vl),
<span class="line-modified">!       _rex_vex_w_reverted(false),</span>
        _is_evex_instruction(false),
        _is_clear_context(true),
        _is_extended_context(false),
<span class="line-added">+       _avx_vector_len(vector_len),</span>
<span class="line-added">+       _tuple_type(Assembler::EVEX_ETUP),</span>
<span class="line-added">+       _input_size_in_bits(Assembler::EVEX_NObit),</span>
<span class="line-added">+       _evex_encoding(0),</span>
        _embedded_opmask_register_specifier(0), // hard code k0
<span class="line-modified">!       _current_assembler(NULL) { }</span>
  
    ~InstructionAttr() {
      if (_current_assembler != NULL) {
        _current_assembler-&gt;clear_attributes();
      }
      _current_assembler = NULL;
    }
  
  private:
    bool _rex_vex_w;
    bool _legacy_mode;
    bool _no_reg_mask;
    bool _uses_vl;
<span class="line-modified">!   bool _rex_vex_w_reverted;</span>
    bool _is_evex_instruction;
    bool _is_clear_context;
    bool _is_extended_context;
<span class="line-added">+   int  _avx_vector_len;</span>
<span class="line-added">+   int  _tuple_type;</span>
<span class="line-added">+   int  _input_size_in_bits;</span>
<span class="line-added">+   int  _evex_encoding;</span>
    int _embedded_opmask_register_specifier;
  
    Assembler *_current_assembler;
  
  public:
    // query functions for field accessors
    bool is_rex_vex_w(void) const { return _rex_vex_w; }
    bool is_legacy_mode(void) const { return _legacy_mode; }
    bool is_no_reg_mask(void) const { return _no_reg_mask; }
    bool uses_vl(void) const { return _uses_vl; }
<span class="line-added">+   bool is_rex_vex_w_reverted(void) { return _rex_vex_w_reverted; }</span>
<span class="line-added">+   bool is_evex_instruction(void) const { return _is_evex_instruction; }</span>
<span class="line-added">+   bool is_clear_context(void) const { return _is_clear_context; }</span>
<span class="line-added">+   bool is_extended_context(void) const { return _is_extended_context; }</span>
<span class="line-added">+   int  get_vector_len(void) const { return _avx_vector_len; }</span>
    int  get_tuple_type(void) const { return _tuple_type; }
    int  get_input_size(void) const { return _input_size_in_bits; }
    int  get_evex_encoding(void) const { return _evex_encoding; }
<span class="line-modified">!   int  get_embedded_opmask_register_specifier(void) const { return _embedded_opmask_register_specifier; }</span>
  
    // Set the vector len manually
    void set_vector_len(int vector_len) { _avx_vector_len = vector_len; }
  
    // Set revert rex_vex_w for avx encoding
</pre>
<center><a href="assembler_x86.cpp.cdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_Defs_x86.hpp.cdiff.html" target="_top">next &gt;</a></center>  </body>
</html>