// Seed: 1181581007
macromodule module_0 (
    output supply1 id_0,
    output tri1 id_1,
    output tri0 id_2,
    input tri id_3,
    input wire id_4,
    input wor id_5,
    output tri1 id_6,
    output supply1 id_7,
    input wand id_8,
    input supply0 id_9,
    input tri id_10,
    input supply1 id_11,
    input wire id_12,
    output tri1 id_13,
    input uwire id_14,
    input wand id_15,
    input supply0 id_16,
    input tri0 id_17,
    input wire id_18,
    input wor id_19,
    output wire id_20,
    input supply0 id_21,
    input uwire id_22,
    output tri id_23,
    output tri1 id_24,
    output wor id_25,
    input uwire id_26,
    input tri0 id_27,
    output tri id_28
);
  logic id_30;
  wire  id_31;
endmodule
module module_1 (
    input wor id_0
    , id_14,
    input tri1 id_1
    , id_15,
    input wor id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri1 id_5
    , id_16,
    output supply1 id_6,
    input uwire id_7,
    input tri1 id_8
    , id_17,
    input wand id_9,
    input uwire id_10,
    output supply0 id_11,
    output tri1 id_12
);
  wire id_18;
  module_0 modCall_1 (
      id_12,
      id_11,
      id_6,
      id_2,
      id_2,
      id_3,
      id_6,
      id_12,
      id_2,
      id_10,
      id_5,
      id_4,
      id_8,
      id_12,
      id_10,
      id_8,
      id_3,
      id_10,
      id_8,
      id_4,
      id_6,
      id_8,
      id_0,
      id_12,
      id_11,
      id_12,
      id_7,
      id_10,
      id_12
  );
endmodule
