;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -51, <-20
	DAT #1, #21
	MOV -1, <-20
	MOV -7, <-20
	SUB -207, <-120
	CMP #311, 100
	MOV -7, <-20
	SUB 3, 20
	SUB @121, 106
	CMP @-127, 100
	SUB @127, 106
	SPL 0, <402
	JMN 12, <10
	ADD 30, 9
	CMP @1, 2
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 100
	SUB @121, 100
	SUB @121, 100
	SUB @0, @2
	MOV -1, <-20
	SLT @1, 2
	MOV -1, <-20
	SUB -1, @-10
	SUB 812, @10
	SPL 0, <402
	MOV -1, <-20
	SUB #72, @200
	ADD 270, 60
	SUB 12, @10
	DJN @290, @0
	MOV @-126, 106
	MOV -7, <-20
	MOV -606, <-527
	CMP @-127, 100
	SPL @300, 90
	SUB @0, @2
	SUB -207, <-120
	SUB #72, @200
	CMP -207, <-120
	SPL 0, <402
	SUB 300, 90
	SUB @0, @2
	JMZ -7, @-23
	MOV -1, <-20
	JMZ -7, @-23
	MOV -1, <-20
