arch/x86/events/intel/core.c<br /><!doctype html>
<html class="no-js">

			<main>
				<div class="workspace">
					<div class="lxrcode"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a name="L1" id="L1" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1">   1</a>
<a name="L2" id="L2" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2">   2</a>
<a name="L3" id="L3" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3">   3</a>
<a name="L4" id="L4" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4">   4</a>
<a name="L5" id="L5" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L5">   5</a>
<a name="L6" id="L6" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L6">   6</a>
<a name="L7" id="L7" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L7">   7</a>
<a name="L8" id="L8" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L8">   8</a>
<a name="L9" id="L9" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L9">   9</a>
<a name="L10" id="L10" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L10">  10</a>
<a name="L11" id="L11" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L11">  11</a>
<a name="L12" id="L12" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L12">  12</a>
<a name="L13" id="L13" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L13">  13</a>
<a name="L14" id="L14" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L14">  14</a>
<a name="L15" id="L15" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L15">  15</a>
<a name="L16" id="L16" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L16">  16</a>
<a name="L17" id="L17" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L17">  17</a>
<a name="L18" id="L18" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L18">  18</a>
<a name="L19" id="L19" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L19">  19</a>
<a name="L20" id="L20" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L20">  20</a>
<a name="L21" id="L21" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L21">  21</a>
<a name="L22" id="L22" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L22">  22</a>
<a name="L23" id="L23" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L23">  23</a>
<a name="L24" id="L24" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L24">  24</a>
<a name="L25" id="L25" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L25">  25</a>
<a name="L26" id="L26" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L26">  26</a>
<a name="L27" id="L27" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L27">  27</a>
<a name="L28" id="L28" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L28">  28</a>
<a name="L29" id="L29" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L29">  29</a>
<a name="L30" id="L30" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L30">  30</a>
<a name="L31" id="L31" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L31">  31</a>
<a name="L32" id="L32" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L32">  32</a>
<a name="L33" id="L33" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L33">  33</a>
<a name="L34" id="L34" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L34">  34</a>
<a name="L35" id="L35" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L35">  35</a>
<a name="L36" id="L36" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L36">  36</a>
<a name="L37" id="L37" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L37">  37</a>
<a name="L38" id="L38" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L38">  38</a>
<a name="L39" id="L39" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L39">  39</a>
<a name="L40" id="L40" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L40">  40</a>
<a name="L41" id="L41" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L41">  41</a>
<a name="L42" id="L42" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L42">  42</a>
<a name="L43" id="L43" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L43">  43</a>
<a name="L44" id="L44" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L44">  44</a>
<a name="L45" id="L45" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L45">  45</a>
<a name="L46" id="L46" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L46">  46</a>
<a name="L47" id="L47" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L47">  47</a>
<a name="L48" id="L48" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L48">  48</a>
<a name="L49" id="L49" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L49">  49</a>
<a name="L50" id="L50" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L50">  50</a>
<a name="L51" id="L51" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L51">  51</a>
<a name="L52" id="L52" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L52">  52</a>
<a name="L53" id="L53" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L53">  53</a>
<a name="L54" id="L54" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L54">  54</a>
<a name="L55" id="L55" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L55">  55</a>
<a name="L56" id="L56" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L56">  56</a>
<a name="L57" id="L57" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L57">  57</a>
<a name="L58" id="L58" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L58">  58</a>
<a name="L59" id="L59" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L59">  59</a>
<a name="L60" id="L60" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L60">  60</a>
<a name="L61" id="L61" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L61">  61</a>
<a name="L62" id="L62" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L62">  62</a>
<a name="L63" id="L63" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L63">  63</a>
<a name="L64" id="L64" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L64">  64</a>
<a name="L65" id="L65" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L65">  65</a>
<a name="L66" id="L66" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L66">  66</a>
<a name="L67" id="L67" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L67">  67</a>
<a name="L68" id="L68" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L68">  68</a>
<a name="L69" id="L69" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L69">  69</a>
<a name="L70" id="L70" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L70">  70</a>
<a name="L71" id="L71" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L71">  71</a>
<a name="L72" id="L72" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L72">  72</a>
<a name="L73" id="L73" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L73">  73</a>
<a name="L74" id="L74" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L74">  74</a>
<a name="L75" id="L75" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L75">  75</a>
<a name="L76" id="L76" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L76">  76</a>
<a name="L77" id="L77" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L77">  77</a>
<a name="L78" id="L78" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L78">  78</a>
<a name="L79" id="L79" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L79">  79</a>
<a name="L80" id="L80" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L80">  80</a>
<a name="L81" id="L81" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L81">  81</a>
<a name="L82" id="L82" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L82">  82</a>
<a name="L83" id="L83" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L83">  83</a>
<a name="L84" id="L84" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L84">  84</a>
<a name="L85" id="L85" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L85">  85</a>
<a name="L86" id="L86" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L86">  86</a>
<a name="L87" id="L87" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L87">  87</a>
<a name="L88" id="L88" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L88">  88</a>
<a name="L89" id="L89" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L89">  89</a>
<a name="L90" id="L90" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L90">  90</a>
<a name="L91" id="L91" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L91">  91</a>
<a name="L92" id="L92" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L92">  92</a>
<a name="L93" id="L93" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L93">  93</a>
<a name="L94" id="L94" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L94">  94</a>
<a name="L95" id="L95" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L95">  95</a>
<a name="L96" id="L96" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L96">  96</a>
<a name="L97" id="L97" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L97">  97</a>
<a name="L98" id="L98" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L98">  98</a>
<a name="L99" id="L99" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L99">  99</a>
<a name="L100" id="L100" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L100"> 100</a>
<a name="L101" id="L101" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L101"> 101</a>
<a name="L102" id="L102" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L102"> 102</a>
<a name="L103" id="L103" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L103"> 103</a>
<a name="L104" id="L104" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L104"> 104</a>
<a name="L105" id="L105" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L105"> 105</a>
<a name="L106" id="L106" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L106"> 106</a>
<a name="L107" id="L107" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L107"> 107</a>
<a name="L108" id="L108" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L108"> 108</a>
<a name="L109" id="L109" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L109"> 109</a>
<a name="L110" id="L110" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L110"> 110</a>
<a name="L111" id="L111" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L111"> 111</a>
<a name="L112" id="L112" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L112"> 112</a>
<a name="L113" id="L113" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L113"> 113</a>
<a name="L114" id="L114" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L114"> 114</a>
<a name="L115" id="L115" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L115"> 115</a>
<a name="L116" id="L116" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L116"> 116</a>
<a name="L117" id="L117" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L117"> 117</a>
<a name="L118" id="L118" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L118"> 118</a>
<a name="L119" id="L119" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L119"> 119</a>
<a name="L120" id="L120" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L120"> 120</a>
<a name="L121" id="L121" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L121"> 121</a>
<a name="L122" id="L122" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L122"> 122</a>
<a name="L123" id="L123" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L123"> 123</a>
<a name="L124" id="L124" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L124"> 124</a>
<a name="L125" id="L125" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L125"> 125</a>
<a name="L126" id="L126" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L126"> 126</a>
<a name="L127" id="L127" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L127"> 127</a>
<a name="L128" id="L128" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L128"> 128</a>
<a name="L129" id="L129" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L129"> 129</a>
<a name="L130" id="L130" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L130"> 130</a>
<a name="L131" id="L131" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L131"> 131</a>
<a name="L132" id="L132" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L132"> 132</a>
<a name="L133" id="L133" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L133"> 133</a>
<a name="L134" id="L134" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L134"> 134</a>
<a name="L135" id="L135" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L135"> 135</a>
<a name="L136" id="L136" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L136"> 136</a>
<a name="L137" id="L137" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L137"> 137</a>
<a name="L138" id="L138" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L138"> 138</a>
<a name="L139" id="L139" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L139"> 139</a>
<a name="L140" id="L140" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L140"> 140</a>
<a name="L141" id="L141" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L141"> 141</a>
<a name="L142" id="L142" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L142"> 142</a>
<a name="L143" id="L143" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L143"> 143</a>
<a name="L144" id="L144" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L144"> 144</a>
<a name="L145" id="L145" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L145"> 145</a>
<a name="L146" id="L146" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L146"> 146</a>
<a name="L147" id="L147" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L147"> 147</a>
<a name="L148" id="L148" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L148"> 148</a>
<a name="L149" id="L149" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L149"> 149</a>
<a name="L150" id="L150" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L150"> 150</a>
<a name="L151" id="L151" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L151"> 151</a>
<a name="L152" id="L152" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L152"> 152</a>
<a name="L153" id="L153" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L153"> 153</a>
<a name="L154" id="L154" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L154"> 154</a>
<a name="L155" id="L155" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L155"> 155</a>
<a name="L156" id="L156" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L156"> 156</a>
<a name="L157" id="L157" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L157"> 157</a>
<a name="L158" id="L158" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L158"> 158</a>
<a name="L159" id="L159" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L159"> 159</a>
<a name="L160" id="L160" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L160"> 160</a>
<a name="L161" id="L161" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L161"> 161</a>
<a name="L162" id="L162" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L162"> 162</a>
<a name="L163" id="L163" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L163"> 163</a>
<a name="L164" id="L164" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L164"> 164</a>
<a name="L165" id="L165" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L165"> 165</a>
<a name="L166" id="L166" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L166"> 166</a>
<a name="L167" id="L167" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L167"> 167</a>
<a name="L168" id="L168" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L168"> 168</a>
<a name="L169" id="L169" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L169"> 169</a>
<a name="L170" id="L170" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L170"> 170</a>
<a name="L171" id="L171" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L171"> 171</a>
<a name="L172" id="L172" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L172"> 172</a>
<a name="L173" id="L173" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L173"> 173</a>
<a name="L174" id="L174" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L174"> 174</a>
<a name="L175" id="L175" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L175"> 175</a>
<a name="L176" id="L176" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L176"> 176</a>
<a name="L177" id="L177" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L177"> 177</a>
<a name="L178" id="L178" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L178"> 178</a>
<a name="L179" id="L179" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L179"> 179</a>
<a name="L180" id="L180" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L180"> 180</a>
<a name="L181" id="L181" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L181"> 181</a>
<a name="L182" id="L182" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L182"> 182</a>
<a name="L183" id="L183" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L183"> 183</a>
<a name="L184" id="L184" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L184"> 184</a>
<a name="L185" id="L185" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L185"> 185</a>
<a name="L186" id="L186" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L186"> 186</a>
<a name="L187" id="L187" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L187"> 187</a>
<a name="L188" id="L188" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L188"> 188</a>
<a name="L189" id="L189" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L189"> 189</a>
<a name="L190" id="L190" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L190"> 190</a>
<a name="L191" id="L191" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L191"> 191</a>
<a name="L192" id="L192" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L192"> 192</a>
<a name="L193" id="L193" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L193"> 193</a>
<a name="L194" id="L194" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L194"> 194</a>
<a name="L195" id="L195" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L195"> 195</a>
<a name="L196" id="L196" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L196"> 196</a>
<a name="L197" id="L197" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L197"> 197</a>
<a name="L198" id="L198" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L198"> 198</a>
<a name="L199" id="L199" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L199"> 199</a>
<a name="L200" id="L200" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L200"> 200</a>
<a name="L201" id="L201" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L201"> 201</a>
<a name="L202" id="L202" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L202"> 202</a>
<a name="L203" id="L203" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L203"> 203</a>
<a name="L204" id="L204" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L204"> 204</a>
<a name="L205" id="L205" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L205"> 205</a>
<a name="L206" id="L206" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L206"> 206</a>
<a name="L207" id="L207" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L207"> 207</a>
<a name="L208" id="L208" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L208"> 208</a>
<a name="L209" id="L209" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L209"> 209</a>
<a name="L210" id="L210" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L210"> 210</a>
<a name="L211" id="L211" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L211"> 211</a>
<a name="L212" id="L212" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L212"> 212</a>
<a name="L213" id="L213" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L213"> 213</a>
<a name="L214" id="L214" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L214"> 214</a>
<a name="L215" id="L215" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L215"> 215</a>
<a name="L216" id="L216" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L216"> 216</a>
<a name="L217" id="L217" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L217"> 217</a>
<a name="L218" id="L218" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L218"> 218</a>
<a name="L219" id="L219" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L219"> 219</a>
<a name="L220" id="L220" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L220"> 220</a>
<a name="L221" id="L221" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L221"> 221</a>
<a name="L222" id="L222" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L222"> 222</a>
<a name="L223" id="L223" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L223"> 223</a>
<a name="L224" id="L224" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L224"> 224</a>
<a name="L225" id="L225" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L225"> 225</a>
<a name="L226" id="L226" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L226"> 226</a>
<a name="L227" id="L227" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L227"> 227</a>
<a name="L228" id="L228" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L228"> 228</a>
<a name="L229" id="L229" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L229"> 229</a>
<a name="L230" id="L230" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L230"> 230</a>
<a name="L231" id="L231" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L231"> 231</a>
<a name="L232" id="L232" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L232"> 232</a>
<a name="L233" id="L233" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L233"> 233</a>
<a name="L234" id="L234" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L234"> 234</a>
<a name="L235" id="L235" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L235"> 235</a>
<a name="L236" id="L236" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L236"> 236</a>
<a name="L237" id="L237" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L237"> 237</a>
<a name="L238" id="L238" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L238"> 238</a>
<a name="L239" id="L239" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L239"> 239</a>
<a name="L240" id="L240" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L240"> 240</a>
<a name="L241" id="L241" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L241"> 241</a>
<a name="L242" id="L242" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L242"> 242</a>
<a name="L243" id="L243" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L243"> 243</a>
<a name="L244" id="L244" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L244"> 244</a>
<a name="L245" id="L245" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L245"> 245</a>
<a name="L246" id="L246" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L246"> 246</a>
<a name="L247" id="L247" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L247"> 247</a>
<a name="L248" id="L248" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L248"> 248</a>
<a name="L249" id="L249" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L249"> 249</a>
<a name="L250" id="L250" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L250"> 250</a>
<a name="L251" id="L251" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L251"> 251</a>
<a name="L252" id="L252" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L252"> 252</a>
<a name="L253" id="L253" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L253"> 253</a>
<a name="L254" id="L254" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L254"> 254</a>
<a name="L255" id="L255" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L255"> 255</a>
<a name="L256" id="L256" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L256"> 256</a>
<a name="L257" id="L257" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L257"> 257</a>
<a name="L258" id="L258" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L258"> 258</a>
<a name="L259" id="L259" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L259"> 259</a>
<a name="L260" id="L260" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L260"> 260</a>
<a name="L261" id="L261" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L261"> 261</a>
<a name="L262" id="L262" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L262"> 262</a>
<a name="L263" id="L263" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L263"> 263</a>
<a name="L264" id="L264" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L264"> 264</a>
<a name="L265" id="L265" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L265"> 265</a>
<a name="L266" id="L266" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L266"> 266</a>
<a name="L267" id="L267" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L267"> 267</a>
<a name="L268" id="L268" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L268"> 268</a>
<a name="L269" id="L269" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L269"> 269</a>
<a name="L270" id="L270" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L270"> 270</a>
<a name="L271" id="L271" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L271"> 271</a>
<a name="L272" id="L272" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L272"> 272</a>
<a name="L273" id="L273" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L273"> 273</a>
<a name="L274" id="L274" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L274"> 274</a>
<a name="L275" id="L275" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L275"> 275</a>
<a name="L276" id="L276" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L276"> 276</a>
<a name="L277" id="L277" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L277"> 277</a>
<a name="L278" id="L278" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L278"> 278</a>
<a name="L279" id="L279" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L279"> 279</a>
<a name="L280" id="L280" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L280"> 280</a>
<a name="L281" id="L281" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L281"> 281</a>
<a name="L282" id="L282" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L282"> 282</a>
<a name="L283" id="L283" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L283"> 283</a>
<a name="L284" id="L284" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L284"> 284</a>
<a name="L285" id="L285" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L285"> 285</a>
<a name="L286" id="L286" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L286"> 286</a>
<a name="L287" id="L287" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L287"> 287</a>
<a name="L288" id="L288" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L288"> 288</a>
<a name="L289" id="L289" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L289"> 289</a>
<a name="L290" id="L290" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L290"> 290</a>
<a name="L291" id="L291" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L291"> 291</a>
<a name="L292" id="L292" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L292"> 292</a>
<a name="L293" id="L293" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L293"> 293</a>
<a name="L294" id="L294" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L294"> 294</a>
<a name="L295" id="L295" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L295"> 295</a>
<a name="L296" id="L296" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L296"> 296</a>
<a name="L297" id="L297" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L297"> 297</a>
<a name="L298" id="L298" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L298"> 298</a>
<a name="L299" id="L299" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L299"> 299</a>
<a name="L300" id="L300" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L300"> 300</a>
<a name="L301" id="L301" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L301"> 301</a>
<a name="L302" id="L302" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L302"> 302</a>
<a name="L303" id="L303" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L303"> 303</a>
<a name="L304" id="L304" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L304"> 304</a>
<a name="L305" id="L305" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L305"> 305</a>
<a name="L306" id="L306" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L306"> 306</a>
<a name="L307" id="L307" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L307"> 307</a>
<a name="L308" id="L308" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L308"> 308</a>
<a name="L309" id="L309" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L309"> 309</a>
<a name="L310" id="L310" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L310"> 310</a>
<a name="L311" id="L311" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L311"> 311</a>
<a name="L312" id="L312" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L312"> 312</a>
<a name="L313" id="L313" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L313"> 313</a>
<a name="L314" id="L314" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L314"> 314</a>
<a name="L315" id="L315" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L315"> 315</a>
<a name="L316" id="L316" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L316"> 316</a>
<a name="L317" id="L317" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L317"> 317</a>
<a name="L318" id="L318" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L318"> 318</a>
<a name="L319" id="L319" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L319"> 319</a>
<a name="L320" id="L320" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L320"> 320</a>
<a name="L321" id="L321" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L321"> 321</a>
<a name="L322" id="L322" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L322"> 322</a>
<a name="L323" id="L323" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L323"> 323</a>
<a name="L324" id="L324" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L324"> 324</a>
<a name="L325" id="L325" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L325"> 325</a>
<a name="L326" id="L326" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L326"> 326</a>
<a name="L327" id="L327" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L327"> 327</a>
<a name="L328" id="L328" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L328"> 328</a>
<a name="L329" id="L329" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L329"> 329</a>
<a name="L330" id="L330" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L330"> 330</a>
<a name="L331" id="L331" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L331"> 331</a>
<a name="L332" id="L332" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L332"> 332</a>
<a name="L333" id="L333" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L333"> 333</a>
<a name="L334" id="L334" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L334"> 334</a>
<a name="L335" id="L335" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L335"> 335</a>
<a name="L336" id="L336" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L336"> 336</a>
<a name="L337" id="L337" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L337"> 337</a>
<a name="L338" id="L338" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L338"> 338</a>
<a name="L339" id="L339" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L339"> 339</a>
<a name="L340" id="L340" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L340"> 340</a>
<a name="L341" id="L341" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L341"> 341</a>
<a name="L342" id="L342" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L342"> 342</a>
<a name="L343" id="L343" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L343"> 343</a>
<a name="L344" id="L344" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L344"> 344</a>
<a name="L345" id="L345" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L345"> 345</a>
<a name="L346" id="L346" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L346"> 346</a>
<a name="L347" id="L347" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L347"> 347</a>
<a name="L348" id="L348" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L348"> 348</a>
<a name="L349" id="L349" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L349"> 349</a>
<a name="L350" id="L350" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L350"> 350</a>
<a name="L351" id="L351" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L351"> 351</a>
<a name="L352" id="L352" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L352"> 352</a>
<a name="L353" id="L353" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L353"> 353</a>
<a name="L354" id="L354" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L354"> 354</a>
<a name="L355" id="L355" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L355"> 355</a>
<a name="L356" id="L356" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L356"> 356</a>
<a name="L357" id="L357" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L357"> 357</a>
<a name="L358" id="L358" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L358"> 358</a>
<a name="L359" id="L359" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L359"> 359</a>
<a name="L360" id="L360" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L360"> 360</a>
<a name="L361" id="L361" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L361"> 361</a>
<a name="L362" id="L362" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L362"> 362</a>
<a name="L363" id="L363" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L363"> 363</a>
<a name="L364" id="L364" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L364"> 364</a>
<a name="L365" id="L365" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L365"> 365</a>
<a name="L366" id="L366" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L366"> 366</a>
<a name="L367" id="L367" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L367"> 367</a>
<a name="L368" id="L368" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L368"> 368</a>
<a name="L369" id="L369" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L369"> 369</a>
<a name="L370" id="L370" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L370"> 370</a>
<a name="L371" id="L371" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L371"> 371</a>
<a name="L372" id="L372" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L372"> 372</a>
<a name="L373" id="L373" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L373"> 373</a>
<a name="L374" id="L374" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L374"> 374</a>
<a name="L375" id="L375" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L375"> 375</a>
<a name="L376" id="L376" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L376"> 376</a>
<a name="L377" id="L377" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L377"> 377</a>
<a name="L378" id="L378" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L378"> 378</a>
<a name="L379" id="L379" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L379"> 379</a>
<a name="L380" id="L380" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L380"> 380</a>
<a name="L381" id="L381" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L381"> 381</a>
<a name="L382" id="L382" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L382"> 382</a>
<a name="L383" id="L383" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L383"> 383</a>
<a name="L384" id="L384" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L384"> 384</a>
<a name="L385" id="L385" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L385"> 385</a>
<a name="L386" id="L386" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L386"> 386</a>
<a name="L387" id="L387" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L387"> 387</a>
<a name="L388" id="L388" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L388"> 388</a>
<a name="L389" id="L389" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L389"> 389</a>
<a name="L390" id="L390" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L390"> 390</a>
<a name="L391" id="L391" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L391"> 391</a>
<a name="L392" id="L392" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L392"> 392</a>
<a name="L393" id="L393" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L393"> 393</a>
<a name="L394" id="L394" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L394"> 394</a>
<a name="L395" id="L395" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L395"> 395</a>
<a name="L396" id="L396" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L396"> 396</a>
<a name="L397" id="L397" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L397"> 397</a>
<a name="L398" id="L398" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L398"> 398</a>
<a name="L399" id="L399" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L399"> 399</a>
<a name="L400" id="L400" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L400"> 400</a>
<a name="L401" id="L401" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L401"> 401</a>
<a name="L402" id="L402" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L402"> 402</a>
<a name="L403" id="L403" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L403"> 403</a>
<a name="L404" id="L404" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L404"> 404</a>
<a name="L405" id="L405" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L405"> 405</a>
<a name="L406" id="L406" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L406"> 406</a>
<a name="L407" id="L407" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L407"> 407</a>
<a name="L408" id="L408" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L408"> 408</a>
<a name="L409" id="L409" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L409"> 409</a>
<a name="L410" id="L410" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L410"> 410</a>
<a name="L411" id="L411" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L411"> 411</a>
<a name="L412" id="L412" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L412"> 412</a>
<a name="L413" id="L413" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L413"> 413</a>
<a name="L414" id="L414" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L414"> 414</a>
<a name="L415" id="L415" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L415"> 415</a>
<a name="L416" id="L416" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L416"> 416</a>
<a name="L417" id="L417" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L417"> 417</a>
<a name="L418" id="L418" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L418"> 418</a>
<a name="L419" id="L419" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L419"> 419</a>
<a name="L420" id="L420" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L420"> 420</a>
<a name="L421" id="L421" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L421"> 421</a>
<a name="L422" id="L422" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L422"> 422</a>
<a name="L423" id="L423" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L423"> 423</a>
<a name="L424" id="L424" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L424"> 424</a>
<a name="L425" id="L425" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L425"> 425</a>
<a name="L426" id="L426" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L426"> 426</a>
<a name="L427" id="L427" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L427"> 427</a>
<a name="L428" id="L428" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L428"> 428</a>
<a name="L429" id="L429" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L429"> 429</a>
<a name="L430" id="L430" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L430"> 430</a>
<a name="L431" id="L431" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L431"> 431</a>
<a name="L432" id="L432" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L432"> 432</a>
<a name="L433" id="L433" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L433"> 433</a>
<a name="L434" id="L434" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L434"> 434</a>
<a name="L435" id="L435" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L435"> 435</a>
<a name="L436" id="L436" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L436"> 436</a>
<a name="L437" id="L437" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L437"> 437</a>
<a name="L438" id="L438" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L438"> 438</a>
<a name="L439" id="L439" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L439"> 439</a>
<a name="L440" id="L440" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L440"> 440</a>
<a name="L441" id="L441" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L441"> 441</a>
<a name="L442" id="L442" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L442"> 442</a>
<a name="L443" id="L443" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L443"> 443</a>
<a name="L444" id="L444" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L444"> 444</a>
<a name="L445" id="L445" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L445"> 445</a>
<a name="L446" id="L446" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L446"> 446</a>
<a name="L447" id="L447" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L447"> 447</a>
<a name="L448" id="L448" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L448"> 448</a>
<a name="L449" id="L449" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L449"> 449</a>
<a name="L450" id="L450" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L450"> 450</a>
<a name="L451" id="L451" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L451"> 451</a>
<a name="L452" id="L452" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L452"> 452</a>
<a name="L453" id="L453" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L453"> 453</a>
<a name="L454" id="L454" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L454"> 454</a>
<a name="L455" id="L455" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L455"> 455</a>
<a name="L456" id="L456" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L456"> 456</a>
<a name="L457" id="L457" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L457"> 457</a>
<a name="L458" id="L458" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L458"> 458</a>
<a name="L459" id="L459" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L459"> 459</a>
<a name="L460" id="L460" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L460"> 460</a>
<a name="L461" id="L461" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L461"> 461</a>
<a name="L462" id="L462" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L462"> 462</a>
<a name="L463" id="L463" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L463"> 463</a>
<a name="L464" id="L464" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L464"> 464</a>
<a name="L465" id="L465" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L465"> 465</a>
<a name="L466" id="L466" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L466"> 466</a>
<a name="L467" id="L467" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L467"> 467</a>
<a name="L468" id="L468" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L468"> 468</a>
<a name="L469" id="L469" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L469"> 469</a>
<a name="L470" id="L470" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L470"> 470</a>
<a name="L471" id="L471" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L471"> 471</a>
<a name="L472" id="L472" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L472"> 472</a>
<a name="L473" id="L473" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L473"> 473</a>
<a name="L474" id="L474" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L474"> 474</a>
<a name="L475" id="L475" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L475"> 475</a>
<a name="L476" id="L476" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L476"> 476</a>
<a name="L477" id="L477" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L477"> 477</a>
<a name="L478" id="L478" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L478"> 478</a>
<a name="L479" id="L479" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L479"> 479</a>
<a name="L480" id="L480" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L480"> 480</a>
<a name="L481" id="L481" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L481"> 481</a>
<a name="L482" id="L482" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L482"> 482</a>
<a name="L483" id="L483" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L483"> 483</a>
<a name="L484" id="L484" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L484"> 484</a>
<a name="L485" id="L485" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L485"> 485</a>
<a name="L486" id="L486" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L486"> 486</a>
<a name="L487" id="L487" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L487"> 487</a>
<a name="L488" id="L488" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L488"> 488</a>
<a name="L489" id="L489" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L489"> 489</a>
<a name="L490" id="L490" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L490"> 490</a>
<a name="L491" id="L491" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L491"> 491</a>
<a name="L492" id="L492" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L492"> 492</a>
<a name="L493" id="L493" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L493"> 493</a>
<a name="L494" id="L494" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L494"> 494</a>
<a name="L495" id="L495" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L495"> 495</a>
<a name="L496" id="L496" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L496"> 496</a>
<a name="L497" id="L497" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L497"> 497</a>
<a name="L498" id="L498" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L498"> 498</a>
<a name="L499" id="L499" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L499"> 499</a>
<a name="L500" id="L500" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L500"> 500</a>
<a name="L501" id="L501" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L501"> 501</a>
<a name="L502" id="L502" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L502"> 502</a>
<a name="L503" id="L503" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L503"> 503</a>
<a name="L504" id="L504" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L504"> 504</a>
<a name="L505" id="L505" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L505"> 505</a>
<a name="L506" id="L506" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L506"> 506</a>
<a name="L507" id="L507" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L507"> 507</a>
<a name="L508" id="L508" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L508"> 508</a>
<a name="L509" id="L509" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L509"> 509</a>
<a name="L510" id="L510" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L510"> 510</a>
<a name="L511" id="L511" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L511"> 511</a>
<a name="L512" id="L512" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L512"> 512</a>
<a name="L513" id="L513" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L513"> 513</a>
<a name="L514" id="L514" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L514"> 514</a>
<a name="L515" id="L515" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L515"> 515</a>
<a name="L516" id="L516" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L516"> 516</a>
<a name="L517" id="L517" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L517"> 517</a>
<a name="L518" id="L518" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L518"> 518</a>
<a name="L519" id="L519" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L519"> 519</a>
<a name="L520" id="L520" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L520"> 520</a>
<a name="L521" id="L521" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L521"> 521</a>
<a name="L522" id="L522" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L522"> 522</a>
<a name="L523" id="L523" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L523"> 523</a>
<a name="L524" id="L524" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L524"> 524</a>
<a name="L525" id="L525" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L525"> 525</a>
<a name="L526" id="L526" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L526"> 526</a>
<a name="L527" id="L527" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L527"> 527</a>
<a name="L528" id="L528" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L528"> 528</a>
<a name="L529" id="L529" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L529"> 529</a>
<a name="L530" id="L530" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L530"> 530</a>
<a name="L531" id="L531" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L531"> 531</a>
<a name="L532" id="L532" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L532"> 532</a>
<a name="L533" id="L533" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L533"> 533</a>
<a name="L534" id="L534" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L534"> 534</a>
<a name="L535" id="L535" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L535"> 535</a>
<a name="L536" id="L536" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L536"> 536</a>
<a name="L537" id="L537" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L537"> 537</a>
<a name="L538" id="L538" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L538"> 538</a>
<a name="L539" id="L539" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L539"> 539</a>
<a name="L540" id="L540" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L540"> 540</a>
<a name="L541" id="L541" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L541"> 541</a>
<a name="L542" id="L542" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L542"> 542</a>
<a name="L543" id="L543" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L543"> 543</a>
<a name="L544" id="L544" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L544"> 544</a>
<a name="L545" id="L545" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L545"> 545</a>
<a name="L546" id="L546" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L546"> 546</a>
<a name="L547" id="L547" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L547"> 547</a>
<a name="L548" id="L548" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L548"> 548</a>
<a name="L549" id="L549" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L549"> 549</a>
<a name="L550" id="L550" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L550"> 550</a>
<a name="L551" id="L551" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L551"> 551</a>
<a name="L552" id="L552" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L552"> 552</a>
<a name="L553" id="L553" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L553"> 553</a>
<a name="L554" id="L554" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L554"> 554</a>
<a name="L555" id="L555" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L555"> 555</a>
<a name="L556" id="L556" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L556"> 556</a>
<a name="L557" id="L557" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L557"> 557</a>
<a name="L558" id="L558" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L558"> 558</a>
<a name="L559" id="L559" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L559"> 559</a>
<a name="L560" id="L560" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L560"> 560</a>
<a name="L561" id="L561" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L561"> 561</a>
<a name="L562" id="L562" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L562"> 562</a>
<a name="L563" id="L563" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L563"> 563</a>
<a name="L564" id="L564" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L564"> 564</a>
<a name="L565" id="L565" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L565"> 565</a>
<a name="L566" id="L566" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L566"> 566</a>
<a name="L567" id="L567" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L567"> 567</a>
<a name="L568" id="L568" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L568"> 568</a>
<a name="L569" id="L569" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L569"> 569</a>
<a name="L570" id="L570" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L570"> 570</a>
<a name="L571" id="L571" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L571"> 571</a>
<a name="L572" id="L572" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L572"> 572</a>
<a name="L573" id="L573" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L573"> 573</a>
<a name="L574" id="L574" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L574"> 574</a>
<a name="L575" id="L575" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L575"> 575</a>
<a name="L576" id="L576" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L576"> 576</a>
<a name="L577" id="L577" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L577"> 577</a>
<a name="L578" id="L578" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L578"> 578</a>
<a name="L579" id="L579" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L579"> 579</a>
<a name="L580" id="L580" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L580"> 580</a>
<a name="L581" id="L581" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L581"> 581</a>
<a name="L582" id="L582" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L582"> 582</a>
<a name="L583" id="L583" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L583"> 583</a>
<a name="L584" id="L584" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L584"> 584</a>
<a name="L585" id="L585" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L585"> 585</a>
<a name="L586" id="L586" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L586"> 586</a>
<a name="L587" id="L587" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L587"> 587</a>
<a name="L588" id="L588" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L588"> 588</a>
<a name="L589" id="L589" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L589"> 589</a>
<a name="L590" id="L590" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L590"> 590</a>
<a name="L591" id="L591" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L591"> 591</a>
<a name="L592" id="L592" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L592"> 592</a>
<a name="L593" id="L593" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L593"> 593</a>
<a name="L594" id="L594" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L594"> 594</a>
<a name="L595" id="L595" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L595"> 595</a>
<a name="L596" id="L596" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L596"> 596</a>
<a name="L597" id="L597" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L597"> 597</a>
<a name="L598" id="L598" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L598"> 598</a>
<a name="L599" id="L599" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L599"> 599</a>
<a name="L600" id="L600" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L600"> 600</a>
<a name="L601" id="L601" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L601"> 601</a>
<a name="L602" id="L602" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L602"> 602</a>
<a name="L603" id="L603" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L603"> 603</a>
<a name="L604" id="L604" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L604"> 604</a>
<a name="L605" id="L605" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L605"> 605</a>
<a name="L606" id="L606" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L606"> 606</a>
<a name="L607" id="L607" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L607"> 607</a>
<a name="L608" id="L608" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L608"> 608</a>
<a name="L609" id="L609" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L609"> 609</a>
<a name="L610" id="L610" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L610"> 610</a>
<a name="L611" id="L611" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L611"> 611</a>
<a name="L612" id="L612" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L612"> 612</a>
<a name="L613" id="L613" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L613"> 613</a>
<a name="L614" id="L614" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L614"> 614</a>
<a name="L615" id="L615" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L615"> 615</a>
<a name="L616" id="L616" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L616"> 616</a>
<a name="L617" id="L617" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L617"> 617</a>
<a name="L618" id="L618" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L618"> 618</a>
<a name="L619" id="L619" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L619"> 619</a>
<a name="L620" id="L620" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L620"> 620</a>
<a name="L621" id="L621" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L621"> 621</a>
<a name="L622" id="L622" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L622"> 622</a>
<a name="L623" id="L623" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L623"> 623</a>
<a name="L624" id="L624" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L624"> 624</a>
<a name="L625" id="L625" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L625"> 625</a>
<a name="L626" id="L626" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L626"> 626</a>
<a name="L627" id="L627" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L627"> 627</a>
<a name="L628" id="L628" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L628"> 628</a>
<a name="L629" id="L629" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L629"> 629</a>
<a name="L630" id="L630" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L630"> 630</a>
<a name="L631" id="L631" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L631"> 631</a>
<a name="L632" id="L632" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L632"> 632</a>
<a name="L633" id="L633" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L633"> 633</a>
<a name="L634" id="L634" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L634"> 634</a>
<a name="L635" id="L635" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L635"> 635</a>
<a name="L636" id="L636" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L636"> 636</a>
<a name="L637" id="L637" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L637"> 637</a>
<a name="L638" id="L638" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L638"> 638</a>
<a name="L639" id="L639" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L639"> 639</a>
<a name="L640" id="L640" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L640"> 640</a>
<a name="L641" id="L641" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L641"> 641</a>
<a name="L642" id="L642" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L642"> 642</a>
<a name="L643" id="L643" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L643"> 643</a>
<a name="L644" id="L644" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L644"> 644</a>
<a name="L645" id="L645" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L645"> 645</a>
<a name="L646" id="L646" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L646"> 646</a>
<a name="L647" id="L647" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L647"> 647</a>
<a name="L648" id="L648" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L648"> 648</a>
<a name="L649" id="L649" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L649"> 649</a>
<a name="L650" id="L650" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L650"> 650</a>
<a name="L651" id="L651" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L651"> 651</a>
<a name="L652" id="L652" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L652"> 652</a>
<a name="L653" id="L653" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L653"> 653</a>
<a name="L654" id="L654" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L654"> 654</a>
<a name="L655" id="L655" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L655"> 655</a>
<a name="L656" id="L656" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L656"> 656</a>
<a name="L657" id="L657" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L657"> 657</a>
<a name="L658" id="L658" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L658"> 658</a>
<a name="L659" id="L659" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L659"> 659</a>
<a name="L660" id="L660" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L660"> 660</a>
<a name="L661" id="L661" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L661"> 661</a>
<a name="L662" id="L662" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L662"> 662</a>
<a name="L663" id="L663" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L663"> 663</a>
<a name="L664" id="L664" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L664"> 664</a>
<a name="L665" id="L665" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L665"> 665</a>
<a name="L666" id="L666" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L666"> 666</a>
<a name="L667" id="L667" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L667"> 667</a>
<a name="L668" id="L668" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L668"> 668</a>
<a name="L669" id="L669" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L669"> 669</a>
<a name="L670" id="L670" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L670"> 670</a>
<a name="L671" id="L671" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L671"> 671</a>
<a name="L672" id="L672" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L672"> 672</a>
<a name="L673" id="L673" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L673"> 673</a>
<a name="L674" id="L674" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L674"> 674</a>
<a name="L675" id="L675" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L675"> 675</a>
<a name="L676" id="L676" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L676"> 676</a>
<a name="L677" id="L677" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L677"> 677</a>
<a name="L678" id="L678" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L678"> 678</a>
<a name="L679" id="L679" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L679"> 679</a>
<a name="L680" id="L680" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L680"> 680</a>
<a name="L681" id="L681" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L681"> 681</a>
<a name="L682" id="L682" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L682"> 682</a>
<a name="L683" id="L683" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L683"> 683</a>
<a name="L684" id="L684" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L684"> 684</a>
<a name="L685" id="L685" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L685"> 685</a>
<a name="L686" id="L686" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L686"> 686</a>
<a name="L687" id="L687" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L687"> 687</a>
<a name="L688" id="L688" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L688"> 688</a>
<a name="L689" id="L689" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L689"> 689</a>
<a name="L690" id="L690" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L690"> 690</a>
<a name="L691" id="L691" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L691"> 691</a>
<a name="L692" id="L692" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L692"> 692</a>
<a name="L693" id="L693" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L693"> 693</a>
<a name="L694" id="L694" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L694"> 694</a>
<a name="L695" id="L695" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L695"> 695</a>
<a name="L696" id="L696" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L696"> 696</a>
<a name="L697" id="L697" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L697"> 697</a>
<a name="L698" id="L698" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L698"> 698</a>
<a name="L699" id="L699" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L699"> 699</a>
<a name="L700" id="L700" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L700"> 700</a>
<a name="L701" id="L701" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L701"> 701</a>
<a name="L702" id="L702" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L702"> 702</a>
<a name="L703" id="L703" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L703"> 703</a>
<a name="L704" id="L704" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L704"> 704</a>
<a name="L705" id="L705" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L705"> 705</a>
<a name="L706" id="L706" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L706"> 706</a>
<a name="L707" id="L707" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L707"> 707</a>
<a name="L708" id="L708" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L708"> 708</a>
<a name="L709" id="L709" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L709"> 709</a>
<a name="L710" id="L710" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L710"> 710</a>
<a name="L711" id="L711" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L711"> 711</a>
<a name="L712" id="L712" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L712"> 712</a>
<a name="L713" id="L713" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L713"> 713</a>
<a name="L714" id="L714" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L714"> 714</a>
<a name="L715" id="L715" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L715"> 715</a>
<a name="L716" id="L716" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L716"> 716</a>
<a name="L717" id="L717" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L717"> 717</a>
<a name="L718" id="L718" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L718"> 718</a>
<a name="L719" id="L719" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L719"> 719</a>
<a name="L720" id="L720" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L720"> 720</a>
<a name="L721" id="L721" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L721"> 721</a>
<a name="L722" id="L722" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L722"> 722</a>
<a name="L723" id="L723" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L723"> 723</a>
<a name="L724" id="L724" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L724"> 724</a>
<a name="L725" id="L725" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L725"> 725</a>
<a name="L726" id="L726" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L726"> 726</a>
<a name="L727" id="L727" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L727"> 727</a>
<a name="L728" id="L728" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L728"> 728</a>
<a name="L729" id="L729" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L729"> 729</a>
<a name="L730" id="L730" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L730"> 730</a>
<a name="L731" id="L731" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L731"> 731</a>
<a name="L732" id="L732" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L732"> 732</a>
<a name="L733" id="L733" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L733"> 733</a>
<a name="L734" id="L734" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L734"> 734</a>
<a name="L735" id="L735" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L735"> 735</a>
<a name="L736" id="L736" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L736"> 736</a>
<a name="L737" id="L737" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L737"> 737</a>
<a name="L738" id="L738" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L738"> 738</a>
<a name="L739" id="L739" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L739"> 739</a>
<a name="L740" id="L740" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L740"> 740</a>
<a name="L741" id="L741" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L741"> 741</a>
<a name="L742" id="L742" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L742"> 742</a>
<a name="L743" id="L743" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L743"> 743</a>
<a name="L744" id="L744" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L744"> 744</a>
<a name="L745" id="L745" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L745"> 745</a>
<a name="L746" id="L746" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L746"> 746</a>
<a name="L747" id="L747" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L747"> 747</a>
<a name="L748" id="L748" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L748"> 748</a>
<a name="L749" id="L749" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L749"> 749</a>
<a name="L750" id="L750" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L750"> 750</a>
<a name="L751" id="L751" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L751"> 751</a>
<a name="L752" id="L752" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L752"> 752</a>
<a name="L753" id="L753" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L753"> 753</a>
<a name="L754" id="L754" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L754"> 754</a>
<a name="L755" id="L755" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L755"> 755</a>
<a name="L756" id="L756" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L756"> 756</a>
<a name="L757" id="L757" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L757"> 757</a>
<a name="L758" id="L758" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L758"> 758</a>
<a name="L759" id="L759" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L759"> 759</a>
<a name="L760" id="L760" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L760"> 760</a>
<a name="L761" id="L761" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L761"> 761</a>
<a name="L762" id="L762" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L762"> 762</a>
<a name="L763" id="L763" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L763"> 763</a>
<a name="L764" id="L764" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L764"> 764</a>
<a name="L765" id="L765" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L765"> 765</a>
<a name="L766" id="L766" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L766"> 766</a>
<a name="L767" id="L767" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L767"> 767</a>
<a name="L768" id="L768" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L768"> 768</a>
<a name="L769" id="L769" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L769"> 769</a>
<a name="L770" id="L770" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L770"> 770</a>
<a name="L771" id="L771" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L771"> 771</a>
<a name="L772" id="L772" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L772"> 772</a>
<a name="L773" id="L773" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L773"> 773</a>
<a name="L774" id="L774" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L774"> 774</a>
<a name="L775" id="L775" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L775"> 775</a>
<a name="L776" id="L776" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L776"> 776</a>
<a name="L777" id="L777" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L777"> 777</a>
<a name="L778" id="L778" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L778"> 778</a>
<a name="L779" id="L779" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L779"> 779</a>
<a name="L780" id="L780" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L780"> 780</a>
<a name="L781" id="L781" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L781"> 781</a>
<a name="L782" id="L782" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L782"> 782</a>
<a name="L783" id="L783" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L783"> 783</a>
<a name="L784" id="L784" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L784"> 784</a>
<a name="L785" id="L785" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L785"> 785</a>
<a name="L786" id="L786" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L786"> 786</a>
<a name="L787" id="L787" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L787"> 787</a>
<a name="L788" id="L788" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L788"> 788</a>
<a name="L789" id="L789" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L789"> 789</a>
<a name="L790" id="L790" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L790"> 790</a>
<a name="L791" id="L791" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L791"> 791</a>
<a name="L792" id="L792" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L792"> 792</a>
<a name="L793" id="L793" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L793"> 793</a>
<a name="L794" id="L794" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L794"> 794</a>
<a name="L795" id="L795" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L795"> 795</a>
<a name="L796" id="L796" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L796"> 796</a>
<a name="L797" id="L797" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L797"> 797</a>
<a name="L798" id="L798" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L798"> 798</a>
<a name="L799" id="L799" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L799"> 799</a>
<a name="L800" id="L800" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L800"> 800</a>
<a name="L801" id="L801" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L801"> 801</a>
<a name="L802" id="L802" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L802"> 802</a>
<a name="L803" id="L803" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L803"> 803</a>
<a name="L804" id="L804" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L804"> 804</a>
<a name="L805" id="L805" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L805"> 805</a>
<a name="L806" id="L806" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L806"> 806</a>
<a name="L807" id="L807" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L807"> 807</a>
<a name="L808" id="L808" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L808"> 808</a>
<a name="L809" id="L809" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L809"> 809</a>
<a name="L810" id="L810" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L810"> 810</a>
<a name="L811" id="L811" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L811"> 811</a>
<a name="L812" id="L812" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L812"> 812</a>
<a name="L813" id="L813" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L813"> 813</a>
<a name="L814" id="L814" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L814"> 814</a>
<a name="L815" id="L815" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L815"> 815</a>
<a name="L816" id="L816" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L816"> 816</a>
<a name="L817" id="L817" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L817"> 817</a>
<a name="L818" id="L818" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L818"> 818</a>
<a name="L819" id="L819" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L819"> 819</a>
<a name="L820" id="L820" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L820"> 820</a>
<a name="L821" id="L821" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L821"> 821</a>
<a name="L822" id="L822" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L822"> 822</a>
<a name="L823" id="L823" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L823"> 823</a>
<a name="L824" id="L824" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L824"> 824</a>
<a name="L825" id="L825" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L825"> 825</a>
<a name="L826" id="L826" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L826"> 826</a>
<a name="L827" id="L827" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L827"> 827</a>
<a name="L828" id="L828" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L828"> 828</a>
<a name="L829" id="L829" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L829"> 829</a>
<a name="L830" id="L830" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L830"> 830</a>
<a name="L831" id="L831" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L831"> 831</a>
<a name="L832" id="L832" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L832"> 832</a>
<a name="L833" id="L833" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L833"> 833</a>
<a name="L834" id="L834" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L834"> 834</a>
<a name="L835" id="L835" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L835"> 835</a>
<a name="L836" id="L836" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L836"> 836</a>
<a name="L837" id="L837" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L837"> 837</a>
<a name="L838" id="L838" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L838"> 838</a>
<a name="L839" id="L839" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L839"> 839</a>
<a name="L840" id="L840" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L840"> 840</a>
<a name="L841" id="L841" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L841"> 841</a>
<a name="L842" id="L842" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L842"> 842</a>
<a name="L843" id="L843" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L843"> 843</a>
<a name="L844" id="L844" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L844"> 844</a>
<a name="L845" id="L845" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L845"> 845</a>
<a name="L846" id="L846" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L846"> 846</a>
<a name="L847" id="L847" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L847"> 847</a>
<a name="L848" id="L848" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L848"> 848</a>
<a name="L849" id="L849" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L849"> 849</a>
<a name="L850" id="L850" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L850"> 850</a>
<a name="L851" id="L851" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L851"> 851</a>
<a name="L852" id="L852" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L852"> 852</a>
<a name="L853" id="L853" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L853"> 853</a>
<a name="L854" id="L854" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L854"> 854</a>
<a name="L855" id="L855" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L855"> 855</a>
<a name="L856" id="L856" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L856"> 856</a>
<a name="L857" id="L857" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L857"> 857</a>
<a name="L858" id="L858" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L858"> 858</a>
<a name="L859" id="L859" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L859"> 859</a>
<a name="L860" id="L860" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L860"> 860</a>
<a name="L861" id="L861" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L861"> 861</a>
<a name="L862" id="L862" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L862"> 862</a>
<a name="L863" id="L863" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L863"> 863</a>
<a name="L864" id="L864" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L864"> 864</a>
<a name="L865" id="L865" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L865"> 865</a>
<a name="L866" id="L866" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L866"> 866</a>
<a name="L867" id="L867" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L867"> 867</a>
<a name="L868" id="L868" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L868"> 868</a>
<a name="L869" id="L869" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L869"> 869</a>
<a name="L870" id="L870" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L870"> 870</a>
<a name="L871" id="L871" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L871"> 871</a>
<a name="L872" id="L872" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L872"> 872</a>
<a name="L873" id="L873" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L873"> 873</a>
<a name="L874" id="L874" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L874"> 874</a>
<a name="L875" id="L875" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L875"> 875</a>
<a name="L876" id="L876" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L876"> 876</a>
<a name="L877" id="L877" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L877"> 877</a>
<a name="L878" id="L878" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L878"> 878</a>
<a name="L879" id="L879" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L879"> 879</a>
<a name="L880" id="L880" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L880"> 880</a>
<a name="L881" id="L881" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L881"> 881</a>
<a name="L882" id="L882" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L882"> 882</a>
<a name="L883" id="L883" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L883"> 883</a>
<a name="L884" id="L884" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L884"> 884</a>
<a name="L885" id="L885" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L885"> 885</a>
<a name="L886" id="L886" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L886"> 886</a>
<a name="L887" id="L887" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L887"> 887</a>
<a name="L888" id="L888" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L888"> 888</a>
<a name="L889" id="L889" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L889"> 889</a>
<a name="L890" id="L890" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L890"> 890</a>
<a name="L891" id="L891" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L891"> 891</a>
<a name="L892" id="L892" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L892"> 892</a>
<a name="L893" id="L893" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L893"> 893</a>
<a name="L894" id="L894" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L894"> 894</a>
<a name="L895" id="L895" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L895"> 895</a>
<a name="L896" id="L896" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L896"> 896</a>
<a name="L897" id="L897" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L897"> 897</a>
<a name="L898" id="L898" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L898"> 898</a>
<a name="L899" id="L899" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L899"> 899</a>
<a name="L900" id="L900" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L900"> 900</a>
<a name="L901" id="L901" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L901"> 901</a>
<a name="L902" id="L902" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L902"> 902</a>
<a name="L903" id="L903" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L903"> 903</a>
<a name="L904" id="L904" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L904"> 904</a>
<a name="L905" id="L905" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L905"> 905</a>
<a name="L906" id="L906" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L906"> 906</a>
<a name="L907" id="L907" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L907"> 907</a>
<a name="L908" id="L908" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L908"> 908</a>
<a name="L909" id="L909" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L909"> 909</a>
<a name="L910" id="L910" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L910"> 910</a>
<a name="L911" id="L911" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L911"> 911</a>
<a name="L912" id="L912" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L912"> 912</a>
<a name="L913" id="L913" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L913"> 913</a>
<a name="L914" id="L914" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L914"> 914</a>
<a name="L915" id="L915" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L915"> 915</a>
<a name="L916" id="L916" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L916"> 916</a>
<a name="L917" id="L917" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L917"> 917</a>
<a name="L918" id="L918" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L918"> 918</a>
<a name="L919" id="L919" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L919"> 919</a>
<a name="L920" id="L920" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L920"> 920</a>
<a name="L921" id="L921" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L921"> 921</a>
<a name="L922" id="L922" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L922"> 922</a>
<a name="L923" id="L923" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L923"> 923</a>
<a name="L924" id="L924" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L924"> 924</a>
<a name="L925" id="L925" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L925"> 925</a>
<a name="L926" id="L926" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L926"> 926</a>
<a name="L927" id="L927" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L927"> 927</a>
<a name="L928" id="L928" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L928"> 928</a>
<a name="L929" id="L929" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L929"> 929</a>
<a name="L930" id="L930" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L930"> 930</a>
<a name="L931" id="L931" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L931"> 931</a>
<a name="L932" id="L932" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L932"> 932</a>
<a name="L933" id="L933" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L933"> 933</a>
<a name="L934" id="L934" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L934"> 934</a>
<a name="L935" id="L935" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L935"> 935</a>
<a name="L936" id="L936" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L936"> 936</a>
<a name="L937" id="L937" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L937"> 937</a>
<a name="L938" id="L938" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L938"> 938</a>
<a name="L939" id="L939" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L939"> 939</a>
<a name="L940" id="L940" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L940"> 940</a>
<a name="L941" id="L941" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L941"> 941</a>
<a name="L942" id="L942" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L942"> 942</a>
<a name="L943" id="L943" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L943"> 943</a>
<a name="L944" id="L944" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L944"> 944</a>
<a name="L945" id="L945" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L945"> 945</a>
<a name="L946" id="L946" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L946"> 946</a>
<a name="L947" id="L947" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L947"> 947</a>
<a name="L948" id="L948" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L948"> 948</a>
<a name="L949" id="L949" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L949"> 949</a>
<a name="L950" id="L950" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L950"> 950</a>
<a name="L951" id="L951" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L951"> 951</a>
<a name="L952" id="L952" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L952"> 952</a>
<a name="L953" id="L953" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L953"> 953</a>
<a name="L954" id="L954" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L954"> 954</a>
<a name="L955" id="L955" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L955"> 955</a>
<a name="L956" id="L956" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L956"> 956</a>
<a name="L957" id="L957" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L957"> 957</a>
<a name="L958" id="L958" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L958"> 958</a>
<a name="L959" id="L959" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L959"> 959</a>
<a name="L960" id="L960" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L960"> 960</a>
<a name="L961" id="L961" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L961"> 961</a>
<a name="L962" id="L962" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L962"> 962</a>
<a name="L963" id="L963" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L963"> 963</a>
<a name="L964" id="L964" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L964"> 964</a>
<a name="L965" id="L965" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L965"> 965</a>
<a name="L966" id="L966" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L966"> 966</a>
<a name="L967" id="L967" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L967"> 967</a>
<a name="L968" id="L968" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L968"> 968</a>
<a name="L969" id="L969" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L969"> 969</a>
<a name="L970" id="L970" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L970"> 970</a>
<a name="L971" id="L971" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L971"> 971</a>
<a name="L972" id="L972" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L972"> 972</a>
<a name="L973" id="L973" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L973"> 973</a>
<a name="L974" id="L974" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L974"> 974</a>
<a name="L975" id="L975" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L975"> 975</a>
<a name="L976" id="L976" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L976"> 976</a>
<a name="L977" id="L977" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L977"> 977</a>
<a name="L978" id="L978" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L978"> 978</a>
<a name="L979" id="L979" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L979"> 979</a>
<a name="L980" id="L980" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L980"> 980</a>
<a name="L981" id="L981" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L981"> 981</a>
<a name="L982" id="L982" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L982"> 982</a>
<a name="L983" id="L983" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L983"> 983</a>
<a name="L984" id="L984" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L984"> 984</a>
<a name="L985" id="L985" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L985"> 985</a>
<a name="L986" id="L986" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L986"> 986</a>
<a name="L987" id="L987" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L987"> 987</a>
<a name="L988" id="L988" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L988"> 988</a>
<a name="L989" id="L989" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L989"> 989</a>
<a name="L990" id="L990" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L990"> 990</a>
<a name="L991" id="L991" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L991"> 991</a>
<a name="L992" id="L992" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L992"> 992</a>
<a name="L993" id="L993" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L993"> 993</a>
<a name="L994" id="L994" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L994"> 994</a>
<a name="L995" id="L995" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L995"> 995</a>
<a name="L996" id="L996" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L996"> 996</a>
<a name="L997" id="L997" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L997"> 997</a>
<a name="L998" id="L998" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L998"> 998</a>
<a name="L999" id="L999" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L999"> 999</a>
<a name="L1000" id="L1000" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1000">1000</a>
<a name="L1001" id="L1001" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1001">1001</a>
<a name="L1002" id="L1002" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1002">1002</a>
<a name="L1003" id="L1003" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1003">1003</a>
<a name="L1004" id="L1004" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1004">1004</a>
<a name="L1005" id="L1005" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1005">1005</a>
<a name="L1006" id="L1006" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1006">1006</a>
<a name="L1007" id="L1007" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1007">1007</a>
<a name="L1008" id="L1008" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1008">1008</a>
<a name="L1009" id="L1009" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1009">1009</a>
<a name="L1010" id="L1010" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1010">1010</a>
<a name="L1011" id="L1011" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1011">1011</a>
<a name="L1012" id="L1012" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1012">1012</a>
<a name="L1013" id="L1013" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1013">1013</a>
<a name="L1014" id="L1014" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1014">1014</a>
<a name="L1015" id="L1015" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1015">1015</a>
<a name="L1016" id="L1016" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1016">1016</a>
<a name="L1017" id="L1017" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1017">1017</a>
<a name="L1018" id="L1018" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1018">1018</a>
<a name="L1019" id="L1019" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1019">1019</a>
<a name="L1020" id="L1020" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1020">1020</a>
<a name="L1021" id="L1021" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1021">1021</a>
<a name="L1022" id="L1022" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1022">1022</a>
<a name="L1023" id="L1023" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1023">1023</a>
<a name="L1024" id="L1024" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1024">1024</a>
<a name="L1025" id="L1025" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1025">1025</a>
<a name="L1026" id="L1026" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1026">1026</a>
<a name="L1027" id="L1027" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1027">1027</a>
<a name="L1028" id="L1028" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1028">1028</a>
<a name="L1029" id="L1029" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1029">1029</a>
<a name="L1030" id="L1030" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1030">1030</a>
<a name="L1031" id="L1031" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1031">1031</a>
<a name="L1032" id="L1032" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1032">1032</a>
<a name="L1033" id="L1033" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1033">1033</a>
<a name="L1034" id="L1034" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1034">1034</a>
<a name="L1035" id="L1035" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1035">1035</a>
<a name="L1036" id="L1036" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1036">1036</a>
<a name="L1037" id="L1037" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1037">1037</a>
<a name="L1038" id="L1038" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1038">1038</a>
<a name="L1039" id="L1039" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1039">1039</a>
<a name="L1040" id="L1040" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1040">1040</a>
<a name="L1041" id="L1041" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1041">1041</a>
<a name="L1042" id="L1042" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1042">1042</a>
<a name="L1043" id="L1043" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1043">1043</a>
<a name="L1044" id="L1044" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1044">1044</a>
<a name="L1045" id="L1045" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1045">1045</a>
<a name="L1046" id="L1046" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1046">1046</a>
<a name="L1047" id="L1047" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1047">1047</a>
<a name="L1048" id="L1048" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1048">1048</a>
<a name="L1049" id="L1049" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1049">1049</a>
<a name="L1050" id="L1050" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1050">1050</a>
<a name="L1051" id="L1051" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1051">1051</a>
<a name="L1052" id="L1052" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1052">1052</a>
<a name="L1053" id="L1053" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1053">1053</a>
<a name="L1054" id="L1054" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1054">1054</a>
<a name="L1055" id="L1055" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1055">1055</a>
<a name="L1056" id="L1056" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1056">1056</a>
<a name="L1057" id="L1057" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1057">1057</a>
<a name="L1058" id="L1058" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1058">1058</a>
<a name="L1059" id="L1059" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1059">1059</a>
<a name="L1060" id="L1060" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1060">1060</a>
<a name="L1061" id="L1061" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1061">1061</a>
<a name="L1062" id="L1062" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1062">1062</a>
<a name="L1063" id="L1063" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1063">1063</a>
<a name="L1064" id="L1064" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1064">1064</a>
<a name="L1065" id="L1065" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1065">1065</a>
<a name="L1066" id="L1066" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1066">1066</a>
<a name="L1067" id="L1067" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1067">1067</a>
<a name="L1068" id="L1068" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1068">1068</a>
<a name="L1069" id="L1069" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1069">1069</a>
<a name="L1070" id="L1070" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1070">1070</a>
<a name="L1071" id="L1071" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1071">1071</a>
<a name="L1072" id="L1072" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1072">1072</a>
<a name="L1073" id="L1073" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1073">1073</a>
<a name="L1074" id="L1074" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1074">1074</a>
<a name="L1075" id="L1075" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1075">1075</a>
<a name="L1076" id="L1076" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1076">1076</a>
<a name="L1077" id="L1077" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1077">1077</a>
<a name="L1078" id="L1078" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1078">1078</a>
<a name="L1079" id="L1079" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1079">1079</a>
<a name="L1080" id="L1080" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1080">1080</a>
<a name="L1081" id="L1081" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1081">1081</a>
<a name="L1082" id="L1082" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1082">1082</a>
<a name="L1083" id="L1083" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1083">1083</a>
<a name="L1084" id="L1084" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1084">1084</a>
<a name="L1085" id="L1085" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1085">1085</a>
<a name="L1086" id="L1086" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1086">1086</a>
<a name="L1087" id="L1087" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1087">1087</a>
<a name="L1088" id="L1088" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1088">1088</a>
<a name="L1089" id="L1089" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1089">1089</a>
<a name="L1090" id="L1090" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1090">1090</a>
<a name="L1091" id="L1091" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1091">1091</a>
<a name="L1092" id="L1092" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1092">1092</a>
<a name="L1093" id="L1093" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1093">1093</a>
<a name="L1094" id="L1094" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1094">1094</a>
<a name="L1095" id="L1095" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1095">1095</a>
<a name="L1096" id="L1096" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1096">1096</a>
<a name="L1097" id="L1097" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1097">1097</a>
<a name="L1098" id="L1098" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1098">1098</a>
<a name="L1099" id="L1099" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1099">1099</a>
<a name="L1100" id="L1100" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1100">1100</a>
<a name="L1101" id="L1101" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1101">1101</a>
<a name="L1102" id="L1102" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1102">1102</a>
<a name="L1103" id="L1103" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1103">1103</a>
<a name="L1104" id="L1104" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1104">1104</a>
<a name="L1105" id="L1105" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1105">1105</a>
<a name="L1106" id="L1106" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1106">1106</a>
<a name="L1107" id="L1107" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1107">1107</a>
<a name="L1108" id="L1108" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1108">1108</a>
<a name="L1109" id="L1109" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1109">1109</a>
<a name="L1110" id="L1110" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1110">1110</a>
<a name="L1111" id="L1111" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1111">1111</a>
<a name="L1112" id="L1112" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1112">1112</a>
<a name="L1113" id="L1113" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1113">1113</a>
<a name="L1114" id="L1114" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1114">1114</a>
<a name="L1115" id="L1115" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1115">1115</a>
<a name="L1116" id="L1116" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1116">1116</a>
<a name="L1117" id="L1117" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1117">1117</a>
<a name="L1118" id="L1118" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1118">1118</a>
<a name="L1119" id="L1119" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1119">1119</a>
<a name="L1120" id="L1120" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1120">1120</a>
<a name="L1121" id="L1121" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1121">1121</a>
<a name="L1122" id="L1122" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1122">1122</a>
<a name="L1123" id="L1123" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1123">1123</a>
<a name="L1124" id="L1124" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1124">1124</a>
<a name="L1125" id="L1125" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1125">1125</a>
<a name="L1126" id="L1126" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1126">1126</a>
<a name="L1127" id="L1127" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1127">1127</a>
<a name="L1128" id="L1128" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1128">1128</a>
<a name="L1129" id="L1129" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1129">1129</a>
<a name="L1130" id="L1130" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1130">1130</a>
<a name="L1131" id="L1131" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1131">1131</a>
<a name="L1132" id="L1132" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1132">1132</a>
<a name="L1133" id="L1133" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1133">1133</a>
<a name="L1134" id="L1134" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1134">1134</a>
<a name="L1135" id="L1135" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1135">1135</a>
<a name="L1136" id="L1136" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1136">1136</a>
<a name="L1137" id="L1137" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1137">1137</a>
<a name="L1138" id="L1138" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1138">1138</a>
<a name="L1139" id="L1139" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1139">1139</a>
<a name="L1140" id="L1140" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1140">1140</a>
<a name="L1141" id="L1141" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1141">1141</a>
<a name="L1142" id="L1142" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1142">1142</a>
<a name="L1143" id="L1143" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1143">1143</a>
<a name="L1144" id="L1144" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1144">1144</a>
<a name="L1145" id="L1145" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1145">1145</a>
<a name="L1146" id="L1146" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1146">1146</a>
<a name="L1147" id="L1147" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1147">1147</a>
<a name="L1148" id="L1148" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1148">1148</a>
<a name="L1149" id="L1149" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1149">1149</a>
<a name="L1150" id="L1150" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1150">1150</a>
<a name="L1151" id="L1151" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1151">1151</a>
<a name="L1152" id="L1152" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1152">1152</a>
<a name="L1153" id="L1153" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1153">1153</a>
<a name="L1154" id="L1154" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1154">1154</a>
<a name="L1155" id="L1155" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1155">1155</a>
<a name="L1156" id="L1156" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1156">1156</a>
<a name="L1157" id="L1157" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1157">1157</a>
<a name="L1158" id="L1158" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1158">1158</a>
<a name="L1159" id="L1159" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1159">1159</a>
<a name="L1160" id="L1160" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1160">1160</a>
<a name="L1161" id="L1161" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1161">1161</a>
<a name="L1162" id="L1162" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1162">1162</a>
<a name="L1163" id="L1163" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1163">1163</a>
<a name="L1164" id="L1164" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1164">1164</a>
<a name="L1165" id="L1165" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1165">1165</a>
<a name="L1166" id="L1166" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1166">1166</a>
<a name="L1167" id="L1167" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1167">1167</a>
<a name="L1168" id="L1168" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1168">1168</a>
<a name="L1169" id="L1169" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1169">1169</a>
<a name="L1170" id="L1170" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1170">1170</a>
<a name="L1171" id="L1171" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1171">1171</a>
<a name="L1172" id="L1172" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1172">1172</a>
<a name="L1173" id="L1173" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1173">1173</a>
<a name="L1174" id="L1174" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1174">1174</a>
<a name="L1175" id="L1175" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1175">1175</a>
<a name="L1176" id="L1176" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1176">1176</a>
<a name="L1177" id="L1177" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1177">1177</a>
<a name="L1178" id="L1178" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1178">1178</a>
<a name="L1179" id="L1179" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1179">1179</a>
<a name="L1180" id="L1180" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1180">1180</a>
<a name="L1181" id="L1181" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1181">1181</a>
<a name="L1182" id="L1182" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1182">1182</a>
<a name="L1183" id="L1183" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1183">1183</a>
<a name="L1184" id="L1184" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1184">1184</a>
<a name="L1185" id="L1185" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1185">1185</a>
<a name="L1186" id="L1186" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1186">1186</a>
<a name="L1187" id="L1187" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1187">1187</a>
<a name="L1188" id="L1188" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1188">1188</a>
<a name="L1189" id="L1189" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1189">1189</a>
<a name="L1190" id="L1190" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1190">1190</a>
<a name="L1191" id="L1191" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1191">1191</a>
<a name="L1192" id="L1192" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1192">1192</a>
<a name="L1193" id="L1193" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1193">1193</a>
<a name="L1194" id="L1194" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1194">1194</a>
<a name="L1195" id="L1195" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1195">1195</a>
<a name="L1196" id="L1196" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1196">1196</a>
<a name="L1197" id="L1197" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1197">1197</a>
<a name="L1198" id="L1198" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1198">1198</a>
<a name="L1199" id="L1199" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1199">1199</a>
<a name="L1200" id="L1200" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1200">1200</a>
<a name="L1201" id="L1201" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1201">1201</a>
<a name="L1202" id="L1202" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1202">1202</a>
<a name="L1203" id="L1203" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1203">1203</a>
<a name="L1204" id="L1204" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1204">1204</a>
<a name="L1205" id="L1205" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1205">1205</a>
<a name="L1206" id="L1206" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1206">1206</a>
<a name="L1207" id="L1207" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1207">1207</a>
<a name="L1208" id="L1208" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1208">1208</a>
<a name="L1209" id="L1209" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1209">1209</a>
<a name="L1210" id="L1210" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1210">1210</a>
<a name="L1211" id="L1211" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1211">1211</a>
<a name="L1212" id="L1212" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1212">1212</a>
<a name="L1213" id="L1213" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1213">1213</a>
<a name="L1214" id="L1214" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1214">1214</a>
<a name="L1215" id="L1215" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1215">1215</a>
<a name="L1216" id="L1216" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1216">1216</a>
<a name="L1217" id="L1217" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1217">1217</a>
<a name="L1218" id="L1218" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1218">1218</a>
<a name="L1219" id="L1219" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1219">1219</a>
<a name="L1220" id="L1220" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1220">1220</a>
<a name="L1221" id="L1221" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1221">1221</a>
<a name="L1222" id="L1222" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1222">1222</a>
<a name="L1223" id="L1223" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1223">1223</a>
<a name="L1224" id="L1224" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1224">1224</a>
<a name="L1225" id="L1225" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1225">1225</a>
<a name="L1226" id="L1226" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1226">1226</a>
<a name="L1227" id="L1227" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1227">1227</a>
<a name="L1228" id="L1228" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1228">1228</a>
<a name="L1229" id="L1229" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1229">1229</a>
<a name="L1230" id="L1230" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1230">1230</a>
<a name="L1231" id="L1231" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1231">1231</a>
<a name="L1232" id="L1232" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1232">1232</a>
<a name="L1233" id="L1233" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1233">1233</a>
<a name="L1234" id="L1234" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1234">1234</a>
<a name="L1235" id="L1235" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1235">1235</a>
<a name="L1236" id="L1236" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1236">1236</a>
<a name="L1237" id="L1237" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1237">1237</a>
<a name="L1238" id="L1238" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1238">1238</a>
<a name="L1239" id="L1239" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1239">1239</a>
<a name="L1240" id="L1240" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1240">1240</a>
<a name="L1241" id="L1241" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1241">1241</a>
<a name="L1242" id="L1242" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1242">1242</a>
<a name="L1243" id="L1243" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1243">1243</a>
<a name="L1244" id="L1244" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1244">1244</a>
<a name="L1245" id="L1245" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1245">1245</a>
<a name="L1246" id="L1246" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1246">1246</a>
<a name="L1247" id="L1247" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1247">1247</a>
<a name="L1248" id="L1248" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1248">1248</a>
<a name="L1249" id="L1249" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1249">1249</a>
<a name="L1250" id="L1250" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1250">1250</a>
<a name="L1251" id="L1251" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1251">1251</a>
<a name="L1252" id="L1252" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1252">1252</a>
<a name="L1253" id="L1253" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1253">1253</a>
<a name="L1254" id="L1254" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1254">1254</a>
<a name="L1255" id="L1255" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1255">1255</a>
<a name="L1256" id="L1256" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1256">1256</a>
<a name="L1257" id="L1257" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1257">1257</a>
<a name="L1258" id="L1258" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1258">1258</a>
<a name="L1259" id="L1259" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1259">1259</a>
<a name="L1260" id="L1260" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1260">1260</a>
<a name="L1261" id="L1261" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1261">1261</a>
<a name="L1262" id="L1262" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1262">1262</a>
<a name="L1263" id="L1263" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1263">1263</a>
<a name="L1264" id="L1264" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1264">1264</a>
<a name="L1265" id="L1265" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1265">1265</a>
<a name="L1266" id="L1266" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1266">1266</a>
<a name="L1267" id="L1267" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1267">1267</a>
<a name="L1268" id="L1268" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1268">1268</a>
<a name="L1269" id="L1269" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1269">1269</a>
<a name="L1270" id="L1270" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1270">1270</a>
<a name="L1271" id="L1271" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1271">1271</a>
<a name="L1272" id="L1272" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1272">1272</a>
<a name="L1273" id="L1273" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1273">1273</a>
<a name="L1274" id="L1274" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1274">1274</a>
<a name="L1275" id="L1275" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1275">1275</a>
<a name="L1276" id="L1276" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1276">1276</a>
<a name="L1277" id="L1277" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1277">1277</a>
<a name="L1278" id="L1278" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1278">1278</a>
<a name="L1279" id="L1279" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1279">1279</a>
<a name="L1280" id="L1280" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1280">1280</a>
<a name="L1281" id="L1281" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1281">1281</a>
<a name="L1282" id="L1282" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1282">1282</a>
<a name="L1283" id="L1283" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1283">1283</a>
<a name="L1284" id="L1284" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1284">1284</a>
<a name="L1285" id="L1285" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1285">1285</a>
<a name="L1286" id="L1286" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1286">1286</a>
<a name="L1287" id="L1287" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1287">1287</a>
<a name="L1288" id="L1288" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1288">1288</a>
<a name="L1289" id="L1289" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1289">1289</a>
<a name="L1290" id="L1290" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1290">1290</a>
<a name="L1291" id="L1291" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1291">1291</a>
<a name="L1292" id="L1292" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1292">1292</a>
<a name="L1293" id="L1293" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1293">1293</a>
<a name="L1294" id="L1294" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1294">1294</a>
<a name="L1295" id="L1295" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1295">1295</a>
<a name="L1296" id="L1296" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1296">1296</a>
<a name="L1297" id="L1297" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1297">1297</a>
<a name="L1298" id="L1298" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1298">1298</a>
<a name="L1299" id="L1299" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1299">1299</a>
<a name="L1300" id="L1300" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1300">1300</a>
<a name="L1301" id="L1301" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1301">1301</a>
<a name="L1302" id="L1302" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1302">1302</a>
<a name="L1303" id="L1303" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1303">1303</a>
<a name="L1304" id="L1304" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1304">1304</a>
<a name="L1305" id="L1305" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1305">1305</a>
<a name="L1306" id="L1306" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1306">1306</a>
<a name="L1307" id="L1307" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1307">1307</a>
<a name="L1308" id="L1308" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1308">1308</a>
<a name="L1309" id="L1309" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1309">1309</a>
<a name="L1310" id="L1310" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1310">1310</a>
<a name="L1311" id="L1311" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1311">1311</a>
<a name="L1312" id="L1312" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1312">1312</a>
<a name="L1313" id="L1313" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1313">1313</a>
<a name="L1314" id="L1314" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1314">1314</a>
<a name="L1315" id="L1315" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1315">1315</a>
<a name="L1316" id="L1316" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1316">1316</a>
<a name="L1317" id="L1317" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1317">1317</a>
<a name="L1318" id="L1318" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1318">1318</a>
<a name="L1319" id="L1319" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1319">1319</a>
<a name="L1320" id="L1320" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1320">1320</a>
<a name="L1321" id="L1321" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1321">1321</a>
<a name="L1322" id="L1322" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1322">1322</a>
<a name="L1323" id="L1323" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1323">1323</a>
<a name="L1324" id="L1324" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1324">1324</a>
<a name="L1325" id="L1325" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1325">1325</a>
<a name="L1326" id="L1326" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1326">1326</a>
<a name="L1327" id="L1327" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1327">1327</a>
<a name="L1328" id="L1328" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1328">1328</a>
<a name="L1329" id="L1329" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1329">1329</a>
<a name="L1330" id="L1330" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1330">1330</a>
<a name="L1331" id="L1331" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1331">1331</a>
<a name="L1332" id="L1332" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1332">1332</a>
<a name="L1333" id="L1333" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1333">1333</a>
<a name="L1334" id="L1334" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1334">1334</a>
<a name="L1335" id="L1335" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1335">1335</a>
<a name="L1336" id="L1336" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1336">1336</a>
<a name="L1337" id="L1337" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1337">1337</a>
<a name="L1338" id="L1338" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1338">1338</a>
<a name="L1339" id="L1339" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1339">1339</a>
<a name="L1340" id="L1340" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1340">1340</a>
<a name="L1341" id="L1341" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1341">1341</a>
<a name="L1342" id="L1342" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1342">1342</a>
<a name="L1343" id="L1343" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1343">1343</a>
<a name="L1344" id="L1344" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1344">1344</a>
<a name="L1345" id="L1345" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1345">1345</a>
<a name="L1346" id="L1346" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1346">1346</a>
<a name="L1347" id="L1347" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1347">1347</a>
<a name="L1348" id="L1348" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1348">1348</a>
<a name="L1349" id="L1349" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1349">1349</a>
<a name="L1350" id="L1350" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1350">1350</a>
<a name="L1351" id="L1351" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1351">1351</a>
<a name="L1352" id="L1352" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1352">1352</a>
<a name="L1353" id="L1353" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1353">1353</a>
<a name="L1354" id="L1354" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1354">1354</a>
<a name="L1355" id="L1355" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1355">1355</a>
<a name="L1356" id="L1356" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1356">1356</a>
<a name="L1357" id="L1357" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1357">1357</a>
<a name="L1358" id="L1358" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1358">1358</a>
<a name="L1359" id="L1359" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1359">1359</a>
<a name="L1360" id="L1360" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1360">1360</a>
<a name="L1361" id="L1361" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1361">1361</a>
<a name="L1362" id="L1362" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1362">1362</a>
<a name="L1363" id="L1363" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1363">1363</a>
<a name="L1364" id="L1364" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1364">1364</a>
<a name="L1365" id="L1365" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1365">1365</a>
<a name="L1366" id="L1366" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1366">1366</a>
<a name="L1367" id="L1367" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1367">1367</a>
<a name="L1368" id="L1368" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1368">1368</a>
<a name="L1369" id="L1369" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1369">1369</a>
<a name="L1370" id="L1370" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1370">1370</a>
<a name="L1371" id="L1371" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1371">1371</a>
<a name="L1372" id="L1372" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1372">1372</a>
<a name="L1373" id="L1373" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1373">1373</a>
<a name="L1374" id="L1374" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1374">1374</a>
<a name="L1375" id="L1375" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1375">1375</a>
<a name="L1376" id="L1376" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1376">1376</a>
<a name="L1377" id="L1377" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1377">1377</a>
<a name="L1378" id="L1378" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1378">1378</a>
<a name="L1379" id="L1379" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1379">1379</a>
<a name="L1380" id="L1380" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1380">1380</a>
<a name="L1381" id="L1381" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1381">1381</a>
<a name="L1382" id="L1382" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1382">1382</a>
<a name="L1383" id="L1383" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1383">1383</a>
<a name="L1384" id="L1384" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1384">1384</a>
<a name="L1385" id="L1385" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1385">1385</a>
<a name="L1386" id="L1386" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1386">1386</a>
<a name="L1387" id="L1387" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1387">1387</a>
<a name="L1388" id="L1388" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1388">1388</a>
<a name="L1389" id="L1389" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1389">1389</a>
<a name="L1390" id="L1390" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1390">1390</a>
<a name="L1391" id="L1391" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1391">1391</a>
<a name="L1392" id="L1392" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1392">1392</a>
<a name="L1393" id="L1393" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1393">1393</a>
<a name="L1394" id="L1394" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1394">1394</a>
<a name="L1395" id="L1395" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1395">1395</a>
<a name="L1396" id="L1396" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1396">1396</a>
<a name="L1397" id="L1397" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1397">1397</a>
<a name="L1398" id="L1398" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1398">1398</a>
<a name="L1399" id="L1399" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1399">1399</a>
<a name="L1400" id="L1400" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1400">1400</a>
<a name="L1401" id="L1401" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1401">1401</a>
<a name="L1402" id="L1402" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1402">1402</a>
<a name="L1403" id="L1403" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1403">1403</a>
<a name="L1404" id="L1404" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1404">1404</a>
<a name="L1405" id="L1405" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1405">1405</a>
<a name="L1406" id="L1406" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1406">1406</a>
<a name="L1407" id="L1407" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1407">1407</a>
<a name="L1408" id="L1408" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1408">1408</a>
<a name="L1409" id="L1409" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1409">1409</a>
<a name="L1410" id="L1410" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1410">1410</a>
<a name="L1411" id="L1411" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1411">1411</a>
<a name="L1412" id="L1412" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1412">1412</a>
<a name="L1413" id="L1413" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1413">1413</a>
<a name="L1414" id="L1414" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1414">1414</a>
<a name="L1415" id="L1415" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1415">1415</a>
<a name="L1416" id="L1416" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1416">1416</a>
<a name="L1417" id="L1417" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1417">1417</a>
<a name="L1418" id="L1418" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1418">1418</a>
<a name="L1419" id="L1419" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1419">1419</a>
<a name="L1420" id="L1420" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1420">1420</a>
<a name="L1421" id="L1421" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1421">1421</a>
<a name="L1422" id="L1422" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1422">1422</a>
<a name="L1423" id="L1423" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1423">1423</a>
<a name="L1424" id="L1424" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1424">1424</a>
<a name="L1425" id="L1425" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1425">1425</a>
<a name="L1426" id="L1426" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1426">1426</a>
<a name="L1427" id="L1427" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1427">1427</a>
<a name="L1428" id="L1428" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1428">1428</a>
<a name="L1429" id="L1429" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1429">1429</a>
<a name="L1430" id="L1430" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1430">1430</a>
<a name="L1431" id="L1431" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1431">1431</a>
<a name="L1432" id="L1432" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1432">1432</a>
<a name="L1433" id="L1433" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1433">1433</a>
<a name="L1434" id="L1434" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1434">1434</a>
<a name="L1435" id="L1435" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1435">1435</a>
<a name="L1436" id="L1436" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1436">1436</a>
<a name="L1437" id="L1437" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1437">1437</a>
<a name="L1438" id="L1438" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1438">1438</a>
<a name="L1439" id="L1439" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1439">1439</a>
<a name="L1440" id="L1440" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1440">1440</a>
<a name="L1441" id="L1441" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1441">1441</a>
<a name="L1442" id="L1442" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1442">1442</a>
<a name="L1443" id="L1443" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1443">1443</a>
<a name="L1444" id="L1444" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1444">1444</a>
<a name="L1445" id="L1445" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1445">1445</a>
<a name="L1446" id="L1446" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1446">1446</a>
<a name="L1447" id="L1447" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1447">1447</a>
<a name="L1448" id="L1448" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1448">1448</a>
<a name="L1449" id="L1449" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1449">1449</a>
<a name="L1450" id="L1450" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1450">1450</a>
<a name="L1451" id="L1451" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1451">1451</a>
<a name="L1452" id="L1452" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1452">1452</a>
<a name="L1453" id="L1453" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1453">1453</a>
<a name="L1454" id="L1454" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1454">1454</a>
<a name="L1455" id="L1455" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1455">1455</a>
<a name="L1456" id="L1456" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1456">1456</a>
<a name="L1457" id="L1457" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1457">1457</a>
<a name="L1458" id="L1458" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1458">1458</a>
<a name="L1459" id="L1459" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1459">1459</a>
<a name="L1460" id="L1460" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1460">1460</a>
<a name="L1461" id="L1461" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1461">1461</a>
<a name="L1462" id="L1462" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1462">1462</a>
<a name="L1463" id="L1463" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1463">1463</a>
<a name="L1464" id="L1464" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1464">1464</a>
<a name="L1465" id="L1465" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1465">1465</a>
<a name="L1466" id="L1466" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1466">1466</a>
<a name="L1467" id="L1467" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1467">1467</a>
<a name="L1468" id="L1468" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1468">1468</a>
<a name="L1469" id="L1469" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1469">1469</a>
<a name="L1470" id="L1470" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1470">1470</a>
<a name="L1471" id="L1471" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1471">1471</a>
<a name="L1472" id="L1472" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1472">1472</a>
<a name="L1473" id="L1473" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1473">1473</a>
<a name="L1474" id="L1474" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1474">1474</a>
<a name="L1475" id="L1475" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1475">1475</a>
<a name="L1476" id="L1476" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1476">1476</a>
<a name="L1477" id="L1477" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1477">1477</a>
<a name="L1478" id="L1478" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1478">1478</a>
<a name="L1479" id="L1479" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1479">1479</a>
<a name="L1480" id="L1480" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1480">1480</a>
<a name="L1481" id="L1481" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1481">1481</a>
<a name="L1482" id="L1482" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1482">1482</a>
<a name="L1483" id="L1483" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1483">1483</a>
<a name="L1484" id="L1484" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1484">1484</a>
<a name="L1485" id="L1485" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1485">1485</a>
<a name="L1486" id="L1486" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1486">1486</a>
<a name="L1487" id="L1487" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1487">1487</a>
<a name="L1488" id="L1488" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1488">1488</a>
<a name="L1489" id="L1489" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1489">1489</a>
<a name="L1490" id="L1490" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1490">1490</a>
<a name="L1491" id="L1491" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1491">1491</a>
<a name="L1492" id="L1492" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1492">1492</a>
<a name="L1493" id="L1493" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1493">1493</a>
<a name="L1494" id="L1494" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1494">1494</a>
<a name="L1495" id="L1495" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1495">1495</a>
<a name="L1496" id="L1496" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1496">1496</a>
<a name="L1497" id="L1497" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1497">1497</a>
<a name="L1498" id="L1498" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1498">1498</a>
<a name="L1499" id="L1499" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1499">1499</a>
<a name="L1500" id="L1500" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1500">1500</a>
<a name="L1501" id="L1501" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1501">1501</a>
<a name="L1502" id="L1502" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1502">1502</a>
<a name="L1503" id="L1503" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1503">1503</a>
<a name="L1504" id="L1504" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1504">1504</a>
<a name="L1505" id="L1505" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1505">1505</a>
<a name="L1506" id="L1506" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1506">1506</a>
<a name="L1507" id="L1507" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1507">1507</a>
<a name="L1508" id="L1508" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1508">1508</a>
<a name="L1509" id="L1509" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1509">1509</a>
<a name="L1510" id="L1510" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1510">1510</a>
<a name="L1511" id="L1511" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1511">1511</a>
<a name="L1512" id="L1512" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1512">1512</a>
<a name="L1513" id="L1513" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1513">1513</a>
<a name="L1514" id="L1514" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1514">1514</a>
<a name="L1515" id="L1515" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1515">1515</a>
<a name="L1516" id="L1516" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1516">1516</a>
<a name="L1517" id="L1517" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1517">1517</a>
<a name="L1518" id="L1518" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1518">1518</a>
<a name="L1519" id="L1519" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1519">1519</a>
<a name="L1520" id="L1520" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1520">1520</a>
<a name="L1521" id="L1521" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1521">1521</a>
<a name="L1522" id="L1522" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1522">1522</a>
<a name="L1523" id="L1523" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1523">1523</a>
<a name="L1524" id="L1524" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1524">1524</a>
<a name="L1525" id="L1525" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1525">1525</a>
<a name="L1526" id="L1526" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1526">1526</a>
<a name="L1527" id="L1527" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1527">1527</a>
<a name="L1528" id="L1528" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1528">1528</a>
<a name="L1529" id="L1529" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1529">1529</a>
<a name="L1530" id="L1530" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1530">1530</a>
<a name="L1531" id="L1531" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1531">1531</a>
<a name="L1532" id="L1532" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1532">1532</a>
<a name="L1533" id="L1533" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1533">1533</a>
<a name="L1534" id="L1534" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1534">1534</a>
<a name="L1535" id="L1535" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1535">1535</a>
<a name="L1536" id="L1536" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1536">1536</a>
<a name="L1537" id="L1537" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1537">1537</a>
<a name="L1538" id="L1538" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1538">1538</a>
<a name="L1539" id="L1539" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1539">1539</a>
<a name="L1540" id="L1540" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1540">1540</a>
<a name="L1541" id="L1541" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1541">1541</a>
<a name="L1542" id="L1542" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1542">1542</a>
<a name="L1543" id="L1543" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1543">1543</a>
<a name="L1544" id="L1544" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1544">1544</a>
<a name="L1545" id="L1545" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1545">1545</a>
<a name="L1546" id="L1546" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1546">1546</a>
<a name="L1547" id="L1547" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1547">1547</a>
<a name="L1548" id="L1548" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1548">1548</a>
<a name="L1549" id="L1549" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1549">1549</a>
<a name="L1550" id="L1550" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1550">1550</a>
<a name="L1551" id="L1551" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1551">1551</a>
<a name="L1552" id="L1552" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1552">1552</a>
<a name="L1553" id="L1553" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1553">1553</a>
<a name="L1554" id="L1554" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1554">1554</a>
<a name="L1555" id="L1555" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1555">1555</a>
<a name="L1556" id="L1556" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1556">1556</a>
<a name="L1557" id="L1557" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1557">1557</a>
<a name="L1558" id="L1558" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1558">1558</a>
<a name="L1559" id="L1559" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1559">1559</a>
<a name="L1560" id="L1560" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1560">1560</a>
<a name="L1561" id="L1561" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1561">1561</a>
<a name="L1562" id="L1562" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1562">1562</a>
<a name="L1563" id="L1563" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1563">1563</a>
<a name="L1564" id="L1564" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1564">1564</a>
<a name="L1565" id="L1565" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1565">1565</a>
<a name="L1566" id="L1566" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1566">1566</a>
<a name="L1567" id="L1567" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1567">1567</a>
<a name="L1568" id="L1568" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1568">1568</a>
<a name="L1569" id="L1569" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1569">1569</a>
<a name="L1570" id="L1570" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1570">1570</a>
<a name="L1571" id="L1571" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1571">1571</a>
<a name="L1572" id="L1572" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1572">1572</a>
<a name="L1573" id="L1573" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1573">1573</a>
<a name="L1574" id="L1574" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1574">1574</a>
<a name="L1575" id="L1575" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1575">1575</a>
<a name="L1576" id="L1576" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1576">1576</a>
<a name="L1577" id="L1577" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1577">1577</a>
<a name="L1578" id="L1578" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1578">1578</a>
<a name="L1579" id="L1579" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1579">1579</a>
<a name="L1580" id="L1580" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1580">1580</a>
<a name="L1581" id="L1581" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1581">1581</a>
<a name="L1582" id="L1582" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1582">1582</a>
<a name="L1583" id="L1583" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1583">1583</a>
<a name="L1584" id="L1584" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1584">1584</a>
<a name="L1585" id="L1585" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1585">1585</a>
<a name="L1586" id="L1586" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1586">1586</a>
<a name="L1587" id="L1587" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1587">1587</a>
<a name="L1588" id="L1588" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1588">1588</a>
<a name="L1589" id="L1589" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1589">1589</a>
<a name="L1590" id="L1590" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1590">1590</a>
<a name="L1591" id="L1591" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1591">1591</a>
<a name="L1592" id="L1592" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1592">1592</a>
<a name="L1593" id="L1593" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1593">1593</a>
<a name="L1594" id="L1594" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1594">1594</a>
<a name="L1595" id="L1595" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1595">1595</a>
<a name="L1596" id="L1596" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1596">1596</a>
<a name="L1597" id="L1597" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1597">1597</a>
<a name="L1598" id="L1598" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1598">1598</a>
<a name="L1599" id="L1599" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1599">1599</a>
<a name="L1600" id="L1600" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1600">1600</a>
<a name="L1601" id="L1601" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1601">1601</a>
<a name="L1602" id="L1602" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1602">1602</a>
<a name="L1603" id="L1603" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1603">1603</a>
<a name="L1604" id="L1604" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1604">1604</a>
<a name="L1605" id="L1605" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1605">1605</a>
<a name="L1606" id="L1606" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1606">1606</a>
<a name="L1607" id="L1607" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1607">1607</a>
<a name="L1608" id="L1608" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1608">1608</a>
<a name="L1609" id="L1609" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1609">1609</a>
<a name="L1610" id="L1610" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1610">1610</a>
<a name="L1611" id="L1611" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1611">1611</a>
<a name="L1612" id="L1612" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1612">1612</a>
<a name="L1613" id="L1613" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1613">1613</a>
<a name="L1614" id="L1614" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1614">1614</a>
<a name="L1615" id="L1615" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1615">1615</a>
<a name="L1616" id="L1616" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1616">1616</a>
<a name="L1617" id="L1617" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1617">1617</a>
<a name="L1618" id="L1618" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1618">1618</a>
<a name="L1619" id="L1619" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1619">1619</a>
<a name="L1620" id="L1620" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1620">1620</a>
<a name="L1621" id="L1621" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1621">1621</a>
<a name="L1622" id="L1622" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1622">1622</a>
<a name="L1623" id="L1623" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1623">1623</a>
<a name="L1624" id="L1624" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1624">1624</a>
<a name="L1625" id="L1625" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1625">1625</a>
<a name="L1626" id="L1626" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1626">1626</a>
<a name="L1627" id="L1627" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1627">1627</a>
<a name="L1628" id="L1628" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1628">1628</a>
<a name="L1629" id="L1629" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1629">1629</a>
<a name="L1630" id="L1630" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1630">1630</a>
<a name="L1631" id="L1631" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1631">1631</a>
<a name="L1632" id="L1632" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1632">1632</a>
<a name="L1633" id="L1633" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1633">1633</a>
<a name="L1634" id="L1634" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1634">1634</a>
<a name="L1635" id="L1635" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1635">1635</a>
<a name="L1636" id="L1636" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1636">1636</a>
<a name="L1637" id="L1637" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1637">1637</a>
<a name="L1638" id="L1638" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1638">1638</a>
<a name="L1639" id="L1639" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1639">1639</a>
<a name="L1640" id="L1640" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1640">1640</a>
<a name="L1641" id="L1641" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1641">1641</a>
<a name="L1642" id="L1642" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1642">1642</a>
<a name="L1643" id="L1643" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1643">1643</a>
<a name="L1644" id="L1644" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1644">1644</a>
<a name="L1645" id="L1645" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1645">1645</a>
<a name="L1646" id="L1646" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1646">1646</a>
<a name="L1647" id="L1647" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1647">1647</a>
<a name="L1648" id="L1648" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1648">1648</a>
<a name="L1649" id="L1649" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1649">1649</a>
<a name="L1650" id="L1650" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1650">1650</a>
<a name="L1651" id="L1651" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1651">1651</a>
<a name="L1652" id="L1652" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1652">1652</a>
<a name="L1653" id="L1653" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1653">1653</a>
<a name="L1654" id="L1654" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1654">1654</a>
<a name="L1655" id="L1655" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1655">1655</a>
<a name="L1656" id="L1656" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1656">1656</a>
<a name="L1657" id="L1657" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1657">1657</a>
<a name="L1658" id="L1658" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1658">1658</a>
<a name="L1659" id="L1659" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1659">1659</a>
<a name="L1660" id="L1660" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1660">1660</a>
<a name="L1661" id="L1661" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1661">1661</a>
<a name="L1662" id="L1662" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1662">1662</a>
<a name="L1663" id="L1663" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1663">1663</a>
<a name="L1664" id="L1664" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1664">1664</a>
<a name="L1665" id="L1665" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1665">1665</a>
<a name="L1666" id="L1666" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1666">1666</a>
<a name="L1667" id="L1667" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1667">1667</a>
<a name="L1668" id="L1668" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1668">1668</a>
<a name="L1669" id="L1669" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1669">1669</a>
<a name="L1670" id="L1670" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1670">1670</a>
<a name="L1671" id="L1671" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1671">1671</a>
<a name="L1672" id="L1672" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1672">1672</a>
<a name="L1673" id="L1673" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1673">1673</a>
<a name="L1674" id="L1674" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1674">1674</a>
<a name="L1675" id="L1675" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1675">1675</a>
<a name="L1676" id="L1676" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1676">1676</a>
<a name="L1677" id="L1677" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1677">1677</a>
<a name="L1678" id="L1678" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1678">1678</a>
<a name="L1679" id="L1679" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1679">1679</a>
<a name="L1680" id="L1680" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1680">1680</a>
<a name="L1681" id="L1681" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1681">1681</a>
<a name="L1682" id="L1682" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1682">1682</a>
<a name="L1683" id="L1683" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1683">1683</a>
<a name="L1684" id="L1684" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1684">1684</a>
<a name="L1685" id="L1685" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1685">1685</a>
<a name="L1686" id="L1686" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1686">1686</a>
<a name="L1687" id="L1687" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1687">1687</a>
<a name="L1688" id="L1688" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1688">1688</a>
<a name="L1689" id="L1689" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1689">1689</a>
<a name="L1690" id="L1690" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1690">1690</a>
<a name="L1691" id="L1691" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1691">1691</a>
<a name="L1692" id="L1692" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1692">1692</a>
<a name="L1693" id="L1693" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1693">1693</a>
<a name="L1694" id="L1694" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1694">1694</a>
<a name="L1695" id="L1695" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1695">1695</a>
<a name="L1696" id="L1696" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1696">1696</a>
<a name="L1697" id="L1697" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1697">1697</a>
<a name="L1698" id="L1698" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1698">1698</a>
<a name="L1699" id="L1699" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1699">1699</a>
<a name="L1700" id="L1700" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1700">1700</a>
<a name="L1701" id="L1701" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1701">1701</a>
<a name="L1702" id="L1702" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1702">1702</a>
<a name="L1703" id="L1703" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1703">1703</a>
<a name="L1704" id="L1704" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1704">1704</a>
<a name="L1705" id="L1705" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1705">1705</a>
<a name="L1706" id="L1706" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1706">1706</a>
<a name="L1707" id="L1707" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1707">1707</a>
<a name="L1708" id="L1708" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1708">1708</a>
<a name="L1709" id="L1709" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1709">1709</a>
<a name="L1710" id="L1710" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1710">1710</a>
<a name="L1711" id="L1711" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1711">1711</a>
<a name="L1712" id="L1712" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1712">1712</a>
<a name="L1713" id="L1713" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1713">1713</a>
<a name="L1714" id="L1714" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1714">1714</a>
<a name="L1715" id="L1715" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1715">1715</a>
<a name="L1716" id="L1716" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1716">1716</a>
<a name="L1717" id="L1717" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1717">1717</a>
<a name="L1718" id="L1718" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1718">1718</a>
<a name="L1719" id="L1719" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1719">1719</a>
<a name="L1720" id="L1720" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1720">1720</a>
<a name="L1721" id="L1721" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1721">1721</a>
<a name="L1722" id="L1722" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1722">1722</a>
<a name="L1723" id="L1723" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1723">1723</a>
<a name="L1724" id="L1724" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1724">1724</a>
<a name="L1725" id="L1725" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1725">1725</a>
<a name="L1726" id="L1726" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1726">1726</a>
<a name="L1727" id="L1727" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1727">1727</a>
<a name="L1728" id="L1728" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1728">1728</a>
<a name="L1729" id="L1729" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1729">1729</a>
<a name="L1730" id="L1730" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1730">1730</a>
<a name="L1731" id="L1731" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1731">1731</a>
<a name="L1732" id="L1732" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1732">1732</a>
<a name="L1733" id="L1733" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1733">1733</a>
<a name="L1734" id="L1734" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1734">1734</a>
<a name="L1735" id="L1735" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1735">1735</a>
<a name="L1736" id="L1736" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1736">1736</a>
<a name="L1737" id="L1737" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1737">1737</a>
<a name="L1738" id="L1738" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1738">1738</a>
<a name="L1739" id="L1739" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1739">1739</a>
<a name="L1740" id="L1740" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1740">1740</a>
<a name="L1741" id="L1741" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1741">1741</a>
<a name="L1742" id="L1742" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1742">1742</a>
<a name="L1743" id="L1743" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1743">1743</a>
<a name="L1744" id="L1744" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1744">1744</a>
<a name="L1745" id="L1745" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1745">1745</a>
<a name="L1746" id="L1746" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1746">1746</a>
<a name="L1747" id="L1747" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1747">1747</a>
<a name="L1748" id="L1748" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1748">1748</a>
<a name="L1749" id="L1749" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1749">1749</a>
<a name="L1750" id="L1750" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1750">1750</a>
<a name="L1751" id="L1751" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1751">1751</a>
<a name="L1752" id="L1752" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1752">1752</a>
<a name="L1753" id="L1753" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1753">1753</a>
<a name="L1754" id="L1754" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1754">1754</a>
<a name="L1755" id="L1755" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1755">1755</a>
<a name="L1756" id="L1756" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1756">1756</a>
<a name="L1757" id="L1757" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1757">1757</a>
<a name="L1758" id="L1758" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1758">1758</a>
<a name="L1759" id="L1759" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1759">1759</a>
<a name="L1760" id="L1760" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1760">1760</a>
<a name="L1761" id="L1761" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1761">1761</a>
<a name="L1762" id="L1762" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1762">1762</a>
<a name="L1763" id="L1763" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1763">1763</a>
<a name="L1764" id="L1764" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1764">1764</a>
<a name="L1765" id="L1765" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1765">1765</a>
<a name="L1766" id="L1766" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1766">1766</a>
<a name="L1767" id="L1767" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1767">1767</a>
<a name="L1768" id="L1768" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1768">1768</a>
<a name="L1769" id="L1769" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1769">1769</a>
<a name="L1770" id="L1770" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1770">1770</a>
<a name="L1771" id="L1771" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1771">1771</a>
<a name="L1772" id="L1772" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1772">1772</a>
<a name="L1773" id="L1773" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1773">1773</a>
<a name="L1774" id="L1774" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1774">1774</a>
<a name="L1775" id="L1775" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1775">1775</a>
<a name="L1776" id="L1776" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1776">1776</a>
<a name="L1777" id="L1777" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1777">1777</a>
<a name="L1778" id="L1778" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1778">1778</a>
<a name="L1779" id="L1779" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1779">1779</a>
<a name="L1780" id="L1780" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1780">1780</a>
<a name="L1781" id="L1781" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1781">1781</a>
<a name="L1782" id="L1782" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1782">1782</a>
<a name="L1783" id="L1783" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1783">1783</a>
<a name="L1784" id="L1784" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1784">1784</a>
<a name="L1785" id="L1785" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1785">1785</a>
<a name="L1786" id="L1786" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1786">1786</a>
<a name="L1787" id="L1787" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1787">1787</a>
<a name="L1788" id="L1788" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1788">1788</a>
<a name="L1789" id="L1789" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1789">1789</a>
<a name="L1790" id="L1790" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1790">1790</a>
<a name="L1791" id="L1791" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1791">1791</a>
<a name="L1792" id="L1792" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1792">1792</a>
<a name="L1793" id="L1793" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1793">1793</a>
<a name="L1794" id="L1794" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1794">1794</a>
<a name="L1795" id="L1795" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1795">1795</a>
<a name="L1796" id="L1796" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1796">1796</a>
<a name="L1797" id="L1797" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1797">1797</a>
<a name="L1798" id="L1798" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1798">1798</a>
<a name="L1799" id="L1799" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1799">1799</a>
<a name="L1800" id="L1800" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1800">1800</a>
<a name="L1801" id="L1801" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1801">1801</a>
<a name="L1802" id="L1802" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1802">1802</a>
<a name="L1803" id="L1803" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1803">1803</a>
<a name="L1804" id="L1804" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1804">1804</a>
<a name="L1805" id="L1805" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1805">1805</a>
<a name="L1806" id="L1806" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1806">1806</a>
<a name="L1807" id="L1807" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1807">1807</a>
<a name="L1808" id="L1808" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1808">1808</a>
<a name="L1809" id="L1809" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1809">1809</a>
<a name="L1810" id="L1810" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1810">1810</a>
<a name="L1811" id="L1811" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1811">1811</a>
<a name="L1812" id="L1812" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1812">1812</a>
<a name="L1813" id="L1813" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1813">1813</a>
<a name="L1814" id="L1814" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1814">1814</a>
<a name="L1815" id="L1815" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1815">1815</a>
<a name="L1816" id="L1816" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1816">1816</a>
<a name="L1817" id="L1817" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1817">1817</a>
<a name="L1818" id="L1818" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1818">1818</a>
<a name="L1819" id="L1819" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1819">1819</a>
<a name="L1820" id="L1820" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1820">1820</a>
<a name="L1821" id="L1821" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1821">1821</a>
<a name="L1822" id="L1822" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1822">1822</a>
<a name="L1823" id="L1823" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1823">1823</a>
<a name="L1824" id="L1824" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1824">1824</a>
<a name="L1825" id="L1825" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1825">1825</a>
<a name="L1826" id="L1826" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1826">1826</a>
<a name="L1827" id="L1827" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1827">1827</a>
<a name="L1828" id="L1828" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1828">1828</a>
<a name="L1829" id="L1829" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1829">1829</a>
<a name="L1830" id="L1830" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1830">1830</a>
<a name="L1831" id="L1831" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1831">1831</a>
<a name="L1832" id="L1832" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1832">1832</a>
<a name="L1833" id="L1833" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1833">1833</a>
<a name="L1834" id="L1834" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1834">1834</a>
<a name="L1835" id="L1835" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1835">1835</a>
<a name="L1836" id="L1836" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1836">1836</a>
<a name="L1837" id="L1837" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1837">1837</a>
<a name="L1838" id="L1838" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1838">1838</a>
<a name="L1839" id="L1839" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1839">1839</a>
<a name="L1840" id="L1840" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1840">1840</a>
<a name="L1841" id="L1841" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1841">1841</a>
<a name="L1842" id="L1842" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1842">1842</a>
<a name="L1843" id="L1843" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1843">1843</a>
<a name="L1844" id="L1844" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1844">1844</a>
<a name="L1845" id="L1845" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1845">1845</a>
<a name="L1846" id="L1846" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1846">1846</a>
<a name="L1847" id="L1847" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1847">1847</a>
<a name="L1848" id="L1848" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1848">1848</a>
<a name="L1849" id="L1849" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1849">1849</a>
<a name="L1850" id="L1850" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1850">1850</a>
<a name="L1851" id="L1851" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1851">1851</a>
<a name="L1852" id="L1852" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1852">1852</a>
<a name="L1853" id="L1853" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1853">1853</a>
<a name="L1854" id="L1854" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1854">1854</a>
<a name="L1855" id="L1855" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1855">1855</a>
<a name="L1856" id="L1856" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1856">1856</a>
<a name="L1857" id="L1857" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1857">1857</a>
<a name="L1858" id="L1858" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1858">1858</a>
<a name="L1859" id="L1859" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1859">1859</a>
<a name="L1860" id="L1860" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1860">1860</a>
<a name="L1861" id="L1861" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1861">1861</a>
<a name="L1862" id="L1862" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1862">1862</a>
<a name="L1863" id="L1863" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1863">1863</a>
<a name="L1864" id="L1864" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1864">1864</a>
<a name="L1865" id="L1865" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1865">1865</a>
<a name="L1866" id="L1866" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1866">1866</a>
<a name="L1867" id="L1867" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1867">1867</a>
<a name="L1868" id="L1868" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1868">1868</a>
<a name="L1869" id="L1869" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1869">1869</a>
<a name="L1870" id="L1870" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1870">1870</a>
<a name="L1871" id="L1871" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1871">1871</a>
<a name="L1872" id="L1872" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1872">1872</a>
<a name="L1873" id="L1873" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1873">1873</a>
<a name="L1874" id="L1874" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1874">1874</a>
<a name="L1875" id="L1875" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1875">1875</a>
<a name="L1876" id="L1876" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1876">1876</a>
<a name="L1877" id="L1877" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1877">1877</a>
<a name="L1878" id="L1878" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1878">1878</a>
<a name="L1879" id="L1879" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1879">1879</a>
<a name="L1880" id="L1880" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1880">1880</a>
<a name="L1881" id="L1881" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1881">1881</a>
<a name="L1882" id="L1882" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1882">1882</a>
<a name="L1883" id="L1883" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1883">1883</a>
<a name="L1884" id="L1884" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1884">1884</a>
<a name="L1885" id="L1885" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1885">1885</a>
<a name="L1886" id="L1886" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1886">1886</a>
<a name="L1887" id="L1887" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1887">1887</a>
<a name="L1888" id="L1888" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1888">1888</a>
<a name="L1889" id="L1889" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1889">1889</a>
<a name="L1890" id="L1890" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1890">1890</a>
<a name="L1891" id="L1891" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1891">1891</a>
<a name="L1892" id="L1892" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1892">1892</a>
<a name="L1893" id="L1893" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1893">1893</a>
<a name="L1894" id="L1894" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1894">1894</a>
<a name="L1895" id="L1895" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1895">1895</a>
<a name="L1896" id="L1896" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1896">1896</a>
<a name="L1897" id="L1897" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1897">1897</a>
<a name="L1898" id="L1898" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1898">1898</a>
<a name="L1899" id="L1899" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1899">1899</a>
<a name="L1900" id="L1900" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1900">1900</a>
<a name="L1901" id="L1901" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1901">1901</a>
<a name="L1902" id="L1902" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1902">1902</a>
<a name="L1903" id="L1903" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1903">1903</a>
<a name="L1904" id="L1904" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1904">1904</a>
<a name="L1905" id="L1905" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1905">1905</a>
<a name="L1906" id="L1906" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1906">1906</a>
<a name="L1907" id="L1907" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1907">1907</a>
<a name="L1908" id="L1908" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1908">1908</a>
<a name="L1909" id="L1909" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1909">1909</a>
<a name="L1910" id="L1910" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1910">1910</a>
<a name="L1911" id="L1911" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1911">1911</a>
<a name="L1912" id="L1912" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1912">1912</a>
<a name="L1913" id="L1913" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1913">1913</a>
<a name="L1914" id="L1914" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1914">1914</a>
<a name="L1915" id="L1915" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1915">1915</a>
<a name="L1916" id="L1916" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1916">1916</a>
<a name="L1917" id="L1917" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1917">1917</a>
<a name="L1918" id="L1918" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1918">1918</a>
<a name="L1919" id="L1919" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1919">1919</a>
<a name="L1920" id="L1920" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1920">1920</a>
<a name="L1921" id="L1921" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1921">1921</a>
<a name="L1922" id="L1922" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1922">1922</a>
<a name="L1923" id="L1923" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1923">1923</a>
<a name="L1924" id="L1924" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1924">1924</a>
<a name="L1925" id="L1925" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1925">1925</a>
<a name="L1926" id="L1926" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1926">1926</a>
<a name="L1927" id="L1927" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1927">1927</a>
<a name="L1928" id="L1928" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1928">1928</a>
<a name="L1929" id="L1929" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1929">1929</a>
<a name="L1930" id="L1930" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1930">1930</a>
<a name="L1931" id="L1931" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1931">1931</a>
<a name="L1932" id="L1932" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1932">1932</a>
<a name="L1933" id="L1933" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1933">1933</a>
<a name="L1934" id="L1934" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1934">1934</a>
<a name="L1935" id="L1935" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1935">1935</a>
<a name="L1936" id="L1936" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1936">1936</a>
<a name="L1937" id="L1937" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1937">1937</a>
<a name="L1938" id="L1938" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1938">1938</a>
<a name="L1939" id="L1939" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1939">1939</a>
<a name="L1940" id="L1940" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1940">1940</a>
<a name="L1941" id="L1941" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1941">1941</a>
<a name="L1942" id="L1942" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1942">1942</a>
<a name="L1943" id="L1943" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1943">1943</a>
<a name="L1944" id="L1944" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1944">1944</a>
<a name="L1945" id="L1945" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1945">1945</a>
<a name="L1946" id="L1946" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1946">1946</a>
<a name="L1947" id="L1947" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1947">1947</a>
<a name="L1948" id="L1948" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1948">1948</a>
<a name="L1949" id="L1949" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1949">1949</a>
<a name="L1950" id="L1950" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1950">1950</a>
<a name="L1951" id="L1951" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1951">1951</a>
<a name="L1952" id="L1952" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1952">1952</a>
<a name="L1953" id="L1953" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1953">1953</a>
<a name="L1954" id="L1954" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1954">1954</a>
<a name="L1955" id="L1955" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1955">1955</a>
<a name="L1956" id="L1956" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1956">1956</a>
<a name="L1957" id="L1957" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1957">1957</a>
<a name="L1958" id="L1958" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1958">1958</a>
<a name="L1959" id="L1959" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1959">1959</a>
<a name="L1960" id="L1960" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1960">1960</a>
<a name="L1961" id="L1961" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1961">1961</a>
<a name="L1962" id="L1962" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1962">1962</a>
<a name="L1963" id="L1963" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1963">1963</a>
<a name="L1964" id="L1964" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1964">1964</a>
<a name="L1965" id="L1965" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1965">1965</a>
<a name="L1966" id="L1966" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1966">1966</a>
<a name="L1967" id="L1967" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1967">1967</a>
<a name="L1968" id="L1968" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1968">1968</a>
<a name="L1969" id="L1969" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1969">1969</a>
<a name="L1970" id="L1970" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1970">1970</a>
<a name="L1971" id="L1971" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1971">1971</a>
<a name="L1972" id="L1972" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1972">1972</a>
<a name="L1973" id="L1973" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1973">1973</a>
<a name="L1974" id="L1974" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1974">1974</a>
<a name="L1975" id="L1975" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1975">1975</a>
<a name="L1976" id="L1976" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1976">1976</a>
<a name="L1977" id="L1977" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1977">1977</a>
<a name="L1978" id="L1978" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1978">1978</a>
<a name="L1979" id="L1979" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1979">1979</a>
<a name="L1980" id="L1980" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1980">1980</a>
<a name="L1981" id="L1981" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1981">1981</a>
<a name="L1982" id="L1982" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1982">1982</a>
<a name="L1983" id="L1983" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1983">1983</a>
<a name="L1984" id="L1984" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1984">1984</a>
<a name="L1985" id="L1985" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1985">1985</a>
<a name="L1986" id="L1986" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1986">1986</a>
<a name="L1987" id="L1987" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1987">1987</a>
<a name="L1988" id="L1988" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1988">1988</a>
<a name="L1989" id="L1989" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1989">1989</a>
<a name="L1990" id="L1990" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1990">1990</a>
<a name="L1991" id="L1991" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1991">1991</a>
<a name="L1992" id="L1992" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1992">1992</a>
<a name="L1993" id="L1993" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1993">1993</a>
<a name="L1994" id="L1994" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1994">1994</a>
<a name="L1995" id="L1995" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1995">1995</a>
<a name="L1996" id="L1996" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1996">1996</a>
<a name="L1997" id="L1997" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1997">1997</a>
<a name="L1998" id="L1998" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1998">1998</a>
<a name="L1999" id="L1999" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L1999">1999</a>
<a name="L2000" id="L2000" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2000">2000</a>
<a name="L2001" id="L2001" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2001">2001</a>
<a name="L2002" id="L2002" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2002">2002</a>
<a name="L2003" id="L2003" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2003">2003</a>
<a name="L2004" id="L2004" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2004">2004</a>
<a name="L2005" id="L2005" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2005">2005</a>
<a name="L2006" id="L2006" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2006">2006</a>
<a name="L2007" id="L2007" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2007">2007</a>
<a name="L2008" id="L2008" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2008">2008</a>
<a name="L2009" id="L2009" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2009">2009</a>
<a name="L2010" id="L2010" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2010">2010</a>
<a name="L2011" id="L2011" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2011">2011</a>
<a name="L2012" id="L2012" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2012">2012</a>
<a name="L2013" id="L2013" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2013">2013</a>
<a name="L2014" id="L2014" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2014">2014</a>
<a name="L2015" id="L2015" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2015">2015</a>
<a name="L2016" id="L2016" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2016">2016</a>
<a name="L2017" id="L2017" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2017">2017</a>
<a name="L2018" id="L2018" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2018">2018</a>
<a name="L2019" id="L2019" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2019">2019</a>
<a name="L2020" id="L2020" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2020">2020</a>
<a name="L2021" id="L2021" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2021">2021</a>
<a name="L2022" id="L2022" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2022">2022</a>
<a name="L2023" id="L2023" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2023">2023</a>
<a name="L2024" id="L2024" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2024">2024</a>
<a name="L2025" id="L2025" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2025">2025</a>
<a name="L2026" id="L2026" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2026">2026</a>
<a name="L2027" id="L2027" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2027">2027</a>
<a name="L2028" id="L2028" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2028">2028</a>
<a name="L2029" id="L2029" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2029">2029</a>
<a name="L2030" id="L2030" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2030">2030</a>
<a name="L2031" id="L2031" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2031">2031</a>
<a name="L2032" id="L2032" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2032">2032</a>
<a name="L2033" id="L2033" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2033">2033</a>
<a name="L2034" id="L2034" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2034">2034</a>
<a name="L2035" id="L2035" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2035">2035</a>
<a name="L2036" id="L2036" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2036">2036</a>
<a name="L2037" id="L2037" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2037">2037</a>
<a name="L2038" id="L2038" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2038">2038</a>
<a name="L2039" id="L2039" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2039">2039</a>
<a name="L2040" id="L2040" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2040">2040</a>
<a name="L2041" id="L2041" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2041">2041</a>
<a name="L2042" id="L2042" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2042">2042</a>
<a name="L2043" id="L2043" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2043">2043</a>
<a name="L2044" id="L2044" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2044">2044</a>
<a name="L2045" id="L2045" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2045">2045</a>
<a name="L2046" id="L2046" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2046">2046</a>
<a name="L2047" id="L2047" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2047">2047</a>
<a name="L2048" id="L2048" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2048">2048</a>
<a name="L2049" id="L2049" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2049">2049</a>
<a name="L2050" id="L2050" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2050">2050</a>
<a name="L2051" id="L2051" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2051">2051</a>
<a name="L2052" id="L2052" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2052">2052</a>
<a name="L2053" id="L2053" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2053">2053</a>
<a name="L2054" id="L2054" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2054">2054</a>
<a name="L2055" id="L2055" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2055">2055</a>
<a name="L2056" id="L2056" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2056">2056</a>
<a name="L2057" id="L2057" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2057">2057</a>
<a name="L2058" id="L2058" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2058">2058</a>
<a name="L2059" id="L2059" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2059">2059</a>
<a name="L2060" id="L2060" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2060">2060</a>
<a name="L2061" id="L2061" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2061">2061</a>
<a name="L2062" id="L2062" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2062">2062</a>
<a name="L2063" id="L2063" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2063">2063</a>
<a name="L2064" id="L2064" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2064">2064</a>
<a name="L2065" id="L2065" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2065">2065</a>
<a name="L2066" id="L2066" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2066">2066</a>
<a name="L2067" id="L2067" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2067">2067</a>
<a name="L2068" id="L2068" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2068">2068</a>
<a name="L2069" id="L2069" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2069">2069</a>
<a name="L2070" id="L2070" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2070">2070</a>
<a name="L2071" id="L2071" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2071">2071</a>
<a name="L2072" id="L2072" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2072">2072</a>
<a name="L2073" id="L2073" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2073">2073</a>
<a name="L2074" id="L2074" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2074">2074</a>
<a name="L2075" id="L2075" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2075">2075</a>
<a name="L2076" id="L2076" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2076">2076</a>
<a name="L2077" id="L2077" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2077">2077</a>
<a name="L2078" id="L2078" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2078">2078</a>
<a name="L2079" id="L2079" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2079">2079</a>
<a name="L2080" id="L2080" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2080">2080</a>
<a name="L2081" id="L2081" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2081">2081</a>
<a name="L2082" id="L2082" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2082">2082</a>
<a name="L2083" id="L2083" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2083">2083</a>
<a name="L2084" id="L2084" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2084">2084</a>
<a name="L2085" id="L2085" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2085">2085</a>
<a name="L2086" id="L2086" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2086">2086</a>
<a name="L2087" id="L2087" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2087">2087</a>
<a name="L2088" id="L2088" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2088">2088</a>
<a name="L2089" id="L2089" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2089">2089</a>
<a name="L2090" id="L2090" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2090">2090</a>
<a name="L2091" id="L2091" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2091">2091</a>
<a name="L2092" id="L2092" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2092">2092</a>
<a name="L2093" id="L2093" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2093">2093</a>
<a name="L2094" id="L2094" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2094">2094</a>
<a name="L2095" id="L2095" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2095">2095</a>
<a name="L2096" id="L2096" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2096">2096</a>
<a name="L2097" id="L2097" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2097">2097</a>
<a name="L2098" id="L2098" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2098">2098</a>
<a name="L2099" id="L2099" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2099">2099</a>
<a name="L2100" id="L2100" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2100">2100</a>
<a name="L2101" id="L2101" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2101">2101</a>
<a name="L2102" id="L2102" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2102">2102</a>
<a name="L2103" id="L2103" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2103">2103</a>
<a name="L2104" id="L2104" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2104">2104</a>
<a name="L2105" id="L2105" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2105">2105</a>
<a name="L2106" id="L2106" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2106">2106</a>
<a name="L2107" id="L2107" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2107">2107</a>
<a name="L2108" id="L2108" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2108">2108</a>
<a name="L2109" id="L2109" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2109">2109</a>
<a name="L2110" id="L2110" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2110">2110</a>
<a name="L2111" id="L2111" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2111">2111</a>
<a name="L2112" id="L2112" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2112">2112</a>
<a name="L2113" id="L2113" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2113">2113</a>
<a name="L2114" id="L2114" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2114">2114</a>
<a name="L2115" id="L2115" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2115">2115</a>
<a name="L2116" id="L2116" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2116">2116</a>
<a name="L2117" id="L2117" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2117">2117</a>
<a name="L2118" id="L2118" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2118">2118</a>
<a name="L2119" id="L2119" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2119">2119</a>
<a name="L2120" id="L2120" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2120">2120</a>
<a name="L2121" id="L2121" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2121">2121</a>
<a name="L2122" id="L2122" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2122">2122</a>
<a name="L2123" id="L2123" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2123">2123</a>
<a name="L2124" id="L2124" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2124">2124</a>
<a name="L2125" id="L2125" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2125">2125</a>
<a name="L2126" id="L2126" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2126">2126</a>
<a name="L2127" id="L2127" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2127">2127</a>
<a name="L2128" id="L2128" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2128">2128</a>
<a name="L2129" id="L2129" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2129">2129</a>
<a name="L2130" id="L2130" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2130">2130</a>
<a name="L2131" id="L2131" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2131">2131</a>
<a name="L2132" id="L2132" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2132">2132</a>
<a name="L2133" id="L2133" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2133">2133</a>
<a name="L2134" id="L2134" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2134">2134</a>
<a name="L2135" id="L2135" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2135">2135</a>
<a name="L2136" id="L2136" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2136">2136</a>
<a name="L2137" id="L2137" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2137">2137</a>
<a name="L2138" id="L2138" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2138">2138</a>
<a name="L2139" id="L2139" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2139">2139</a>
<a name="L2140" id="L2140" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2140">2140</a>
<a name="L2141" id="L2141" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2141">2141</a>
<a name="L2142" id="L2142" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2142">2142</a>
<a name="L2143" id="L2143" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2143">2143</a>
<a name="L2144" id="L2144" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2144">2144</a>
<a name="L2145" id="L2145" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2145">2145</a>
<a name="L2146" id="L2146" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2146">2146</a>
<a name="L2147" id="L2147" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2147">2147</a>
<a name="L2148" id="L2148" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2148">2148</a>
<a name="L2149" id="L2149" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2149">2149</a>
<a name="L2150" id="L2150" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2150">2150</a>
<a name="L2151" id="L2151" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2151">2151</a>
<a name="L2152" id="L2152" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2152">2152</a>
<a name="L2153" id="L2153" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2153">2153</a>
<a name="L2154" id="L2154" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2154">2154</a>
<a name="L2155" id="L2155" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2155">2155</a>
<a name="L2156" id="L2156" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2156">2156</a>
<a name="L2157" id="L2157" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2157">2157</a>
<a name="L2158" id="L2158" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2158">2158</a>
<a name="L2159" id="L2159" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2159">2159</a>
<a name="L2160" id="L2160" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2160">2160</a>
<a name="L2161" id="L2161" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2161">2161</a>
<a name="L2162" id="L2162" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2162">2162</a>
<a name="L2163" id="L2163" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2163">2163</a>
<a name="L2164" id="L2164" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2164">2164</a>
<a name="L2165" id="L2165" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2165">2165</a>
<a name="L2166" id="L2166" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2166">2166</a>
<a name="L2167" id="L2167" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2167">2167</a>
<a name="L2168" id="L2168" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2168">2168</a>
<a name="L2169" id="L2169" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2169">2169</a>
<a name="L2170" id="L2170" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2170">2170</a>
<a name="L2171" id="L2171" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2171">2171</a>
<a name="L2172" id="L2172" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2172">2172</a>
<a name="L2173" id="L2173" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2173">2173</a>
<a name="L2174" id="L2174" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2174">2174</a>
<a name="L2175" id="L2175" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2175">2175</a>
<a name="L2176" id="L2176" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2176">2176</a>
<a name="L2177" id="L2177" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2177">2177</a>
<a name="L2178" id="L2178" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2178">2178</a>
<a name="L2179" id="L2179" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2179">2179</a>
<a name="L2180" id="L2180" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2180">2180</a>
<a name="L2181" id="L2181" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2181">2181</a>
<a name="L2182" id="L2182" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2182">2182</a>
<a name="L2183" id="L2183" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2183">2183</a>
<a name="L2184" id="L2184" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2184">2184</a>
<a name="L2185" id="L2185" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2185">2185</a>
<a name="L2186" id="L2186" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2186">2186</a>
<a name="L2187" id="L2187" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2187">2187</a>
<a name="L2188" id="L2188" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2188">2188</a>
<a name="L2189" id="L2189" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2189">2189</a>
<a name="L2190" id="L2190" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2190">2190</a>
<a name="L2191" id="L2191" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2191">2191</a>
<a name="L2192" id="L2192" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2192">2192</a>
<a name="L2193" id="L2193" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2193">2193</a>
<a name="L2194" id="L2194" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2194">2194</a>
<a name="L2195" id="L2195" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2195">2195</a>
<a name="L2196" id="L2196" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2196">2196</a>
<a name="L2197" id="L2197" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2197">2197</a>
<a name="L2198" id="L2198" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2198">2198</a>
<a name="L2199" id="L2199" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2199">2199</a>
<a name="L2200" id="L2200" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2200">2200</a>
<a name="L2201" id="L2201" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2201">2201</a>
<a name="L2202" id="L2202" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2202">2202</a>
<a name="L2203" id="L2203" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2203">2203</a>
<a name="L2204" id="L2204" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2204">2204</a>
<a name="L2205" id="L2205" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2205">2205</a>
<a name="L2206" id="L2206" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2206">2206</a>
<a name="L2207" id="L2207" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2207">2207</a>
<a name="L2208" id="L2208" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2208">2208</a>
<a name="L2209" id="L2209" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2209">2209</a>
<a name="L2210" id="L2210" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2210">2210</a>
<a name="L2211" id="L2211" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2211">2211</a>
<a name="L2212" id="L2212" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2212">2212</a>
<a name="L2213" id="L2213" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2213">2213</a>
<a name="L2214" id="L2214" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2214">2214</a>
<a name="L2215" id="L2215" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2215">2215</a>
<a name="L2216" id="L2216" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2216">2216</a>
<a name="L2217" id="L2217" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2217">2217</a>
<a name="L2218" id="L2218" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2218">2218</a>
<a name="L2219" id="L2219" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2219">2219</a>
<a name="L2220" id="L2220" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2220">2220</a>
<a name="L2221" id="L2221" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2221">2221</a>
<a name="L2222" id="L2222" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2222">2222</a>
<a name="L2223" id="L2223" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2223">2223</a>
<a name="L2224" id="L2224" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2224">2224</a>
<a name="L2225" id="L2225" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2225">2225</a>
<a name="L2226" id="L2226" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2226">2226</a>
<a name="L2227" id="L2227" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2227">2227</a>
<a name="L2228" id="L2228" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2228">2228</a>
<a name="L2229" id="L2229" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2229">2229</a>
<a name="L2230" id="L2230" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2230">2230</a>
<a name="L2231" id="L2231" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2231">2231</a>
<a name="L2232" id="L2232" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2232">2232</a>
<a name="L2233" id="L2233" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2233">2233</a>
<a name="L2234" id="L2234" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2234">2234</a>
<a name="L2235" id="L2235" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2235">2235</a>
<a name="L2236" id="L2236" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2236">2236</a>
<a name="L2237" id="L2237" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2237">2237</a>
<a name="L2238" id="L2238" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2238">2238</a>
<a name="L2239" id="L2239" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2239">2239</a>
<a name="L2240" id="L2240" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2240">2240</a>
<a name="L2241" id="L2241" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2241">2241</a>
<a name="L2242" id="L2242" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2242">2242</a>
<a name="L2243" id="L2243" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2243">2243</a>
<a name="L2244" id="L2244" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2244">2244</a>
<a name="L2245" id="L2245" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2245">2245</a>
<a name="L2246" id="L2246" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2246">2246</a>
<a name="L2247" id="L2247" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2247">2247</a>
<a name="L2248" id="L2248" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2248">2248</a>
<a name="L2249" id="L2249" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2249">2249</a>
<a name="L2250" id="L2250" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2250">2250</a>
<a name="L2251" id="L2251" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2251">2251</a>
<a name="L2252" id="L2252" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2252">2252</a>
<a name="L2253" id="L2253" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2253">2253</a>
<a name="L2254" id="L2254" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2254">2254</a>
<a name="L2255" id="L2255" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2255">2255</a>
<a name="L2256" id="L2256" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2256">2256</a>
<a name="L2257" id="L2257" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2257">2257</a>
<a name="L2258" id="L2258" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2258">2258</a>
<a name="L2259" id="L2259" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2259">2259</a>
<a name="L2260" id="L2260" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2260">2260</a>
<a name="L2261" id="L2261" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2261">2261</a>
<a name="L2262" id="L2262" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2262">2262</a>
<a name="L2263" id="L2263" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2263">2263</a>
<a name="L2264" id="L2264" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2264">2264</a>
<a name="L2265" id="L2265" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2265">2265</a>
<a name="L2266" id="L2266" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2266">2266</a>
<a name="L2267" id="L2267" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2267">2267</a>
<a name="L2268" id="L2268" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2268">2268</a>
<a name="L2269" id="L2269" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2269">2269</a>
<a name="L2270" id="L2270" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2270">2270</a>
<a name="L2271" id="L2271" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2271">2271</a>
<a name="L2272" id="L2272" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2272">2272</a>
<a name="L2273" id="L2273" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2273">2273</a>
<a name="L2274" id="L2274" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2274">2274</a>
<a name="L2275" id="L2275" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2275">2275</a>
<a name="L2276" id="L2276" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2276">2276</a>
<a name="L2277" id="L2277" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2277">2277</a>
<a name="L2278" id="L2278" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2278">2278</a>
<a name="L2279" id="L2279" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2279">2279</a>
<a name="L2280" id="L2280" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2280">2280</a>
<a name="L2281" id="L2281" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2281">2281</a>
<a name="L2282" id="L2282" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2282">2282</a>
<a name="L2283" id="L2283" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2283">2283</a>
<a name="L2284" id="L2284" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2284">2284</a>
<a name="L2285" id="L2285" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2285">2285</a>
<a name="L2286" id="L2286" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2286">2286</a>
<a name="L2287" id="L2287" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2287">2287</a>
<a name="L2288" id="L2288" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2288">2288</a>
<a name="L2289" id="L2289" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2289">2289</a>
<a name="L2290" id="L2290" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2290">2290</a>
<a name="L2291" id="L2291" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2291">2291</a>
<a name="L2292" id="L2292" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2292">2292</a>
<a name="L2293" id="L2293" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2293">2293</a>
<a name="L2294" id="L2294" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2294">2294</a>
<a name="L2295" id="L2295" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2295">2295</a>
<a name="L2296" id="L2296" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2296">2296</a>
<a name="L2297" id="L2297" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2297">2297</a>
<a name="L2298" id="L2298" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2298">2298</a>
<a name="L2299" id="L2299" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2299">2299</a>
<a name="L2300" id="L2300" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2300">2300</a>
<a name="L2301" id="L2301" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2301">2301</a>
<a name="L2302" id="L2302" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2302">2302</a>
<a name="L2303" id="L2303" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2303">2303</a>
<a name="L2304" id="L2304" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2304">2304</a>
<a name="L2305" id="L2305" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2305">2305</a>
<a name="L2306" id="L2306" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2306">2306</a>
<a name="L2307" id="L2307" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2307">2307</a>
<a name="L2308" id="L2308" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2308">2308</a>
<a name="L2309" id="L2309" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2309">2309</a>
<a name="L2310" id="L2310" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2310">2310</a>
<a name="L2311" id="L2311" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2311">2311</a>
<a name="L2312" id="L2312" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2312">2312</a>
<a name="L2313" id="L2313" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2313">2313</a>
<a name="L2314" id="L2314" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2314">2314</a>
<a name="L2315" id="L2315" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2315">2315</a>
<a name="L2316" id="L2316" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2316">2316</a>
<a name="L2317" id="L2317" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2317">2317</a>
<a name="L2318" id="L2318" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2318">2318</a>
<a name="L2319" id="L2319" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2319">2319</a>
<a name="L2320" id="L2320" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2320">2320</a>
<a name="L2321" id="L2321" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2321">2321</a>
<a name="L2322" id="L2322" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2322">2322</a>
<a name="L2323" id="L2323" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2323">2323</a>
<a name="L2324" id="L2324" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2324">2324</a>
<a name="L2325" id="L2325" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2325">2325</a>
<a name="L2326" id="L2326" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2326">2326</a>
<a name="L2327" id="L2327" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2327">2327</a>
<a name="L2328" id="L2328" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2328">2328</a>
<a name="L2329" id="L2329" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2329">2329</a>
<a name="L2330" id="L2330" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2330">2330</a>
<a name="L2331" id="L2331" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2331">2331</a>
<a name="L2332" id="L2332" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2332">2332</a>
<a name="L2333" id="L2333" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2333">2333</a>
<a name="L2334" id="L2334" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2334">2334</a>
<a name="L2335" id="L2335" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2335">2335</a>
<a name="L2336" id="L2336" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2336">2336</a>
<a name="L2337" id="L2337" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2337">2337</a>
<a name="L2338" id="L2338" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2338">2338</a>
<a name="L2339" id="L2339" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2339">2339</a>
<a name="L2340" id="L2340" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2340">2340</a>
<a name="L2341" id="L2341" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2341">2341</a>
<a name="L2342" id="L2342" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2342">2342</a>
<a name="L2343" id="L2343" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2343">2343</a>
<a name="L2344" id="L2344" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2344">2344</a>
<a name="L2345" id="L2345" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2345">2345</a>
<a name="L2346" id="L2346" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2346">2346</a>
<a name="L2347" id="L2347" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2347">2347</a>
<a name="L2348" id="L2348" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2348">2348</a>
<a name="L2349" id="L2349" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2349">2349</a>
<a name="L2350" id="L2350" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2350">2350</a>
<a name="L2351" id="L2351" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2351">2351</a>
<a name="L2352" id="L2352" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2352">2352</a>
<a name="L2353" id="L2353" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2353">2353</a>
<a name="L2354" id="L2354" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2354">2354</a>
<a name="L2355" id="L2355" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2355">2355</a>
<a name="L2356" id="L2356" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2356">2356</a>
<a name="L2357" id="L2357" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2357">2357</a>
<a name="L2358" id="L2358" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2358">2358</a>
<a name="L2359" id="L2359" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2359">2359</a>
<a name="L2360" id="L2360" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2360">2360</a>
<a name="L2361" id="L2361" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2361">2361</a>
<a name="L2362" id="L2362" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2362">2362</a>
<a name="L2363" id="L2363" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2363">2363</a>
<a name="L2364" id="L2364" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2364">2364</a>
<a name="L2365" id="L2365" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2365">2365</a>
<a name="L2366" id="L2366" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2366">2366</a>
<a name="L2367" id="L2367" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2367">2367</a>
<a name="L2368" id="L2368" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2368">2368</a>
<a name="L2369" id="L2369" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2369">2369</a>
<a name="L2370" id="L2370" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2370">2370</a>
<a name="L2371" id="L2371" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2371">2371</a>
<a name="L2372" id="L2372" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2372">2372</a>
<a name="L2373" id="L2373" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2373">2373</a>
<a name="L2374" id="L2374" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2374">2374</a>
<a name="L2375" id="L2375" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2375">2375</a>
<a name="L2376" id="L2376" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2376">2376</a>
<a name="L2377" id="L2377" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2377">2377</a>
<a name="L2378" id="L2378" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2378">2378</a>
<a name="L2379" id="L2379" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2379">2379</a>
<a name="L2380" id="L2380" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2380">2380</a>
<a name="L2381" id="L2381" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2381">2381</a>
<a name="L2382" id="L2382" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2382">2382</a>
<a name="L2383" id="L2383" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2383">2383</a>
<a name="L2384" id="L2384" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2384">2384</a>
<a name="L2385" id="L2385" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2385">2385</a>
<a name="L2386" id="L2386" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2386">2386</a>
<a name="L2387" id="L2387" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2387">2387</a>
<a name="L2388" id="L2388" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2388">2388</a>
<a name="L2389" id="L2389" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2389">2389</a>
<a name="L2390" id="L2390" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2390">2390</a>
<a name="L2391" id="L2391" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2391">2391</a>
<a name="L2392" id="L2392" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2392">2392</a>
<a name="L2393" id="L2393" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2393">2393</a>
<a name="L2394" id="L2394" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2394">2394</a>
<a name="L2395" id="L2395" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2395">2395</a>
<a name="L2396" id="L2396" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2396">2396</a>
<a name="L2397" id="L2397" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2397">2397</a>
<a name="L2398" id="L2398" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2398">2398</a>
<a name="L2399" id="L2399" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2399">2399</a>
<a name="L2400" id="L2400" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2400">2400</a>
<a name="L2401" id="L2401" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2401">2401</a>
<a name="L2402" id="L2402" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2402">2402</a>
<a name="L2403" id="L2403" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2403">2403</a>
<a name="L2404" id="L2404" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2404">2404</a>
<a name="L2405" id="L2405" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2405">2405</a>
<a name="L2406" id="L2406" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2406">2406</a>
<a name="L2407" id="L2407" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2407">2407</a>
<a name="L2408" id="L2408" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2408">2408</a>
<a name="L2409" id="L2409" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2409">2409</a>
<a name="L2410" id="L2410" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2410">2410</a>
<a name="L2411" id="L2411" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2411">2411</a>
<a name="L2412" id="L2412" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2412">2412</a>
<a name="L2413" id="L2413" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2413">2413</a>
<a name="L2414" id="L2414" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2414">2414</a>
<a name="L2415" id="L2415" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2415">2415</a>
<a name="L2416" id="L2416" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2416">2416</a>
<a name="L2417" id="L2417" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2417">2417</a>
<a name="L2418" id="L2418" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2418">2418</a>
<a name="L2419" id="L2419" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2419">2419</a>
<a name="L2420" id="L2420" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2420">2420</a>
<a name="L2421" id="L2421" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2421">2421</a>
<a name="L2422" id="L2422" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2422">2422</a>
<a name="L2423" id="L2423" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2423">2423</a>
<a name="L2424" id="L2424" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2424">2424</a>
<a name="L2425" id="L2425" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2425">2425</a>
<a name="L2426" id="L2426" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2426">2426</a>
<a name="L2427" id="L2427" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2427">2427</a>
<a name="L2428" id="L2428" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2428">2428</a>
<a name="L2429" id="L2429" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2429">2429</a>
<a name="L2430" id="L2430" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2430">2430</a>
<a name="L2431" id="L2431" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2431">2431</a>
<a name="L2432" id="L2432" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2432">2432</a>
<a name="L2433" id="L2433" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2433">2433</a>
<a name="L2434" id="L2434" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2434">2434</a>
<a name="L2435" id="L2435" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2435">2435</a>
<a name="L2436" id="L2436" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2436">2436</a>
<a name="L2437" id="L2437" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2437">2437</a>
<a name="L2438" id="L2438" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2438">2438</a>
<a name="L2439" id="L2439" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2439">2439</a>
<a name="L2440" id="L2440" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2440">2440</a>
<a name="L2441" id="L2441" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2441">2441</a>
<a name="L2442" id="L2442" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2442">2442</a>
<a name="L2443" id="L2443" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2443">2443</a>
<a name="L2444" id="L2444" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2444">2444</a>
<a name="L2445" id="L2445" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2445">2445</a>
<a name="L2446" id="L2446" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2446">2446</a>
<a name="L2447" id="L2447" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2447">2447</a>
<a name="L2448" id="L2448" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2448">2448</a>
<a name="L2449" id="L2449" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2449">2449</a>
<a name="L2450" id="L2450" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2450">2450</a>
<a name="L2451" id="L2451" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2451">2451</a>
<a name="L2452" id="L2452" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2452">2452</a>
<a name="L2453" id="L2453" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2453">2453</a>
<a name="L2454" id="L2454" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2454">2454</a>
<a name="L2455" id="L2455" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2455">2455</a>
<a name="L2456" id="L2456" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2456">2456</a>
<a name="L2457" id="L2457" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2457">2457</a>
<a name="L2458" id="L2458" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2458">2458</a>
<a name="L2459" id="L2459" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2459">2459</a>
<a name="L2460" id="L2460" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2460">2460</a>
<a name="L2461" id="L2461" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2461">2461</a>
<a name="L2462" id="L2462" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2462">2462</a>
<a name="L2463" id="L2463" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2463">2463</a>
<a name="L2464" id="L2464" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2464">2464</a>
<a name="L2465" id="L2465" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2465">2465</a>
<a name="L2466" id="L2466" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2466">2466</a>
<a name="L2467" id="L2467" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2467">2467</a>
<a name="L2468" id="L2468" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2468">2468</a>
<a name="L2469" id="L2469" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2469">2469</a>
<a name="L2470" id="L2470" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2470">2470</a>
<a name="L2471" id="L2471" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2471">2471</a>
<a name="L2472" id="L2472" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2472">2472</a>
<a name="L2473" id="L2473" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2473">2473</a>
<a name="L2474" id="L2474" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2474">2474</a>
<a name="L2475" id="L2475" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2475">2475</a>
<a name="L2476" id="L2476" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2476">2476</a>
<a name="L2477" id="L2477" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2477">2477</a>
<a name="L2478" id="L2478" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2478">2478</a>
<a name="L2479" id="L2479" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2479">2479</a>
<a name="L2480" id="L2480" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2480">2480</a>
<a name="L2481" id="L2481" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2481">2481</a>
<a name="L2482" id="L2482" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2482">2482</a>
<a name="L2483" id="L2483" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2483">2483</a>
<a name="L2484" id="L2484" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2484">2484</a>
<a name="L2485" id="L2485" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2485">2485</a>
<a name="L2486" id="L2486" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2486">2486</a>
<a name="L2487" id="L2487" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2487">2487</a>
<a name="L2488" id="L2488" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2488">2488</a>
<a name="L2489" id="L2489" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2489">2489</a>
<a name="L2490" id="L2490" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2490">2490</a>
<a name="L2491" id="L2491" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2491">2491</a>
<a name="L2492" id="L2492" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2492">2492</a>
<a name="L2493" id="L2493" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2493">2493</a>
<a name="L2494" id="L2494" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2494">2494</a>
<a name="L2495" id="L2495" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2495">2495</a>
<a name="L2496" id="L2496" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2496">2496</a>
<a name="L2497" id="L2497" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2497">2497</a>
<a name="L2498" id="L2498" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2498">2498</a>
<a name="L2499" id="L2499" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2499">2499</a>
<a name="L2500" id="L2500" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2500">2500</a>
<a name="L2501" id="L2501" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2501">2501</a>
<a name="L2502" id="L2502" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2502">2502</a>
<a name="L2503" id="L2503" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2503">2503</a>
<a name="L2504" id="L2504" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2504">2504</a>
<a name="L2505" id="L2505" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2505">2505</a>
<a name="L2506" id="L2506" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2506">2506</a>
<a name="L2507" id="L2507" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2507">2507</a>
<a name="L2508" id="L2508" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2508">2508</a>
<a name="L2509" id="L2509" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2509">2509</a>
<a name="L2510" id="L2510" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2510">2510</a>
<a name="L2511" id="L2511" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2511">2511</a>
<a name="L2512" id="L2512" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2512">2512</a>
<a name="L2513" id="L2513" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2513">2513</a>
<a name="L2514" id="L2514" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2514">2514</a>
<a name="L2515" id="L2515" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2515">2515</a>
<a name="L2516" id="L2516" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2516">2516</a>
<a name="L2517" id="L2517" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2517">2517</a>
<a name="L2518" id="L2518" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2518">2518</a>
<a name="L2519" id="L2519" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2519">2519</a>
<a name="L2520" id="L2520" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2520">2520</a>
<a name="L2521" id="L2521" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2521">2521</a>
<a name="L2522" id="L2522" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2522">2522</a>
<a name="L2523" id="L2523" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2523">2523</a>
<a name="L2524" id="L2524" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2524">2524</a>
<a name="L2525" id="L2525" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2525">2525</a>
<a name="L2526" id="L2526" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2526">2526</a>
<a name="L2527" id="L2527" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2527">2527</a>
<a name="L2528" id="L2528" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2528">2528</a>
<a name="L2529" id="L2529" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2529">2529</a>
<a name="L2530" id="L2530" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2530">2530</a>
<a name="L2531" id="L2531" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2531">2531</a>
<a name="L2532" id="L2532" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2532">2532</a>
<a name="L2533" id="L2533" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2533">2533</a>
<a name="L2534" id="L2534" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2534">2534</a>
<a name="L2535" id="L2535" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2535">2535</a>
<a name="L2536" id="L2536" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2536">2536</a>
<a name="L2537" id="L2537" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2537">2537</a>
<a name="L2538" id="L2538" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2538">2538</a>
<a name="L2539" id="L2539" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2539">2539</a>
<a name="L2540" id="L2540" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2540">2540</a>
<a name="L2541" id="L2541" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2541">2541</a>
<a name="L2542" id="L2542" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2542">2542</a>
<a name="L2543" id="L2543" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2543">2543</a>
<a name="L2544" id="L2544" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2544">2544</a>
<a name="L2545" id="L2545" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2545">2545</a>
<a name="L2546" id="L2546" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2546">2546</a>
<a name="L2547" id="L2547" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2547">2547</a>
<a name="L2548" id="L2548" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2548">2548</a>
<a name="L2549" id="L2549" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2549">2549</a>
<a name="L2550" id="L2550" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2550">2550</a>
<a name="L2551" id="L2551" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2551">2551</a>
<a name="L2552" id="L2552" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2552">2552</a>
<a name="L2553" id="L2553" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2553">2553</a>
<a name="L2554" id="L2554" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2554">2554</a>
<a name="L2555" id="L2555" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2555">2555</a>
<a name="L2556" id="L2556" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2556">2556</a>
<a name="L2557" id="L2557" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2557">2557</a>
<a name="L2558" id="L2558" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2558">2558</a>
<a name="L2559" id="L2559" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2559">2559</a>
<a name="L2560" id="L2560" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2560">2560</a>
<a name="L2561" id="L2561" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2561">2561</a>
<a name="L2562" id="L2562" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2562">2562</a>
<a name="L2563" id="L2563" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2563">2563</a>
<a name="L2564" id="L2564" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2564">2564</a>
<a name="L2565" id="L2565" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2565">2565</a>
<a name="L2566" id="L2566" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2566">2566</a>
<a name="L2567" id="L2567" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2567">2567</a>
<a name="L2568" id="L2568" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2568">2568</a>
<a name="L2569" id="L2569" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2569">2569</a>
<a name="L2570" id="L2570" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2570">2570</a>
<a name="L2571" id="L2571" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2571">2571</a>
<a name="L2572" id="L2572" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2572">2572</a>
<a name="L2573" id="L2573" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2573">2573</a>
<a name="L2574" id="L2574" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2574">2574</a>
<a name="L2575" id="L2575" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2575">2575</a>
<a name="L2576" id="L2576" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2576">2576</a>
<a name="L2577" id="L2577" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2577">2577</a>
<a name="L2578" id="L2578" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2578">2578</a>
<a name="L2579" id="L2579" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2579">2579</a>
<a name="L2580" id="L2580" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2580">2580</a>
<a name="L2581" id="L2581" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2581">2581</a>
<a name="L2582" id="L2582" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2582">2582</a>
<a name="L2583" id="L2583" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2583">2583</a>
<a name="L2584" id="L2584" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2584">2584</a>
<a name="L2585" id="L2585" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2585">2585</a>
<a name="L2586" id="L2586" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2586">2586</a>
<a name="L2587" id="L2587" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2587">2587</a>
<a name="L2588" id="L2588" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2588">2588</a>
<a name="L2589" id="L2589" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2589">2589</a>
<a name="L2590" id="L2590" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2590">2590</a>
<a name="L2591" id="L2591" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2591">2591</a>
<a name="L2592" id="L2592" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2592">2592</a>
<a name="L2593" id="L2593" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2593">2593</a>
<a name="L2594" id="L2594" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2594">2594</a>
<a name="L2595" id="L2595" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2595">2595</a>
<a name="L2596" id="L2596" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2596">2596</a>
<a name="L2597" id="L2597" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2597">2597</a>
<a name="L2598" id="L2598" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2598">2598</a>
<a name="L2599" id="L2599" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2599">2599</a>
<a name="L2600" id="L2600" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2600">2600</a>
<a name="L2601" id="L2601" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2601">2601</a>
<a name="L2602" id="L2602" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2602">2602</a>
<a name="L2603" id="L2603" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2603">2603</a>
<a name="L2604" id="L2604" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2604">2604</a>
<a name="L2605" id="L2605" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2605">2605</a>
<a name="L2606" id="L2606" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2606">2606</a>
<a name="L2607" id="L2607" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2607">2607</a>
<a name="L2608" id="L2608" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2608">2608</a>
<a name="L2609" id="L2609" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2609">2609</a>
<a name="L2610" id="L2610" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2610">2610</a>
<a name="L2611" id="L2611" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2611">2611</a>
<a name="L2612" id="L2612" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2612">2612</a>
<a name="L2613" id="L2613" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2613">2613</a>
<a name="L2614" id="L2614" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2614">2614</a>
<a name="L2615" id="L2615" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2615">2615</a>
<a name="L2616" id="L2616" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2616">2616</a>
<a name="L2617" id="L2617" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2617">2617</a>
<a name="L2618" id="L2618" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2618">2618</a>
<a name="L2619" id="L2619" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2619">2619</a>
<a name="L2620" id="L2620" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2620">2620</a>
<a name="L2621" id="L2621" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2621">2621</a>
<a name="L2622" id="L2622" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2622">2622</a>
<a name="L2623" id="L2623" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2623">2623</a>
<a name="L2624" id="L2624" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2624">2624</a>
<a name="L2625" id="L2625" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2625">2625</a>
<a name="L2626" id="L2626" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2626">2626</a>
<a name="L2627" id="L2627" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2627">2627</a>
<a name="L2628" id="L2628" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2628">2628</a>
<a name="L2629" id="L2629" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2629">2629</a>
<a name="L2630" id="L2630" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2630">2630</a>
<a name="L2631" id="L2631" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2631">2631</a>
<a name="L2632" id="L2632" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2632">2632</a>
<a name="L2633" id="L2633" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2633">2633</a>
<a name="L2634" id="L2634" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2634">2634</a>
<a name="L2635" id="L2635" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2635">2635</a>
<a name="L2636" id="L2636" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2636">2636</a>
<a name="L2637" id="L2637" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2637">2637</a>
<a name="L2638" id="L2638" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2638">2638</a>
<a name="L2639" id="L2639" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2639">2639</a>
<a name="L2640" id="L2640" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2640">2640</a>
<a name="L2641" id="L2641" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2641">2641</a>
<a name="L2642" id="L2642" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2642">2642</a>
<a name="L2643" id="L2643" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2643">2643</a>
<a name="L2644" id="L2644" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2644">2644</a>
<a name="L2645" id="L2645" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2645">2645</a>
<a name="L2646" id="L2646" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2646">2646</a>
<a name="L2647" id="L2647" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2647">2647</a>
<a name="L2648" id="L2648" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2648">2648</a>
<a name="L2649" id="L2649" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2649">2649</a>
<a name="L2650" id="L2650" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2650">2650</a>
<a name="L2651" id="L2651" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2651">2651</a>
<a name="L2652" id="L2652" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2652">2652</a>
<a name="L2653" id="L2653" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2653">2653</a>
<a name="L2654" id="L2654" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2654">2654</a>
<a name="L2655" id="L2655" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2655">2655</a>
<a name="L2656" id="L2656" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2656">2656</a>
<a name="L2657" id="L2657" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2657">2657</a>
<a name="L2658" id="L2658" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2658">2658</a>
<a name="L2659" id="L2659" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2659">2659</a>
<a name="L2660" id="L2660" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2660">2660</a>
<a name="L2661" id="L2661" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2661">2661</a>
<a name="L2662" id="L2662" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2662">2662</a>
<a name="L2663" id="L2663" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2663">2663</a>
<a name="L2664" id="L2664" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2664">2664</a>
<a name="L2665" id="L2665" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2665">2665</a>
<a name="L2666" id="L2666" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2666">2666</a>
<a name="L2667" id="L2667" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2667">2667</a>
<a name="L2668" id="L2668" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2668">2668</a>
<a name="L2669" id="L2669" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2669">2669</a>
<a name="L2670" id="L2670" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2670">2670</a>
<a name="L2671" id="L2671" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2671">2671</a>
<a name="L2672" id="L2672" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2672">2672</a>
<a name="L2673" id="L2673" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2673">2673</a>
<a name="L2674" id="L2674" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2674">2674</a>
<a name="L2675" id="L2675" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2675">2675</a>
<a name="L2676" id="L2676" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2676">2676</a>
<a name="L2677" id="L2677" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2677">2677</a>
<a name="L2678" id="L2678" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2678">2678</a>
<a name="L2679" id="L2679" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2679">2679</a>
<a name="L2680" id="L2680" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2680">2680</a>
<a name="L2681" id="L2681" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2681">2681</a>
<a name="L2682" id="L2682" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2682">2682</a>
<a name="L2683" id="L2683" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2683">2683</a>
<a name="L2684" id="L2684" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2684">2684</a>
<a name="L2685" id="L2685" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2685">2685</a>
<a name="L2686" id="L2686" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2686">2686</a>
<a name="L2687" id="L2687" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2687">2687</a>
<a name="L2688" id="L2688" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2688">2688</a>
<a name="L2689" id="L2689" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2689">2689</a>
<a name="L2690" id="L2690" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2690">2690</a>
<a name="L2691" id="L2691" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2691">2691</a>
<a name="L2692" id="L2692" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2692">2692</a>
<a name="L2693" id="L2693" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2693">2693</a>
<a name="L2694" id="L2694" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2694">2694</a>
<a name="L2695" id="L2695" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2695">2695</a>
<a name="L2696" id="L2696" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2696">2696</a>
<a name="L2697" id="L2697" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2697">2697</a>
<a name="L2698" id="L2698" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2698">2698</a>
<a name="L2699" id="L2699" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2699">2699</a>
<a name="L2700" id="L2700" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2700">2700</a>
<a name="L2701" id="L2701" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2701">2701</a>
<a name="L2702" id="L2702" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2702">2702</a>
<a name="L2703" id="L2703" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2703">2703</a>
<a name="L2704" id="L2704" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2704">2704</a>
<a name="L2705" id="L2705" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2705">2705</a>
<a name="L2706" id="L2706" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2706">2706</a>
<a name="L2707" id="L2707" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2707">2707</a>
<a name="L2708" id="L2708" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2708">2708</a>
<a name="L2709" id="L2709" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2709">2709</a>
<a name="L2710" id="L2710" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2710">2710</a>
<a name="L2711" id="L2711" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2711">2711</a>
<a name="L2712" id="L2712" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2712">2712</a>
<a name="L2713" id="L2713" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2713">2713</a>
<a name="L2714" id="L2714" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2714">2714</a>
<a name="L2715" id="L2715" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2715">2715</a>
<a name="L2716" id="L2716" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2716">2716</a>
<a name="L2717" id="L2717" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2717">2717</a>
<a name="L2718" id="L2718" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2718">2718</a>
<a name="L2719" id="L2719" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2719">2719</a>
<a name="L2720" id="L2720" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2720">2720</a>
<a name="L2721" id="L2721" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2721">2721</a>
<a name="L2722" id="L2722" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2722">2722</a>
<a name="L2723" id="L2723" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2723">2723</a>
<a name="L2724" id="L2724" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2724">2724</a>
<a name="L2725" id="L2725" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2725">2725</a>
<a name="L2726" id="L2726" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2726">2726</a>
<a name="L2727" id="L2727" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2727">2727</a>
<a name="L2728" id="L2728" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2728">2728</a>
<a name="L2729" id="L2729" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2729">2729</a>
<a name="L2730" id="L2730" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2730">2730</a>
<a name="L2731" id="L2731" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2731">2731</a>
<a name="L2732" id="L2732" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2732">2732</a>
<a name="L2733" id="L2733" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2733">2733</a>
<a name="L2734" id="L2734" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2734">2734</a>
<a name="L2735" id="L2735" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2735">2735</a>
<a name="L2736" id="L2736" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2736">2736</a>
<a name="L2737" id="L2737" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2737">2737</a>
<a name="L2738" id="L2738" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2738">2738</a>
<a name="L2739" id="L2739" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2739">2739</a>
<a name="L2740" id="L2740" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2740">2740</a>
<a name="L2741" id="L2741" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2741">2741</a>
<a name="L2742" id="L2742" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2742">2742</a>
<a name="L2743" id="L2743" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2743">2743</a>
<a name="L2744" id="L2744" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2744">2744</a>
<a name="L2745" id="L2745" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2745">2745</a>
<a name="L2746" id="L2746" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2746">2746</a>
<a name="L2747" id="L2747" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2747">2747</a>
<a name="L2748" id="L2748" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2748">2748</a>
<a name="L2749" id="L2749" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2749">2749</a>
<a name="L2750" id="L2750" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2750">2750</a>
<a name="L2751" id="L2751" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2751">2751</a>
<a name="L2752" id="L2752" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2752">2752</a>
<a name="L2753" id="L2753" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2753">2753</a>
<a name="L2754" id="L2754" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2754">2754</a>
<a name="L2755" id="L2755" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2755">2755</a>
<a name="L2756" id="L2756" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2756">2756</a>
<a name="L2757" id="L2757" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2757">2757</a>
<a name="L2758" id="L2758" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2758">2758</a>
<a name="L2759" id="L2759" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2759">2759</a>
<a name="L2760" id="L2760" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2760">2760</a>
<a name="L2761" id="L2761" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2761">2761</a>
<a name="L2762" id="L2762" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2762">2762</a>
<a name="L2763" id="L2763" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2763">2763</a>
<a name="L2764" id="L2764" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2764">2764</a>
<a name="L2765" id="L2765" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2765">2765</a>
<a name="L2766" id="L2766" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2766">2766</a>
<a name="L2767" id="L2767" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2767">2767</a>
<a name="L2768" id="L2768" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2768">2768</a>
<a name="L2769" id="L2769" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2769">2769</a>
<a name="L2770" id="L2770" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2770">2770</a>
<a name="L2771" id="L2771" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2771">2771</a>
<a name="L2772" id="L2772" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2772">2772</a>
<a name="L2773" id="L2773" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2773">2773</a>
<a name="L2774" id="L2774" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2774">2774</a>
<a name="L2775" id="L2775" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2775">2775</a>
<a name="L2776" id="L2776" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2776">2776</a>
<a name="L2777" id="L2777" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2777">2777</a>
<a name="L2778" id="L2778" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2778">2778</a>
<a name="L2779" id="L2779" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2779">2779</a>
<a name="L2780" id="L2780" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2780">2780</a>
<a name="L2781" id="L2781" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2781">2781</a>
<a name="L2782" id="L2782" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2782">2782</a>
<a name="L2783" id="L2783" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2783">2783</a>
<a name="L2784" id="L2784" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2784">2784</a>
<a name="L2785" id="L2785" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2785">2785</a>
<a name="L2786" id="L2786" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2786">2786</a>
<a name="L2787" id="L2787" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2787">2787</a>
<a name="L2788" id="L2788" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2788">2788</a>
<a name="L2789" id="L2789" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2789">2789</a>
<a name="L2790" id="L2790" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2790">2790</a>
<a name="L2791" id="L2791" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2791">2791</a>
<a name="L2792" id="L2792" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2792">2792</a>
<a name="L2793" id="L2793" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2793">2793</a>
<a name="L2794" id="L2794" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2794">2794</a>
<a name="L2795" id="L2795" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2795">2795</a>
<a name="L2796" id="L2796" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2796">2796</a>
<a name="L2797" id="L2797" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2797">2797</a>
<a name="L2798" id="L2798" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2798">2798</a>
<a name="L2799" id="L2799" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2799">2799</a>
<a name="L2800" id="L2800" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2800">2800</a>
<a name="L2801" id="L2801" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2801">2801</a>
<a name="L2802" id="L2802" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2802">2802</a>
<a name="L2803" id="L2803" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2803">2803</a>
<a name="L2804" id="L2804" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2804">2804</a>
<a name="L2805" id="L2805" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2805">2805</a>
<a name="L2806" id="L2806" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2806">2806</a>
<a name="L2807" id="L2807" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2807">2807</a>
<a name="L2808" id="L2808" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2808">2808</a>
<a name="L2809" id="L2809" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2809">2809</a>
<a name="L2810" id="L2810" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2810">2810</a>
<a name="L2811" id="L2811" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2811">2811</a>
<a name="L2812" id="L2812" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2812">2812</a>
<a name="L2813" id="L2813" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2813">2813</a>
<a name="L2814" id="L2814" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2814">2814</a>
<a name="L2815" id="L2815" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2815">2815</a>
<a name="L2816" id="L2816" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2816">2816</a>
<a name="L2817" id="L2817" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2817">2817</a>
<a name="L2818" id="L2818" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2818">2818</a>
<a name="L2819" id="L2819" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2819">2819</a>
<a name="L2820" id="L2820" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2820">2820</a>
<a name="L2821" id="L2821" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2821">2821</a>
<a name="L2822" id="L2822" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2822">2822</a>
<a name="L2823" id="L2823" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2823">2823</a>
<a name="L2824" id="L2824" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2824">2824</a>
<a name="L2825" id="L2825" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2825">2825</a>
<a name="L2826" id="L2826" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2826">2826</a>
<a name="L2827" id="L2827" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2827">2827</a>
<a name="L2828" id="L2828" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2828">2828</a>
<a name="L2829" id="L2829" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2829">2829</a>
<a name="L2830" id="L2830" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2830">2830</a>
<a name="L2831" id="L2831" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2831">2831</a>
<a name="L2832" id="L2832" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2832">2832</a>
<a name="L2833" id="L2833" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2833">2833</a>
<a name="L2834" id="L2834" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2834">2834</a>
<a name="L2835" id="L2835" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2835">2835</a>
<a name="L2836" id="L2836" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2836">2836</a>
<a name="L2837" id="L2837" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2837">2837</a>
<a name="L2838" id="L2838" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2838">2838</a>
<a name="L2839" id="L2839" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2839">2839</a>
<a name="L2840" id="L2840" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2840">2840</a>
<a name="L2841" id="L2841" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2841">2841</a>
<a name="L2842" id="L2842" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2842">2842</a>
<a name="L2843" id="L2843" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2843">2843</a>
<a name="L2844" id="L2844" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2844">2844</a>
<a name="L2845" id="L2845" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2845">2845</a>
<a name="L2846" id="L2846" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2846">2846</a>
<a name="L2847" id="L2847" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2847">2847</a>
<a name="L2848" id="L2848" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2848">2848</a>
<a name="L2849" id="L2849" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2849">2849</a>
<a name="L2850" id="L2850" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2850">2850</a>
<a name="L2851" id="L2851" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2851">2851</a>
<a name="L2852" id="L2852" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2852">2852</a>
<a name="L2853" id="L2853" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2853">2853</a>
<a name="L2854" id="L2854" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2854">2854</a>
<a name="L2855" id="L2855" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2855">2855</a>
<a name="L2856" id="L2856" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2856">2856</a>
<a name="L2857" id="L2857" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2857">2857</a>
<a name="L2858" id="L2858" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2858">2858</a>
<a name="L2859" id="L2859" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2859">2859</a>
<a name="L2860" id="L2860" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2860">2860</a>
<a name="L2861" id="L2861" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2861">2861</a>
<a name="L2862" id="L2862" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2862">2862</a>
<a name="L2863" id="L2863" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2863">2863</a>
<a name="L2864" id="L2864" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2864">2864</a>
<a name="L2865" id="L2865" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2865">2865</a>
<a name="L2866" id="L2866" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2866">2866</a>
<a name="L2867" id="L2867" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2867">2867</a>
<a name="L2868" id="L2868" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2868">2868</a>
<a name="L2869" id="L2869" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2869">2869</a>
<a name="L2870" id="L2870" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2870">2870</a>
<a name="L2871" id="L2871" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2871">2871</a>
<a name="L2872" id="L2872" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2872">2872</a>
<a name="L2873" id="L2873" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2873">2873</a>
<a name="L2874" id="L2874" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2874">2874</a>
<a name="L2875" id="L2875" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2875">2875</a>
<a name="L2876" id="L2876" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2876">2876</a>
<a name="L2877" id="L2877" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2877">2877</a>
<a name="L2878" id="L2878" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2878">2878</a>
<a name="L2879" id="L2879" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2879">2879</a>
<a name="L2880" id="L2880" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2880">2880</a>
<a name="L2881" id="L2881" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2881">2881</a>
<a name="L2882" id="L2882" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2882">2882</a>
<a name="L2883" id="L2883" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2883">2883</a>
<a name="L2884" id="L2884" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2884">2884</a>
<a name="L2885" id="L2885" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2885">2885</a>
<a name="L2886" id="L2886" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2886">2886</a>
<a name="L2887" id="L2887" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2887">2887</a>
<a name="L2888" id="L2888" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2888">2888</a>
<a name="L2889" id="L2889" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2889">2889</a>
<a name="L2890" id="L2890" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2890">2890</a>
<a name="L2891" id="L2891" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2891">2891</a>
<a name="L2892" id="L2892" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2892">2892</a>
<a name="L2893" id="L2893" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2893">2893</a>
<a name="L2894" id="L2894" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2894">2894</a>
<a name="L2895" id="L2895" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2895">2895</a>
<a name="L2896" id="L2896" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2896">2896</a>
<a name="L2897" id="L2897" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2897">2897</a>
<a name="L2898" id="L2898" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2898">2898</a>
<a name="L2899" id="L2899" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2899">2899</a>
<a name="L2900" id="L2900" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2900">2900</a>
<a name="L2901" id="L2901" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2901">2901</a>
<a name="L2902" id="L2902" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2902">2902</a>
<a name="L2903" id="L2903" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2903">2903</a>
<a name="L2904" id="L2904" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2904">2904</a>
<a name="L2905" id="L2905" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2905">2905</a>
<a name="L2906" id="L2906" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2906">2906</a>
<a name="L2907" id="L2907" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2907">2907</a>
<a name="L2908" id="L2908" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2908">2908</a>
<a name="L2909" id="L2909" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2909">2909</a>
<a name="L2910" id="L2910" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2910">2910</a>
<a name="L2911" id="L2911" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2911">2911</a>
<a name="L2912" id="L2912" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2912">2912</a>
<a name="L2913" id="L2913" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2913">2913</a>
<a name="L2914" id="L2914" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2914">2914</a>
<a name="L2915" id="L2915" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2915">2915</a>
<a name="L2916" id="L2916" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2916">2916</a>
<a name="L2917" id="L2917" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2917">2917</a>
<a name="L2918" id="L2918" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2918">2918</a>
<a name="L2919" id="L2919" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2919">2919</a>
<a name="L2920" id="L2920" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2920">2920</a>
<a name="L2921" id="L2921" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2921">2921</a>
<a name="L2922" id="L2922" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2922">2922</a>
<a name="L2923" id="L2923" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2923">2923</a>
<a name="L2924" id="L2924" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2924">2924</a>
<a name="L2925" id="L2925" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2925">2925</a>
<a name="L2926" id="L2926" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2926">2926</a>
<a name="L2927" id="L2927" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2927">2927</a>
<a name="L2928" id="L2928" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2928">2928</a>
<a name="L2929" id="L2929" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2929">2929</a>
<a name="L2930" id="L2930" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2930">2930</a>
<a name="L2931" id="L2931" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2931">2931</a>
<a name="L2932" id="L2932" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2932">2932</a>
<a name="L2933" id="L2933" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2933">2933</a>
<a name="L2934" id="L2934" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2934">2934</a>
<a name="L2935" id="L2935" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2935">2935</a>
<a name="L2936" id="L2936" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2936">2936</a>
<a name="L2937" id="L2937" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2937">2937</a>
<a name="L2938" id="L2938" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2938">2938</a>
<a name="L2939" id="L2939" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2939">2939</a>
<a name="L2940" id="L2940" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2940">2940</a>
<a name="L2941" id="L2941" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2941">2941</a>
<a name="L2942" id="L2942" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2942">2942</a>
<a name="L2943" id="L2943" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2943">2943</a>
<a name="L2944" id="L2944" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2944">2944</a>
<a name="L2945" id="L2945" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2945">2945</a>
<a name="L2946" id="L2946" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2946">2946</a>
<a name="L2947" id="L2947" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2947">2947</a>
<a name="L2948" id="L2948" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2948">2948</a>
<a name="L2949" id="L2949" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2949">2949</a>
<a name="L2950" id="L2950" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2950">2950</a>
<a name="L2951" id="L2951" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2951">2951</a>
<a name="L2952" id="L2952" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2952">2952</a>
<a name="L2953" id="L2953" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2953">2953</a>
<a name="L2954" id="L2954" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2954">2954</a>
<a name="L2955" id="L2955" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2955">2955</a>
<a name="L2956" id="L2956" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2956">2956</a>
<a name="L2957" id="L2957" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2957">2957</a>
<a name="L2958" id="L2958" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2958">2958</a>
<a name="L2959" id="L2959" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2959">2959</a>
<a name="L2960" id="L2960" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2960">2960</a>
<a name="L2961" id="L2961" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2961">2961</a>
<a name="L2962" id="L2962" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2962">2962</a>
<a name="L2963" id="L2963" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2963">2963</a>
<a name="L2964" id="L2964" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2964">2964</a>
<a name="L2965" id="L2965" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2965">2965</a>
<a name="L2966" id="L2966" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2966">2966</a>
<a name="L2967" id="L2967" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2967">2967</a>
<a name="L2968" id="L2968" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2968">2968</a>
<a name="L2969" id="L2969" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2969">2969</a>
<a name="L2970" id="L2970" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2970">2970</a>
<a name="L2971" id="L2971" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2971">2971</a>
<a name="L2972" id="L2972" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2972">2972</a>
<a name="L2973" id="L2973" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2973">2973</a>
<a name="L2974" id="L2974" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2974">2974</a>
<a name="L2975" id="L2975" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2975">2975</a>
<a name="L2976" id="L2976" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2976">2976</a>
<a name="L2977" id="L2977" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2977">2977</a>
<a name="L2978" id="L2978" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2978">2978</a>
<a name="L2979" id="L2979" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2979">2979</a>
<a name="L2980" id="L2980" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2980">2980</a>
<a name="L2981" id="L2981" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2981">2981</a>
<a name="L2982" id="L2982" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2982">2982</a>
<a name="L2983" id="L2983" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2983">2983</a>
<a name="L2984" id="L2984" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2984">2984</a>
<a name="L2985" id="L2985" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2985">2985</a>
<a name="L2986" id="L2986" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2986">2986</a>
<a name="L2987" id="L2987" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2987">2987</a>
<a name="L2988" id="L2988" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2988">2988</a>
<a name="L2989" id="L2989" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2989">2989</a>
<a name="L2990" id="L2990" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2990">2990</a>
<a name="L2991" id="L2991" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2991">2991</a>
<a name="L2992" id="L2992" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2992">2992</a>
<a name="L2993" id="L2993" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2993">2993</a>
<a name="L2994" id="L2994" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2994">2994</a>
<a name="L2995" id="L2995" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2995">2995</a>
<a name="L2996" id="L2996" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2996">2996</a>
<a name="L2997" id="L2997" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2997">2997</a>
<a name="L2998" id="L2998" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2998">2998</a>
<a name="L2999" id="L2999" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L2999">2999</a>
<a name="L3000" id="L3000" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3000">3000</a>
<a name="L3001" id="L3001" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3001">3001</a>
<a name="L3002" id="L3002" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3002">3002</a>
<a name="L3003" id="L3003" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3003">3003</a>
<a name="L3004" id="L3004" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3004">3004</a>
<a name="L3005" id="L3005" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3005">3005</a>
<a name="L3006" id="L3006" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3006">3006</a>
<a name="L3007" id="L3007" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3007">3007</a>
<a name="L3008" id="L3008" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3008">3008</a>
<a name="L3009" id="L3009" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3009">3009</a>
<a name="L3010" id="L3010" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3010">3010</a>
<a name="L3011" id="L3011" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3011">3011</a>
<a name="L3012" id="L3012" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3012">3012</a>
<a name="L3013" id="L3013" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3013">3013</a>
<a name="L3014" id="L3014" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3014">3014</a>
<a name="L3015" id="L3015" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3015">3015</a>
<a name="L3016" id="L3016" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3016">3016</a>
<a name="L3017" id="L3017" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3017">3017</a>
<a name="L3018" id="L3018" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3018">3018</a>
<a name="L3019" id="L3019" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3019">3019</a>
<a name="L3020" id="L3020" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3020">3020</a>
<a name="L3021" id="L3021" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3021">3021</a>
<a name="L3022" id="L3022" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3022">3022</a>
<a name="L3023" id="L3023" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3023">3023</a>
<a name="L3024" id="L3024" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3024">3024</a>
<a name="L3025" id="L3025" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3025">3025</a>
<a name="L3026" id="L3026" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3026">3026</a>
<a name="L3027" id="L3027" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3027">3027</a>
<a name="L3028" id="L3028" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3028">3028</a>
<a name="L3029" id="L3029" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3029">3029</a>
<a name="L3030" id="L3030" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3030">3030</a>
<a name="L3031" id="L3031" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3031">3031</a>
<a name="L3032" id="L3032" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3032">3032</a>
<a name="L3033" id="L3033" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3033">3033</a>
<a name="L3034" id="L3034" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3034">3034</a>
<a name="L3035" id="L3035" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3035">3035</a>
<a name="L3036" id="L3036" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3036">3036</a>
<a name="L3037" id="L3037" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3037">3037</a>
<a name="L3038" id="L3038" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3038">3038</a>
<a name="L3039" id="L3039" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3039">3039</a>
<a name="L3040" id="L3040" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3040">3040</a>
<a name="L3041" id="L3041" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3041">3041</a>
<a name="L3042" id="L3042" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3042">3042</a>
<a name="L3043" id="L3043" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3043">3043</a>
<a name="L3044" id="L3044" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3044">3044</a>
<a name="L3045" id="L3045" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3045">3045</a>
<a name="L3046" id="L3046" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3046">3046</a>
<a name="L3047" id="L3047" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3047">3047</a>
<a name="L3048" id="L3048" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3048">3048</a>
<a name="L3049" id="L3049" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3049">3049</a>
<a name="L3050" id="L3050" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3050">3050</a>
<a name="L3051" id="L3051" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3051">3051</a>
<a name="L3052" id="L3052" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3052">3052</a>
<a name="L3053" id="L3053" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3053">3053</a>
<a name="L3054" id="L3054" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3054">3054</a>
<a name="L3055" id="L3055" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3055">3055</a>
<a name="L3056" id="L3056" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3056">3056</a>
<a name="L3057" id="L3057" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3057">3057</a>
<a name="L3058" id="L3058" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3058">3058</a>
<a name="L3059" id="L3059" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3059">3059</a>
<a name="L3060" id="L3060" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3060">3060</a>
<a name="L3061" id="L3061" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3061">3061</a>
<a name="L3062" id="L3062" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3062">3062</a>
<a name="L3063" id="L3063" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3063">3063</a>
<a name="L3064" id="L3064" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3064">3064</a>
<a name="L3065" id="L3065" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3065">3065</a>
<a name="L3066" id="L3066" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3066">3066</a>
<a name="L3067" id="L3067" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3067">3067</a>
<a name="L3068" id="L3068" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3068">3068</a>
<a name="L3069" id="L3069" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3069">3069</a>
<a name="L3070" id="L3070" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3070">3070</a>
<a name="L3071" id="L3071" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3071">3071</a>
<a name="L3072" id="L3072" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3072">3072</a>
<a name="L3073" id="L3073" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3073">3073</a>
<a name="L3074" id="L3074" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3074">3074</a>
<a name="L3075" id="L3075" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3075">3075</a>
<a name="L3076" id="L3076" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3076">3076</a>
<a name="L3077" id="L3077" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3077">3077</a>
<a name="L3078" id="L3078" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3078">3078</a>
<a name="L3079" id="L3079" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3079">3079</a>
<a name="L3080" id="L3080" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3080">3080</a>
<a name="L3081" id="L3081" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3081">3081</a>
<a name="L3082" id="L3082" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3082">3082</a>
<a name="L3083" id="L3083" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3083">3083</a>
<a name="L3084" id="L3084" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3084">3084</a>
<a name="L3085" id="L3085" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3085">3085</a>
<a name="L3086" id="L3086" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3086">3086</a>
<a name="L3087" id="L3087" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3087">3087</a>
<a name="L3088" id="L3088" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3088">3088</a>
<a name="L3089" id="L3089" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3089">3089</a>
<a name="L3090" id="L3090" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3090">3090</a>
<a name="L3091" id="L3091" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3091">3091</a>
<a name="L3092" id="L3092" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3092">3092</a>
<a name="L3093" id="L3093" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3093">3093</a>
<a name="L3094" id="L3094" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3094">3094</a>
<a name="L3095" id="L3095" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3095">3095</a>
<a name="L3096" id="L3096" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3096">3096</a>
<a name="L3097" id="L3097" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3097">3097</a>
<a name="L3098" id="L3098" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3098">3098</a>
<a name="L3099" id="L3099" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3099">3099</a>
<a name="L3100" id="L3100" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3100">3100</a>
<a name="L3101" id="L3101" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3101">3101</a>
<a name="L3102" id="L3102" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3102">3102</a>
<a name="L3103" id="L3103" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3103">3103</a>
<a name="L3104" id="L3104" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3104">3104</a>
<a name="L3105" id="L3105" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3105">3105</a>
<a name="L3106" id="L3106" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3106">3106</a>
<a name="L3107" id="L3107" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3107">3107</a>
<a name="L3108" id="L3108" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3108">3108</a>
<a name="L3109" id="L3109" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3109">3109</a>
<a name="L3110" id="L3110" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3110">3110</a>
<a name="L3111" id="L3111" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3111">3111</a>
<a name="L3112" id="L3112" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3112">3112</a>
<a name="L3113" id="L3113" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3113">3113</a>
<a name="L3114" id="L3114" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3114">3114</a>
<a name="L3115" id="L3115" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3115">3115</a>
<a name="L3116" id="L3116" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3116">3116</a>
<a name="L3117" id="L3117" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3117">3117</a>
<a name="L3118" id="L3118" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3118">3118</a>
<a name="L3119" id="L3119" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3119">3119</a>
<a name="L3120" id="L3120" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3120">3120</a>
<a name="L3121" id="L3121" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3121">3121</a>
<a name="L3122" id="L3122" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3122">3122</a>
<a name="L3123" id="L3123" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3123">3123</a>
<a name="L3124" id="L3124" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3124">3124</a>
<a name="L3125" id="L3125" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3125">3125</a>
<a name="L3126" id="L3126" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3126">3126</a>
<a name="L3127" id="L3127" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3127">3127</a>
<a name="L3128" id="L3128" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3128">3128</a>
<a name="L3129" id="L3129" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3129">3129</a>
<a name="L3130" id="L3130" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3130">3130</a>
<a name="L3131" id="L3131" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3131">3131</a>
<a name="L3132" id="L3132" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3132">3132</a>
<a name="L3133" id="L3133" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3133">3133</a>
<a name="L3134" id="L3134" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3134">3134</a>
<a name="L3135" id="L3135" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3135">3135</a>
<a name="L3136" id="L3136" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3136">3136</a>
<a name="L3137" id="L3137" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3137">3137</a>
<a name="L3138" id="L3138" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3138">3138</a>
<a name="L3139" id="L3139" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3139">3139</a>
<a name="L3140" id="L3140" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3140">3140</a>
<a name="L3141" id="L3141" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3141">3141</a>
<a name="L3142" id="L3142" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3142">3142</a>
<a name="L3143" id="L3143" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3143">3143</a>
<a name="L3144" id="L3144" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3144">3144</a>
<a name="L3145" id="L3145" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3145">3145</a>
<a name="L3146" id="L3146" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3146">3146</a>
<a name="L3147" id="L3147" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3147">3147</a>
<a name="L3148" id="L3148" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3148">3148</a>
<a name="L3149" id="L3149" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3149">3149</a>
<a name="L3150" id="L3150" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3150">3150</a>
<a name="L3151" id="L3151" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3151">3151</a>
<a name="L3152" id="L3152" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3152">3152</a>
<a name="L3153" id="L3153" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3153">3153</a>
<a name="L3154" id="L3154" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3154">3154</a>
<a name="L3155" id="L3155" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3155">3155</a>
<a name="L3156" id="L3156" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3156">3156</a>
<a name="L3157" id="L3157" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3157">3157</a>
<a name="L3158" id="L3158" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3158">3158</a>
<a name="L3159" id="L3159" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3159">3159</a>
<a name="L3160" id="L3160" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3160">3160</a>
<a name="L3161" id="L3161" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3161">3161</a>
<a name="L3162" id="L3162" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3162">3162</a>
<a name="L3163" id="L3163" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3163">3163</a>
<a name="L3164" id="L3164" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3164">3164</a>
<a name="L3165" id="L3165" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3165">3165</a>
<a name="L3166" id="L3166" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3166">3166</a>
<a name="L3167" id="L3167" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3167">3167</a>
<a name="L3168" id="L3168" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3168">3168</a>
<a name="L3169" id="L3169" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3169">3169</a>
<a name="L3170" id="L3170" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3170">3170</a>
<a name="L3171" id="L3171" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3171">3171</a>
<a name="L3172" id="L3172" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3172">3172</a>
<a name="L3173" id="L3173" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3173">3173</a>
<a name="L3174" id="L3174" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3174">3174</a>
<a name="L3175" id="L3175" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3175">3175</a>
<a name="L3176" id="L3176" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3176">3176</a>
<a name="L3177" id="L3177" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3177">3177</a>
<a name="L3178" id="L3178" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3178">3178</a>
<a name="L3179" id="L3179" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3179">3179</a>
<a name="L3180" id="L3180" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3180">3180</a>
<a name="L3181" id="L3181" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3181">3181</a>
<a name="L3182" id="L3182" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3182">3182</a>
<a name="L3183" id="L3183" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3183">3183</a>
<a name="L3184" id="L3184" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3184">3184</a>
<a name="L3185" id="L3185" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3185">3185</a>
<a name="L3186" id="L3186" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3186">3186</a>
<a name="L3187" id="L3187" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3187">3187</a>
<a name="L3188" id="L3188" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3188">3188</a>
<a name="L3189" id="L3189" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3189">3189</a>
<a name="L3190" id="L3190" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3190">3190</a>
<a name="L3191" id="L3191" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3191">3191</a>
<a name="L3192" id="L3192" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3192">3192</a>
<a name="L3193" id="L3193" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3193">3193</a>
<a name="L3194" id="L3194" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3194">3194</a>
<a name="L3195" id="L3195" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3195">3195</a>
<a name="L3196" id="L3196" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3196">3196</a>
<a name="L3197" id="L3197" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3197">3197</a>
<a name="L3198" id="L3198" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3198">3198</a>
<a name="L3199" id="L3199" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3199">3199</a>
<a name="L3200" id="L3200" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3200">3200</a>
<a name="L3201" id="L3201" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3201">3201</a>
<a name="L3202" id="L3202" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3202">3202</a>
<a name="L3203" id="L3203" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3203">3203</a>
<a name="L3204" id="L3204" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3204">3204</a>
<a name="L3205" id="L3205" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3205">3205</a>
<a name="L3206" id="L3206" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3206">3206</a>
<a name="L3207" id="L3207" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3207">3207</a>
<a name="L3208" id="L3208" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3208">3208</a>
<a name="L3209" id="L3209" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3209">3209</a>
<a name="L3210" id="L3210" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3210">3210</a>
<a name="L3211" id="L3211" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3211">3211</a>
<a name="L3212" id="L3212" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3212">3212</a>
<a name="L3213" id="L3213" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3213">3213</a>
<a name="L3214" id="L3214" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3214">3214</a>
<a name="L3215" id="L3215" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3215">3215</a>
<a name="L3216" id="L3216" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3216">3216</a>
<a name="L3217" id="L3217" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3217">3217</a>
<a name="L3218" id="L3218" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3218">3218</a>
<a name="L3219" id="L3219" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3219">3219</a>
<a name="L3220" id="L3220" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3220">3220</a>
<a name="L3221" id="L3221" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3221">3221</a>
<a name="L3222" id="L3222" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3222">3222</a>
<a name="L3223" id="L3223" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3223">3223</a>
<a name="L3224" id="L3224" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3224">3224</a>
<a name="L3225" id="L3225" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3225">3225</a>
<a name="L3226" id="L3226" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3226">3226</a>
<a name="L3227" id="L3227" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3227">3227</a>
<a name="L3228" id="L3228" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3228">3228</a>
<a name="L3229" id="L3229" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3229">3229</a>
<a name="L3230" id="L3230" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3230">3230</a>
<a name="L3231" id="L3231" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3231">3231</a>
<a name="L3232" id="L3232" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3232">3232</a>
<a name="L3233" id="L3233" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3233">3233</a>
<a name="L3234" id="L3234" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3234">3234</a>
<a name="L3235" id="L3235" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3235">3235</a>
<a name="L3236" id="L3236" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3236">3236</a>
<a name="L3237" id="L3237" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3237">3237</a>
<a name="L3238" id="L3238" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3238">3238</a>
<a name="L3239" id="L3239" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3239">3239</a>
<a name="L3240" id="L3240" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3240">3240</a>
<a name="L3241" id="L3241" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3241">3241</a>
<a name="L3242" id="L3242" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3242">3242</a>
<a name="L3243" id="L3243" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3243">3243</a>
<a name="L3244" id="L3244" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3244">3244</a>
<a name="L3245" id="L3245" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3245">3245</a>
<a name="L3246" id="L3246" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3246">3246</a>
<a name="L3247" id="L3247" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3247">3247</a>
<a name="L3248" id="L3248" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3248">3248</a>
<a name="L3249" id="L3249" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3249">3249</a>
<a name="L3250" id="L3250" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3250">3250</a>
<a name="L3251" id="L3251" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3251">3251</a>
<a name="L3252" id="L3252" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3252">3252</a>
<a name="L3253" id="L3253" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3253">3253</a>
<a name="L3254" id="L3254" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3254">3254</a>
<a name="L3255" id="L3255" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3255">3255</a>
<a name="L3256" id="L3256" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3256">3256</a>
<a name="L3257" id="L3257" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3257">3257</a>
<a name="L3258" id="L3258" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3258">3258</a>
<a name="L3259" id="L3259" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3259">3259</a>
<a name="L3260" id="L3260" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3260">3260</a>
<a name="L3261" id="L3261" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3261">3261</a>
<a name="L3262" id="L3262" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3262">3262</a>
<a name="L3263" id="L3263" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3263">3263</a>
<a name="L3264" id="L3264" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3264">3264</a>
<a name="L3265" id="L3265" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3265">3265</a>
<a name="L3266" id="L3266" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3266">3266</a>
<a name="L3267" id="L3267" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3267">3267</a>
<a name="L3268" id="L3268" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3268">3268</a>
<a name="L3269" id="L3269" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3269">3269</a>
<a name="L3270" id="L3270" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3270">3270</a>
<a name="L3271" id="L3271" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3271">3271</a>
<a name="L3272" id="L3272" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3272">3272</a>
<a name="L3273" id="L3273" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3273">3273</a>
<a name="L3274" id="L3274" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3274">3274</a>
<a name="L3275" id="L3275" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3275">3275</a>
<a name="L3276" id="L3276" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3276">3276</a>
<a name="L3277" id="L3277" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3277">3277</a>
<a name="L3278" id="L3278" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3278">3278</a>
<a name="L3279" id="L3279" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3279">3279</a>
<a name="L3280" id="L3280" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3280">3280</a>
<a name="L3281" id="L3281" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3281">3281</a>
<a name="L3282" id="L3282" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3282">3282</a>
<a name="L3283" id="L3283" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3283">3283</a>
<a name="L3284" id="L3284" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3284">3284</a>
<a name="L3285" id="L3285" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3285">3285</a>
<a name="L3286" id="L3286" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3286">3286</a>
<a name="L3287" id="L3287" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3287">3287</a>
<a name="L3288" id="L3288" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3288">3288</a>
<a name="L3289" id="L3289" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3289">3289</a>
<a name="L3290" id="L3290" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3290">3290</a>
<a name="L3291" id="L3291" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3291">3291</a>
<a name="L3292" id="L3292" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3292">3292</a>
<a name="L3293" id="L3293" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3293">3293</a>
<a name="L3294" id="L3294" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3294">3294</a>
<a name="L3295" id="L3295" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3295">3295</a>
<a name="L3296" id="L3296" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3296">3296</a>
<a name="L3297" id="L3297" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3297">3297</a>
<a name="L3298" id="L3298" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3298">3298</a>
<a name="L3299" id="L3299" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3299">3299</a>
<a name="L3300" id="L3300" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3300">3300</a>
<a name="L3301" id="L3301" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3301">3301</a>
<a name="L3302" id="L3302" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3302">3302</a>
<a name="L3303" id="L3303" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3303">3303</a>
<a name="L3304" id="L3304" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3304">3304</a>
<a name="L3305" id="L3305" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3305">3305</a>
<a name="L3306" id="L3306" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3306">3306</a>
<a name="L3307" id="L3307" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3307">3307</a>
<a name="L3308" id="L3308" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3308">3308</a>
<a name="L3309" id="L3309" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3309">3309</a>
<a name="L3310" id="L3310" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3310">3310</a>
<a name="L3311" id="L3311" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3311">3311</a>
<a name="L3312" id="L3312" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3312">3312</a>
<a name="L3313" id="L3313" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3313">3313</a>
<a name="L3314" id="L3314" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3314">3314</a>
<a name="L3315" id="L3315" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3315">3315</a>
<a name="L3316" id="L3316" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3316">3316</a>
<a name="L3317" id="L3317" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3317">3317</a>
<a name="L3318" id="L3318" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3318">3318</a>
<a name="L3319" id="L3319" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3319">3319</a>
<a name="L3320" id="L3320" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3320">3320</a>
<a name="L3321" id="L3321" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3321">3321</a>
<a name="L3322" id="L3322" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3322">3322</a>
<a name="L3323" id="L3323" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3323">3323</a>
<a name="L3324" id="L3324" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3324">3324</a>
<a name="L3325" id="L3325" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3325">3325</a>
<a name="L3326" id="L3326" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3326">3326</a>
<a name="L3327" id="L3327" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3327">3327</a>
<a name="L3328" id="L3328" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3328">3328</a>
<a name="L3329" id="L3329" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3329">3329</a>
<a name="L3330" id="L3330" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3330">3330</a>
<a name="L3331" id="L3331" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3331">3331</a>
<a name="L3332" id="L3332" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3332">3332</a>
<a name="L3333" id="L3333" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3333">3333</a>
<a name="L3334" id="L3334" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3334">3334</a>
<a name="L3335" id="L3335" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3335">3335</a>
<a name="L3336" id="L3336" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3336">3336</a>
<a name="L3337" id="L3337" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3337">3337</a>
<a name="L3338" id="L3338" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3338">3338</a>
<a name="L3339" id="L3339" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3339">3339</a>
<a name="L3340" id="L3340" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3340">3340</a>
<a name="L3341" id="L3341" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3341">3341</a>
<a name="L3342" id="L3342" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3342">3342</a>
<a name="L3343" id="L3343" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3343">3343</a>
<a name="L3344" id="L3344" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3344">3344</a>
<a name="L3345" id="L3345" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3345">3345</a>
<a name="L3346" id="L3346" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3346">3346</a>
<a name="L3347" id="L3347" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3347">3347</a>
<a name="L3348" id="L3348" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3348">3348</a>
<a name="L3349" id="L3349" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3349">3349</a>
<a name="L3350" id="L3350" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3350">3350</a>
<a name="L3351" id="L3351" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3351">3351</a>
<a name="L3352" id="L3352" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3352">3352</a>
<a name="L3353" id="L3353" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3353">3353</a>
<a name="L3354" id="L3354" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3354">3354</a>
<a name="L3355" id="L3355" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3355">3355</a>
<a name="L3356" id="L3356" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3356">3356</a>
<a name="L3357" id="L3357" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3357">3357</a>
<a name="L3358" id="L3358" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3358">3358</a>
<a name="L3359" id="L3359" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3359">3359</a>
<a name="L3360" id="L3360" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3360">3360</a>
<a name="L3361" id="L3361" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3361">3361</a>
<a name="L3362" id="L3362" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3362">3362</a>
<a name="L3363" id="L3363" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3363">3363</a>
<a name="L3364" id="L3364" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3364">3364</a>
<a name="L3365" id="L3365" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3365">3365</a>
<a name="L3366" id="L3366" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3366">3366</a>
<a name="L3367" id="L3367" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3367">3367</a>
<a name="L3368" id="L3368" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3368">3368</a>
<a name="L3369" id="L3369" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3369">3369</a>
<a name="L3370" id="L3370" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3370">3370</a>
<a name="L3371" id="L3371" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3371">3371</a>
<a name="L3372" id="L3372" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3372">3372</a>
<a name="L3373" id="L3373" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3373">3373</a>
<a name="L3374" id="L3374" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3374">3374</a>
<a name="L3375" id="L3375" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3375">3375</a>
<a name="L3376" id="L3376" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3376">3376</a>
<a name="L3377" id="L3377" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3377">3377</a>
<a name="L3378" id="L3378" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3378">3378</a>
<a name="L3379" id="L3379" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3379">3379</a>
<a name="L3380" id="L3380" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3380">3380</a>
<a name="L3381" id="L3381" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3381">3381</a>
<a name="L3382" id="L3382" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3382">3382</a>
<a name="L3383" id="L3383" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3383">3383</a>
<a name="L3384" id="L3384" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3384">3384</a>
<a name="L3385" id="L3385" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3385">3385</a>
<a name="L3386" id="L3386" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3386">3386</a>
<a name="L3387" id="L3387" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3387">3387</a>
<a name="L3388" id="L3388" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3388">3388</a>
<a name="L3389" id="L3389" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3389">3389</a>
<a name="L3390" id="L3390" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3390">3390</a>
<a name="L3391" id="L3391" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3391">3391</a>
<a name="L3392" id="L3392" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3392">3392</a>
<a name="L3393" id="L3393" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3393">3393</a>
<a name="L3394" id="L3394" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3394">3394</a>
<a name="L3395" id="L3395" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3395">3395</a>
<a name="L3396" id="L3396" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3396">3396</a>
<a name="L3397" id="L3397" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3397">3397</a>
<a name="L3398" id="L3398" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3398">3398</a>
<a name="L3399" id="L3399" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3399">3399</a>
<a name="L3400" id="L3400" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3400">3400</a>
<a name="L3401" id="L3401" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3401">3401</a>
<a name="L3402" id="L3402" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3402">3402</a>
<a name="L3403" id="L3403" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3403">3403</a>
<a name="L3404" id="L3404" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3404">3404</a>
<a name="L3405" id="L3405" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3405">3405</a>
<a name="L3406" id="L3406" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3406">3406</a>
<a name="L3407" id="L3407" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3407">3407</a>
<a name="L3408" id="L3408" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3408">3408</a>
<a name="L3409" id="L3409" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3409">3409</a>
<a name="L3410" id="L3410" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3410">3410</a>
<a name="L3411" id="L3411" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3411">3411</a>
<a name="L3412" id="L3412" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3412">3412</a>
<a name="L3413" id="L3413" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3413">3413</a>
<a name="L3414" id="L3414" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3414">3414</a>
<a name="L3415" id="L3415" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3415">3415</a>
<a name="L3416" id="L3416" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3416">3416</a>
<a name="L3417" id="L3417" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3417">3417</a>
<a name="L3418" id="L3418" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3418">3418</a>
<a name="L3419" id="L3419" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3419">3419</a>
<a name="L3420" id="L3420" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3420">3420</a>
<a name="L3421" id="L3421" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3421">3421</a>
<a name="L3422" id="L3422" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3422">3422</a>
<a name="L3423" id="L3423" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3423">3423</a>
<a name="L3424" id="L3424" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3424">3424</a>
<a name="L3425" id="L3425" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3425">3425</a>
<a name="L3426" id="L3426" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3426">3426</a>
<a name="L3427" id="L3427" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3427">3427</a>
<a name="L3428" id="L3428" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3428">3428</a>
<a name="L3429" id="L3429" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3429">3429</a>
<a name="L3430" id="L3430" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3430">3430</a>
<a name="L3431" id="L3431" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3431">3431</a>
<a name="L3432" id="L3432" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3432">3432</a>
<a name="L3433" id="L3433" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3433">3433</a>
<a name="L3434" id="L3434" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3434">3434</a>
<a name="L3435" id="L3435" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3435">3435</a>
<a name="L3436" id="L3436" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3436">3436</a>
<a name="L3437" id="L3437" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3437">3437</a>
<a name="L3438" id="L3438" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3438">3438</a>
<a name="L3439" id="L3439" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3439">3439</a>
<a name="L3440" id="L3440" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3440">3440</a>
<a name="L3441" id="L3441" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3441">3441</a>
<a name="L3442" id="L3442" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3442">3442</a>
<a name="L3443" id="L3443" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3443">3443</a>
<a name="L3444" id="L3444" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3444">3444</a>
<a name="L3445" id="L3445" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3445">3445</a>
<a name="L3446" id="L3446" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3446">3446</a>
<a name="L3447" id="L3447" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3447">3447</a>
<a name="L3448" id="L3448" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3448">3448</a>
<a name="L3449" id="L3449" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3449">3449</a>
<a name="L3450" id="L3450" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3450">3450</a>
<a name="L3451" id="L3451" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3451">3451</a>
<a name="L3452" id="L3452" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3452">3452</a>
<a name="L3453" id="L3453" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3453">3453</a>
<a name="L3454" id="L3454" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3454">3454</a>
<a name="L3455" id="L3455" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3455">3455</a>
<a name="L3456" id="L3456" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3456">3456</a>
<a name="L3457" id="L3457" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3457">3457</a>
<a name="L3458" id="L3458" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3458">3458</a>
<a name="L3459" id="L3459" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3459">3459</a>
<a name="L3460" id="L3460" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3460">3460</a>
<a name="L3461" id="L3461" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3461">3461</a>
<a name="L3462" id="L3462" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3462">3462</a>
<a name="L3463" id="L3463" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3463">3463</a>
<a name="L3464" id="L3464" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3464">3464</a>
<a name="L3465" id="L3465" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3465">3465</a>
<a name="L3466" id="L3466" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3466">3466</a>
<a name="L3467" id="L3467" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3467">3467</a>
<a name="L3468" id="L3468" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3468">3468</a>
<a name="L3469" id="L3469" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3469">3469</a>
<a name="L3470" id="L3470" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3470">3470</a>
<a name="L3471" id="L3471" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3471">3471</a>
<a name="L3472" id="L3472" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3472">3472</a>
<a name="L3473" id="L3473" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3473">3473</a>
<a name="L3474" id="L3474" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3474">3474</a>
<a name="L3475" id="L3475" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3475">3475</a>
<a name="L3476" id="L3476" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3476">3476</a>
<a name="L3477" id="L3477" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3477">3477</a>
<a name="L3478" id="L3478" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3478">3478</a>
<a name="L3479" id="L3479" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3479">3479</a>
<a name="L3480" id="L3480" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3480">3480</a>
<a name="L3481" id="L3481" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3481">3481</a>
<a name="L3482" id="L3482" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3482">3482</a>
<a name="L3483" id="L3483" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3483">3483</a>
<a name="L3484" id="L3484" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3484">3484</a>
<a name="L3485" id="L3485" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3485">3485</a>
<a name="L3486" id="L3486" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3486">3486</a>
<a name="L3487" id="L3487" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3487">3487</a>
<a name="L3488" id="L3488" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3488">3488</a>
<a name="L3489" id="L3489" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3489">3489</a>
<a name="L3490" id="L3490" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3490">3490</a>
<a name="L3491" id="L3491" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3491">3491</a>
<a name="L3492" id="L3492" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3492">3492</a>
<a name="L3493" id="L3493" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3493">3493</a>
<a name="L3494" id="L3494" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3494">3494</a>
<a name="L3495" id="L3495" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3495">3495</a>
<a name="L3496" id="L3496" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3496">3496</a>
<a name="L3497" id="L3497" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3497">3497</a>
<a name="L3498" id="L3498" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3498">3498</a>
<a name="L3499" id="L3499" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3499">3499</a>
<a name="L3500" id="L3500" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3500">3500</a>
<a name="L3501" id="L3501" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3501">3501</a>
<a name="L3502" id="L3502" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3502">3502</a>
<a name="L3503" id="L3503" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3503">3503</a>
<a name="L3504" id="L3504" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3504">3504</a>
<a name="L3505" id="L3505" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3505">3505</a>
<a name="L3506" id="L3506" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3506">3506</a>
<a name="L3507" id="L3507" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3507">3507</a>
<a name="L3508" id="L3508" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3508">3508</a>
<a name="L3509" id="L3509" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3509">3509</a>
<a name="L3510" id="L3510" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3510">3510</a>
<a name="L3511" id="L3511" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3511">3511</a>
<a name="L3512" id="L3512" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3512">3512</a>
<a name="L3513" id="L3513" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3513">3513</a>
<a name="L3514" id="L3514" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3514">3514</a>
<a name="L3515" id="L3515" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3515">3515</a>
<a name="L3516" id="L3516" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3516">3516</a>
<a name="L3517" id="L3517" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3517">3517</a>
<a name="L3518" id="L3518" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3518">3518</a>
<a name="L3519" id="L3519" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3519">3519</a>
<a name="L3520" id="L3520" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3520">3520</a>
<a name="L3521" id="L3521" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3521">3521</a>
<a name="L3522" id="L3522" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3522">3522</a>
<a name="L3523" id="L3523" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3523">3523</a>
<a name="L3524" id="L3524" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3524">3524</a>
<a name="L3525" id="L3525" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3525">3525</a>
<a name="L3526" id="L3526" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3526">3526</a>
<a name="L3527" id="L3527" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3527">3527</a>
<a name="L3528" id="L3528" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3528">3528</a>
<a name="L3529" id="L3529" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3529">3529</a>
<a name="L3530" id="L3530" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3530">3530</a>
<a name="L3531" id="L3531" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3531">3531</a>
<a name="L3532" id="L3532" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3532">3532</a>
<a name="L3533" id="L3533" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3533">3533</a>
<a name="L3534" id="L3534" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3534">3534</a>
<a name="L3535" id="L3535" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3535">3535</a>
<a name="L3536" id="L3536" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3536">3536</a>
<a name="L3537" id="L3537" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3537">3537</a>
<a name="L3538" id="L3538" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3538">3538</a>
<a name="L3539" id="L3539" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3539">3539</a>
<a name="L3540" id="L3540" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3540">3540</a>
<a name="L3541" id="L3541" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3541">3541</a>
<a name="L3542" id="L3542" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3542">3542</a>
<a name="L3543" id="L3543" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3543">3543</a>
<a name="L3544" id="L3544" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3544">3544</a>
<a name="L3545" id="L3545" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3545">3545</a>
<a name="L3546" id="L3546" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3546">3546</a>
<a name="L3547" id="L3547" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3547">3547</a>
<a name="L3548" id="L3548" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3548">3548</a>
<a name="L3549" id="L3549" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3549">3549</a>
<a name="L3550" id="L3550" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3550">3550</a>
<a name="L3551" id="L3551" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3551">3551</a>
<a name="L3552" id="L3552" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3552">3552</a>
<a name="L3553" id="L3553" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3553">3553</a>
<a name="L3554" id="L3554" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3554">3554</a>
<a name="L3555" id="L3555" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3555">3555</a>
<a name="L3556" id="L3556" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3556">3556</a>
<a name="L3557" id="L3557" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3557">3557</a>
<a name="L3558" id="L3558" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3558">3558</a>
<a name="L3559" id="L3559" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3559">3559</a>
<a name="L3560" id="L3560" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3560">3560</a>
<a name="L3561" id="L3561" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3561">3561</a>
<a name="L3562" id="L3562" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3562">3562</a>
<a name="L3563" id="L3563" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3563">3563</a>
<a name="L3564" id="L3564" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3564">3564</a>
<a name="L3565" id="L3565" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3565">3565</a>
<a name="L3566" id="L3566" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3566">3566</a>
<a name="L3567" id="L3567" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3567">3567</a>
<a name="L3568" id="L3568" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3568">3568</a>
<a name="L3569" id="L3569" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3569">3569</a>
<a name="L3570" id="L3570" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3570">3570</a>
<a name="L3571" id="L3571" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3571">3571</a>
<a name="L3572" id="L3572" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3572">3572</a>
<a name="L3573" id="L3573" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3573">3573</a>
<a name="L3574" id="L3574" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3574">3574</a>
<a name="L3575" id="L3575" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3575">3575</a>
<a name="L3576" id="L3576" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3576">3576</a>
<a name="L3577" id="L3577" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3577">3577</a>
<a name="L3578" id="L3578" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3578">3578</a>
<a name="L3579" id="L3579" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3579">3579</a>
<a name="L3580" id="L3580" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3580">3580</a>
<a name="L3581" id="L3581" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3581">3581</a>
<a name="L3582" id="L3582" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3582">3582</a>
<a name="L3583" id="L3583" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3583">3583</a>
<a name="L3584" id="L3584" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3584">3584</a>
<a name="L3585" id="L3585" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3585">3585</a>
<a name="L3586" id="L3586" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3586">3586</a>
<a name="L3587" id="L3587" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3587">3587</a>
<a name="L3588" id="L3588" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3588">3588</a>
<a name="L3589" id="L3589" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3589">3589</a>
<a name="L3590" id="L3590" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3590">3590</a>
<a name="L3591" id="L3591" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3591">3591</a>
<a name="L3592" id="L3592" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3592">3592</a>
<a name="L3593" id="L3593" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3593">3593</a>
<a name="L3594" id="L3594" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3594">3594</a>
<a name="L3595" id="L3595" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3595">3595</a>
<a name="L3596" id="L3596" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3596">3596</a>
<a name="L3597" id="L3597" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3597">3597</a>
<a name="L3598" id="L3598" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3598">3598</a>
<a name="L3599" id="L3599" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3599">3599</a>
<a name="L3600" id="L3600" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3600">3600</a>
<a name="L3601" id="L3601" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3601">3601</a>
<a name="L3602" id="L3602" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3602">3602</a>
<a name="L3603" id="L3603" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3603">3603</a>
<a name="L3604" id="L3604" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3604">3604</a>
<a name="L3605" id="L3605" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3605">3605</a>
<a name="L3606" id="L3606" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3606">3606</a>
<a name="L3607" id="L3607" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3607">3607</a>
<a name="L3608" id="L3608" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3608">3608</a>
<a name="L3609" id="L3609" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3609">3609</a>
<a name="L3610" id="L3610" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3610">3610</a>
<a name="L3611" id="L3611" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3611">3611</a>
<a name="L3612" id="L3612" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3612">3612</a>
<a name="L3613" id="L3613" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3613">3613</a>
<a name="L3614" id="L3614" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3614">3614</a>
<a name="L3615" id="L3615" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3615">3615</a>
<a name="L3616" id="L3616" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3616">3616</a>
<a name="L3617" id="L3617" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3617">3617</a>
<a name="L3618" id="L3618" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3618">3618</a>
<a name="L3619" id="L3619" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3619">3619</a>
<a name="L3620" id="L3620" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3620">3620</a>
<a name="L3621" id="L3621" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3621">3621</a>
<a name="L3622" id="L3622" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3622">3622</a>
<a name="L3623" id="L3623" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3623">3623</a>
<a name="L3624" id="L3624" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3624">3624</a>
<a name="L3625" id="L3625" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3625">3625</a>
<a name="L3626" id="L3626" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3626">3626</a>
<a name="L3627" id="L3627" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3627">3627</a>
<a name="L3628" id="L3628" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3628">3628</a>
<a name="L3629" id="L3629" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3629">3629</a>
<a name="L3630" id="L3630" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3630">3630</a>
<a name="L3631" id="L3631" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3631">3631</a>
<a name="L3632" id="L3632" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3632">3632</a>
<a name="L3633" id="L3633" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3633">3633</a>
<a name="L3634" id="L3634" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3634">3634</a>
<a name="L3635" id="L3635" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3635">3635</a>
<a name="L3636" id="L3636" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3636">3636</a>
<a name="L3637" id="L3637" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3637">3637</a>
<a name="L3638" id="L3638" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3638">3638</a>
<a name="L3639" id="L3639" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3639">3639</a>
<a name="L3640" id="L3640" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3640">3640</a>
<a name="L3641" id="L3641" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3641">3641</a>
<a name="L3642" id="L3642" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3642">3642</a>
<a name="L3643" id="L3643" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3643">3643</a>
<a name="L3644" id="L3644" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3644">3644</a>
<a name="L3645" id="L3645" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3645">3645</a>
<a name="L3646" id="L3646" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3646">3646</a>
<a name="L3647" id="L3647" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3647">3647</a>
<a name="L3648" id="L3648" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3648">3648</a>
<a name="L3649" id="L3649" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3649">3649</a>
<a name="L3650" id="L3650" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3650">3650</a>
<a name="L3651" id="L3651" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3651">3651</a>
<a name="L3652" id="L3652" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3652">3652</a>
<a name="L3653" id="L3653" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3653">3653</a>
<a name="L3654" id="L3654" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3654">3654</a>
<a name="L3655" id="L3655" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3655">3655</a>
<a name="L3656" id="L3656" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3656">3656</a>
<a name="L3657" id="L3657" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3657">3657</a>
<a name="L3658" id="L3658" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3658">3658</a>
<a name="L3659" id="L3659" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3659">3659</a>
<a name="L3660" id="L3660" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3660">3660</a>
<a name="L3661" id="L3661" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3661">3661</a>
<a name="L3662" id="L3662" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3662">3662</a>
<a name="L3663" id="L3663" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3663">3663</a>
<a name="L3664" id="L3664" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3664">3664</a>
<a name="L3665" id="L3665" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3665">3665</a>
<a name="L3666" id="L3666" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3666">3666</a>
<a name="L3667" id="L3667" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3667">3667</a>
<a name="L3668" id="L3668" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3668">3668</a>
<a name="L3669" id="L3669" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3669">3669</a>
<a name="L3670" id="L3670" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3670">3670</a>
<a name="L3671" id="L3671" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3671">3671</a>
<a name="L3672" id="L3672" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3672">3672</a>
<a name="L3673" id="L3673" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3673">3673</a>
<a name="L3674" id="L3674" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3674">3674</a>
<a name="L3675" id="L3675" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3675">3675</a>
<a name="L3676" id="L3676" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3676">3676</a>
<a name="L3677" id="L3677" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3677">3677</a>
<a name="L3678" id="L3678" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3678">3678</a>
<a name="L3679" id="L3679" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3679">3679</a>
<a name="L3680" id="L3680" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3680">3680</a>
<a name="L3681" id="L3681" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3681">3681</a>
<a name="L3682" id="L3682" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3682">3682</a>
<a name="L3683" id="L3683" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3683">3683</a>
<a name="L3684" id="L3684" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3684">3684</a>
<a name="L3685" id="L3685" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3685">3685</a>
<a name="L3686" id="L3686" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3686">3686</a>
<a name="L3687" id="L3687" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3687">3687</a>
<a name="L3688" id="L3688" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3688">3688</a>
<a name="L3689" id="L3689" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3689">3689</a>
<a name="L3690" id="L3690" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3690">3690</a>
<a name="L3691" id="L3691" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3691">3691</a>
<a name="L3692" id="L3692" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3692">3692</a>
<a name="L3693" id="L3693" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3693">3693</a>
<a name="L3694" id="L3694" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3694">3694</a>
<a name="L3695" id="L3695" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3695">3695</a>
<a name="L3696" id="L3696" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3696">3696</a>
<a name="L3697" id="L3697" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3697">3697</a>
<a name="L3698" id="L3698" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3698">3698</a>
<a name="L3699" id="L3699" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3699">3699</a>
<a name="L3700" id="L3700" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3700">3700</a>
<a name="L3701" id="L3701" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3701">3701</a>
<a name="L3702" id="L3702" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3702">3702</a>
<a name="L3703" id="L3703" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3703">3703</a>
<a name="L3704" id="L3704" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3704">3704</a>
<a name="L3705" id="L3705" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3705">3705</a>
<a name="L3706" id="L3706" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3706">3706</a>
<a name="L3707" id="L3707" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3707">3707</a>
<a name="L3708" id="L3708" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3708">3708</a>
<a name="L3709" id="L3709" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3709">3709</a>
<a name="L3710" id="L3710" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3710">3710</a>
<a name="L3711" id="L3711" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3711">3711</a>
<a name="L3712" id="L3712" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3712">3712</a>
<a name="L3713" id="L3713" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3713">3713</a>
<a name="L3714" id="L3714" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3714">3714</a>
<a name="L3715" id="L3715" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3715">3715</a>
<a name="L3716" id="L3716" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3716">3716</a>
<a name="L3717" id="L3717" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3717">3717</a>
<a name="L3718" id="L3718" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3718">3718</a>
<a name="L3719" id="L3719" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3719">3719</a>
<a name="L3720" id="L3720" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3720">3720</a>
<a name="L3721" id="L3721" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3721">3721</a>
<a name="L3722" id="L3722" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3722">3722</a>
<a name="L3723" id="L3723" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3723">3723</a>
<a name="L3724" id="L3724" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3724">3724</a>
<a name="L3725" id="L3725" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3725">3725</a>
<a name="L3726" id="L3726" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3726">3726</a>
<a name="L3727" id="L3727" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3727">3727</a>
<a name="L3728" id="L3728" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3728">3728</a>
<a name="L3729" id="L3729" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3729">3729</a>
<a name="L3730" id="L3730" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3730">3730</a>
<a name="L3731" id="L3731" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3731">3731</a>
<a name="L3732" id="L3732" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3732">3732</a>
<a name="L3733" id="L3733" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3733">3733</a>
<a name="L3734" id="L3734" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3734">3734</a>
<a name="L3735" id="L3735" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3735">3735</a>
<a name="L3736" id="L3736" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3736">3736</a>
<a name="L3737" id="L3737" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3737">3737</a>
<a name="L3738" id="L3738" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3738">3738</a>
<a name="L3739" id="L3739" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3739">3739</a>
<a name="L3740" id="L3740" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3740">3740</a>
<a name="L3741" id="L3741" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3741">3741</a>
<a name="L3742" id="L3742" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3742">3742</a>
<a name="L3743" id="L3743" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3743">3743</a>
<a name="L3744" id="L3744" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3744">3744</a>
<a name="L3745" id="L3745" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3745">3745</a>
<a name="L3746" id="L3746" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3746">3746</a>
<a name="L3747" id="L3747" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3747">3747</a>
<a name="L3748" id="L3748" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3748">3748</a>
<a name="L3749" id="L3749" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3749">3749</a>
<a name="L3750" id="L3750" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3750">3750</a>
<a name="L3751" id="L3751" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3751">3751</a>
<a name="L3752" id="L3752" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3752">3752</a>
<a name="L3753" id="L3753" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3753">3753</a>
<a name="L3754" id="L3754" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3754">3754</a>
<a name="L3755" id="L3755" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3755">3755</a>
<a name="L3756" id="L3756" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3756">3756</a>
<a name="L3757" id="L3757" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3757">3757</a>
<a name="L3758" id="L3758" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3758">3758</a>
<a name="L3759" id="L3759" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3759">3759</a>
<a name="L3760" id="L3760" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3760">3760</a>
<a name="L3761" id="L3761" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3761">3761</a>
<a name="L3762" id="L3762" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3762">3762</a>
<a name="L3763" id="L3763" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3763">3763</a>
<a name="L3764" id="L3764" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3764">3764</a>
<a name="L3765" id="L3765" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3765">3765</a>
<a name="L3766" id="L3766" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3766">3766</a>
<a name="L3767" id="L3767" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3767">3767</a>
<a name="L3768" id="L3768" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3768">3768</a>
<a name="L3769" id="L3769" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3769">3769</a>
<a name="L3770" id="L3770" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3770">3770</a>
<a name="L3771" id="L3771" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3771">3771</a>
<a name="L3772" id="L3772" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3772">3772</a>
<a name="L3773" id="L3773" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3773">3773</a>
<a name="L3774" id="L3774" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3774">3774</a>
<a name="L3775" id="L3775" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3775">3775</a>
<a name="L3776" id="L3776" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3776">3776</a>
<a name="L3777" id="L3777" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3777">3777</a>
<a name="L3778" id="L3778" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3778">3778</a>
<a name="L3779" id="L3779" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3779">3779</a>
<a name="L3780" id="L3780" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3780">3780</a>
<a name="L3781" id="L3781" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3781">3781</a>
<a name="L3782" id="L3782" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3782">3782</a>
<a name="L3783" id="L3783" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3783">3783</a>
<a name="L3784" id="L3784" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3784">3784</a>
<a name="L3785" id="L3785" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3785">3785</a>
<a name="L3786" id="L3786" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3786">3786</a>
<a name="L3787" id="L3787" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3787">3787</a>
<a name="L3788" id="L3788" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3788">3788</a>
<a name="L3789" id="L3789" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3789">3789</a>
<a name="L3790" id="L3790" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3790">3790</a>
<a name="L3791" id="L3791" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3791">3791</a>
<a name="L3792" id="L3792" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3792">3792</a>
<a name="L3793" id="L3793" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3793">3793</a>
<a name="L3794" id="L3794" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3794">3794</a>
<a name="L3795" id="L3795" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3795">3795</a>
<a name="L3796" id="L3796" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3796">3796</a>
<a name="L3797" id="L3797" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3797">3797</a>
<a name="L3798" id="L3798" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3798">3798</a>
<a name="L3799" id="L3799" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3799">3799</a>
<a name="L3800" id="L3800" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3800">3800</a>
<a name="L3801" id="L3801" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3801">3801</a>
<a name="L3802" id="L3802" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3802">3802</a>
<a name="L3803" id="L3803" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3803">3803</a>
<a name="L3804" id="L3804" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3804">3804</a>
<a name="L3805" id="L3805" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3805">3805</a>
<a name="L3806" id="L3806" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3806">3806</a>
<a name="L3807" id="L3807" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3807">3807</a>
<a name="L3808" id="L3808" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3808">3808</a>
<a name="L3809" id="L3809" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3809">3809</a>
<a name="L3810" id="L3810" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3810">3810</a>
<a name="L3811" id="L3811" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3811">3811</a>
<a name="L3812" id="L3812" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3812">3812</a>
<a name="L3813" id="L3813" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3813">3813</a>
<a name="L3814" id="L3814" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3814">3814</a>
<a name="L3815" id="L3815" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3815">3815</a>
<a name="L3816" id="L3816" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3816">3816</a>
<a name="L3817" id="L3817" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3817">3817</a>
<a name="L3818" id="L3818" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3818">3818</a>
<a name="L3819" id="L3819" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3819">3819</a>
<a name="L3820" id="L3820" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3820">3820</a>
<a name="L3821" id="L3821" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3821">3821</a>
<a name="L3822" id="L3822" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3822">3822</a>
<a name="L3823" id="L3823" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3823">3823</a>
<a name="L3824" id="L3824" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3824">3824</a>
<a name="L3825" id="L3825" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3825">3825</a>
<a name="L3826" id="L3826" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3826">3826</a>
<a name="L3827" id="L3827" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3827">3827</a>
<a name="L3828" id="L3828" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3828">3828</a>
<a name="L3829" id="L3829" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3829">3829</a>
<a name="L3830" id="L3830" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3830">3830</a>
<a name="L3831" id="L3831" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3831">3831</a>
<a name="L3832" id="L3832" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3832">3832</a>
<a name="L3833" id="L3833" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3833">3833</a>
<a name="L3834" id="L3834" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3834">3834</a>
<a name="L3835" id="L3835" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3835">3835</a>
<a name="L3836" id="L3836" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3836">3836</a>
<a name="L3837" id="L3837" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3837">3837</a>
<a name="L3838" id="L3838" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3838">3838</a>
<a name="L3839" id="L3839" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3839">3839</a>
<a name="L3840" id="L3840" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3840">3840</a>
<a name="L3841" id="L3841" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3841">3841</a>
<a name="L3842" id="L3842" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3842">3842</a>
<a name="L3843" id="L3843" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3843">3843</a>
<a name="L3844" id="L3844" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3844">3844</a>
<a name="L3845" id="L3845" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3845">3845</a>
<a name="L3846" id="L3846" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3846">3846</a>
<a name="L3847" id="L3847" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3847">3847</a>
<a name="L3848" id="L3848" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3848">3848</a>
<a name="L3849" id="L3849" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3849">3849</a>
<a name="L3850" id="L3850" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3850">3850</a>
<a name="L3851" id="L3851" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3851">3851</a>
<a name="L3852" id="L3852" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3852">3852</a>
<a name="L3853" id="L3853" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3853">3853</a>
<a name="L3854" id="L3854" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3854">3854</a>
<a name="L3855" id="L3855" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3855">3855</a>
<a name="L3856" id="L3856" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3856">3856</a>
<a name="L3857" id="L3857" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3857">3857</a>
<a name="L3858" id="L3858" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3858">3858</a>
<a name="L3859" id="L3859" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3859">3859</a>
<a name="L3860" id="L3860" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3860">3860</a>
<a name="L3861" id="L3861" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3861">3861</a>
<a name="L3862" id="L3862" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3862">3862</a>
<a name="L3863" id="L3863" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3863">3863</a>
<a name="L3864" id="L3864" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3864">3864</a>
<a name="L3865" id="L3865" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3865">3865</a>
<a name="L3866" id="L3866" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3866">3866</a>
<a name="L3867" id="L3867" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3867">3867</a>
<a name="L3868" id="L3868" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3868">3868</a>
<a name="L3869" id="L3869" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3869">3869</a>
<a name="L3870" id="L3870" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3870">3870</a>
<a name="L3871" id="L3871" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3871">3871</a>
<a name="L3872" id="L3872" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3872">3872</a>
<a name="L3873" id="L3873" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3873">3873</a>
<a name="L3874" id="L3874" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3874">3874</a>
<a name="L3875" id="L3875" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3875">3875</a>
<a name="L3876" id="L3876" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3876">3876</a>
<a name="L3877" id="L3877" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3877">3877</a>
<a name="L3878" id="L3878" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3878">3878</a>
<a name="L3879" id="L3879" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3879">3879</a>
<a name="L3880" id="L3880" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3880">3880</a>
<a name="L3881" id="L3881" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3881">3881</a>
<a name="L3882" id="L3882" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3882">3882</a>
<a name="L3883" id="L3883" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3883">3883</a>
<a name="L3884" id="L3884" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3884">3884</a>
<a name="L3885" id="L3885" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3885">3885</a>
<a name="L3886" id="L3886" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3886">3886</a>
<a name="L3887" id="L3887" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3887">3887</a>
<a name="L3888" id="L3888" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3888">3888</a>
<a name="L3889" id="L3889" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3889">3889</a>
<a name="L3890" id="L3890" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3890">3890</a>
<a name="L3891" id="L3891" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3891">3891</a>
<a name="L3892" id="L3892" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3892">3892</a>
<a name="L3893" id="L3893" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3893">3893</a>
<a name="L3894" id="L3894" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3894">3894</a>
<a name="L3895" id="L3895" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3895">3895</a>
<a name="L3896" id="L3896" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3896">3896</a>
<a name="L3897" id="L3897" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3897">3897</a>
<a name="L3898" id="L3898" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3898">3898</a>
<a name="L3899" id="L3899" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3899">3899</a>
<a name="L3900" id="L3900" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3900">3900</a>
<a name="L3901" id="L3901" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3901">3901</a>
<a name="L3902" id="L3902" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3902">3902</a>
<a name="L3903" id="L3903" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3903">3903</a>
<a name="L3904" id="L3904" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3904">3904</a>
<a name="L3905" id="L3905" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3905">3905</a>
<a name="L3906" id="L3906" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3906">3906</a>
<a name="L3907" id="L3907" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3907">3907</a>
<a name="L3908" id="L3908" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3908">3908</a>
<a name="L3909" id="L3909" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3909">3909</a>
<a name="L3910" id="L3910" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3910">3910</a>
<a name="L3911" id="L3911" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3911">3911</a>
<a name="L3912" id="L3912" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3912">3912</a>
<a name="L3913" id="L3913" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3913">3913</a>
<a name="L3914" id="L3914" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3914">3914</a>
<a name="L3915" id="L3915" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3915">3915</a>
<a name="L3916" id="L3916" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3916">3916</a>
<a name="L3917" id="L3917" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3917">3917</a>
<a name="L3918" id="L3918" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3918">3918</a>
<a name="L3919" id="L3919" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3919">3919</a>
<a name="L3920" id="L3920" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3920">3920</a>
<a name="L3921" id="L3921" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3921">3921</a>
<a name="L3922" id="L3922" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3922">3922</a>
<a name="L3923" id="L3923" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3923">3923</a>
<a name="L3924" id="L3924" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3924">3924</a>
<a name="L3925" id="L3925" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3925">3925</a>
<a name="L3926" id="L3926" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3926">3926</a>
<a name="L3927" id="L3927" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3927">3927</a>
<a name="L3928" id="L3928" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3928">3928</a>
<a name="L3929" id="L3929" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3929">3929</a>
<a name="L3930" id="L3930" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3930">3930</a>
<a name="L3931" id="L3931" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3931">3931</a>
<a name="L3932" id="L3932" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3932">3932</a>
<a name="L3933" id="L3933" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3933">3933</a>
<a name="L3934" id="L3934" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3934">3934</a>
<a name="L3935" id="L3935" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3935">3935</a>
<a name="L3936" id="L3936" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3936">3936</a>
<a name="L3937" id="L3937" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3937">3937</a>
<a name="L3938" id="L3938" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3938">3938</a>
<a name="L3939" id="L3939" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3939">3939</a>
<a name="L3940" id="L3940" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3940">3940</a>
<a name="L3941" id="L3941" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3941">3941</a>
<a name="L3942" id="L3942" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3942">3942</a>
<a name="L3943" id="L3943" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3943">3943</a>
<a name="L3944" id="L3944" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3944">3944</a>
<a name="L3945" id="L3945" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3945">3945</a>
<a name="L3946" id="L3946" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3946">3946</a>
<a name="L3947" id="L3947" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3947">3947</a>
<a name="L3948" id="L3948" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3948">3948</a>
<a name="L3949" id="L3949" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3949">3949</a>
<a name="L3950" id="L3950" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3950">3950</a>
<a name="L3951" id="L3951" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3951">3951</a>
<a name="L3952" id="L3952" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3952">3952</a>
<a name="L3953" id="L3953" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3953">3953</a>
<a name="L3954" id="L3954" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3954">3954</a>
<a name="L3955" id="L3955" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3955">3955</a>
<a name="L3956" id="L3956" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3956">3956</a>
<a name="L3957" id="L3957" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3957">3957</a>
<a name="L3958" id="L3958" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3958">3958</a>
<a name="L3959" id="L3959" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3959">3959</a>
<a name="L3960" id="L3960" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3960">3960</a>
<a name="L3961" id="L3961" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3961">3961</a>
<a name="L3962" id="L3962" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3962">3962</a>
<a name="L3963" id="L3963" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3963">3963</a>
<a name="L3964" id="L3964" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3964">3964</a>
<a name="L3965" id="L3965" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3965">3965</a>
<a name="L3966" id="L3966" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3966">3966</a>
<a name="L3967" id="L3967" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3967">3967</a>
<a name="L3968" id="L3968" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3968">3968</a>
<a name="L3969" id="L3969" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3969">3969</a>
<a name="L3970" id="L3970" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3970">3970</a>
<a name="L3971" id="L3971" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3971">3971</a>
<a name="L3972" id="L3972" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3972">3972</a>
<a name="L3973" id="L3973" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3973">3973</a>
<a name="L3974" id="L3974" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3974">3974</a>
<a name="L3975" id="L3975" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3975">3975</a>
<a name="L3976" id="L3976" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3976">3976</a>
<a name="L3977" id="L3977" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3977">3977</a>
<a name="L3978" id="L3978" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3978">3978</a>
<a name="L3979" id="L3979" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3979">3979</a>
<a name="L3980" id="L3980" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3980">3980</a>
<a name="L3981" id="L3981" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3981">3981</a>
<a name="L3982" id="L3982" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3982">3982</a>
<a name="L3983" id="L3983" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3983">3983</a>
<a name="L3984" id="L3984" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3984">3984</a>
<a name="L3985" id="L3985" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3985">3985</a>
<a name="L3986" id="L3986" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3986">3986</a>
<a name="L3987" id="L3987" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3987">3987</a>
<a name="L3988" id="L3988" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3988">3988</a>
<a name="L3989" id="L3989" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3989">3989</a>
<a name="L3990" id="L3990" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3990">3990</a>
<a name="L3991" id="L3991" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3991">3991</a>
<a name="L3992" id="L3992" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3992">3992</a>
<a name="L3993" id="L3993" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3993">3993</a>
<a name="L3994" id="L3994" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3994">3994</a>
<a name="L3995" id="L3995" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3995">3995</a>
<a name="L3996" id="L3996" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3996">3996</a>
<a name="L3997" id="L3997" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3997">3997</a>
<a name="L3998" id="L3998" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3998">3998</a>
<a name="L3999" id="L3999" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L3999">3999</a>
<a name="L4000" id="L4000" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4000">4000</a>
<a name="L4001" id="L4001" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4001">4001</a>
<a name="L4002" id="L4002" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4002">4002</a>
<a name="L4003" id="L4003" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4003">4003</a>
<a name="L4004" id="L4004" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4004">4004</a>
<a name="L4005" id="L4005" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4005">4005</a>
<a name="L4006" id="L4006" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4006">4006</a>
<a name="L4007" id="L4007" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4007">4007</a>
<a name="L4008" id="L4008" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4008">4008</a>
<a name="L4009" id="L4009" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4009">4009</a>
<a name="L4010" id="L4010" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4010">4010</a>
<a name="L4011" id="L4011" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4011">4011</a>
<a name="L4012" id="L4012" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4012">4012</a>
<a name="L4013" id="L4013" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4013">4013</a>
<a name="L4014" id="L4014" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4014">4014</a>
<a name="L4015" id="L4015" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4015">4015</a>
<a name="L4016" id="L4016" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4016">4016</a>
<a name="L4017" id="L4017" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4017">4017</a>
<a name="L4018" id="L4018" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4018">4018</a>
<a name="L4019" id="L4019" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4019">4019</a>
<a name="L4020" id="L4020" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4020">4020</a>
<a name="L4021" id="L4021" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4021">4021</a>
<a name="L4022" id="L4022" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4022">4022</a>
<a name="L4023" id="L4023" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4023">4023</a>
<a name="L4024" id="L4024" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4024">4024</a>
<a name="L4025" id="L4025" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4025">4025</a>
<a name="L4026" id="L4026" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4026">4026</a>
<a name="L4027" id="L4027" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4027">4027</a>
<a name="L4028" id="L4028" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4028">4028</a>
<a name="L4029" id="L4029" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4029">4029</a>
<a name="L4030" id="L4030" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4030">4030</a>
<a name="L4031" id="L4031" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4031">4031</a>
<a name="L4032" id="L4032" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4032">4032</a>
<a name="L4033" id="L4033" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4033">4033</a>
<a name="L4034" id="L4034" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4034">4034</a>
<a name="L4035" id="L4035" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4035">4035</a>
<a name="L4036" id="L4036" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4036">4036</a>
<a name="L4037" id="L4037" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4037">4037</a>
<a name="L4038" id="L4038" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4038">4038</a>
<a name="L4039" id="L4039" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4039">4039</a>
<a name="L4040" id="L4040" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4040">4040</a>
<a name="L4041" id="L4041" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4041">4041</a>
<a name="L4042" id="L4042" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4042">4042</a>
<a name="L4043" id="L4043" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4043">4043</a>
<a name="L4044" id="L4044" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4044">4044</a>
<a name="L4045" id="L4045" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4045">4045</a>
<a name="L4046" id="L4046" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4046">4046</a>
<a name="L4047" id="L4047" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4047">4047</a>
<a name="L4048" id="L4048" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4048">4048</a>
<a name="L4049" id="L4049" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4049">4049</a>
<a name="L4050" id="L4050" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4050">4050</a>
<a name="L4051" id="L4051" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4051">4051</a>
<a name="L4052" id="L4052" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4052">4052</a>
<a name="L4053" id="L4053" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4053">4053</a>
<a name="L4054" id="L4054" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4054">4054</a>
<a name="L4055" id="L4055" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4055">4055</a>
<a name="L4056" id="L4056" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4056">4056</a>
<a name="L4057" id="L4057" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4057">4057</a>
<a name="L4058" id="L4058" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4058">4058</a>
<a name="L4059" id="L4059" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4059">4059</a>
<a name="L4060" id="L4060" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4060">4060</a>
<a name="L4061" id="L4061" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4061">4061</a>
<a name="L4062" id="L4062" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4062">4062</a>
<a name="L4063" id="L4063" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4063">4063</a>
<a name="L4064" id="L4064" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4064">4064</a>
<a name="L4065" id="L4065" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4065">4065</a>
<a name="L4066" id="L4066" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4066">4066</a>
<a name="L4067" id="L4067" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4067">4067</a>
<a name="L4068" id="L4068" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4068">4068</a>
<a name="L4069" id="L4069" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4069">4069</a>
<a name="L4070" id="L4070" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4070">4070</a>
<a name="L4071" id="L4071" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4071">4071</a>
<a name="L4072" id="L4072" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4072">4072</a>
<a name="L4073" id="L4073" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4073">4073</a>
<a name="L4074" id="L4074" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4074">4074</a>
<a name="L4075" id="L4075" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4075">4075</a>
<a name="L4076" id="L4076" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4076">4076</a>
<a name="L4077" id="L4077" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4077">4077</a>
<a name="L4078" id="L4078" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4078">4078</a>
<a name="L4079" id="L4079" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4079">4079</a>
<a name="L4080" id="L4080" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4080">4080</a>
<a name="L4081" id="L4081" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4081">4081</a>
<a name="L4082" id="L4082" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4082">4082</a>
<a name="L4083" id="L4083" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4083">4083</a>
<a name="L4084" id="L4084" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4084">4084</a>
<a name="L4085" id="L4085" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4085">4085</a>
<a name="L4086" id="L4086" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4086">4086</a>
<a name="L4087" id="L4087" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4087">4087</a>
<a name="L4088" id="L4088" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4088">4088</a>
<a name="L4089" id="L4089" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4089">4089</a>
<a name="L4090" id="L4090" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4090">4090</a>
<a name="L4091" id="L4091" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4091">4091</a>
<a name="L4092" id="L4092" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4092">4092</a>
<a name="L4093" id="L4093" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4093">4093</a>
<a name="L4094" id="L4094" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4094">4094</a>
<a name="L4095" id="L4095" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4095">4095</a>
<a name="L4096" id="L4096" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4096">4096</a>
<a name="L4097" id="L4097" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4097">4097</a>
<a name="L4098" id="L4098" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4098">4098</a>
<a name="L4099" id="L4099" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4099">4099</a>
<a name="L4100" id="L4100" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4100">4100</a>
<a name="L4101" id="L4101" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4101">4101</a>
<a name="L4102" id="L4102" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4102">4102</a>
<a name="L4103" id="L4103" href="https://uscope-linux.github.io/object_explorer/linux/arch/x86/events/intel/core.c#L4103">4103</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><span class="cm">/*</span>
<span class="cm"> * Per core/cpu state</span>
<span class="cm"> *</span>
<span class="cm"> * Used to coordinate shared registers between HT threads or</span>
<span class="cm"> * among events on a single PMU.</span>
<span class="cm"> */</span>

<span class="cp">#define pr_fmt(fmt) KBUILD_MODNAME &quot;: &quot; fmt</span>

<span class="cp">#include</span> <span class="cpf">&lt;linux/stddef.h&gt;</span><span class="cp"></span>
<span class="cp">#include</span> <span class="cpf">&lt;linux/types.h&gt;</span><span class="cp"></span>
<span class="cp">#include</span> <span class="cpf">&lt;linux/init.h&gt;</span><span class="cp"></span>
<span class="cp">#include</span> <span class="cpf">&lt;linux/slab.h&gt;</span><span class="cp"></span>
<span class="cp">#include</span> <span class="cpf">&lt;linux/export.h&gt;</span><span class="cp"></span>
<span class="cp">#include</span> <span class="cpf">&lt;linux/nmi.h&gt;</span><span class="cp"></span>

<span class="cp">#include</span> <span class="cpf">&lt;asm/cpufeature.h&gt;</span><span class="cp"></span>
<span class="cp">#include</span> <span class="cpf">&lt;asm/hardirq.h&gt;</span><span class="cp"></span>
<span class="cp">#include</span> <span class="cpf">&lt;asm/intel-family.h&gt;</span><span class="cp"></span>
<span class="cp">#include</span> <span class="cpf">&lt;asm/apic.h&gt;</span><span class="cp"></span>

<span class="cp">#include</span> <span class="cpf">&quot;../perf_event.h&quot;</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Intel PerfMon, used on Core and later.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">u64</span> <span class="n">intel_perfmon_event_map</span><span class="p">[</span><span class="n">PERF_COUNT_HW_MAX</span><span class="p">]</span> <span class="n">__read_mostly</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_CPU_CYCLES</span><span class="p">]</span>		<span class="o">=</span> <span class="mh">0x003c</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_INSTRUCTIONS</span><span class="p">]</span>		<span class="o">=</span> <span class="mh">0x00c0</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_REFERENCES</span><span class="p">]</span>	<span class="o">=</span> <span class="mh">0x4f2e</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_MISSES</span><span class="p">]</span>		<span class="o">=</span> <span class="mh">0x412e</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_BRANCH_INSTRUCTIONS</span><span class="p">]</span>	<span class="o">=</span> <span class="mh">0x00c4</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_BRANCH_MISSES</span><span class="p">]</span>		<span class="o">=</span> <span class="mh">0x00c5</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_BUS_CYCLES</span><span class="p">]</span>		<span class="o">=</span> <span class="mh">0x013c</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_REF_CPU_CYCLES</span><span class="p">]</span>		<span class="o">=</span> <span class="mh">0x0300</span><span class="p">,</span> <span class="cm">/* pseudo-encoding */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">event_constraint</span> <span class="n">intel_core_event_constraints</span><span class="p">[]</span> <span class="n">__read_mostly</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x11</span><span class="p">,</span> <span class="mh">0x2</span><span class="p">),</span> <span class="cm">/* FP_ASSIST */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x12</span><span class="p">,</span> <span class="mh">0x2</span><span class="p">),</span> <span class="cm">/* MUL */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x13</span><span class="p">,</span> <span class="mh">0x2</span><span class="p">),</span> <span class="cm">/* DIV */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x14</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">),</span> <span class="cm">/* CYCLES_DIV_BUSY */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x19</span><span class="p">,</span> <span class="mh">0x2</span><span class="p">),</span> <span class="cm">/* DELAYED_BYPASS */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xc1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">),</span> <span class="cm">/* FP_COMP_INSTR_RET */</span>
	<span class="n">EVENT_CONSTRAINT_END</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">event_constraint</span> <span class="n">intel_core2_event_constraints</span><span class="p">[]</span> <span class="n">__read_mostly</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="n">FIXED_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x00c0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* INST_RETIRED.ANY */</span>
	<span class="n">FIXED_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x003c</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* CPU_CLK_UNHALTED.CORE */</span>
	<span class="n">FIXED_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x0300</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* CPU_CLK_UNHALTED.REF */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">),</span> <span class="cm">/* FP_COMP_OPS_EXE */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x11</span><span class="p">,</span> <span class="mh">0x2</span><span class="p">),</span> <span class="cm">/* FP_ASSIST */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x12</span><span class="p">,</span> <span class="mh">0x2</span><span class="p">),</span> <span class="cm">/* MUL */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x13</span><span class="p">,</span> <span class="mh">0x2</span><span class="p">),</span> <span class="cm">/* DIV */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x14</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">),</span> <span class="cm">/* CYCLES_DIV_BUSY */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x18</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">),</span> <span class="cm">/* IDLE_DURING_DIV */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x19</span><span class="p">,</span> <span class="mh">0x2</span><span class="p">),</span> <span class="cm">/* DELAYED_BYPASS */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xa1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">),</span> <span class="cm">/* RS_UOPS_DISPATCH_CYCLES */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xc9</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">),</span> <span class="cm">/* ITLB_MISS_RETIRED (T30-9) */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xcb</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">),</span> <span class="cm">/* MEM_LOAD_RETIRED */</span>
	<span class="n">EVENT_CONSTRAINT_END</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">event_constraint</span> <span class="n">intel_nehalem_event_constraints</span><span class="p">[]</span> <span class="n">__read_mostly</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="n">FIXED_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x00c0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* INST_RETIRED.ANY */</span>
	<span class="n">FIXED_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x003c</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* CPU_CLK_UNHALTED.CORE */</span>
	<span class="n">FIXED_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x0300</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* CPU_CLK_UNHALTED.REF */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x40</span><span class="p">,</span> <span class="mh">0x3</span><span class="p">),</span> <span class="cm">/* L1D_CACHE_LD */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x41</span><span class="p">,</span> <span class="mh">0x3</span><span class="p">),</span> <span class="cm">/* L1D_CACHE_ST */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x42</span><span class="p">,</span> <span class="mh">0x3</span><span class="p">),</span> <span class="cm">/* L1D_CACHE_LOCK */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x43</span><span class="p">,</span> <span class="mh">0x3</span><span class="p">),</span> <span class="cm">/* L1D_ALL_REF */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x48</span><span class="p">,</span> <span class="mh">0x3</span><span class="p">),</span> <span class="cm">/* L1D_PEND_MISS */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x4e</span><span class="p">,</span> <span class="mh">0x3</span><span class="p">),</span> <span class="cm">/* L1D_PREFETCH */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x51</span><span class="p">,</span> <span class="mh">0x3</span><span class="p">),</span> <span class="cm">/* L1D */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x63</span><span class="p">,</span> <span class="mh">0x3</span><span class="p">),</span> <span class="cm">/* CACHE_LOCK_CYCLES */</span>
	<span class="n">EVENT_CONSTRAINT_END</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">extra_reg</span> <span class="n">intel_nehalem_extra_regs</span><span class="p">[]</span> <span class="n">__read_mostly</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="cm">/* must define OFFCORE_RSP_X first, see intel_fixup_er() */</span>
	<span class="n">INTEL_UEVENT_EXTRA_REG</span><span class="p">(</span><span class="mh">0x01b7</span><span class="p">,</span> <span class="n">MSR_OFFCORE_RSP_0</span><span class="p">,</span> <span class="mh">0xffff</span><span class="p">,</span> <span class="n">RSP_0</span><span class="p">),</span>
	<span class="n">INTEL_UEVENT_PEBS_LDLAT_EXTRA_REG</span><span class="p">(</span><span class="mh">0x100b</span><span class="p">),</span>
	<span class="n">EVENT_EXTRA_END</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">event_constraint</span> <span class="n">intel_westmere_event_constraints</span><span class="p">[]</span> <span class="n">__read_mostly</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="n">FIXED_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x00c0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* INST_RETIRED.ANY */</span>
	<span class="n">FIXED_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x003c</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* CPU_CLK_UNHALTED.CORE */</span>
	<span class="n">FIXED_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x0300</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* CPU_CLK_UNHALTED.REF */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x51</span><span class="p">,</span> <span class="mh">0x3</span><span class="p">),</span> <span class="cm">/* L1D */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x60</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">),</span> <span class="cm">/* OFFCORE_REQUESTS_OUTSTANDING */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x63</span><span class="p">,</span> <span class="mh">0x3</span><span class="p">),</span> <span class="cm">/* CACHE_LOCK_CYCLES */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xb3</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">),</span> <span class="cm">/* SNOOPQ_REQUEST_OUTSTANDING */</span>
	<span class="n">EVENT_CONSTRAINT_END</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">event_constraint</span> <span class="n">intel_snb_event_constraints</span><span class="p">[]</span> <span class="n">__read_mostly</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="n">FIXED_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x00c0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* INST_RETIRED.ANY */</span>
	<span class="n">FIXED_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x003c</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* CPU_CLK_UNHALTED.CORE */</span>
	<span class="n">FIXED_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x0300</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* CPU_CLK_UNHALTED.REF */</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x04a3</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span> <span class="cm">/* CYCLE_ACTIVITY.CYCLES_NO_DISPATCH */</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x05a3</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span> <span class="cm">/* CYCLE_ACTIVITY.STALLS_L2_PENDING */</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x02a3</span><span class="p">,</span> <span class="mh">0x4</span><span class="p">),</span> <span class="cm">/* CYCLE_ACTIVITY.CYCLES_L1D_PENDING */</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x06a3</span><span class="p">,</span> <span class="mh">0x4</span><span class="p">),</span> <span class="cm">/* CYCLE_ACTIVITY.STALLS_L1D_PENDING */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x48</span><span class="p">,</span> <span class="mh">0x4</span><span class="p">),</span> <span class="cm">/* L1D_PEND_MISS.PENDING */</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x01c0</span><span class="p">,</span> <span class="mh">0x2</span><span class="p">),</span> <span class="cm">/* INST_RETIRED.PREC_DIST */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xcd</span><span class="p">,</span> <span class="mh">0x8</span><span class="p">),</span> <span class="cm">/* MEM_TRANS_RETIRED.LOAD_LATENCY */</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x04a3</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span> <span class="cm">/* CYCLE_ACTIVITY.CYCLES_NO_DISPATCH */</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x02a3</span><span class="p">,</span> <span class="mh">0x4</span><span class="p">),</span> <span class="cm">/* CYCLE_ACTIVITY.CYCLES_L1D_PENDING */</span>

	<span class="cm">/*</span>
<span class="cm">	 * When HT is off these events can only run on the bottom 4 counters</span>
<span class="cm">	 * When HT is on, they are impacted by the HT bug and require EXCL access</span>
<span class="cm">	 */</span>
	<span class="n">INTEL_EXCLEVT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xd0</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span> <span class="cm">/* MEM_UOPS_RETIRED.* */</span>
	<span class="n">INTEL_EXCLEVT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xd1</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span> <span class="cm">/* MEM_LOAD_UOPS_RETIRED.* */</span>
	<span class="n">INTEL_EXCLEVT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xd2</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span> <span class="cm">/* MEM_LOAD_UOPS_LLC_HIT_RETIRED.* */</span>
	<span class="n">INTEL_EXCLEVT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xd3</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span> <span class="cm">/* MEM_LOAD_UOPS_LLC_MISS_RETIRED.* */</span>

	<span class="n">EVENT_CONSTRAINT_END</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">event_constraint</span> <span class="n">intel_ivb_event_constraints</span><span class="p">[]</span> <span class="n">__read_mostly</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="n">FIXED_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x00c0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* INST_RETIRED.ANY */</span>
	<span class="n">FIXED_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x003c</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* CPU_CLK_UNHALTED.CORE */</span>
	<span class="n">FIXED_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x0300</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* CPU_CLK_UNHALTED.REF */</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x0148</span><span class="p">,</span> <span class="mh">0x4</span><span class="p">),</span> <span class="cm">/* L1D_PEND_MISS.PENDING */</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x0279</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span> <span class="cm">/* IDQ.EMTPY */</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x019c</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span> <span class="cm">/* IDQ_UOPS_NOT_DELIVERED.CORE */</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x02a3</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span> <span class="cm">/* CYCLE_ACTIVITY.CYCLES_LDM_PENDING */</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x04a3</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span> <span class="cm">/* CYCLE_ACTIVITY.CYCLES_NO_EXECUTE */</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x05a3</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span> <span class="cm">/* CYCLE_ACTIVITY.STALLS_L2_PENDING */</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x06a3</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span> <span class="cm">/* CYCLE_ACTIVITY.STALLS_LDM_PENDING */</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x08a3</span><span class="p">,</span> <span class="mh">0x4</span><span class="p">),</span> <span class="cm">/* CYCLE_ACTIVITY.CYCLES_L1D_PENDING */</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x0ca3</span><span class="p">,</span> <span class="mh">0x4</span><span class="p">),</span> <span class="cm">/* CYCLE_ACTIVITY.STALLS_L1D_PENDING */</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x01c0</span><span class="p">,</span> <span class="mh">0x2</span><span class="p">),</span> <span class="cm">/* INST_RETIRED.PREC_DIST */</span>

	<span class="cm">/*</span>
<span class="cm">	 * When HT is off these events can only run on the bottom 4 counters</span>
<span class="cm">	 * When HT is on, they are impacted by the HT bug and require EXCL access</span>
<span class="cm">	 */</span>
	<span class="n">INTEL_EXCLEVT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xd0</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span> <span class="cm">/* MEM_UOPS_RETIRED.* */</span>
	<span class="n">INTEL_EXCLEVT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xd1</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span> <span class="cm">/* MEM_LOAD_UOPS_RETIRED.* */</span>
	<span class="n">INTEL_EXCLEVT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xd2</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span> <span class="cm">/* MEM_LOAD_UOPS_LLC_HIT_RETIRED.* */</span>
	<span class="n">INTEL_EXCLEVT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xd3</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span> <span class="cm">/* MEM_LOAD_UOPS_LLC_MISS_RETIRED.* */</span>

	<span class="n">EVENT_CONSTRAINT_END</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">extra_reg</span> <span class="n">intel_westmere_extra_regs</span><span class="p">[]</span> <span class="n">__read_mostly</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="cm">/* must define OFFCORE_RSP_X first, see intel_fixup_er() */</span>
	<span class="n">INTEL_UEVENT_EXTRA_REG</span><span class="p">(</span><span class="mh">0x01b7</span><span class="p">,</span> <span class="n">MSR_OFFCORE_RSP_0</span><span class="p">,</span> <span class="mh">0xffff</span><span class="p">,</span> <span class="n">RSP_0</span><span class="p">),</span>
	<span class="n">INTEL_UEVENT_EXTRA_REG</span><span class="p">(</span><span class="mh">0x01bb</span><span class="p">,</span> <span class="n">MSR_OFFCORE_RSP_1</span><span class="p">,</span> <span class="mh">0xffff</span><span class="p">,</span> <span class="n">RSP_1</span><span class="p">),</span>
	<span class="n">INTEL_UEVENT_PEBS_LDLAT_EXTRA_REG</span><span class="p">(</span><span class="mh">0x100b</span><span class="p">),</span>
	<span class="n">EVENT_EXTRA_END</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">event_constraint</span> <span class="n">intel_v1_event_constraints</span><span class="p">[]</span> <span class="n">__read_mostly</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="n">EVENT_CONSTRAINT_END</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">event_constraint</span> <span class="n">intel_gen_event_constraints</span><span class="p">[]</span> <span class="n">__read_mostly</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="n">FIXED_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x00c0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* INST_RETIRED.ANY */</span>
	<span class="n">FIXED_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x003c</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* CPU_CLK_UNHALTED.CORE */</span>
	<span class="n">FIXED_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x0300</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* CPU_CLK_UNHALTED.REF */</span>
	<span class="n">EVENT_CONSTRAINT_END</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">event_constraint</span> <span class="n">intel_slm_event_constraints</span><span class="p">[]</span> <span class="n">__read_mostly</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="n">FIXED_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x00c0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* INST_RETIRED.ANY */</span>
	<span class="n">FIXED_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x003c</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* CPU_CLK_UNHALTED.CORE */</span>
	<span class="n">FIXED_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x0300</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* pseudo CPU_CLK_UNHALTED.REF */</span>
	<span class="n">EVENT_CONSTRAINT_END</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">event_constraint</span> <span class="n">intel_skl_event_constraints</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">FIXED_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x00c0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>	<span class="cm">/* INST_RETIRED.ANY */</span>
	<span class="n">FIXED_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x003c</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>	<span class="cm">/* CPU_CLK_UNHALTED.CORE */</span>
	<span class="n">FIXED_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x0300</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>	<span class="cm">/* CPU_CLK_UNHALTED.REF */</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x1c0</span><span class="p">,</span> <span class="mh">0x2</span><span class="p">),</span>	<span class="cm">/* INST_RETIRED.PREC_DIST */</span>

	<span class="cm">/*</span>
<span class="cm">	 * when HT is off, these can only run on the bottom 4 counters</span>
<span class="cm">	 */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xd0</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span>	<span class="cm">/* MEM_INST_RETIRED.* */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xd1</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span>	<span class="cm">/* MEM_LOAD_RETIRED.* */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xd2</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span>	<span class="cm">/* MEM_LOAD_L3_HIT_RETIRED.* */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xcd</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span>	<span class="cm">/* MEM_TRANS_RETIRED.* */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xc6</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span>	<span class="cm">/* FRONTEND_RETIRED.* */</span>

	<span class="n">EVENT_CONSTRAINT_END</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">extra_reg</span> <span class="n">intel_knl_extra_regs</span><span class="p">[]</span> <span class="n">__read_mostly</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTEL_UEVENT_EXTRA_REG</span><span class="p">(</span><span class="mh">0x01b7</span><span class="p">,</span> <span class="n">MSR_OFFCORE_RSP_0</span><span class="p">,</span> <span class="mh">0x799ffbb6e7ull</span><span class="p">,</span> <span class="n">RSP_0</span><span class="p">),</span>
	<span class="n">INTEL_UEVENT_EXTRA_REG</span><span class="p">(</span><span class="mh">0x02b7</span><span class="p">,</span> <span class="n">MSR_OFFCORE_RSP_1</span><span class="p">,</span> <span class="mh">0x399ffbffe7ull</span><span class="p">,</span> <span class="n">RSP_1</span><span class="p">),</span>
	<span class="n">EVENT_EXTRA_END</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">extra_reg</span> <span class="n">intel_snb_extra_regs</span><span class="p">[]</span> <span class="n">__read_mostly</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* must define OFFCORE_RSP_X first, see intel_fixup_er() */</span>
	<span class="n">INTEL_UEVENT_EXTRA_REG</span><span class="p">(</span><span class="mh">0x01b7</span><span class="p">,</span> <span class="n">MSR_OFFCORE_RSP_0</span><span class="p">,</span> <span class="mh">0x3f807f8fffull</span><span class="p">,</span> <span class="n">RSP_0</span><span class="p">),</span>
	<span class="n">INTEL_UEVENT_EXTRA_REG</span><span class="p">(</span><span class="mh">0x01bb</span><span class="p">,</span> <span class="n">MSR_OFFCORE_RSP_1</span><span class="p">,</span> <span class="mh">0x3f807f8fffull</span><span class="p">,</span> <span class="n">RSP_1</span><span class="p">),</span>
	<span class="n">INTEL_UEVENT_PEBS_LDLAT_EXTRA_REG</span><span class="p">(</span><span class="mh">0x01cd</span><span class="p">),</span>
	<span class="n">EVENT_EXTRA_END</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">extra_reg</span> <span class="n">intel_snbep_extra_regs</span><span class="p">[]</span> <span class="n">__read_mostly</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* must define OFFCORE_RSP_X first, see intel_fixup_er() */</span>
	<span class="n">INTEL_UEVENT_EXTRA_REG</span><span class="p">(</span><span class="mh">0x01b7</span><span class="p">,</span> <span class="n">MSR_OFFCORE_RSP_0</span><span class="p">,</span> <span class="mh">0x3fffff8fffull</span><span class="p">,</span> <span class="n">RSP_0</span><span class="p">),</span>
	<span class="n">INTEL_UEVENT_EXTRA_REG</span><span class="p">(</span><span class="mh">0x01bb</span><span class="p">,</span> <span class="n">MSR_OFFCORE_RSP_1</span><span class="p">,</span> <span class="mh">0x3fffff8fffull</span><span class="p">,</span> <span class="n">RSP_1</span><span class="p">),</span>
	<span class="n">INTEL_UEVENT_PEBS_LDLAT_EXTRA_REG</span><span class="p">(</span><span class="mh">0x01cd</span><span class="p">),</span>
	<span class="n">EVENT_EXTRA_END</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">extra_reg</span> <span class="n">intel_skl_extra_regs</span><span class="p">[]</span> <span class="n">__read_mostly</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTEL_UEVENT_EXTRA_REG</span><span class="p">(</span><span class="mh">0x01b7</span><span class="p">,</span> <span class="n">MSR_OFFCORE_RSP_0</span><span class="p">,</span> <span class="mh">0x3fffff8fffull</span><span class="p">,</span> <span class="n">RSP_0</span><span class="p">),</span>
	<span class="n">INTEL_UEVENT_EXTRA_REG</span><span class="p">(</span><span class="mh">0x01bb</span><span class="p">,</span> <span class="n">MSR_OFFCORE_RSP_1</span><span class="p">,</span> <span class="mh">0x3fffff8fffull</span><span class="p">,</span> <span class="n">RSP_1</span><span class="p">),</span>
	<span class="n">INTEL_UEVENT_PEBS_LDLAT_EXTRA_REG</span><span class="p">(</span><span class="mh">0x01cd</span><span class="p">),</span>
	<span class="cm">/*</span>
<span class="cm">	 * Note the low 8 bits eventsel code is not a continuous field, containing</span>
<span class="cm">	 * some #GPing bits. These are masked out.</span>
<span class="cm">	 */</span>
	<span class="n">INTEL_UEVENT_EXTRA_REG</span><span class="p">(</span><span class="mh">0x01c6</span><span class="p">,</span> <span class="n">MSR_PEBS_FRONTEND</span><span class="p">,</span> <span class="mh">0x7fff17</span><span class="p">,</span> <span class="n">FE</span><span class="p">),</span>
	<span class="n">EVENT_EXTRA_END</span>
<span class="p">};</span>

<span class="n">EVENT_ATTR_STR</span><span class="p">(</span><span class="n">mem</span><span class="o">-</span><span class="n">loads</span><span class="p">,</span>	<span class="n">mem_ld_nhm</span><span class="p">,</span>	<span class="s">&quot;event=0x0b,umask=0x10,ldlat=3&quot;</span><span class="p">);</span>
<span class="n">EVENT_ATTR_STR</span><span class="p">(</span><span class="n">mem</span><span class="o">-</span><span class="n">loads</span><span class="p">,</span>	<span class="n">mem_ld_snb</span><span class="p">,</span>	<span class="s">&quot;event=0xcd,umask=0x1,ldlat=3&quot;</span><span class="p">);</span>
<span class="n">EVENT_ATTR_STR</span><span class="p">(</span><span class="n">mem</span><span class="o">-</span><span class="n">stores</span><span class="p">,</span>	<span class="n">mem_st_snb</span><span class="p">,</span>	<span class="s">&quot;event=0xcd,umask=0x2&quot;</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">attribute</span> <span class="o">*</span><span class="n">nhm_events_attrs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">mem_ld_nhm</span><span class="p">),</span>
	<span class="nb">NULL</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * topdown events for Intel Core CPUs.</span>
<span class="cm"> *</span>
<span class="cm"> * The events are all in slots, which is a free slot in a 4 wide</span>
<span class="cm"> * pipeline. Some events are already reported in slots, for cycle</span>
<span class="cm"> * events we multiply by the pipeline width (4).</span>
<span class="cm"> *</span>
<span class="cm"> * With Hyper Threading on, topdown metrics are either summed or averaged</span>
<span class="cm"> * between the threads of a core: (count_t0 + count_t1).</span>
<span class="cm"> *</span>
<span class="cm"> * For the average case the metric is always scaled to pipeline width,</span>
<span class="cm"> * so we use factor 2 ((count_t0 + count_t1) / 2 * 4)</span>
<span class="cm"> */</span>

<span class="n">EVENT_ATTR_STR_HT</span><span class="p">(</span><span class="n">topdown</span><span class="o">-</span><span class="n">total</span><span class="o">-</span><span class="n">slots</span><span class="p">,</span> <span class="n">td_total_slots</span><span class="p">,</span>
	<span class="s">&quot;event=0x3c,umask=0x0&quot;</span><span class="p">,</span>			<span class="cm">/* cpu_clk_unhalted.thread */</span>
	<span class="s">&quot;event=0x3c,umask=0x0,any=1&quot;</span><span class="p">);</span>		<span class="cm">/* cpu_clk_unhalted.thread_any */</span>
<span class="n">EVENT_ATTR_STR_HT</span><span class="p">(</span><span class="n">topdown</span><span class="o">-</span><span class="n">total</span><span class="o">-</span><span class="n">slots</span><span class="p">.</span><span class="n">scale</span><span class="p">,</span> <span class="n">td_total_slots_scale</span><span class="p">,</span> <span class="s">&quot;4&quot;</span><span class="p">,</span> <span class="s">&quot;2&quot;</span><span class="p">);</span>
<span class="n">EVENT_ATTR_STR</span><span class="p">(</span><span class="n">topdown</span><span class="o">-</span><span class="n">slots</span><span class="o">-</span><span class="n">issued</span><span class="p">,</span> <span class="n">td_slots_issued</span><span class="p">,</span>
	<span class="s">&quot;event=0xe,umask=0x1&quot;</span><span class="p">);</span>			<span class="cm">/* uops_issued.any */</span>
<span class="n">EVENT_ATTR_STR</span><span class="p">(</span><span class="n">topdown</span><span class="o">-</span><span class="n">slots</span><span class="o">-</span><span class="n">retired</span><span class="p">,</span> <span class="n">td_slots_retired</span><span class="p">,</span>
	<span class="s">&quot;event=0xc2,umask=0x2&quot;</span><span class="p">);</span>		<span class="cm">/* uops_retired.retire_slots */</span>
<span class="n">EVENT_ATTR_STR</span><span class="p">(</span><span class="n">topdown</span><span class="o">-</span><span class="n">fetch</span><span class="o">-</span><span class="n">bubbles</span><span class="p">,</span> <span class="n">td_fetch_bubbles</span><span class="p">,</span>
	<span class="s">&quot;event=0x9c,umask=0x1&quot;</span><span class="p">);</span>		<span class="cm">/* idq_uops_not_delivered_core */</span>
<span class="n">EVENT_ATTR_STR_HT</span><span class="p">(</span><span class="n">topdown</span><span class="o">-</span><span class="n">recovery</span><span class="o">-</span><span class="n">bubbles</span><span class="p">,</span> <span class="n">td_recovery_bubbles</span><span class="p">,</span>
	<span class="s">&quot;event=0xd,umask=0x3,cmask=1&quot;</span><span class="p">,</span>		<span class="cm">/* int_misc.recovery_cycles */</span>
	<span class="s">&quot;event=0xd,umask=0x3,cmask=1,any=1&quot;</span><span class="p">);</span>	<span class="cm">/* int_misc.recovery_cycles_any */</span>
<span class="n">EVENT_ATTR_STR_HT</span><span class="p">(</span><span class="n">topdown</span><span class="o">-</span><span class="n">recovery</span><span class="o">-</span><span class="n">bubbles</span><span class="p">.</span><span class="n">scale</span><span class="p">,</span> <span class="n">td_recovery_bubbles_scale</span><span class="p">,</span>
	<span class="s">&quot;4&quot;</span><span class="p">,</span> <span class="s">&quot;2&quot;</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">attribute</span> <span class="o">*</span><span class="n">snb_events_attrs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">mem_ld_snb</span><span class="p">),</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">mem_st_snb</span><span class="p">),</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">td_slots_issued</span><span class="p">),</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">td_slots_retired</span><span class="p">),</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">td_fetch_bubbles</span><span class="p">),</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">td_total_slots</span><span class="p">),</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">td_total_slots_scale</span><span class="p">),</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">td_recovery_bubbles</span><span class="p">),</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">td_recovery_bubbles_scale</span><span class="p">),</span>
	<span class="nb">NULL</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">event_constraint</span> <span class="n">intel_hsw_event_constraints</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">FIXED_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x00c0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* INST_RETIRED.ANY */</span>
	<span class="n">FIXED_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x003c</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* CPU_CLK_UNHALTED.CORE */</span>
	<span class="n">FIXED_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x0300</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span> <span class="cm">/* CPU_CLK_UNHALTED.REF */</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x148</span><span class="p">,</span> <span class="mh">0x4</span><span class="p">),</span>	<span class="cm">/* L1D_PEND_MISS.PENDING */</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x01c0</span><span class="p">,</span> <span class="mh">0x2</span><span class="p">),</span> <span class="cm">/* INST_RETIRED.PREC_DIST */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xcd</span><span class="p">,</span> <span class="mh">0x8</span><span class="p">),</span> <span class="cm">/* MEM_TRANS_RETIRED.LOAD_LATENCY */</span>
	<span class="cm">/* CYCLE_ACTIVITY.CYCLES_L1D_PENDING */</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x08a3</span><span class="p">,</span> <span class="mh">0x4</span><span class="p">),</span>
	<span class="cm">/* CYCLE_ACTIVITY.STALLS_L1D_PENDING */</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x0ca3</span><span class="p">,</span> <span class="mh">0x4</span><span class="p">),</span>
	<span class="cm">/* CYCLE_ACTIVITY.CYCLES_NO_EXECUTE */</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x04a3</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span>

	<span class="cm">/*</span>
<span class="cm">	 * When HT is off these events can only run on the bottom 4 counters</span>
<span class="cm">	 * When HT is on, they are impacted by the HT bug and require EXCL access</span>
<span class="cm">	 */</span>
	<span class="n">INTEL_EXCLEVT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xd0</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span> <span class="cm">/* MEM_UOPS_RETIRED.* */</span>
	<span class="n">INTEL_EXCLEVT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xd1</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span> <span class="cm">/* MEM_LOAD_UOPS_RETIRED.* */</span>
	<span class="n">INTEL_EXCLEVT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xd2</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span> <span class="cm">/* MEM_LOAD_UOPS_LLC_HIT_RETIRED.* */</span>
	<span class="n">INTEL_EXCLEVT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xd3</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span> <span class="cm">/* MEM_LOAD_UOPS_LLC_MISS_RETIRED.* */</span>

	<span class="n">EVENT_CONSTRAINT_END</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">event_constraint</span> <span class="n">intel_bdw_event_constraints</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">FIXED_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x00c0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>	<span class="cm">/* INST_RETIRED.ANY */</span>
	<span class="n">FIXED_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x003c</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>	<span class="cm">/* CPU_CLK_UNHALTED.CORE */</span>
	<span class="n">FIXED_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x0300</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>	<span class="cm">/* CPU_CLK_UNHALTED.REF */</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x148</span><span class="p">,</span> <span class="mh">0x4</span><span class="p">),</span>	<span class="cm">/* L1D_PEND_MISS.PENDING */</span>
	<span class="n">INTEL_UBIT_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x8a3</span><span class="p">,</span> <span class="mh">0x4</span><span class="p">),</span>	<span class="cm">/* CYCLE_ACTIVITY.CYCLES_L1D_MISS */</span>
	<span class="cm">/*</span>
<span class="cm">	 * when HT is off, these can only run on the bottom 4 counters</span>
<span class="cm">	 */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xd0</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span>	<span class="cm">/* MEM_INST_RETIRED.* */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xd1</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span>	<span class="cm">/* MEM_LOAD_RETIRED.* */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xd2</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span>	<span class="cm">/* MEM_LOAD_L3_HIT_RETIRED.* */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xcd</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span>	<span class="cm">/* MEM_TRANS_RETIRED.* */</span>
	<span class="n">EVENT_CONSTRAINT_END</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u64</span> <span class="nf">intel_pmu_event_map</span><span class="p">(</span><span class="kt">int</span> <span class="n">hw_event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">intel_perfmon_event_map</span><span class="p">[</span><span class="n">hw_event</span><span class="p">];</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Notes on the events:</span>
<span class="cm"> * - data reads do not include code reads (comparable to earlier tables)</span>
<span class="cm"> * - data counts include speculative execution (except L1 write, dtlb, bpu)</span>
<span class="cm"> * - remote node access includes remote memory, remote cache, remote mmio.</span>
<span class="cm"> * - prefetches are not included in the counts.</span>
<span class="cm"> * - icache miss does not include decoded icache</span>
<span class="cm"> */</span>

<span class="cp">#define SKL_DEMAND_DATA_RD		BIT_ULL(0)</span>
<span class="cp">#define SKL_DEMAND_RFO			BIT_ULL(1)</span>
<span class="cp">#define SKL_ANY_RESPONSE		BIT_ULL(16)</span>
<span class="cp">#define SKL_SUPPLIER_NONE		BIT_ULL(17)</span>
<span class="cp">#define SKL_L3_MISS_LOCAL_DRAM		BIT_ULL(26)</span>
<span class="cp">#define SKL_L3_MISS_REMOTE_HOP0_DRAM	BIT_ULL(27)</span>
<span class="cp">#define SKL_L3_MISS_REMOTE_HOP1_DRAM	BIT_ULL(28)</span>
<span class="cp">#define SKL_L3_MISS_REMOTE_HOP2P_DRAM	BIT_ULL(29)</span>
<span class="cp">#define SKL_L3_MISS			(SKL_L3_MISS_LOCAL_DRAM| \</span>
<span class="cp">					 SKL_L3_MISS_REMOTE_HOP0_DRAM| \</span>
<span class="cp">					 SKL_L3_MISS_REMOTE_HOP1_DRAM| \</span>
<span class="cp">					 SKL_L3_MISS_REMOTE_HOP2P_DRAM)</span>
<span class="cp">#define SKL_SPL_HIT			BIT_ULL(30)</span>
<span class="cp">#define SKL_SNOOP_NONE			BIT_ULL(31)</span>
<span class="cp">#define SKL_SNOOP_NOT_NEEDED		BIT_ULL(32)</span>
<span class="cp">#define SKL_SNOOP_MISS			BIT_ULL(33)</span>
<span class="cp">#define SKL_SNOOP_HIT_NO_FWD		BIT_ULL(34)</span>
<span class="cp">#define SKL_SNOOP_HIT_WITH_FWD		BIT_ULL(35)</span>
<span class="cp">#define SKL_SNOOP_HITM			BIT_ULL(36)</span>
<span class="cp">#define SKL_SNOOP_NON_DRAM		BIT_ULL(37)</span>
<span class="cp">#define SKL_ANY_SNOOP			(SKL_SPL_HIT|SKL_SNOOP_NONE| \</span>
<span class="cp">					 SKL_SNOOP_NOT_NEEDED|SKL_SNOOP_MISS| \</span>
<span class="cp">					 SKL_SNOOP_HIT_NO_FWD|SKL_SNOOP_HIT_WITH_FWD| \</span>
<span class="cp">					 SKL_SNOOP_HITM|SKL_SNOOP_NON_DRAM)</span>
<span class="cp">#define SKL_DEMAND_READ			SKL_DEMAND_DATA_RD</span>
<span class="cp">#define SKL_SNOOP_DRAM			(SKL_SNOOP_NONE| \</span>
<span class="cp">					 SKL_SNOOP_NOT_NEEDED|SKL_SNOOP_MISS| \</span>
<span class="cp">					 SKL_SNOOP_HIT_NO_FWD|SKL_SNOOP_HIT_WITH_FWD| \</span>
<span class="cp">					 SKL_SNOOP_HITM|SKL_SPL_HIT)</span>
<span class="cp">#define SKL_DEMAND_WRITE		SKL_DEMAND_RFO</span>
<span class="cp">#define SKL_LLC_ACCESS			SKL_ANY_RESPONSE</span>
<span class="cp">#define SKL_L3_MISS_REMOTE		(SKL_L3_MISS_REMOTE_HOP0_DRAM| \</span>
<span class="cp">					 SKL_L3_MISS_REMOTE_HOP1_DRAM| \</span>
<span class="cp">					 SKL_L3_MISS_REMOTE_HOP2P_DRAM)</span>

<span class="k">static</span> <span class="n">__initconst</span> <span class="k">const</span> <span class="n">u64</span> <span class="n">skl_hw_cache_event_ids</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_MAX</span><span class="p">]</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_OP_MAX</span><span class="p">]</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_RESULT_MAX</span><span class="p">]</span> <span class="o">=</span>
<span class="p">{</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">L1D</span> <span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x81d0</span><span class="p">,</span>	<span class="cm">/* MEM_INST_RETIRED.ALL_LOADS */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x151</span><span class="p">,</span>	<span class="cm">/* L1D.REPLACEMENT */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x82d0</span><span class="p">,</span>	<span class="cm">/* MEM_INST_RETIRED.ALL_STORES */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">L1I</span> <span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x283</span><span class="p">,</span>	<span class="cm">/* ICACHE_64B.MISS */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">LL</span>  <span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x1b7</span><span class="p">,</span>	<span class="cm">/* OFFCORE_RESPONSE */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x1b7</span><span class="p">,</span>	<span class="cm">/* OFFCORE_RESPONSE */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x1b7</span><span class="p">,</span>	<span class="cm">/* OFFCORE_RESPONSE */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x1b7</span><span class="p">,</span>	<span class="cm">/* OFFCORE_RESPONSE */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">DTLB</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x81d0</span><span class="p">,</span>	<span class="cm">/* MEM_INST_RETIRED.ALL_LOADS */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x608</span><span class="p">,</span>	<span class="cm">/* DTLB_LOAD_MISSES.WALK_COMPLETED */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x82d0</span><span class="p">,</span>	<span class="cm">/* MEM_INST_RETIRED.ALL_STORES */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x649</span><span class="p">,</span>	<span class="cm">/* DTLB_STORE_MISSES.WALK_COMPLETED */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">ITLB</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x2085</span><span class="p">,</span>	<span class="cm">/* ITLB_MISSES.STLB_HIT */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0xe85</span><span class="p">,</span>	<span class="cm">/* ITLB_MISSES.WALK_COMPLETED */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">BPU</span> <span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0xc4</span><span class="p">,</span>	<span class="cm">/* BR_INST_RETIRED.ALL_BRANCHES */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0xc5</span><span class="p">,</span>	<span class="cm">/* BR_MISP_RETIRED.ALL_BRANCHES */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">NODE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x1b7</span><span class="p">,</span>	<span class="cm">/* OFFCORE_RESPONSE */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x1b7</span><span class="p">,</span>	<span class="cm">/* OFFCORE_RESPONSE */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x1b7</span><span class="p">,</span>	<span class="cm">/* OFFCORE_RESPONSE */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x1b7</span><span class="p">,</span>	<span class="cm">/* OFFCORE_RESPONSE */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">__initconst</span> <span class="k">const</span> <span class="n">u64</span> <span class="n">skl_hw_cache_extra_regs</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_MAX</span><span class="p">]</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_OP_MAX</span><span class="p">]</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_RESULT_MAX</span><span class="p">]</span> <span class="o">=</span>
<span class="p">{</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">LL</span>  <span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="n">SKL_DEMAND_READ</span><span class="o">|</span>
				       <span class="n">SKL_LLC_ACCESS</span><span class="o">|</span><span class="n">SKL_ANY_SNOOP</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="n">SKL_DEMAND_READ</span><span class="o">|</span>
				       <span class="n">SKL_L3_MISS</span><span class="o">|</span><span class="n">SKL_ANY_SNOOP</span><span class="o">|</span>
				       <span class="n">SKL_SUPPLIER_NONE</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="n">SKL_DEMAND_WRITE</span><span class="o">|</span>
				       <span class="n">SKL_LLC_ACCESS</span><span class="o">|</span><span class="n">SKL_ANY_SNOOP</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="n">SKL_DEMAND_WRITE</span><span class="o">|</span>
				       <span class="n">SKL_L3_MISS</span><span class="o">|</span><span class="n">SKL_ANY_SNOOP</span><span class="o">|</span>
				       <span class="n">SKL_SUPPLIER_NONE</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">NODE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="n">SKL_DEMAND_READ</span><span class="o">|</span>
				       <span class="n">SKL_L3_MISS_LOCAL_DRAM</span><span class="o">|</span><span class="n">SKL_SNOOP_DRAM</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="n">SKL_DEMAND_READ</span><span class="o">|</span>
				       <span class="n">SKL_L3_MISS_REMOTE</span><span class="o">|</span><span class="n">SKL_SNOOP_DRAM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="n">SKL_DEMAND_WRITE</span><span class="o">|</span>
				       <span class="n">SKL_L3_MISS_LOCAL_DRAM</span><span class="o">|</span><span class="n">SKL_SNOOP_DRAM</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="n">SKL_DEMAND_WRITE</span><span class="o">|</span>
				       <span class="n">SKL_L3_MISS_REMOTE</span><span class="o">|</span><span class="n">SKL_SNOOP_DRAM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
<span class="p">};</span>

<span class="cp">#define SNB_DMND_DATA_RD	(1ULL &lt;&lt; 0)</span>
<span class="cp">#define SNB_DMND_RFO		(1ULL &lt;&lt; 1)</span>
<span class="cp">#define SNB_DMND_IFETCH		(1ULL &lt;&lt; 2)</span>
<span class="cp">#define SNB_DMND_WB		(1ULL &lt;&lt; 3)</span>
<span class="cp">#define SNB_PF_DATA_RD		(1ULL &lt;&lt; 4)</span>
<span class="cp">#define SNB_PF_RFO		(1ULL &lt;&lt; 5)</span>
<span class="cp">#define SNB_PF_IFETCH		(1ULL &lt;&lt; 6)</span>
<span class="cp">#define SNB_LLC_DATA_RD		(1ULL &lt;&lt; 7)</span>
<span class="cp">#define SNB_LLC_RFO		(1ULL &lt;&lt; 8)</span>
<span class="cp">#define SNB_LLC_IFETCH		(1ULL &lt;&lt; 9)</span>
<span class="cp">#define SNB_BUS_LOCKS		(1ULL &lt;&lt; 10)</span>
<span class="cp">#define SNB_STRM_ST		(1ULL &lt;&lt; 11)</span>
<span class="cp">#define SNB_OTHER		(1ULL &lt;&lt; 15)</span>
<span class="cp">#define SNB_RESP_ANY		(1ULL &lt;&lt; 16)</span>
<span class="cp">#define SNB_NO_SUPP		(1ULL &lt;&lt; 17)</span>
<span class="cp">#define SNB_LLC_HITM		(1ULL &lt;&lt; 18)</span>
<span class="cp">#define SNB_LLC_HITE		(1ULL &lt;&lt; 19)</span>
<span class="cp">#define SNB_LLC_HITS		(1ULL &lt;&lt; 20)</span>
<span class="cp">#define SNB_LLC_HITF		(1ULL &lt;&lt; 21)</span>
<span class="cp">#define SNB_LOCAL		(1ULL &lt;&lt; 22)</span>
<span class="cp">#define SNB_REMOTE		(0xffULL &lt;&lt; 23)</span>
<span class="cp">#define SNB_SNP_NONE		(1ULL &lt;&lt; 31)</span>
<span class="cp">#define SNB_SNP_NOT_NEEDED	(1ULL &lt;&lt; 32)</span>
<span class="cp">#define SNB_SNP_MISS		(1ULL &lt;&lt; 33)</span>
<span class="cp">#define SNB_NO_FWD		(1ULL &lt;&lt; 34)</span>
<span class="cp">#define SNB_SNP_FWD		(1ULL &lt;&lt; 35)</span>
<span class="cp">#define SNB_HITM		(1ULL &lt;&lt; 36)</span>
<span class="cp">#define SNB_NON_DRAM		(1ULL &lt;&lt; 37)</span>

<span class="cp">#define SNB_DMND_READ		(SNB_DMND_DATA_RD|SNB_LLC_DATA_RD)</span>
<span class="cp">#define SNB_DMND_WRITE		(SNB_DMND_RFO|SNB_LLC_RFO)</span>
<span class="cp">#define SNB_DMND_PREFETCH	(SNB_PF_DATA_RD|SNB_PF_RFO)</span>

<span class="cp">#define SNB_SNP_ANY		(SNB_SNP_NONE|SNB_SNP_NOT_NEEDED| \</span>
<span class="cp">				 SNB_SNP_MISS|SNB_NO_FWD|SNB_SNP_FWD| \</span>
<span class="cp">				 SNB_HITM)</span>

<span class="cp">#define SNB_DRAM_ANY		(SNB_LOCAL|SNB_REMOTE|SNB_SNP_ANY)</span>
<span class="cp">#define SNB_DRAM_REMOTE		(SNB_REMOTE|SNB_SNP_ANY)</span>

<span class="cp">#define SNB_L3_ACCESS		SNB_RESP_ANY</span>
<span class="cp">#define SNB_L3_MISS		(SNB_DRAM_ANY|SNB_NON_DRAM)</span>

<span class="k">static</span> <span class="n">__initconst</span> <span class="k">const</span> <span class="n">u64</span> <span class="n">snb_hw_cache_extra_regs</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_MAX</span><span class="p">]</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_OP_MAX</span><span class="p">]</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_RESULT_MAX</span><span class="p">]</span> <span class="o">=</span>
<span class="p">{</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">LL</span>  <span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="n">SNB_DMND_READ</span><span class="o">|</span><span class="n">SNB_L3_ACCESS</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="n">SNB_DMND_READ</span><span class="o">|</span><span class="n">SNB_L3_MISS</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="n">SNB_DMND_WRITE</span><span class="o">|</span><span class="n">SNB_L3_ACCESS</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="n">SNB_DMND_WRITE</span><span class="o">|</span><span class="n">SNB_L3_MISS</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="n">SNB_DMND_PREFETCH</span><span class="o">|</span><span class="n">SNB_L3_ACCESS</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="n">SNB_DMND_PREFETCH</span><span class="o">|</span><span class="n">SNB_L3_MISS</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">NODE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="n">SNB_DMND_READ</span><span class="o">|</span><span class="n">SNB_DRAM_ANY</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="n">SNB_DMND_READ</span><span class="o">|</span><span class="n">SNB_DRAM_REMOTE</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="n">SNB_DMND_WRITE</span><span class="o">|</span><span class="n">SNB_DRAM_ANY</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="n">SNB_DMND_WRITE</span><span class="o">|</span><span class="n">SNB_DRAM_REMOTE</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="n">SNB_DMND_PREFETCH</span><span class="o">|</span><span class="n">SNB_DRAM_ANY</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="n">SNB_DMND_PREFETCH</span><span class="o">|</span><span class="n">SNB_DRAM_REMOTE</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">__initconst</span> <span class="k">const</span> <span class="n">u64</span> <span class="n">snb_hw_cache_event_ids</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_MAX</span><span class="p">]</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_OP_MAX</span><span class="p">]</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_RESULT_MAX</span><span class="p">]</span> <span class="o">=</span>
<span class="p">{</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">L1D</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0xf1d0</span><span class="p">,</span> <span class="cm">/* MEM_UOP_RETIRED.LOADS        */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0151</span><span class="p">,</span> <span class="cm">/* L1D.REPLACEMENT              */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0xf2d0</span><span class="p">,</span> <span class="cm">/* MEM_UOP_RETIRED.STORES       */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0851</span><span class="p">,</span> <span class="cm">/* L1D.ALL_M_REPLACEMENT        */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x024e</span><span class="p">,</span> <span class="cm">/* HW_PRE_REQ.DL1_MISS          */</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">L1I</span> <span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0280</span><span class="p">,</span> <span class="cm">/* ICACHE.MISSES */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">LL</span>  <span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* OFFCORE_RESPONSE.ANY_DATA.LOCAL_CACHE */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
		<span class="cm">/* OFFCORE_RESPONSE.ANY_DATA.ANY_LLC_MISS */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* OFFCORE_RESPONSE.ANY_RFO.LOCAL_CACHE */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
		<span class="cm">/* OFFCORE_RESPONSE.ANY_RFO.ANY_LLC_MISS */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* OFFCORE_RESPONSE.PREFETCH.LOCAL_CACHE */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
		<span class="cm">/* OFFCORE_RESPONSE.PREFETCH.ANY_LLC_MISS */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">DTLB</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x81d0</span><span class="p">,</span> <span class="cm">/* MEM_UOP_RETIRED.ALL_LOADS */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0108</span><span class="p">,</span> <span class="cm">/* DTLB_LOAD_MISSES.CAUSES_A_WALK */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x82d0</span><span class="p">,</span> <span class="cm">/* MEM_UOP_RETIRED.ALL_STORES */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0149</span><span class="p">,</span> <span class="cm">/* DTLB_STORE_MISSES.MISS_CAUSES_A_WALK */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">ITLB</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x1085</span><span class="p">,</span> <span class="cm">/* ITLB_MISSES.STLB_HIT         */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0185</span><span class="p">,</span> <span class="cm">/* ITLB_MISSES.CAUSES_A_WALK    */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">BPU</span> <span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x00c4</span><span class="p">,</span> <span class="cm">/* BR_INST_RETIRED.ALL_BRANCHES */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x00c5</span><span class="p">,</span> <span class="cm">/* BR_MISP_RETIRED.ALL_BRANCHES */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">NODE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>

<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Notes on the events:</span>
<span class="cm"> * - data reads do not include code reads (comparable to earlier tables)</span>
<span class="cm"> * - data counts include speculative execution (except L1 write, dtlb, bpu)</span>
<span class="cm"> * - remote node access includes remote memory, remote cache, remote mmio.</span>
<span class="cm"> * - prefetches are not included in the counts because they are not</span>
<span class="cm"> *   reliably counted.</span>
<span class="cm"> */</span>

<span class="cp">#define HSW_DEMAND_DATA_RD		BIT_ULL(0)</span>
<span class="cp">#define HSW_DEMAND_RFO			BIT_ULL(1)</span>
<span class="cp">#define HSW_ANY_RESPONSE		BIT_ULL(16)</span>
<span class="cp">#define HSW_SUPPLIER_NONE		BIT_ULL(17)</span>
<span class="cp">#define HSW_L3_MISS_LOCAL_DRAM		BIT_ULL(22)</span>
<span class="cp">#define HSW_L3_MISS_REMOTE_HOP0		BIT_ULL(27)</span>
<span class="cp">#define HSW_L3_MISS_REMOTE_HOP1		BIT_ULL(28)</span>
<span class="cp">#define HSW_L3_MISS_REMOTE_HOP2P	BIT_ULL(29)</span>
<span class="cp">#define HSW_L3_MISS			(HSW_L3_MISS_LOCAL_DRAM| \</span>
<span class="cp">					 HSW_L3_MISS_REMOTE_HOP0|HSW_L3_MISS_REMOTE_HOP1| \</span>
<span class="cp">					 HSW_L3_MISS_REMOTE_HOP2P)</span>
<span class="cp">#define HSW_SNOOP_NONE			BIT_ULL(31)</span>
<span class="cp">#define HSW_SNOOP_NOT_NEEDED		BIT_ULL(32)</span>
<span class="cp">#define HSW_SNOOP_MISS			BIT_ULL(33)</span>
<span class="cp">#define HSW_SNOOP_HIT_NO_FWD		BIT_ULL(34)</span>
<span class="cp">#define HSW_SNOOP_HIT_WITH_FWD		BIT_ULL(35)</span>
<span class="cp">#define HSW_SNOOP_HITM			BIT_ULL(36)</span>
<span class="cp">#define HSW_SNOOP_NON_DRAM		BIT_ULL(37)</span>
<span class="cp">#define HSW_ANY_SNOOP			(HSW_SNOOP_NONE| \</span>
<span class="cp">					 HSW_SNOOP_NOT_NEEDED|HSW_SNOOP_MISS| \</span>
<span class="cp">					 HSW_SNOOP_HIT_NO_FWD|HSW_SNOOP_HIT_WITH_FWD| \</span>
<span class="cp">					 HSW_SNOOP_HITM|HSW_SNOOP_NON_DRAM)</span>
<span class="cp">#define HSW_SNOOP_DRAM			(HSW_ANY_SNOOP &amp; ~HSW_SNOOP_NON_DRAM)</span>
<span class="cp">#define HSW_DEMAND_READ			HSW_DEMAND_DATA_RD</span>
<span class="cp">#define HSW_DEMAND_WRITE		HSW_DEMAND_RFO</span>
<span class="cp">#define HSW_L3_MISS_REMOTE		(HSW_L3_MISS_REMOTE_HOP0|\</span>
<span class="cp">					 HSW_L3_MISS_REMOTE_HOP1|HSW_L3_MISS_REMOTE_HOP2P)</span>
<span class="cp">#define HSW_LLC_ACCESS			HSW_ANY_RESPONSE</span>

<span class="cp">#define BDW_L3_MISS_LOCAL		BIT(26)</span>
<span class="cp">#define BDW_L3_MISS			(BDW_L3_MISS_LOCAL| \</span>
<span class="cp">					 HSW_L3_MISS_REMOTE_HOP0|HSW_L3_MISS_REMOTE_HOP1| \</span>
<span class="cp">					 HSW_L3_MISS_REMOTE_HOP2P)</span>


<span class="k">static</span> <span class="n">__initconst</span> <span class="k">const</span> <span class="n">u64</span> <span class="n">hsw_hw_cache_event_ids</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_MAX</span><span class="p">]</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_OP_MAX</span><span class="p">]</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_RESULT_MAX</span><span class="p">]</span> <span class="o">=</span>
<span class="p">{</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">L1D</span> <span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x81d0</span><span class="p">,</span>	<span class="cm">/* MEM_UOPS_RETIRED.ALL_LOADS */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x151</span><span class="p">,</span>	<span class="cm">/* L1D.REPLACEMENT */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x82d0</span><span class="p">,</span>	<span class="cm">/* MEM_UOPS_RETIRED.ALL_STORES */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">L1I</span> <span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x280</span><span class="p">,</span>	<span class="cm">/* ICACHE.MISSES */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">LL</span>  <span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x1b7</span><span class="p">,</span>	<span class="cm">/* OFFCORE_RESPONSE */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x1b7</span><span class="p">,</span>	<span class="cm">/* OFFCORE_RESPONSE */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x1b7</span><span class="p">,</span>	<span class="cm">/* OFFCORE_RESPONSE */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x1b7</span><span class="p">,</span>	<span class="cm">/* OFFCORE_RESPONSE */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">DTLB</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x81d0</span><span class="p">,</span>	<span class="cm">/* MEM_UOPS_RETIRED.ALL_LOADS */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x108</span><span class="p">,</span>	<span class="cm">/* DTLB_LOAD_MISSES.MISS_CAUSES_A_WALK */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x82d0</span><span class="p">,</span>	<span class="cm">/* MEM_UOPS_RETIRED.ALL_STORES */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x149</span><span class="p">,</span>	<span class="cm">/* DTLB_STORE_MISSES.MISS_CAUSES_A_WALK */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">ITLB</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x6085</span><span class="p">,</span>	<span class="cm">/* ITLB_MISSES.STLB_HIT */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x185</span><span class="p">,</span>	<span class="cm">/* ITLB_MISSES.MISS_CAUSES_A_WALK */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">BPU</span> <span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0xc4</span><span class="p">,</span>	<span class="cm">/* BR_INST_RETIRED.ALL_BRANCHES */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0xc5</span><span class="p">,</span>	<span class="cm">/* BR_MISP_RETIRED.ALL_BRANCHES */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">NODE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x1b7</span><span class="p">,</span>	<span class="cm">/* OFFCORE_RESPONSE */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x1b7</span><span class="p">,</span>	<span class="cm">/* OFFCORE_RESPONSE */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x1b7</span><span class="p">,</span>	<span class="cm">/* OFFCORE_RESPONSE */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x1b7</span><span class="p">,</span>	<span class="cm">/* OFFCORE_RESPONSE */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">__initconst</span> <span class="k">const</span> <span class="n">u64</span> <span class="n">hsw_hw_cache_extra_regs</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_MAX</span><span class="p">]</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_OP_MAX</span><span class="p">]</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_RESULT_MAX</span><span class="p">]</span> <span class="o">=</span>
<span class="p">{</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">LL</span>  <span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="n">HSW_DEMAND_READ</span><span class="o">|</span>
				       <span class="n">HSW_LLC_ACCESS</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="n">HSW_DEMAND_READ</span><span class="o">|</span>
				       <span class="n">HSW_L3_MISS</span><span class="o">|</span><span class="n">HSW_ANY_SNOOP</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="n">HSW_DEMAND_WRITE</span><span class="o">|</span>
				       <span class="n">HSW_LLC_ACCESS</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="n">HSW_DEMAND_WRITE</span><span class="o">|</span>
				       <span class="n">HSW_L3_MISS</span><span class="o">|</span><span class="n">HSW_ANY_SNOOP</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">NODE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="n">HSW_DEMAND_READ</span><span class="o">|</span>
				       <span class="n">HSW_L3_MISS_LOCAL_DRAM</span><span class="o">|</span>
				       <span class="n">HSW_SNOOP_DRAM</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="n">HSW_DEMAND_READ</span><span class="o">|</span>
				       <span class="n">HSW_L3_MISS_REMOTE</span><span class="o">|</span>
				       <span class="n">HSW_SNOOP_DRAM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="n">HSW_DEMAND_WRITE</span><span class="o">|</span>
				       <span class="n">HSW_L3_MISS_LOCAL_DRAM</span><span class="o">|</span>
				       <span class="n">HSW_SNOOP_DRAM</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="n">HSW_DEMAND_WRITE</span><span class="o">|</span>
				       <span class="n">HSW_L3_MISS_REMOTE</span><span class="o">|</span>
				       <span class="n">HSW_SNOOP_DRAM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">__initconst</span> <span class="k">const</span> <span class="n">u64</span> <span class="n">westmere_hw_cache_event_ids</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_MAX</span><span class="p">]</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_OP_MAX</span><span class="p">]</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_RESULT_MAX</span><span class="p">]</span> <span class="o">=</span>
<span class="p">{</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">L1D</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x010b</span><span class="p">,</span> <span class="cm">/* MEM_INST_RETIRED.LOADS       */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0151</span><span class="p">,</span> <span class="cm">/* L1D.REPL                     */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x020b</span><span class="p">,</span> <span class="cm">/* MEM_INST_RETURED.STORES      */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0251</span><span class="p">,</span> <span class="cm">/* L1D.M_REPL                   */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x014e</span><span class="p">,</span> <span class="cm">/* L1D_PREFETCH.REQUESTS        */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x024e</span><span class="p">,</span> <span class="cm">/* L1D_PREFETCH.MISS            */</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">L1I</span> <span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0380</span><span class="p">,</span> <span class="cm">/* L1I.READS                    */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0280</span><span class="p">,</span> <span class="cm">/* L1I.MISSES                   */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">LL</span>  <span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* OFFCORE_RESPONSE.ANY_DATA.LOCAL_CACHE */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
		<span class="cm">/* OFFCORE_RESPONSE.ANY_DATA.ANY_LLC_MISS */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="cm">/*</span>
<span class="cm">	 * Use RFO, not WRITEBACK, because a write miss would typically occur</span>
<span class="cm">	 * on RFO.</span>
<span class="cm">	 */</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* OFFCORE_RESPONSE.ANY_RFO.LOCAL_CACHE */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
		<span class="cm">/* OFFCORE_RESPONSE.ANY_RFO.ANY_LLC_MISS */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* OFFCORE_RESPONSE.PREFETCH.LOCAL_CACHE */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
		<span class="cm">/* OFFCORE_RESPONSE.PREFETCH.ANY_LLC_MISS */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">DTLB</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x010b</span><span class="p">,</span> <span class="cm">/* MEM_INST_RETIRED.LOADS       */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0108</span><span class="p">,</span> <span class="cm">/* DTLB_LOAD_MISSES.ANY         */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x020b</span><span class="p">,</span> <span class="cm">/* MEM_INST_RETURED.STORES      */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x010c</span><span class="p">,</span> <span class="cm">/* MEM_STORE_RETIRED.DTLB_MISS  */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">ITLB</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01c0</span><span class="p">,</span> <span class="cm">/* INST_RETIRED.ANY_P           */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0185</span><span class="p">,</span> <span class="cm">/* ITLB_MISSES.ANY              */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">BPU</span> <span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x00c4</span><span class="p">,</span> <span class="cm">/* BR_INST_RETIRED.ALL_BRANCHES */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x03e8</span><span class="p">,</span> <span class="cm">/* BPU_CLEARS.ANY               */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">NODE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Nehalem/Westmere MSR_OFFCORE_RESPONSE bits;</span>
<span class="cm"> * See IA32 SDM Vol 3B 30.6.1.3</span>
<span class="cm"> */</span>

<span class="cp">#define NHM_DMND_DATA_RD	(1 &lt;&lt; 0)</span>
<span class="cp">#define NHM_DMND_RFO		(1 &lt;&lt; 1)</span>
<span class="cp">#define NHM_DMND_IFETCH		(1 &lt;&lt; 2)</span>
<span class="cp">#define NHM_DMND_WB		(1 &lt;&lt; 3)</span>
<span class="cp">#define NHM_PF_DATA_RD		(1 &lt;&lt; 4)</span>
<span class="cp">#define NHM_PF_DATA_RFO		(1 &lt;&lt; 5)</span>
<span class="cp">#define NHM_PF_IFETCH		(1 &lt;&lt; 6)</span>
<span class="cp">#define NHM_OFFCORE_OTHER	(1 &lt;&lt; 7)</span>
<span class="cp">#define NHM_UNCORE_HIT		(1 &lt;&lt; 8)</span>
<span class="cp">#define NHM_OTHER_CORE_HIT_SNP	(1 &lt;&lt; 9)</span>
<span class="cp">#define NHM_OTHER_CORE_HITM	(1 &lt;&lt; 10)</span>
        			<span class="cm">/* reserved */</span>
<span class="cp">#define NHM_REMOTE_CACHE_FWD	(1 &lt;&lt; 12)</span>
<span class="cp">#define NHM_REMOTE_DRAM		(1 &lt;&lt; 13)</span>
<span class="cp">#define NHM_LOCAL_DRAM		(1 &lt;&lt; 14)</span>
<span class="cp">#define NHM_NON_DRAM		(1 &lt;&lt; 15)</span>

<span class="cp">#define NHM_LOCAL		(NHM_LOCAL_DRAM|NHM_REMOTE_CACHE_FWD)</span>
<span class="cp">#define NHM_REMOTE		(NHM_REMOTE_DRAM)</span>

<span class="cp">#define NHM_DMND_READ		(NHM_DMND_DATA_RD)</span>
<span class="cp">#define NHM_DMND_WRITE		(NHM_DMND_RFO|NHM_DMND_WB)</span>
<span class="cp">#define NHM_DMND_PREFETCH	(NHM_PF_DATA_RD|NHM_PF_DATA_RFO)</span>

<span class="cp">#define NHM_L3_HIT	(NHM_UNCORE_HIT|NHM_OTHER_CORE_HIT_SNP|NHM_OTHER_CORE_HITM)</span>
<span class="cp">#define NHM_L3_MISS	(NHM_NON_DRAM|NHM_LOCAL_DRAM|NHM_REMOTE_DRAM|NHM_REMOTE_CACHE_FWD)</span>
<span class="cp">#define NHM_L3_ACCESS	(NHM_L3_HIT|NHM_L3_MISS)</span>

<span class="k">static</span> <span class="n">__initconst</span> <span class="k">const</span> <span class="n">u64</span> <span class="n">nehalem_hw_cache_extra_regs</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_MAX</span><span class="p">]</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_OP_MAX</span><span class="p">]</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_RESULT_MAX</span><span class="p">]</span> <span class="o">=</span>
<span class="p">{</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">LL</span>  <span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="n">NHM_DMND_READ</span><span class="o">|</span><span class="n">NHM_L3_ACCESS</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="n">NHM_DMND_READ</span><span class="o">|</span><span class="n">NHM_L3_MISS</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="n">NHM_DMND_WRITE</span><span class="o">|</span><span class="n">NHM_L3_ACCESS</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="n">NHM_DMND_WRITE</span><span class="o">|</span><span class="n">NHM_L3_MISS</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="n">NHM_DMND_PREFETCH</span><span class="o">|</span><span class="n">NHM_L3_ACCESS</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="n">NHM_DMND_PREFETCH</span><span class="o">|</span><span class="n">NHM_L3_MISS</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">NODE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="n">NHM_DMND_READ</span><span class="o">|</span><span class="n">NHM_LOCAL</span><span class="o">|</span><span class="n">NHM_REMOTE</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="n">NHM_DMND_READ</span><span class="o">|</span><span class="n">NHM_REMOTE</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="n">NHM_DMND_WRITE</span><span class="o">|</span><span class="n">NHM_LOCAL</span><span class="o">|</span><span class="n">NHM_REMOTE</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="n">NHM_DMND_WRITE</span><span class="o">|</span><span class="n">NHM_REMOTE</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="n">NHM_DMND_PREFETCH</span><span class="o">|</span><span class="n">NHM_LOCAL</span><span class="o">|</span><span class="n">NHM_REMOTE</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="n">NHM_DMND_PREFETCH</span><span class="o">|</span><span class="n">NHM_REMOTE</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">__initconst</span> <span class="k">const</span> <span class="n">u64</span> <span class="n">nehalem_hw_cache_event_ids</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_MAX</span><span class="p">]</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_OP_MAX</span><span class="p">]</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_RESULT_MAX</span><span class="p">]</span> <span class="o">=</span>
<span class="p">{</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">L1D</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x010b</span><span class="p">,</span> <span class="cm">/* MEM_INST_RETIRED.LOADS       */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0151</span><span class="p">,</span> <span class="cm">/* L1D.REPL                     */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x020b</span><span class="p">,</span> <span class="cm">/* MEM_INST_RETURED.STORES      */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0251</span><span class="p">,</span> <span class="cm">/* L1D.M_REPL                   */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x014e</span><span class="p">,</span> <span class="cm">/* L1D_PREFETCH.REQUESTS        */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x024e</span><span class="p">,</span> <span class="cm">/* L1D_PREFETCH.MISS            */</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">L1I</span> <span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0380</span><span class="p">,</span> <span class="cm">/* L1I.READS                    */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0280</span><span class="p">,</span> <span class="cm">/* L1I.MISSES                   */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">LL</span>  <span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* OFFCORE_RESPONSE.ANY_DATA.LOCAL_CACHE */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
		<span class="cm">/* OFFCORE_RESPONSE.ANY_DATA.ANY_LLC_MISS */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="cm">/*</span>
<span class="cm">	 * Use RFO, not WRITEBACK, because a write miss would typically occur</span>
<span class="cm">	 * on RFO.</span>
<span class="cm">	 */</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* OFFCORE_RESPONSE.ANY_RFO.LOCAL_CACHE */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
		<span class="cm">/* OFFCORE_RESPONSE.ANY_RFO.ANY_LLC_MISS */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* OFFCORE_RESPONSE.PREFETCH.LOCAL_CACHE */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
		<span class="cm">/* OFFCORE_RESPONSE.PREFETCH.ANY_LLC_MISS */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">DTLB</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0f40</span><span class="p">,</span> <span class="cm">/* L1D_CACHE_LD.MESI   (alias)  */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0108</span><span class="p">,</span> <span class="cm">/* DTLB_LOAD_MISSES.ANY         */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0f41</span><span class="p">,</span> <span class="cm">/* L1D_CACHE_ST.MESI   (alias)  */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x010c</span><span class="p">,</span> <span class="cm">/* MEM_STORE_RETIRED.DTLB_MISS  */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">ITLB</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01c0</span><span class="p">,</span> <span class="cm">/* INST_RETIRED.ANY_P           */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x20c8</span><span class="p">,</span> <span class="cm">/* ITLB_MISS_RETIRED            */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">BPU</span> <span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x00c4</span><span class="p">,</span> <span class="cm">/* BR_INST_RETIRED.ALL_BRANCHES */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x03e8</span><span class="p">,</span> <span class="cm">/* BPU_CLEARS.ANY               */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">NODE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">__initconst</span> <span class="k">const</span> <span class="n">u64</span> <span class="n">core2_hw_cache_event_ids</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_MAX</span><span class="p">]</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_OP_MAX</span><span class="p">]</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_RESULT_MAX</span><span class="p">]</span> <span class="o">=</span>
<span class="p">{</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">L1D</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0f40</span><span class="p">,</span> <span class="cm">/* L1D_CACHE_LD.MESI          */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0140</span><span class="p">,</span> <span class="cm">/* L1D_CACHE_LD.I_STATE       */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0f41</span><span class="p">,</span> <span class="cm">/* L1D_CACHE_ST.MESI          */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0141</span><span class="p">,</span> <span class="cm">/* L1D_CACHE_ST.I_STATE       */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x104e</span><span class="p">,</span> <span class="cm">/* L1D_PREFETCH.REQUESTS      */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">L1I</span> <span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0080</span><span class="p">,</span> <span class="cm">/* L1I.READS                  */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0081</span><span class="p">,</span> <span class="cm">/* L1I.MISSES                 */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">LL</span>  <span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x4f29</span><span class="p">,</span> <span class="cm">/* L2_LD.MESI                 */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x4129</span><span class="p">,</span> <span class="cm">/* L2_LD.ISTATE               */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x4f2A</span><span class="p">,</span> <span class="cm">/* L2_ST.MESI                 */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x412A</span><span class="p">,</span> <span class="cm">/* L2_ST.ISTATE               */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">DTLB</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0f40</span><span class="p">,</span> <span class="cm">/* L1D_CACHE_LD.MESI  (alias) */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0208</span><span class="p">,</span> <span class="cm">/* DTLB_MISSES.MISS_LD        */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0f41</span><span class="p">,</span> <span class="cm">/* L1D_CACHE_ST.MESI  (alias) */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0808</span><span class="p">,</span> <span class="cm">/* DTLB_MISSES.MISS_ST        */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">ITLB</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x00c0</span><span class="p">,</span> <span class="cm">/* INST_RETIRED.ANY_P         */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x1282</span><span class="p">,</span> <span class="cm">/* ITLBMISSES                 */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">BPU</span> <span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x00c4</span><span class="p">,</span> <span class="cm">/* BR_INST_RETIRED.ANY        */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x00c5</span><span class="p">,</span> <span class="cm">/* BP_INST_RETIRED.MISPRED    */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">__initconst</span> <span class="k">const</span> <span class="n">u64</span> <span class="n">atom_hw_cache_event_ids</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_MAX</span><span class="p">]</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_OP_MAX</span><span class="p">]</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_RESULT_MAX</span><span class="p">]</span> <span class="o">=</span>
<span class="p">{</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">L1D</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x2140</span><span class="p">,</span> <span class="cm">/* L1D_CACHE.LD               */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x2240</span><span class="p">,</span> <span class="cm">/* L1D_CACHE.ST               */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">L1I</span> <span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0380</span><span class="p">,</span> <span class="cm">/* L1I.READS                  */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0280</span><span class="p">,</span> <span class="cm">/* L1I.MISSES                 */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">LL</span>  <span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x4f29</span><span class="p">,</span> <span class="cm">/* L2_LD.MESI                 */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x4129</span><span class="p">,</span> <span class="cm">/* L2_LD.ISTATE               */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x4f2A</span><span class="p">,</span> <span class="cm">/* L2_ST.MESI                 */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x412A</span><span class="p">,</span> <span class="cm">/* L2_ST.ISTATE               */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">DTLB</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x2140</span><span class="p">,</span> <span class="cm">/* L1D_CACHE_LD.MESI  (alias) */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0508</span><span class="p">,</span> <span class="cm">/* DTLB_MISSES.MISS_LD        */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x2240</span><span class="p">,</span> <span class="cm">/* L1D_CACHE_ST.MESI  (alias) */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0608</span><span class="p">,</span> <span class="cm">/* DTLB_MISSES.MISS_ST        */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">ITLB</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x00c0</span><span class="p">,</span> <span class="cm">/* INST_RETIRED.ANY_P         */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0282</span><span class="p">,</span> <span class="cm">/* ITLB.MISSES                */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">BPU</span> <span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x00c4</span><span class="p">,</span> <span class="cm">/* BR_INST_RETIRED.ANY        */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x00c5</span><span class="p">,</span> <span class="cm">/* BP_INST_RETIRED.MISPRED    */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
<span class="p">};</span>

<span class="n">EVENT_ATTR_STR</span><span class="p">(</span><span class="n">topdown</span><span class="o">-</span><span class="n">total</span><span class="o">-</span><span class="n">slots</span><span class="p">,</span> <span class="n">td_total_slots_slm</span><span class="p">,</span> <span class="s">&quot;event=0x3c&quot;</span><span class="p">);</span>
<span class="n">EVENT_ATTR_STR</span><span class="p">(</span><span class="n">topdown</span><span class="o">-</span><span class="n">total</span><span class="o">-</span><span class="n">slots</span><span class="p">.</span><span class="n">scale</span><span class="p">,</span> <span class="n">td_total_slots_scale_slm</span><span class="p">,</span> <span class="s">&quot;2&quot;</span><span class="p">);</span>
<span class="cm">/* no_alloc_cycles.not_delivered */</span>
<span class="n">EVENT_ATTR_STR</span><span class="p">(</span><span class="n">topdown</span><span class="o">-</span><span class="n">fetch</span><span class="o">-</span><span class="n">bubbles</span><span class="p">,</span> <span class="n">td_fetch_bubbles_slm</span><span class="p">,</span>
	       <span class="s">&quot;event=0xca,umask=0x50&quot;</span><span class="p">);</span>
<span class="n">EVENT_ATTR_STR</span><span class="p">(</span><span class="n">topdown</span><span class="o">-</span><span class="n">fetch</span><span class="o">-</span><span class="n">bubbles</span><span class="p">.</span><span class="n">scale</span><span class="p">,</span> <span class="n">td_fetch_bubbles_scale_slm</span><span class="p">,</span> <span class="s">&quot;2&quot;</span><span class="p">);</span>
<span class="cm">/* uops_retired.all */</span>
<span class="n">EVENT_ATTR_STR</span><span class="p">(</span><span class="n">topdown</span><span class="o">-</span><span class="n">slots</span><span class="o">-</span><span class="n">issued</span><span class="p">,</span> <span class="n">td_slots_issued_slm</span><span class="p">,</span>
	       <span class="s">&quot;event=0xc2,umask=0x10&quot;</span><span class="p">);</span>
<span class="cm">/* uops_retired.all */</span>
<span class="n">EVENT_ATTR_STR</span><span class="p">(</span><span class="n">topdown</span><span class="o">-</span><span class="n">slots</span><span class="o">-</span><span class="n">retired</span><span class="p">,</span> <span class="n">td_slots_retired_slm</span><span class="p">,</span>
	       <span class="s">&quot;event=0xc2,umask=0x10&quot;</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">attribute</span> <span class="o">*</span><span class="n">slm_events_attrs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">td_total_slots_slm</span><span class="p">),</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">td_total_slots_scale_slm</span><span class="p">),</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">td_fetch_bubbles_slm</span><span class="p">),</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">td_fetch_bubbles_scale_slm</span><span class="p">),</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">td_slots_issued_slm</span><span class="p">),</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">td_slots_retired_slm</span><span class="p">),</span>
	<span class="nb">NULL</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">extra_reg</span> <span class="n">intel_slm_extra_regs</span><span class="p">[]</span> <span class="n">__read_mostly</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="cm">/* must define OFFCORE_RSP_X first, see intel_fixup_er() */</span>
	<span class="n">INTEL_UEVENT_EXTRA_REG</span><span class="p">(</span><span class="mh">0x01b7</span><span class="p">,</span> <span class="n">MSR_OFFCORE_RSP_0</span><span class="p">,</span> <span class="mh">0x768005ffffull</span><span class="p">,</span> <span class="n">RSP_0</span><span class="p">),</span>
	<span class="n">INTEL_UEVENT_EXTRA_REG</span><span class="p">(</span><span class="mh">0x02b7</span><span class="p">,</span> <span class="n">MSR_OFFCORE_RSP_1</span><span class="p">,</span> <span class="mh">0x368005ffffull</span><span class="p">,</span> <span class="n">RSP_1</span><span class="p">),</span>
	<span class="n">EVENT_EXTRA_END</span>
<span class="p">};</span>

<span class="cp">#define SLM_DMND_READ		SNB_DMND_DATA_RD</span>
<span class="cp">#define SLM_DMND_WRITE		SNB_DMND_RFO</span>
<span class="cp">#define SLM_DMND_PREFETCH	(SNB_PF_DATA_RD|SNB_PF_RFO)</span>

<span class="cp">#define SLM_SNP_ANY		(SNB_SNP_NONE|SNB_SNP_MISS|SNB_NO_FWD|SNB_HITM)</span>
<span class="cp">#define SLM_LLC_ACCESS		SNB_RESP_ANY</span>
<span class="cp">#define SLM_LLC_MISS		(SLM_SNP_ANY|SNB_NON_DRAM)</span>

<span class="k">static</span> <span class="n">__initconst</span> <span class="k">const</span> <span class="n">u64</span> <span class="n">slm_hw_cache_extra_regs</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_MAX</span><span class="p">]</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_OP_MAX</span><span class="p">]</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_RESULT_MAX</span><span class="p">]</span> <span class="o">=</span>
<span class="p">{</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">LL</span>  <span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="n">SLM_DMND_READ</span><span class="o">|</span><span class="n">SLM_LLC_ACCESS</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="n">SLM_DMND_WRITE</span><span class="o">|</span><span class="n">SLM_LLC_ACCESS</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="n">SLM_DMND_WRITE</span><span class="o">|</span><span class="n">SLM_LLC_MISS</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="n">SLM_DMND_PREFETCH</span><span class="o">|</span><span class="n">SLM_LLC_ACCESS</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="n">SLM_DMND_PREFETCH</span><span class="o">|</span><span class="n">SLM_LLC_MISS</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">__initconst</span> <span class="k">const</span> <span class="n">u64</span> <span class="n">slm_hw_cache_event_ids</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_MAX</span><span class="p">]</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_OP_MAX</span><span class="p">]</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_RESULT_MAX</span><span class="p">]</span> <span class="o">=</span>
<span class="p">{</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">L1D</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0104</span><span class="p">,</span> <span class="cm">/* LD_DCU_MISS */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">L1I</span> <span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0380</span><span class="p">,</span> <span class="cm">/* ICACHE.ACCESSES */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0280</span><span class="p">,</span> <span class="cm">/* ICACGE.MISSES */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">LL</span>  <span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* OFFCORE_RESPONSE.ANY_DATA.LOCAL_CACHE */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* OFFCORE_RESPONSE.ANY_RFO.LOCAL_CACHE */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
		<span class="cm">/* OFFCORE_RESPONSE.ANY_RFO.ANY_LLC_MISS */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* OFFCORE_RESPONSE.PREFETCH.LOCAL_CACHE */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
		<span class="cm">/* OFFCORE_RESPONSE.PREFETCH.ANY_LLC_MISS */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">DTLB</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x0804</span><span class="p">,</span> <span class="cm">/* LD_DTLB_MISS */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">ITLB</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x00c0</span><span class="p">,</span> <span class="cm">/* INST_RETIRED.ANY_P */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x40205</span><span class="p">,</span> <span class="cm">/* PAGE_WALKS.I_SIDE_WALKS */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
 <span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">BPU</span> <span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="mh">0x00c4</span><span class="p">,</span> <span class="cm">/* BR_INST_RETIRED.ANY */</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="mh">0x00c5</span><span class="p">,</span> <span class="cm">/* BP_INST_RETIRED.MISPRED */</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
 <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">extra_reg</span> <span class="n">intel_glm_extra_regs</span><span class="p">[]</span> <span class="n">__read_mostly</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* must define OFFCORE_RSP_X first, see intel_fixup_er() */</span>
	<span class="n">INTEL_UEVENT_EXTRA_REG</span><span class="p">(</span><span class="mh">0x01b7</span><span class="p">,</span> <span class="n">MSR_OFFCORE_RSP_0</span><span class="p">,</span> <span class="mh">0x760005ffbfull</span><span class="p">,</span> <span class="n">RSP_0</span><span class="p">),</span>
	<span class="n">INTEL_UEVENT_EXTRA_REG</span><span class="p">(</span><span class="mh">0x02b7</span><span class="p">,</span> <span class="n">MSR_OFFCORE_RSP_1</span><span class="p">,</span> <span class="mh">0x360005ffbfull</span><span class="p">,</span> <span class="n">RSP_1</span><span class="p">),</span>
	<span class="n">EVENT_EXTRA_END</span>
<span class="p">};</span>

<span class="cp">#define GLM_DEMAND_DATA_RD		BIT_ULL(0)</span>
<span class="cp">#define GLM_DEMAND_RFO			BIT_ULL(1)</span>
<span class="cp">#define GLM_ANY_RESPONSE		BIT_ULL(16)</span>
<span class="cp">#define GLM_SNP_NONE_OR_MISS		BIT_ULL(33)</span>
<span class="cp">#define GLM_DEMAND_READ			GLM_DEMAND_DATA_RD</span>
<span class="cp">#define GLM_DEMAND_WRITE		GLM_DEMAND_RFO</span>
<span class="cp">#define GLM_DEMAND_PREFETCH		(SNB_PF_DATA_RD|SNB_PF_RFO)</span>
<span class="cp">#define GLM_LLC_ACCESS			GLM_ANY_RESPONSE</span>
<span class="cp">#define GLM_SNP_ANY			(GLM_SNP_NONE_OR_MISS|SNB_NO_FWD|SNB_HITM)</span>
<span class="cp">#define GLM_LLC_MISS			(GLM_SNP_ANY|SNB_NON_DRAM)</span>

<span class="k">static</span> <span class="n">__initconst</span> <span class="k">const</span> <span class="n">u64</span> <span class="n">glm_hw_cache_event_ids</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_MAX</span><span class="p">]</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_OP_MAX</span><span class="p">]</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_RESULT_MAX</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">L1D</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="mh">0x81d0</span><span class="p">,</span>	<span class="cm">/* MEM_UOPS_RETIRED.ALL_LOADS */</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="mh">0x82d0</span><span class="p">,</span>	<span class="cm">/* MEM_UOPS_RETIRED.ALL_STORES */</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">L1I</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="mh">0x0380</span><span class="p">,</span>	<span class="cm">/* ICACHE.ACCESSES */</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="mh">0x0280</span><span class="p">,</span>	<span class="cm">/* ICACHE.MISSES */</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">LL</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="mh">0x1b7</span><span class="p">,</span>	<span class="cm">/* OFFCORE_RESPONSE */</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="mh">0x1b7</span><span class="p">,</span>	<span class="cm">/* OFFCORE_RESPONSE */</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="mh">0x1b7</span><span class="p">,</span>	<span class="cm">/* OFFCORE_RESPONSE */</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="mh">0x1b7</span><span class="p">,</span>	<span class="cm">/* OFFCORE_RESPONSE */</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="mh">0x1b7</span><span class="p">,</span>	<span class="cm">/* OFFCORE_RESPONSE */</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="mh">0x1b7</span><span class="p">,</span>	<span class="cm">/* OFFCORE_RESPONSE */</span>
		<span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">DTLB</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="mh">0x81d0</span><span class="p">,</span>	<span class="cm">/* MEM_UOPS_RETIRED.ALL_LOADS */</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="mh">0x82d0</span><span class="p">,</span>	<span class="cm">/* MEM_UOPS_RETIRED.ALL_STORES */</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">ITLB</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="mh">0x00c0</span><span class="p">,</span>	<span class="cm">/* INST_RETIRED.ANY_P */</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="mh">0x0481</span><span class="p">,</span>	<span class="cm">/* ITLB.MISS */</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">BPU</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="mh">0x00c4</span><span class="p">,</span>	<span class="cm">/* BR_INST_RETIRED.ALL_BRANCHES */</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="mh">0x00c5</span><span class="p">,</span>	<span class="cm">/* BR_MISP_RETIRED.ALL_BRANCHES */</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">__initconst</span> <span class="k">const</span> <span class="n">u64</span> <span class="n">glm_hw_cache_extra_regs</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_MAX</span><span class="p">]</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_OP_MAX</span><span class="p">]</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_RESULT_MAX</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">LL</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">GLM_DEMAND_READ</span><span class="o">|</span>
						  <span class="n">GLM_LLC_ACCESS</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">GLM_DEMAND_READ</span><span class="o">|</span>
						  <span class="n">GLM_LLC_MISS</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">GLM_DEMAND_WRITE</span><span class="o">|</span>
						  <span class="n">GLM_LLC_ACCESS</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">GLM_DEMAND_WRITE</span><span class="o">|</span>
						  <span class="n">GLM_LLC_MISS</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">GLM_DEMAND_PREFETCH</span><span class="o">|</span>
						  <span class="n">GLM_LLC_ACCESS</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">GLM_DEMAND_PREFETCH</span><span class="o">|</span>
						  <span class="n">GLM_LLC_MISS</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cp">#define KNL_OT_L2_HITE		BIT_ULL(19) </span><span class="cm">/* Other Tile L2 Hit */</span><span class="cp"></span>
<span class="cp">#define KNL_OT_L2_HITF		BIT_ULL(20) </span><span class="cm">/* Other Tile L2 Hit */</span><span class="cp"></span>
<span class="cp">#define KNL_MCDRAM_LOCAL	BIT_ULL(21)</span>
<span class="cp">#define KNL_MCDRAM_FAR		BIT_ULL(22)</span>
<span class="cp">#define KNL_DDR_LOCAL		BIT_ULL(23)</span>
<span class="cp">#define KNL_DDR_FAR		BIT_ULL(24)</span>
<span class="cp">#define KNL_DRAM_ANY		(KNL_MCDRAM_LOCAL | KNL_MCDRAM_FAR | \</span>
<span class="cp">				    KNL_DDR_LOCAL | KNL_DDR_FAR)</span>
<span class="cp">#define KNL_L2_READ		SLM_DMND_READ</span>
<span class="cp">#define KNL_L2_WRITE		SLM_DMND_WRITE</span>
<span class="cp">#define KNL_L2_PREFETCH		SLM_DMND_PREFETCH</span>
<span class="cp">#define KNL_L2_ACCESS		SLM_LLC_ACCESS</span>
<span class="cp">#define KNL_L2_MISS		(KNL_OT_L2_HITE | KNL_OT_L2_HITF | \</span>
<span class="cp">				   KNL_DRAM_ANY | SNB_SNP_ANY | \</span>
<span class="cp">						  SNB_NON_DRAM)</span>

<span class="k">static</span> <span class="n">__initconst</span> <span class="k">const</span> <span class="n">u64</span> <span class="n">knl_hw_cache_extra_regs</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_MAX</span><span class="p">]</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_OP_MAX</span><span class="p">]</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_RESULT_MAX</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">LL</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="n">KNL_L2_READ</span> <span class="o">|</span> <span class="n">KNL_L2_ACCESS</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>   <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="n">KNL_L2_WRITE</span> <span class="o">|</span> <span class="n">KNL_L2_ACCESS</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>   <span class="o">=</span> <span class="n">KNL_L2_WRITE</span> <span class="o">|</span> <span class="n">KNL_L2_MISS</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="n">KNL_L2_PREFETCH</span> <span class="o">|</span> <span class="n">KNL_L2_ACCESS</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>   <span class="o">=</span> <span class="n">KNL_L2_PREFETCH</span> <span class="o">|</span> <span class="n">KNL_L2_MISS</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Used from PMIs where the LBRs are already disabled.</span>
<span class="cm"> *</span>
<span class="cm"> * This function could be called consecutively. It is required to remain in</span>
<span class="cm"> * disabled state if called consecutively.</span>
<span class="cm"> *</span>
<span class="cm"> * During consecutive calls, the same disable value will be written to related</span>
<span class="cm"> * registers, so the PMU state remains unchanged.</span>
<span class="cm"> *</span>
<span class="cm"> * intel_bts events don&#39;t coexist with intel PMU&#39;s BTS events because of</span>
<span class="cm"> * x86_add_exclusive(x86_lbr_exclusive_lbr); there&#39;s no need to keep them</span>
<span class="cm"> * disabled around intel PMU&#39;s event batching etc, only inside the PMI handler.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">__intel_pmu_disable_all</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span> <span class="o">=</span> <span class="n">this_cpu_ptr</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpu_hw_events</span><span class="p">);</span>

	<span class="n">wrmsrl</span><span class="p">(</span><span class="n">MSR_CORE_PERF_GLOBAL_CTRL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">test_bit</span><span class="p">(</span><span class="n">INTEL_PMC_IDX_FIXED_BTS</span><span class="p">,</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">active_mask</span><span class="p">))</span>
		<span class="n">intel_pmu_disable_bts</span><span class="p">();</span>

	<span class="n">intel_pmu_pebs_disable_all</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_pmu_disable_all</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__intel_pmu_disable_all</span><span class="p">();</span>
	<span class="n">intel_pmu_lbr_disable_all</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__intel_pmu_enable_all</span><span class="p">(</span><span class="kt">int</span> <span class="n">added</span><span class="p">,</span> <span class="n">bool</span> <span class="n">pmi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span> <span class="o">=</span> <span class="n">this_cpu_ptr</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpu_hw_events</span><span class="p">);</span>

	<span class="n">intel_pmu_pebs_enable_all</span><span class="p">();</span>
	<span class="n">intel_pmu_lbr_enable_all</span><span class="p">(</span><span class="n">pmi</span><span class="p">);</span>
	<span class="n">wrmsrl</span><span class="p">(</span><span class="n">MSR_CORE_PERF_GLOBAL_CTRL</span><span class="p">,</span>
			<span class="n">x86_pmu</span><span class="p">.</span><span class="n">intel_ctrl</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">intel_ctrl_guest_mask</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">test_bit</span><span class="p">(</span><span class="n">INTEL_PMC_IDX_FIXED_BTS</span><span class="p">,</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">active_mask</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span> <span class="o">=</span>
			<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">events</span><span class="p">[</span><span class="n">INTEL_PMC_IDX_FIXED_BTS</span><span class="p">];</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON_ONCE</span><span class="p">(</span><span class="o">!</span><span class="n">event</span><span class="p">))</span>
			<span class="k">return</span><span class="p">;</span>

		<span class="n">intel_pmu_enable_bts</span><span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">config</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_pmu_enable_all</span><span class="p">(</span><span class="kt">int</span> <span class="n">added</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__intel_pmu_enable_all</span><span class="p">(</span><span class="n">added</span><span class="p">,</span> <span class="n">false</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Workaround for:</span>
<span class="cm"> *   Intel Errata AAK100 (model 26)</span>
<span class="cm"> *   Intel Errata AAP53  (model 30)</span>
<span class="cm"> *   Intel Errata BD53   (model 44)</span>
<span class="cm"> *</span>
<span class="cm"> * The official story:</span>
<span class="cm"> *   These chips need to be &#39;reset&#39; when adding counters by programming the</span>
<span class="cm"> *   magic three (non-counting) events 0x4300B5, 0x4300D2, and 0x4300B1 either</span>
<span class="cm"> *   in sequence on the same PMC or on different PMCs.</span>
<span class="cm"> *</span>
<span class="cm"> * In practise it appears some of these events do in fact count, and</span>
<span class="cm"> * we need to programm all 4 events.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_pmu_nhm_workaround</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span> <span class="o">=</span> <span class="n">this_cpu_ptr</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpu_hw_events</span><span class="p">);</span>
	<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">nhm_magic</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="mh">0x4300B5</span><span class="p">,</span>
		<span class="mh">0x4300D2</span><span class="p">,</span>
		<span class="mh">0x4300B1</span><span class="p">,</span>
		<span class="mh">0x4300B1</span>
	<span class="p">};</span>
	<span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * The Errata requires below steps:</span>
<span class="cm">	 * 1) Clear MSR_IA32_PEBS_ENABLE and MSR_CORE_PERF_GLOBAL_CTRL;</span>
<span class="cm">	 * 2) Configure 4 PERFEVTSELx with the magic events and clear</span>
<span class="cm">	 *    the corresponding PMCx;</span>
<span class="cm">	 * 3) set bit0~bit3 of MSR_CORE_PERF_GLOBAL_CTRL;</span>
<span class="cm">	 * 4) Clear MSR_CORE_PERF_GLOBAL_CTRL;</span>
<span class="cm">	 * 5) Clear 4 pairs of ERFEVTSELx and PMCx;</span>
<span class="cm">	 */</span>

	<span class="cm">/*</span>
<span class="cm">	 * The real steps we choose are a little different from above.</span>
<span class="cm">	 * A) To reduce MSR operations, we don&#39;t run step 1) as they</span>
<span class="cm">	 *    are already cleared before this function is called;</span>
<span class="cm">	 * B) Call x86_perf_event_update to save PMCx before configuring</span>
<span class="cm">	 *    PERFEVTSELx with magic number;</span>
<span class="cm">	 * C) With step 5), we do clear only when the PERFEVTSELx is</span>
<span class="cm">	 *    not used currently.</span>
<span class="cm">	 * D) Call x86_perf_event_set_period to restore PMCx;</span>
<span class="cm">	 */</span>

	<span class="cm">/* We always operate 4 pairs of PERF Counters */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">event</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">events</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">event</span><span class="p">)</span>
			<span class="n">x86_perf_event_update</span><span class="p">(</span><span class="n">event</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">wrmsrl</span><span class="p">(</span><span class="n">MSR_ARCH_PERFMON_EVENTSEL0</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span> <span class="n">nhm_magic</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="n">wrmsrl</span><span class="p">(</span><span class="n">MSR_ARCH_PERFMON_PERFCTR0</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">wrmsrl</span><span class="p">(</span><span class="n">MSR_CORE_PERF_GLOBAL_CTRL</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">);</span>
	<span class="n">wrmsrl</span><span class="p">(</span><span class="n">MSR_CORE_PERF_GLOBAL_CTRL</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">event</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">events</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">event</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">x86_perf_event_set_period</span><span class="p">(</span><span class="n">event</span><span class="p">);</span>
			<span class="n">__x86_pmu_enable_event</span><span class="p">(</span><span class="o">&amp;</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">,</span>
					<span class="n">ARCH_PERFMON_EVENTSEL_ENABLE</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">wrmsrl</span><span class="p">(</span><span class="n">MSR_ARCH_PERFMON_EVENTSEL0</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_pmu_nhm_enable_all</span><span class="p">(</span><span class="kt">int</span> <span class="n">added</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">added</span><span class="p">)</span>
		<span class="n">intel_pmu_nhm_workaround</span><span class="p">();</span>
	<span class="n">intel_pmu_enable_all</span><span class="p">(</span><span class="n">added</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u64</span> <span class="nf">intel_pmu_get_status</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">status</span><span class="p">;</span>

	<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_CORE_PERF_GLOBAL_STATUS</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">status</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">intel_pmu_ack_status</span><span class="p">(</span><span class="n">u64</span> <span class="n">ack</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">wrmsrl</span><span class="p">(</span><span class="n">MSR_CORE_PERF_GLOBAL_OVF_CTRL</span><span class="p">,</span> <span class="n">ack</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_pmu_disable_fixed</span><span class="p">(</span><span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">idx</span> <span class="o">=</span> <span class="n">hwc</span><span class="o">-&gt;</span><span class="n">idx</span> <span class="o">-</span> <span class="n">INTEL_PMC_IDX_FIXED</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">ctrl_val</span><span class="p">,</span> <span class="n">mask</span><span class="p">;</span>

	<span class="n">mask</span> <span class="o">=</span> <span class="mh">0xfULL</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">idx</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>

	<span class="n">rdmsrl</span><span class="p">(</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">config_base</span><span class="p">,</span> <span class="n">ctrl_val</span><span class="p">);</span>
	<span class="n">ctrl_val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="n">wrmsrl</span><span class="p">(</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">config_base</span><span class="p">,</span> <span class="n">ctrl_val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">bool</span> <span class="nf">event_is_checkpointed</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">HSW_IN_TX_CHECKPOINTED</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_pmu_disable_event</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span> <span class="o">=</span> <span class="n">this_cpu_ptr</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpu_hw_events</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">idx</span> <span class="o">==</span> <span class="n">INTEL_PMC_IDX_FIXED_BTS</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">intel_pmu_disable_bts</span><span class="p">();</span>
		<span class="n">intel_pmu_drain_bts_buffer</span><span class="p">();</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">intel_ctrl_guest_mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1ull</span> <span class="o">&lt;&lt;</span> <span class="n">hwc</span><span class="o">-&gt;</span><span class="n">idx</span><span class="p">);</span>
	<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">intel_ctrl_host_mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1ull</span> <span class="o">&lt;&lt;</span> <span class="n">hwc</span><span class="o">-&gt;</span><span class="n">idx</span><span class="p">);</span>
	<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">intel_cp_status</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1ull</span> <span class="o">&lt;&lt;</span> <span class="n">hwc</span><span class="o">-&gt;</span><span class="n">idx</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">config_base</span> <span class="o">==</span> <span class="n">MSR_ARCH_PERFMON_FIXED_CTR_CTRL</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">intel_pmu_disable_fixed</span><span class="p">(</span><span class="n">hwc</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">x86_pmu_disable_event</span><span class="p">(</span><span class="n">event</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">precise_ip</span><span class="p">))</span>
		<span class="n">intel_pmu_pebs_disable</span><span class="p">(</span><span class="n">event</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_pmu_del_event</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">needs_branch_stack</span><span class="p">(</span><span class="n">event</span><span class="p">))</span>
		<span class="n">intel_pmu_lbr_del</span><span class="p">(</span><span class="n">event</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">precise_ip</span><span class="p">)</span>
		<span class="n">intel_pmu_pebs_del</span><span class="p">(</span><span class="n">event</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_pmu_enable_fixed</span><span class="p">(</span><span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">idx</span> <span class="o">=</span> <span class="n">hwc</span><span class="o">-&gt;</span><span class="n">idx</span> <span class="o">-</span> <span class="n">INTEL_PMC_IDX_FIXED</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">ctrl_val</span><span class="p">,</span> <span class="n">bits</span><span class="p">,</span> <span class="n">mask</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Enable IRQ generation (0x8),</span>
<span class="cm">	 * and enable ring-3 counting (0x2) and ring-0 counting (0x1)</span>
<span class="cm">	 * if requested:</span>
<span class="cm">	 */</span>
	<span class="n">bits</span> <span class="o">=</span> <span class="mh">0x8ULL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">ARCH_PERFMON_EVENTSEL_USR</span><span class="p">)</span>
		<span class="n">bits</span> <span class="o">|=</span> <span class="mh">0x2</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">ARCH_PERFMON_EVENTSEL_OS</span><span class="p">)</span>
		<span class="n">bits</span> <span class="o">|=</span> <span class="mh">0x1</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * ANY bit is supported in v3 and up</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">version</span> <span class="o">&gt;</span> <span class="mi">2</span> <span class="o">&amp;&amp;</span> <span class="n">hwc</span><span class="o">-&gt;</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">ARCH_PERFMON_EVENTSEL_ANY</span><span class="p">)</span>
		<span class="n">bits</span> <span class="o">|=</span> <span class="mh">0x4</span><span class="p">;</span>

	<span class="n">bits</span> <span class="o">&lt;&lt;=</span> <span class="p">(</span><span class="n">idx</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">mask</span> <span class="o">=</span> <span class="mh">0xfULL</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">idx</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>

	<span class="n">rdmsrl</span><span class="p">(</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">config_base</span><span class="p">,</span> <span class="n">ctrl_val</span><span class="p">);</span>
	<span class="n">ctrl_val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="n">ctrl_val</span> <span class="o">|=</span> <span class="n">bits</span><span class="p">;</span>
	<span class="n">wrmsrl</span><span class="p">(</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">config_base</span><span class="p">,</span> <span class="n">ctrl_val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_pmu_enable_event</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span> <span class="o">=</span> <span class="n">this_cpu_ptr</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpu_hw_events</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">idx</span> <span class="o">==</span> <span class="n">INTEL_PMC_IDX_FIXED_BTS</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">__this_cpu_read</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">.</span><span class="n">enabled</span><span class="p">))</span>
			<span class="k">return</span><span class="p">;</span>

		<span class="n">intel_pmu_enable_bts</span><span class="p">(</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">exclude_host</span><span class="p">)</span>
		<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">intel_ctrl_guest_mask</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1ull</span> <span class="o">&lt;&lt;</span> <span class="n">hwc</span><span class="o">-&gt;</span><span class="n">idx</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">exclude_guest</span><span class="p">)</span>
		<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">intel_ctrl_host_mask</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1ull</span> <span class="o">&lt;&lt;</span> <span class="n">hwc</span><span class="o">-&gt;</span><span class="n">idx</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">event_is_checkpointed</span><span class="p">(</span><span class="n">event</span><span class="p">)))</span>
		<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">intel_cp_status</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1ull</span> <span class="o">&lt;&lt;</span> <span class="n">hwc</span><span class="o">-&gt;</span><span class="n">idx</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">config_base</span> <span class="o">==</span> <span class="n">MSR_ARCH_PERFMON_FIXED_CTR_CTRL</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">intel_pmu_enable_fixed</span><span class="p">(</span><span class="n">hwc</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">precise_ip</span><span class="p">))</span>
		<span class="n">intel_pmu_pebs_enable</span><span class="p">(</span><span class="n">event</span><span class="p">);</span>

	<span class="n">__x86_pmu_enable_event</span><span class="p">(</span><span class="n">hwc</span><span class="p">,</span> <span class="n">ARCH_PERFMON_EVENTSEL_ENABLE</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_pmu_add_event</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">precise_ip</span><span class="p">)</span>
		<span class="n">intel_pmu_pebs_add</span><span class="p">(</span><span class="n">event</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">needs_branch_stack</span><span class="p">(</span><span class="n">event</span><span class="p">))</span>
		<span class="n">intel_pmu_lbr_add</span><span class="p">(</span><span class="n">event</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Save and restart an expired event. Called by NMI contexts,</span>
<span class="cm"> * so it has to be careful about preempting normal event ops:</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">intel_pmu_save_and_restart</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">x86_perf_event_update</span><span class="p">(</span><span class="n">event</span><span class="p">);</span>
	<span class="cm">/*</span>
<span class="cm">	 * For a checkpointed counter always reset back to 0.  This</span>
<span class="cm">	 * avoids a situation where the counter overflows, aborts the</span>
<span class="cm">	 * transaction and is then set back to shortly before the</span>
<span class="cm">	 * overflow, and overflows and aborts again.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">event_is_checkpointed</span><span class="p">(</span><span class="n">event</span><span class="p">)))</span> <span class="p">{</span>
		<span class="cm">/* No race with NMIs because the counter should not be armed */</span>
		<span class="n">wrmsrl</span><span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">event_base</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">local64_set</span><span class="p">(</span><span class="o">&amp;</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">prev_count</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">x86_perf_event_set_period</span><span class="p">(</span><span class="n">event</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_pmu_reset</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">debug_store</span> <span class="o">*</span><span class="n">ds</span> <span class="o">=</span> <span class="n">__this_cpu_read</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">.</span><span class="n">ds</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">idx</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">num_counters</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;clearing PMU state on CPU#%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">smp_processor_id</span><span class="p">());</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">idx</span> <span class="o">&lt;</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">num_counters</span><span class="p">;</span> <span class="n">idx</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">wrmsrl_safe</span><span class="p">(</span><span class="n">x86_pmu_config_addr</span><span class="p">(</span><span class="n">idx</span><span class="p">),</span> <span class="mi">0ull</span><span class="p">);</span>
		<span class="n">wrmsrl_safe</span><span class="p">(</span><span class="n">x86_pmu_event_addr</span><span class="p">(</span><span class="n">idx</span><span class="p">),</span>  <span class="mi">0ull</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">idx</span> <span class="o">&lt;</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">num_counters_fixed</span><span class="p">;</span> <span class="n">idx</span><span class="o">++</span><span class="p">)</span>
		<span class="n">wrmsrl_safe</span><span class="p">(</span><span class="n">MSR_ARCH_PERFMON_FIXED_CTR0</span> <span class="o">+</span> <span class="n">idx</span><span class="p">,</span> <span class="mi">0ull</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ds</span><span class="p">)</span>
		<span class="n">ds</span><span class="o">-&gt;</span><span class="n">bts_index</span> <span class="o">=</span> <span class="n">ds</span><span class="o">-&gt;</span><span class="n">bts_buffer_base</span><span class="p">;</span>

	<span class="cm">/* Ack all overflows and disable fixed counters */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">version</span> <span class="o">&gt;=</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">intel_pmu_ack_status</span><span class="p">(</span><span class="n">intel_pmu_get_status</span><span class="p">());</span>
		<span class="n">wrmsrl</span><span class="p">(</span><span class="n">MSR_CORE_PERF_GLOBAL_CTRL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Reset LBRs and LBR freezing */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">lbr_nr</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">update_debugctlmsr</span><span class="p">(</span><span class="n">get_debugctlmsr</span><span class="p">()</span> <span class="o">&amp;</span>
			<span class="o">~</span><span class="p">(</span><span class="n">DEBUGCTLMSR_FREEZE_LBRS_ON_PMI</span><span class="o">|</span><span class="n">DEBUGCTLMSR_LBR</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * This handler is triggered by the local APIC, so the APIC IRQ handling</span>
<span class="cm"> * rules apply:</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">intel_pmu_handle_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">perf_sample_data</span> <span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">bit</span><span class="p">,</span> <span class="n">loops</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">status</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">handled</span><span class="p">;</span>

	<span class="n">cpuc</span> <span class="o">=</span> <span class="n">this_cpu_ptr</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpu_hw_events</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * No known reason to not always do late ACK,</span>
<span class="cm">	 * but just in case do it opt-in.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">late_ack</span><span class="p">)</span>
		<span class="n">apic_write</span><span class="p">(</span><span class="n">APIC_LVTPC</span><span class="p">,</span> <span class="n">APIC_DM_NMI</span><span class="p">);</span>
	<span class="n">intel_bts_disable_local</span><span class="p">();</span>
	<span class="n">__intel_pmu_disable_all</span><span class="p">();</span>
	<span class="n">handled</span> <span class="o">=</span> <span class="n">intel_pmu_drain_bts_buffer</span><span class="p">();</span>
	<span class="n">handled</span> <span class="o">+=</span> <span class="n">intel_bts_interrupt</span><span class="p">();</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">intel_pmu_get_status</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">status</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">done</span><span class="p">;</span>

	<span class="n">loops</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="nl">again</span><span class="p">:</span>
	<span class="n">intel_pmu_lbr_read</span><span class="p">();</span>
	<span class="n">intel_pmu_ack_status</span><span class="p">(</span><span class="n">status</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">++</span><span class="n">loops</span> <span class="o">&gt;</span> <span class="mi">100</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">static</span> <span class="n">bool</span> <span class="n">warned</span> <span class="o">=</span> <span class="n">false</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">warned</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">WARN</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;perfevents: irq loop stuck!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">perf_event_print_debug</span><span class="p">();</span>
			<span class="n">warned</span> <span class="o">=</span> <span class="n">true</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">intel_pmu_reset</span><span class="p">();</span>
		<span class="k">goto</span> <span class="n">done</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">inc_irq_stat</span><span class="p">(</span><span class="n">apic_perf_irqs</span><span class="p">);</span>


	<span class="cm">/*</span>
<span class="cm">	 * Ignore a range of extra bits in status that do not indicate</span>
<span class="cm">	 * overflow by themselves.</span>
<span class="cm">	 */</span>
	<span class="n">status</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">GLOBAL_STATUS_COND_CHG</span> <span class="o">|</span>
		    <span class="n">GLOBAL_STATUS_ASIF</span> <span class="o">|</span>
		    <span class="n">GLOBAL_STATUS_LBRS_FROZEN</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">status</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">done</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * In case multiple PEBS events are sampled at the same time,</span>
<span class="cm">	 * it is possible to have GLOBAL_STATUS bit 62 set indicating</span>
<span class="cm">	 * PEBS buffer overflow and also seeing at most 3 PEBS counters</span>
<span class="cm">	 * having their bits set in the status register. This is a sign</span>
<span class="cm">	 * that there was at least one PEBS record pending at the time</span>
<span class="cm">	 * of the PMU interrupt. PEBS counters must only be processed</span>
<span class="cm">	 * via the drain_pebs() calls and not via the regular sample</span>
<span class="cm">	 * processing loop coming after that the function, otherwise</span>
<span class="cm">	 * phony regular samples may be generated in the sampling buffer</span>
<span class="cm">	 * not marked with the EXACT tag. Another possibility is to have</span>
<span class="cm">	 * one PEBS event and at least one non-PEBS event whic hoverflows</span>
<span class="cm">	 * while PEBS has armed. In this case, bit 62 of GLOBAL_STATUS will</span>
<span class="cm">	 * not be set, yet the overflow status bit for the PEBS counter will</span>
<span class="cm">	 * be on Skylake.</span>
<span class="cm">	 *</span>
<span class="cm">	 * To avoid this problem, we systematically ignore the PEBS-enabled</span>
<span class="cm">	 * counters from the GLOBAL_STATUS mask and we always process PEBS</span>
<span class="cm">	 * events via drain_pebs().</span>
<span class="cm">	 */</span>
	<span class="n">status</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">pebs_enabled</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * PEBS overflow sets bit 62 in the global status register</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">__test_and_clear_bit</span><span class="p">(</span><span class="mi">62</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">status</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">handled</span><span class="o">++</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">drain_pebs</span><span class="p">(</span><span class="n">regs</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">&amp;=</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">intel_ctrl</span> <span class="o">|</span> <span class="n">GLOBAL_STATUS_TRACE_TOPAPMI</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Intel PT</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">__test_and_clear_bit</span><span class="p">(</span><span class="mi">55</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">status</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">handled</span><span class="o">++</span><span class="p">;</span>
		<span class="n">intel_pt_interrupt</span><span class="p">();</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Checkpointed counters can lead to &#39;spurious&#39; PMIs because the</span>
<span class="cm">	 * rollback caused by the PMI will have cleared the overflow status</span>
<span class="cm">	 * bit. Therefore always force probe these counters.</span>
<span class="cm">	 */</span>
	<span class="n">status</span> <span class="o">|=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">intel_cp_status</span><span class="p">;</span>

	<span class="n">for_each_set_bit</span><span class="p">(</span><span class="n">bit</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">status</span><span class="p">,</span> <span class="n">X86_PMC_IDX_MAX</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">events</span><span class="p">[</span><span class="n">bit</span><span class="p">];</span>

		<span class="n">handled</span><span class="o">++</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">test_bit</span><span class="p">(</span><span class="n">bit</span><span class="p">,</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">active_mask</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">intel_pmu_save_and_restart</span><span class="p">(</span><span class="n">event</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">perf_sample_data_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">data</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">last_period</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">has_branch_stack</span><span class="p">(</span><span class="n">event</span><span class="p">))</span>
			<span class="n">data</span><span class="p">.</span><span class="n">br_stack</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">lbr_stack</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">perf_event_overflow</span><span class="p">(</span><span class="n">event</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">data</span><span class="p">,</span> <span class="n">regs</span><span class="p">))</span>
			<span class="n">x86_pmu_stop</span><span class="p">(</span><span class="n">event</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Repeat if there is more work to be done:</span>
<span class="cm">	 */</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">intel_pmu_get_status</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">again</span><span class="p">;</span>

<span class="nl">done</span><span class="p">:</span>
	<span class="cm">/* Only restore PMU state when it&#39;s active. See x86_pmu_disable(). */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">enabled</span><span class="p">)</span>
		<span class="n">__intel_pmu_enable_all</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">true</span><span class="p">);</span>
	<span class="n">intel_bts_enable_local</span><span class="p">();</span>

	<span class="cm">/*</span>
<span class="cm">	 * Only unmask the NMI after the overflow counters</span>
<span class="cm">	 * have been reset. This avoids spurious NMIs on</span>
<span class="cm">	 * Haswell CPUs.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">late_ack</span><span class="p">)</span>
		<span class="n">apic_write</span><span class="p">(</span><span class="n">APIC_LVTPC</span><span class="p">,</span> <span class="n">APIC_DM_NMI</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">handled</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">event_constraint</span> <span class="o">*</span>
<span class="nf">intel_bts_constraints</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">hw_event</span><span class="p">,</span> <span class="n">bts_event</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">freq</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">hw_event</span> <span class="o">=</span> <span class="n">hwc</span><span class="o">-&gt;</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">INTEL_ARCH_EVENT_MASK</span><span class="p">;</span>
	<span class="n">bts_event</span> <span class="o">=</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">event_map</span><span class="p">(</span><span class="n">PERF_COUNT_HW_BRANCH_INSTRUCTIONS</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">hw_event</span> <span class="o">==</span> <span class="n">bts_event</span> <span class="o">&amp;&amp;</span> <span class="n">hwc</span><span class="o">-&gt;</span><span class="n">sample_period</span> <span class="o">==</span> <span class="mi">1</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">&amp;</span><span class="n">bts_constraint</span><span class="p">;</span>

	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">intel_alt_er</span><span class="p">(</span><span class="kt">int</span> <span class="n">idx</span><span class="p">,</span> <span class="n">u64</span> <span class="n">config</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">alt_idx</span> <span class="o">=</span> <span class="n">idx</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">PMU_FL_HAS_RSP_1</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">idx</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">idx</span> <span class="o">==</span> <span class="n">EXTRA_REG_RSP_0</span><span class="p">)</span>
		<span class="n">alt_idx</span> <span class="o">=</span> <span class="n">EXTRA_REG_RSP_1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">idx</span> <span class="o">==</span> <span class="n">EXTRA_REG_RSP_1</span><span class="p">)</span>
		<span class="n">alt_idx</span> <span class="o">=</span> <span class="n">EXTRA_REG_RSP_0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">config</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">extra_regs</span><span class="p">[</span><span class="n">alt_idx</span><span class="p">].</span><span class="n">valid_mask</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">idx</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">alt_idx</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_fixup_er</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">,</span> <span class="kt">int</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">extra_reg</span><span class="p">.</span><span class="n">idx</span> <span class="o">=</span> <span class="n">idx</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">idx</span> <span class="o">==</span> <span class="n">EXTRA_REG_RSP_0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">config</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">INTEL_ARCH_EVENT_MASK</span><span class="p">;</span>
		<span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">config</span> <span class="o">|=</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">extra_regs</span><span class="p">[</span><span class="n">EXTRA_REG_RSP_0</span><span class="p">].</span><span class="n">event</span><span class="p">;</span>
		<span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">extra_reg</span><span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">MSR_OFFCORE_RSP_0</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">idx</span> <span class="o">==</span> <span class="n">EXTRA_REG_RSP_1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">config</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">INTEL_ARCH_EVENT_MASK</span><span class="p">;</span>
		<span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">config</span> <span class="o">|=</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">extra_regs</span><span class="p">[</span><span class="n">EXTRA_REG_RSP_1</span><span class="p">].</span><span class="n">event</span><span class="p">;</span>
		<span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">extra_reg</span><span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">MSR_OFFCORE_RSP_1</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * manage allocation of shared extra msr for certain events</span>
<span class="cm"> *</span>
<span class="cm"> * sharing can be:</span>
<span class="cm"> * per-cpu: to be shared between the various events on a single PMU</span>
<span class="cm"> * per-core: per-cpu + shared by HT threads</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">event_constraint</span> <span class="o">*</span>
<span class="nf">__intel_shared_reg_get_constraints</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">hw_perf_event_extra</span> <span class="o">*</span><span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">event_constraint</span> <span class="o">*</span><span class="n">c</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">emptyconstraint</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">er_account</span> <span class="o">*</span><span class="n">era</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">idx</span> <span class="o">=</span> <span class="n">reg</span><span class="o">-&gt;</span><span class="n">idx</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * reg-&gt;alloc can be set due to existing state, so for fake cpuc we</span>
<span class="cm">	 * need to ignore this, otherwise we might fail to allocate proper fake</span>
<span class="cm">	 * state for this extra reg constraint. Also see the comment below.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">alloc</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">is_fake</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span> <span class="cm">/* call x86_get_event_constraint() */</span>

<span class="nl">again</span><span class="p">:</span>
	<span class="n">era</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">shared_regs</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="n">idx</span><span class="p">];</span>
	<span class="cm">/*</span>
<span class="cm">	 * we use spin_lock_irqsave() to avoid lockdep issues when</span>
<span class="cm">	 * passing a fake cpuc</span>
<span class="cm">	 */</span>
	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">era</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">atomic_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">era</span><span class="o">-&gt;</span><span class="n">ref</span><span class="p">)</span> <span class="o">||</span> <span class="n">era</span><span class="o">-&gt;</span><span class="n">config</span> <span class="o">==</span> <span class="n">reg</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">)</span> <span class="p">{</span>

		<span class="cm">/*</span>
<span class="cm">		 * If its a fake cpuc -- as per validate_{group,event}() we</span>
<span class="cm">		 * shouldn&#39;t touch event state and we can avoid doing so</span>
<span class="cm">		 * since both will only call get_event_constraints() once</span>
<span class="cm">		 * on each event, this avoids the need for reg-&gt;alloc.</span>
<span class="cm">		 *</span>
<span class="cm">		 * Not doing the ER fixup will only result in era-&gt;reg being</span>
<span class="cm">		 * wrong, but since we won&#39;t actually try and program hardware</span>
<span class="cm">		 * this isn&#39;t a problem either.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">is_fake</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">idx</span> <span class="o">!=</span> <span class="n">reg</span><span class="o">-&gt;</span><span class="n">idx</span><span class="p">)</span>
				<span class="n">intel_fixup_er</span><span class="p">(</span><span class="n">event</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>

			<span class="cm">/*</span>
<span class="cm">			 * x86_schedule_events() can call get_event_constraints()</span>
<span class="cm">			 * multiple times on events in the case of incremental</span>
<span class="cm">			 * scheduling(). reg-&gt;alloc ensures we only do the ER</span>
<span class="cm">			 * allocation once.</span>
<span class="cm">			 */</span>
			<span class="n">reg</span><span class="o">-&gt;</span><span class="n">alloc</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* lock in msr value */</span>
		<span class="n">era</span><span class="o">-&gt;</span><span class="n">config</span> <span class="o">=</span> <span class="n">reg</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">;</span>
		<span class="n">era</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">=</span> <span class="n">reg</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">;</span>

		<span class="cm">/* one more user */</span>
		<span class="n">atomic_inc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">era</span><span class="o">-&gt;</span><span class="n">ref</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * need to call x86_get_event_constraint()</span>
<span class="cm">		 * to check if associated event has constraints</span>
<span class="cm">		 */</span>
		<span class="n">c</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">idx</span> <span class="o">=</span> <span class="n">intel_alt_er</span><span class="p">(</span><span class="n">idx</span><span class="p">,</span> <span class="n">reg</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">idx</span> <span class="o">!=</span> <span class="n">reg</span><span class="o">-&gt;</span><span class="n">idx</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">era</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">again</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">era</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">c</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">__intel_shared_reg_put_constraints</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">hw_perf_event_extra</span> <span class="o">*</span><span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">er_account</span> <span class="o">*</span><span class="n">era</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Only put constraint if extra reg was actually allocated. Also takes</span>
<span class="cm">	 * care of event which do not use an extra shared reg.</span>
<span class="cm">	 *</span>
<span class="cm">	 * Also, if this is a fake cpuc we shouldn&#39;t touch any event state</span>
<span class="cm">	 * (reg-&gt;alloc) and we don&#39;t care about leaving inconsistent cpuc state</span>
<span class="cm">	 * either since it&#39;ll be thrown out.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">alloc</span> <span class="o">||</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">is_fake</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">era</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">shared_regs</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">idx</span><span class="p">];</span>

	<span class="cm">/* one fewer user */</span>
	<span class="n">atomic_dec</span><span class="p">(</span><span class="o">&amp;</span><span class="n">era</span><span class="o">-&gt;</span><span class="n">ref</span><span class="p">);</span>

	<span class="cm">/* allocate again next time */</span>
	<span class="n">reg</span><span class="o">-&gt;</span><span class="n">alloc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">event_constraint</span> <span class="o">*</span>
<span class="nf">intel_shared_regs_constraints</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span><span class="p">,</span>
			      <span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">event_constraint</span> <span class="o">*</span><span class="n">c</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">*</span><span class="n">d</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">hw_perf_event_extra</span> <span class="o">*</span><span class="n">xreg</span><span class="p">,</span> <span class="o">*</span><span class="n">breg</span><span class="p">;</span>

	<span class="n">xreg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">extra_reg</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">xreg</span><span class="o">-&gt;</span><span class="n">idx</span> <span class="o">!=</span> <span class="n">EXTRA_REG_NONE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">c</span> <span class="o">=</span> <span class="n">__intel_shared_reg_get_constraints</span><span class="p">(</span><span class="n">cpuc</span><span class="p">,</span> <span class="n">event</span><span class="p">,</span> <span class="n">xreg</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">c</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">emptyconstraint</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">c</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">breg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">branch_reg</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">breg</span><span class="o">-&gt;</span><span class="n">idx</span> <span class="o">!=</span> <span class="n">EXTRA_REG_NONE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">d</span> <span class="o">=</span> <span class="n">__intel_shared_reg_get_constraints</span><span class="p">(</span><span class="n">cpuc</span><span class="p">,</span> <span class="n">event</span><span class="p">,</span> <span class="n">breg</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">d</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">emptyconstraint</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">__intel_shared_reg_put_constraints</span><span class="p">(</span><span class="n">cpuc</span><span class="p">,</span> <span class="n">xreg</span><span class="p">);</span>
			<span class="n">c</span> <span class="o">=</span> <span class="n">d</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">c</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">event_constraint</span> <span class="o">*</span>
<span class="nf">x86_get_event_constraints</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">idx</span><span class="p">,</span>
			  <span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">event_constraint</span> <span class="o">*</span><span class="n">c</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">event_constraints</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">for_each_event_constraint</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">event_constraints</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">cmask</span><span class="p">)</span> <span class="o">==</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">code</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">;</span>
				<span class="k">return</span> <span class="n">c</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="o">&amp;</span><span class="n">unconstrained</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">event_constraint</span> <span class="o">*</span>
<span class="nf">__intel_get_event_constraints</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">idx</span><span class="p">,</span>
			    <span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">event_constraint</span> <span class="o">*</span><span class="n">c</span><span class="p">;</span>

	<span class="n">c</span> <span class="o">=</span> <span class="n">intel_bts_constraints</span><span class="p">(</span><span class="n">event</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">c</span><span class="p">;</span>

	<span class="n">c</span> <span class="o">=</span> <span class="n">intel_shared_regs_constraints</span><span class="p">(</span><span class="n">cpuc</span><span class="p">,</span> <span class="n">event</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">c</span><span class="p">;</span>

	<span class="n">c</span> <span class="o">=</span> <span class="n">intel_pebs_constraints</span><span class="p">(</span><span class="n">event</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">c</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">x86_get_event_constraints</span><span class="p">(</span><span class="n">cpuc</span><span class="p">,</span> <span class="n">idx</span><span class="p">,</span> <span class="n">event</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">intel_start_scheduling</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_excl_cntrs</span> <span class="o">*</span><span class="n">excl_cntrs</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">excl_cntrs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">intel_excl_states</span> <span class="o">*</span><span class="n">xl</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">tid</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">excl_thread_id</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * nothing needed if in group validation mode</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">is_fake</span> <span class="o">||</span> <span class="o">!</span><span class="n">is_ht_workaround_enabled</span><span class="p">())</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * no exclusion needed</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON_ONCE</span><span class="p">(</span><span class="o">!</span><span class="n">excl_cntrs</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">xl</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">excl_cntrs</span><span class="o">-&gt;</span><span class="n">states</span><span class="p">[</span><span class="n">tid</span><span class="p">];</span>

	<span class="n">xl</span><span class="o">-&gt;</span><span class="n">sched_started</span> <span class="o">=</span> <span class="n">true</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * lock shared state until we are done scheduling</span>
<span class="cm">	 * in stop_event_scheduling()</span>
<span class="cm">	 * makes scheduling appear as a transaction</span>
<span class="cm">	 */</span>
	<span class="n">raw_spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">excl_cntrs</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_commit_scheduling</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">idx</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cntr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_excl_cntrs</span> <span class="o">*</span><span class="n">excl_cntrs</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">excl_cntrs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">event_constraint</span> <span class="o">*</span><span class="n">c</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">event_constraint</span><span class="p">[</span><span class="n">idx</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">intel_excl_states</span> <span class="o">*</span><span class="n">xl</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">tid</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">excl_thread_id</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">is_fake</span> <span class="o">||</span> <span class="o">!</span><span class="n">is_ht_workaround_enabled</span><span class="p">())</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON_ONCE</span><span class="p">(</span><span class="o">!</span><span class="n">excl_cntrs</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">PERF_X86_EVENT_DYNAMIC</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">xl</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">excl_cntrs</span><span class="o">-&gt;</span><span class="n">states</span><span class="p">[</span><span class="n">tid</span><span class="p">];</span>

	<span class="n">lockdep_assert_held</span><span class="p">(</span><span class="o">&amp;</span><span class="n">excl_cntrs</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">PERF_X86_EVENT_EXCL</span><span class="p">)</span>
		<span class="n">xl</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">[</span><span class="n">cntr</span><span class="p">]</span> <span class="o">=</span> <span class="n">INTEL_EXCL_EXCLUSIVE</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">xl</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">[</span><span class="n">cntr</span><span class="p">]</span> <span class="o">=</span> <span class="n">INTEL_EXCL_SHARED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">intel_stop_scheduling</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_excl_cntrs</span> <span class="o">*</span><span class="n">excl_cntrs</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">excl_cntrs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">intel_excl_states</span> <span class="o">*</span><span class="n">xl</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">tid</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">excl_thread_id</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * nothing needed if in group validation mode</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">is_fake</span> <span class="o">||</span> <span class="o">!</span><span class="n">is_ht_workaround_enabled</span><span class="p">())</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * no exclusion needed</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON_ONCE</span><span class="p">(</span><span class="o">!</span><span class="n">excl_cntrs</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">xl</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">excl_cntrs</span><span class="o">-&gt;</span><span class="n">states</span><span class="p">[</span><span class="n">tid</span><span class="p">];</span>

	<span class="n">xl</span><span class="o">-&gt;</span><span class="n">sched_started</span> <span class="o">=</span> <span class="n">false</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * release shared state lock (acquired in intel_start_scheduling())</span>
<span class="cm">	 */</span>
	<span class="n">raw_spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">excl_cntrs</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">event_constraint</span> <span class="o">*</span>
<span class="nf">intel_get_excl_constraints</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span><span class="p">,</span> <span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">,</span>
			   <span class="kt">int</span> <span class="n">idx</span><span class="p">,</span> <span class="k">struct</span> <span class="n">event_constraint</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_excl_cntrs</span> <span class="o">*</span><span class="n">excl_cntrs</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">excl_cntrs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">intel_excl_states</span> <span class="o">*</span><span class="n">xlo</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">tid</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">excl_thread_id</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">is_excl</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * validating a group does not require</span>
<span class="cm">	 * enforcing cross-thread  exclusion</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">is_fake</span> <span class="o">||</span> <span class="o">!</span><span class="n">is_ht_workaround_enabled</span><span class="p">())</span>
		<span class="k">return</span> <span class="n">c</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * no exclusion needed</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON_ONCE</span><span class="p">(</span><span class="o">!</span><span class="n">excl_cntrs</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">c</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * because we modify the constraint, we need</span>
<span class="cm">	 * to make a copy. Static constraints come</span>
<span class="cm">	 * from static const tables.</span>
<span class="cm">	 *</span>
<span class="cm">	 * only needed when constraint has not yet</span>
<span class="cm">	 * been cloned (marked dynamic)</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">PERF_X86_EVENT_DYNAMIC</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">event_constraint</span> <span class="o">*</span><span class="n">cx</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * grab pre-allocated constraint entry</span>
<span class="cm">		 */</span>
		<span class="n">cx</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">constraint_list</span><span class="p">[</span><span class="n">idx</span><span class="p">];</span>

		<span class="cm">/*</span>
<span class="cm">		 * initialize dynamic constraint</span>
<span class="cm">		 * with static constraint</span>
<span class="cm">		 */</span>
		<span class="o">*</span><span class="n">cx</span> <span class="o">=</span> <span class="o">*</span><span class="n">c</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * mark constraint as dynamic, so we</span>
<span class="cm">		 * can free it later on</span>
<span class="cm">		 */</span>
		<span class="n">cx</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">PERF_X86_EVENT_DYNAMIC</span><span class="p">;</span>
		<span class="n">c</span> <span class="o">=</span> <span class="n">cx</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * From here on, the constraint is dynamic.</span>
<span class="cm">	 * Either it was just allocated above, or it</span>
<span class="cm">	 * was allocated during a earlier invocation</span>
<span class="cm">	 * of this function</span>
<span class="cm">	 */</span>

	<span class="cm">/*</span>
<span class="cm">	 * state of sibling HT</span>
<span class="cm">	 */</span>
	<span class="n">xlo</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">excl_cntrs</span><span class="o">-&gt;</span><span class="n">states</span><span class="p">[</span><span class="n">tid</span> <span class="o">^</span> <span class="mi">1</span><span class="p">];</span>

	<span class="cm">/*</span>
<span class="cm">	 * event requires exclusive counter access</span>
<span class="cm">	 * across HT threads</span>
<span class="cm">	 */</span>
	<span class="n">is_excl</span> <span class="o">=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">PERF_X86_EVENT_EXCL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">is_excl</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">PERF_X86_EVENT_EXCL_ACCT</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">PERF_X86_EVENT_EXCL_ACCT</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">n_excl</span><span class="o">++</span><span class="p">)</span>
			<span class="n">WRITE_ONCE</span><span class="p">(</span><span class="n">excl_cntrs</span><span class="o">-&gt;</span><span class="n">has_exclusive</span><span class="p">[</span><span class="n">tid</span><span class="p">],</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Modify static constraint with current dynamic</span>
<span class="cm">	 * state of thread</span>
<span class="cm">	 *</span>
<span class="cm">	 * EXCLUSIVE: sibling counter measuring exclusive event</span>
<span class="cm">	 * SHARED   : sibling counter measuring non-exclusive event</span>
<span class="cm">	 * UNUSED   : sibling counter unused</span>
<span class="cm">	 */</span>
	<span class="n">for_each_set_bit</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">idxmsk</span><span class="p">,</span> <span class="n">X86_PMC_IDX_MAX</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * exclusive event in sibling counter</span>
<span class="cm">		 * our corresponding counter cannot be used</span>
<span class="cm">		 * regardless of our event</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">xlo</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="n">INTEL_EXCL_EXCLUSIVE</span><span class="p">)</span>
			<span class="n">__clear_bit</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">idxmsk</span><span class="p">);</span>
		<span class="cm">/*</span>
<span class="cm">		 * if measuring an exclusive event, sibling</span>
<span class="cm">		 * measuring non-exclusive, then counter cannot</span>
<span class="cm">		 * be used</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">is_excl</span> <span class="o">&amp;&amp;</span> <span class="n">xlo</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="n">INTEL_EXCL_SHARED</span><span class="p">)</span>
			<span class="n">__clear_bit</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">idxmsk</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * recompute actual bit weight for scheduling algorithm</span>
<span class="cm">	 */</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">weight</span> <span class="o">=</span> <span class="n">hweight64</span><span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">idxmsk64</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * if we return an empty mask, then switch</span>
<span class="cm">	 * back to static empty constraint to avoid</span>
<span class="cm">	 * the cost of freeing later on</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">weight</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">c</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">emptyconstraint</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">c</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">event_constraint</span> <span class="o">*</span>
<span class="nf">intel_get_event_constraints</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">idx</span><span class="p">,</span>
			    <span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">event_constraint</span> <span class="o">*</span><span class="n">c1</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">event_constraint</span> <span class="o">*</span><span class="n">c2</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">idx</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span> <span class="cm">/* fake does &lt; 0 */</span>
		<span class="n">c1</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">event_constraint</span><span class="p">[</span><span class="n">idx</span><span class="p">];</span>

	<span class="cm">/*</span>
<span class="cm">	 * first time only</span>
<span class="cm">	 * - static constraint: no change across incremental scheduling calls</span>
<span class="cm">	 * - dynamic constraint: handled by intel_get_excl_constraints()</span>
<span class="cm">	 */</span>
	<span class="n">c2</span> <span class="o">=</span> <span class="n">__intel_get_event_constraints</span><span class="p">(</span><span class="n">cpuc</span><span class="p">,</span> <span class="n">idx</span><span class="p">,</span> <span class="n">event</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">c1</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">c1</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">PERF_X86_EVENT_DYNAMIC</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">bitmap_copy</span><span class="p">(</span><span class="n">c1</span><span class="o">-&gt;</span><span class="n">idxmsk</span><span class="p">,</span> <span class="n">c2</span><span class="o">-&gt;</span><span class="n">idxmsk</span><span class="p">,</span> <span class="n">X86_PMC_IDX_MAX</span><span class="p">);</span>
		<span class="n">c1</span><span class="o">-&gt;</span><span class="n">weight</span> <span class="o">=</span> <span class="n">c2</span><span class="o">-&gt;</span><span class="n">weight</span><span class="p">;</span>
		<span class="n">c2</span> <span class="o">=</span> <span class="n">c1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">excl_cntrs</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">intel_get_excl_constraints</span><span class="p">(</span><span class="n">cpuc</span><span class="p">,</span> <span class="n">event</span><span class="p">,</span> <span class="n">idx</span><span class="p">,</span> <span class="n">c2</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">c2</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_put_excl_constraints</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">intel_excl_cntrs</span> <span class="o">*</span><span class="n">excl_cntrs</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">excl_cntrs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">tid</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">excl_thread_id</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">intel_excl_states</span> <span class="o">*</span><span class="n">xl</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * nothing needed if in group validation mode</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">is_fake</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON_ONCE</span><span class="p">(</span><span class="o">!</span><span class="n">excl_cntrs</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">PERF_X86_EVENT_EXCL_ACCT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">hwc</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">PERF_X86_EVENT_EXCL_ACCT</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!--</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">n_excl</span><span class="p">)</span>
			<span class="n">WRITE_ONCE</span><span class="p">(</span><span class="n">excl_cntrs</span><span class="o">-&gt;</span><span class="n">has_exclusive</span><span class="p">[</span><span class="n">tid</span><span class="p">],</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * If event was actually assigned, then mark the counter state as</span>
<span class="cm">	 * unused now.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">idx</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">xl</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">excl_cntrs</span><span class="o">-&gt;</span><span class="n">states</span><span class="p">[</span><span class="n">tid</span><span class="p">];</span>

		<span class="cm">/*</span>
<span class="cm">		 * put_constraint may be called from x86_schedule_events()</span>
<span class="cm">		 * which already has the lock held so here make locking</span>
<span class="cm">		 * conditional.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">xl</span><span class="o">-&gt;</span><span class="n">sched_started</span><span class="p">)</span>
			<span class="n">raw_spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">excl_cntrs</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

		<span class="n">xl</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">[</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">idx</span><span class="p">]</span> <span class="o">=</span> <span class="n">INTEL_EXCL_UNUSED</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">xl</span><span class="o">-&gt;</span><span class="n">sched_started</span><span class="p">)</span>
			<span class="n">raw_spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">excl_cntrs</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">intel_put_shared_regs_event_constraints</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span><span class="p">,</span>
					<span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">hw_perf_event_extra</span> <span class="o">*</span><span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">extra_reg</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">idx</span> <span class="o">!=</span> <span class="n">EXTRA_REG_NONE</span><span class="p">)</span>
		<span class="n">__intel_shared_reg_put_constraints</span><span class="p">(</span><span class="n">cpuc</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">branch_reg</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">idx</span> <span class="o">!=</span> <span class="n">EXTRA_REG_NONE</span><span class="p">)</span>
		<span class="n">__intel_shared_reg_put_constraints</span><span class="p">(</span><span class="n">cpuc</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_put_event_constraints</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span><span class="p">,</span>
					<span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">intel_put_shared_regs_event_constraints</span><span class="p">(</span><span class="n">cpuc</span><span class="p">,</span> <span class="n">event</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * is PMU has exclusive counter restrictions, then</span>
<span class="cm">	 * all events are subject to and must call the</span>
<span class="cm">	 * put_excl_constraints() routine</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">excl_cntrs</span><span class="p">)</span>
		<span class="n">intel_put_excl_constraints</span><span class="p">(</span><span class="n">cpuc</span><span class="p">,</span> <span class="n">event</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_pebs_aliases_core2</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">X86_RAW_EVENT_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x003c</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Use an alternative encoding for CPU_CLK_UNHALTED.THREAD_P</span>
<span class="cm">		 * (0x003c) so that we can use it with PEBS.</span>
<span class="cm">		 *</span>
<span class="cm">		 * The regular CPU_CLK_UNHALTED.THREAD_P event (0x003c) isn&#39;t</span>
<span class="cm">		 * PEBS capable. However we can use INST_RETIRED.ANY_P</span>
<span class="cm">		 * (0x00c0), which is a PEBS capable event, to get the same</span>
<span class="cm">		 * count.</span>
<span class="cm">		 *</span>
<span class="cm">		 * INST_RETIRED.ANY_P counts the number of cycles that retires</span>
<span class="cm">		 * CNTMASK instructions. By setting CNTMASK to a value (16)</span>
<span class="cm">		 * larger than the maximum number of instructions that can be</span>
<span class="cm">		 * retired per cycle (4) and then inverting the condition, we</span>
<span class="cm">		 * count all cycles that retire 16 or less instructions, which</span>
<span class="cm">		 * is every cycle.</span>
<span class="cm">		 *</span>
<span class="cm">		 * Thereby we gain a PEBS capable cycle counter.</span>
<span class="cm">		 */</span>
		<span class="n">u64</span> <span class="n">alt_config</span> <span class="o">=</span> <span class="n">X86_CONFIG</span><span class="p">(.</span><span class="n">event</span><span class="o">=</span><span class="mh">0xc0</span><span class="p">,</span> <span class="p">.</span><span class="n">inv</span><span class="o">=</span><span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">cmask</span><span class="o">=</span><span class="mi">16</span><span class="p">);</span>

		<span class="n">alt_config</span> <span class="o">|=</span> <span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">config</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">X86_RAW_EVENT_MASK</span><span class="p">);</span>
		<span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">config</span> <span class="o">=</span> <span class="n">alt_config</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_pebs_aliases_snb</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">X86_RAW_EVENT_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x003c</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Use an alternative encoding for CPU_CLK_UNHALTED.THREAD_P</span>
<span class="cm">		 * (0x003c) so that we can use it with PEBS.</span>
<span class="cm">		 *</span>
<span class="cm">		 * The regular CPU_CLK_UNHALTED.THREAD_P event (0x003c) isn&#39;t</span>
<span class="cm">		 * PEBS capable. However we can use UOPS_RETIRED.ALL</span>
<span class="cm">		 * (0x01c2), which is a PEBS capable event, to get the same</span>
<span class="cm">		 * count.</span>
<span class="cm">		 *</span>
<span class="cm">		 * UOPS_RETIRED.ALL counts the number of cycles that retires</span>
<span class="cm">		 * CNTMASK micro-ops. By setting CNTMASK to a value (16)</span>
<span class="cm">		 * larger than the maximum number of micro-ops that can be</span>
<span class="cm">		 * retired per cycle (4) and then inverting the condition, we</span>
<span class="cm">		 * count all cycles that retire 16 or less micro-ops, which</span>
<span class="cm">		 * is every cycle.</span>
<span class="cm">		 *</span>
<span class="cm">		 * Thereby we gain a PEBS capable cycle counter.</span>
<span class="cm">		 */</span>
		<span class="n">u64</span> <span class="n">alt_config</span> <span class="o">=</span> <span class="n">X86_CONFIG</span><span class="p">(.</span><span class="n">event</span><span class="o">=</span><span class="mh">0xc2</span><span class="p">,</span> <span class="p">.</span><span class="n">umask</span><span class="o">=</span><span class="mh">0x01</span><span class="p">,</span> <span class="p">.</span><span class="n">inv</span><span class="o">=</span><span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">cmask</span><span class="o">=</span><span class="mi">16</span><span class="p">);</span>

		<span class="n">alt_config</span> <span class="o">|=</span> <span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">config</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">X86_RAW_EVENT_MASK</span><span class="p">);</span>
		<span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">config</span> <span class="o">=</span> <span class="n">alt_config</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_pebs_aliases_precdist</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">X86_RAW_EVENT_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x003c</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Use an alternative encoding for CPU_CLK_UNHALTED.THREAD_P</span>
<span class="cm">		 * (0x003c) so that we can use it with PEBS.</span>
<span class="cm">		 *</span>
<span class="cm">		 * The regular CPU_CLK_UNHALTED.THREAD_P event (0x003c) isn&#39;t</span>
<span class="cm">		 * PEBS capable. However we can use INST_RETIRED.PREC_DIST</span>
<span class="cm">		 * (0x01c0), which is a PEBS capable event, to get the same</span>
<span class="cm">		 * count.</span>
<span class="cm">		 *</span>
<span class="cm">		 * The PREC_DIST event has special support to minimize sample</span>
<span class="cm">		 * shadowing effects. One drawback is that it can be</span>
<span class="cm">		 * only programmed on counter 1, but that seems like an</span>
<span class="cm">		 * acceptable trade off.</span>
<span class="cm">		 */</span>
		<span class="n">u64</span> <span class="n">alt_config</span> <span class="o">=</span> <span class="n">X86_CONFIG</span><span class="p">(.</span><span class="n">event</span><span class="o">=</span><span class="mh">0xc0</span><span class="p">,</span> <span class="p">.</span><span class="n">umask</span><span class="o">=</span><span class="mh">0x01</span><span class="p">,</span> <span class="p">.</span><span class="n">inv</span><span class="o">=</span><span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">cmask</span><span class="o">=</span><span class="mi">16</span><span class="p">);</span>

		<span class="n">alt_config</span> <span class="o">|=</span> <span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">config</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">X86_RAW_EVENT_MASK</span><span class="p">);</span>
		<span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">config</span> <span class="o">=</span> <span class="n">alt_config</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_pebs_aliases_ivb</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">precise_ip</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">intel_pebs_aliases_snb</span><span class="p">(</span><span class="n">event</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">intel_pebs_aliases_precdist</span><span class="p">(</span><span class="n">event</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_pebs_aliases_skl</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">precise_ip</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">intel_pebs_aliases_core2</span><span class="p">(</span><span class="n">event</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">intel_pebs_aliases_precdist</span><span class="p">(</span><span class="n">event</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">intel_pmu_free_running_flags</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span> <span class="o">=</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">free_running_flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">use_clockid</span><span class="p">)</span>
		<span class="n">flags</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">PERF_SAMPLE_TIME</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">flags</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">intel_pmu_hw_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="n">x86_pmu_hw_config</span><span class="p">(</span><span class="n">event</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">precise_ip</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">freq</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">PERF_X86_EVENT_AUTO_RELOAD</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">sample_type</span> <span class="o">&amp;</span>
			      <span class="o">~</span><span class="n">intel_pmu_free_running_flags</span><span class="p">(</span><span class="n">event</span><span class="p">)))</span>
				<span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">PERF_X86_EVENT_FREERUNNING</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_aliases</span><span class="p">)</span>
			<span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_aliases</span><span class="p">(</span><span class="n">event</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">needs_branch_stack</span><span class="p">(</span><span class="n">event</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">intel_pmu_setup_lbr_filter</span><span class="p">(</span><span class="n">event</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * BTS is set up earlier in this path, so don&#39;t account twice</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">intel_pmu_has_bts</span><span class="p">(</span><span class="n">event</span><span class="p">))</span> <span class="p">{</span>
			<span class="cm">/* disallow lbr if conflicting events are present */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">x86_add_exclusive</span><span class="p">(</span><span class="n">x86_lbr_exclusive_lbr</span><span class="p">))</span>
				<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>

			<span class="n">event</span><span class="o">-&gt;</span><span class="n">destroy</span> <span class="o">=</span> <span class="n">hw_perf_lbr_event_destroy</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">type</span> <span class="o">!=</span> <span class="n">PERF_TYPE_RAW</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">ARCH_PERFMON_EVENTSEL_ANY</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">version</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">perf_paranoid_cpu</span><span class="p">()</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">capable</span><span class="p">(</span><span class="n">CAP_SYS_ADMIN</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EACCES</span><span class="p">;</span>

	<span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">config</span> <span class="o">|=</span> <span class="n">ARCH_PERFMON_EVENTSEL_ANY</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">perf_guest_switch_msr</span> <span class="o">*</span><span class="nf">perf_guest_get_msrs</span><span class="p">(</span><span class="kt">int</span> <span class="o">*</span><span class="n">nr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">guest_get_msrs</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">guest_get_msrs</span><span class="p">(</span><span class="n">nr</span><span class="p">);</span>
	<span class="o">*</span><span class="n">nr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">perf_guest_get_msrs</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">perf_guest_switch_msr</span> <span class="o">*</span><span class="nf">intel_guest_get_msrs</span><span class="p">(</span><span class="kt">int</span> <span class="o">*</span><span class="n">nr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span> <span class="o">=</span> <span class="n">this_cpu_ptr</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpu_hw_events</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">perf_guest_switch_msr</span> <span class="o">*</span><span class="n">arr</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">guest_switch_msrs</span><span class="p">;</span>

	<span class="n">arr</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">msr</span> <span class="o">=</span> <span class="n">MSR_CORE_PERF_GLOBAL_CTRL</span><span class="p">;</span>
	<span class="n">arr</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">host</span> <span class="o">=</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">intel_ctrl</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">intel_ctrl_guest_mask</span><span class="p">;</span>
	<span class="n">arr</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">guest</span> <span class="o">=</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">intel_ctrl</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">intel_ctrl_host_mask</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * If PMU counter has PEBS enabled it is not enough to disable counter</span>
<span class="cm">	 * on a guest entry since PEBS memory write can overshoot guest entry</span>
<span class="cm">	 * and corrupt guest memory. Disabling PEBS solves the problem.</span>
<span class="cm">	 */</span>
	<span class="n">arr</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">msr</span> <span class="o">=</span> <span class="n">MSR_IA32_PEBS_ENABLE</span><span class="p">;</span>
	<span class="n">arr</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">host</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">pebs_enabled</span><span class="p">;</span>
	<span class="n">arr</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">guest</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="o">*</span><span class="n">nr</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">arr</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">perf_guest_switch_msr</span> <span class="o">*</span><span class="nf">core_guest_get_msrs</span><span class="p">(</span><span class="kt">int</span> <span class="o">*</span><span class="n">nr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span> <span class="o">=</span> <span class="n">this_cpu_ptr</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpu_hw_events</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">perf_guest_switch_msr</span> <span class="o">*</span><span class="n">arr</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">guest_switch_msrs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">idx</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">idx</span> <span class="o">&lt;</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">num_counters</span><span class="p">;</span> <span class="n">idx</span><span class="o">++</span><span class="p">)</span>  <span class="p">{</span>
		<span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">events</span><span class="p">[</span><span class="n">idx</span><span class="p">];</span>

		<span class="n">arr</span><span class="p">[</span><span class="n">idx</span><span class="p">].</span><span class="n">msr</span> <span class="o">=</span> <span class="n">x86_pmu_config_addr</span><span class="p">(</span><span class="n">idx</span><span class="p">);</span>
		<span class="n">arr</span><span class="p">[</span><span class="n">idx</span><span class="p">].</span><span class="n">host</span> <span class="o">=</span> <span class="n">arr</span><span class="p">[</span><span class="n">idx</span><span class="p">].</span><span class="n">guest</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">test_bit</span><span class="p">(</span><span class="n">idx</span><span class="p">,</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">active_mask</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">arr</span><span class="p">[</span><span class="n">idx</span><span class="p">].</span><span class="n">host</span> <span class="o">=</span> <span class="n">arr</span><span class="p">[</span><span class="n">idx</span><span class="p">].</span><span class="n">guest</span> <span class="o">=</span>
			<span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">config</span> <span class="o">|</span> <span class="n">ARCH_PERFMON_EVENTSEL_ENABLE</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">exclude_host</span><span class="p">)</span>
			<span class="n">arr</span><span class="p">[</span><span class="n">idx</span><span class="p">].</span><span class="n">host</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">ARCH_PERFMON_EVENTSEL_ENABLE</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">exclude_guest</span><span class="p">)</span>
			<span class="n">arr</span><span class="p">[</span><span class="n">idx</span><span class="p">].</span><span class="n">guest</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">ARCH_PERFMON_EVENTSEL_ENABLE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="o">*</span><span class="n">nr</span> <span class="o">=</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">num_counters</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">arr</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">core_pmu_enable_event</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">exclude_host</span><span class="p">)</span>
		<span class="n">x86_pmu_enable_event</span><span class="p">(</span><span class="n">event</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">core_pmu_enable_all</span><span class="p">(</span><span class="kt">int</span> <span class="n">added</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span> <span class="o">=</span> <span class="n">this_cpu_ptr</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpu_hw_events</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">idx</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">idx</span> <span class="o">&lt;</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">num_counters</span><span class="p">;</span> <span class="n">idx</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">events</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">test_bit</span><span class="p">(</span><span class="n">idx</span><span class="p">,</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">active_mask</span><span class="p">)</span> <span class="o">||</span>
				<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">events</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">exclude_host</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">__x86_pmu_enable_event</span><span class="p">(</span><span class="n">hwc</span><span class="p">,</span> <span class="n">ARCH_PERFMON_EVENTSEL_ENABLE</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">hsw_hw_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="n">intel_pmu_hw_config</span><span class="p">(</span><span class="n">event</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">boot_cpu_has</span><span class="p">(</span><span class="n">X86_FEATURE_RTM</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">boot_cpu_has</span><span class="p">(</span><span class="n">X86_FEATURE_HLE</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">config</span> <span class="o">|=</span> <span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">config</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">HSW_IN_TX</span><span class="o">|</span><span class="n">HSW_IN_TX_CHECKPOINTED</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * IN_TX/IN_TX-CP filters are not supported by the Haswell PMU with</span>
<span class="cm">	 * PEBS or in ANY thread mode. Since the results are non-sensical forbid</span>
<span class="cm">	 * this combination.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">config</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">HSW_IN_TX</span><span class="o">|</span><span class="n">HSW_IN_TX_CHECKPOINTED</span><span class="p">))</span> <span class="o">&amp;&amp;</span>
	     <span class="p">((</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">ARCH_PERFMON_EVENTSEL_ANY</span><span class="p">)</span> <span class="o">||</span>
	      <span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">precise_ip</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EOPNOTSUPP</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">event_is_checkpointed</span><span class="p">(</span><span class="n">event</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Sampling of checkpointed events can cause situations where</span>
<span class="cm">		 * the CPU constantly aborts because of a overflow, which is</span>
<span class="cm">		 * then checkpointed back and ignored. Forbid checkpointing</span>
<span class="cm">		 * for sampling.</span>
<span class="cm">		 *</span>
<span class="cm">		 * But still allow a long sampling period, so that perf stat</span>
<span class="cm">		 * from KVM works.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">sample_period</span> <span class="o">&gt;</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span>
		    <span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">sample_period</span> <span class="o">&lt;</span> <span class="mh">0x7fffffff</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EOPNOTSUPP</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">event_constraint</span> <span class="n">counter2_constraint</span> <span class="o">=</span>
			<span class="n">EVENT_CONSTRAINT</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mh">0x4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">event_constraint</span> <span class="o">*</span>
<span class="nf">hsw_get_event_constraints</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">idx</span><span class="p">,</span>
			  <span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">event_constraint</span> <span class="o">*</span><span class="n">c</span><span class="p">;</span>

	<span class="n">c</span> <span class="o">=</span> <span class="n">intel_get_event_constraints</span><span class="p">(</span><span class="n">cpuc</span><span class="p">,</span> <span class="n">idx</span><span class="p">,</span> <span class="n">event</span><span class="p">);</span>

	<span class="cm">/* Handle special quirk on in_tx_checkpointed only in counter 2 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">HSW_IN_TX_CHECKPOINTED</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">idxmsk64</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">))</span>
			<span class="k">return</span> <span class="o">&amp;</span><span class="n">counter2_constraint</span><span class="p">;</span>
		<span class="k">return</span> <span class="o">&amp;</span><span class="n">emptyconstraint</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">c</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Broadwell:</span>
<span class="cm"> *</span>
<span class="cm"> * The INST_RETIRED.ALL period always needs to have lowest 6 bits cleared</span>
<span class="cm"> * (BDM55) and it must not use a period smaller than 100 (BDM11). We combine</span>
<span class="cm"> * the two to enforce a minimum period of 128 (the smallest value that has bits</span>
<span class="cm"> * 0-5 cleared and &gt;= 100).</span>
<span class="cm"> *</span>
<span class="cm"> * Because of how the code in x86_perf_event_set_period() works, the truncation</span>
<span class="cm"> * of the lower 6 bits is &#39;harmless&#39; as we&#39;ll occasionally add a longer period</span>
<span class="cm"> * to make up for the &#39;lost&#39; events due to carrying the &#39;error&#39; in period_left.</span>
<span class="cm"> *</span>
<span class="cm"> * Therefore the effective (average) period matches the requested period,</span>
<span class="cm"> * despite coarser hardware granularity.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="nf">bdw_limit_period</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">left</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">INTEL_ARCH_EVENT_MASK</span><span class="p">)</span> <span class="o">==</span>
			<span class="n">X86_CONFIG</span><span class="p">(.</span><span class="n">event</span><span class="o">=</span><span class="mh">0xc0</span><span class="p">,</span> <span class="p">.</span><span class="n">umask</span><span class="o">=</span><span class="mh">0x01</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">left</span> <span class="o">&lt;</span> <span class="mi">128</span><span class="p">)</span>
			<span class="n">left</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">left</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x3fu</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">left</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">PMU_FORMAT_ATTR</span><span class="p">(</span><span class="n">event</span><span class="p">,</span>	<span class="s">&quot;config:0-7&quot;</span>	<span class="p">);</span>
<span class="n">PMU_FORMAT_ATTR</span><span class="p">(</span><span class="n">umask</span><span class="p">,</span>	<span class="s">&quot;config:8-15&quot;</span>	<span class="p">);</span>
<span class="n">PMU_FORMAT_ATTR</span><span class="p">(</span><span class="n">edge</span><span class="p">,</span>	<span class="s">&quot;config:18&quot;</span>	<span class="p">);</span>
<span class="n">PMU_FORMAT_ATTR</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span>	<span class="s">&quot;config:19&quot;</span>	<span class="p">);</span>
<span class="n">PMU_FORMAT_ATTR</span><span class="p">(</span><span class="n">any</span><span class="p">,</span>	<span class="s">&quot;config:21&quot;</span>	<span class="p">);</span> <span class="cm">/* v3 + */</span>
<span class="n">PMU_FORMAT_ATTR</span><span class="p">(</span><span class="n">inv</span><span class="p">,</span>	<span class="s">&quot;config:23&quot;</span>	<span class="p">);</span>
<span class="n">PMU_FORMAT_ATTR</span><span class="p">(</span><span class="n">cmask</span><span class="p">,</span>	<span class="s">&quot;config:24-31&quot;</span>	<span class="p">);</span>
<span class="n">PMU_FORMAT_ATTR</span><span class="p">(</span><span class="n">in_tx</span><span class="p">,</span>  <span class="s">&quot;config:32&quot;</span><span class="p">);</span>
<span class="n">PMU_FORMAT_ATTR</span><span class="p">(</span><span class="n">in_tx_cp</span><span class="p">,</span> <span class="s">&quot;config:33&quot;</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">attribute</span> <span class="o">*</span><span class="n">intel_arch_formats_attr</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">format_attr_event</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">format_attr_umask</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">format_attr_edge</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">format_attr_pc</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">format_attr_inv</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">format_attr_cmask</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="nb">NULL</span><span class="p">,</span>
<span class="p">};</span>

<span class="n">ssize_t</span> <span class="nf">intel_event_sysfs_show</span><span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="n">page</span><span class="p">,</span> <span class="n">u64</span> <span class="n">config</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">event</span> <span class="o">=</span> <span class="p">(</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">ARCH_PERFMON_EVENTSEL_EVENT</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">x86_event_sysfs_show</span><span class="p">(</span><span class="n">page</span><span class="p">,</span> <span class="n">config</span><span class="p">,</span> <span class="n">event</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">intel_shared_regs</span> <span class="o">*</span><span class="nf">allocate_shared_regs</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_shared_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">regs</span> <span class="o">=</span> <span class="n">kzalloc_node</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_shared_regs</span><span class="p">),</span>
			    <span class="n">GFP_KERNEL</span><span class="p">,</span> <span class="n">cpu_to_node</span><span class="p">(</span><span class="n">cpu</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">regs</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * initialize the locks to keep lockdep happy</span>
<span class="cm">		 */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">EXTRA_REG_MAX</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">raw_spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">lock</span><span class="p">);</span>

		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">core_id</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">regs</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intel_excl_cntrs</span> <span class="o">*</span><span class="nf">allocate_excl_cntrs</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_excl_cntrs</span> <span class="o">*</span><span class="n">c</span><span class="p">;</span>

	<span class="n">c</span> <span class="o">=</span> <span class="n">kzalloc_node</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_excl_cntrs</span><span class="p">),</span>
			 <span class="n">GFP_KERNEL</span><span class="p">,</span> <span class="n">cpu_to_node</span><span class="p">(</span><span class="n">cpu</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">raw_spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">core_id</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">c</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">intel_pmu_cpu_prepare</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">extra_regs</span> <span class="o">||</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">lbr_sel_map</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">shared_regs</span> <span class="o">=</span> <span class="n">allocate_shared_regs</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">shared_regs</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">PMU_FL_EXCL_CNTRS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">size_t</span> <span class="n">sz</span> <span class="o">=</span> <span class="n">X86_PMC_IDX_MAX</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">event_constraint</span><span class="p">);</span>

		<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">constraint_list</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="n">sz</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">constraint_list</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">err_shared_regs</span><span class="p">;</span>

		<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">excl_cntrs</span> <span class="o">=</span> <span class="n">allocate_excl_cntrs</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">excl_cntrs</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">err_constraint_list</span><span class="p">;</span>

		<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">excl_thread_id</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err_constraint_list</span><span class="p">:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">constraint_list</span><span class="p">);</span>
	<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">constraint_list</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

<span class="nl">err_shared_regs</span><span class="p">:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">shared_regs</span><span class="p">);</span>
	<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">shared_regs</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

<span class="nl">err</span><span class="p">:</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_pmu_cpu_starting</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">core_id</span> <span class="o">=</span> <span class="n">topology_core_id</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">init_debug_store_on_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
	<span class="cm">/*</span>
<span class="cm">	 * Deal with CPUs that don&#39;t clear their LBRs on power-up.</span>
<span class="cm">	 */</span>
	<span class="n">intel_pmu_lbr_reset</span><span class="p">();</span>

	<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">lbr_sel</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">shared_regs</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">PMU_FL_NO_HT_SHARING</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">for_each_cpu</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">topology_sibling_cpumask</span><span class="p">(</span><span class="n">cpu</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">intel_shared_regs</span> <span class="o">*</span><span class="n">pc</span><span class="p">;</span>

			<span class="n">pc</span> <span class="o">=</span> <span class="n">per_cpu</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">,</span> <span class="n">i</span><span class="p">).</span><span class="n">shared_regs</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">pc</span> <span class="o">&amp;&amp;</span> <span class="n">pc</span><span class="o">-&gt;</span><span class="n">core_id</span> <span class="o">==</span> <span class="n">core_id</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">kfree_on_online</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">shared_regs</span><span class="p">;</span>
				<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">shared_regs</span> <span class="o">=</span> <span class="n">pc</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">shared_regs</span><span class="o">-&gt;</span><span class="n">core_id</span> <span class="o">=</span> <span class="n">core_id</span><span class="p">;</span>
		<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">shared_regs</span><span class="o">-&gt;</span><span class="n">refcnt</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">lbr_sel_map</span><span class="p">)</span>
		<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">lbr_sel</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">shared_regs</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="n">EXTRA_REG_LBR</span><span class="p">];</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">PMU_FL_EXCL_CNTRS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">for_each_cpu</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">topology_sibling_cpumask</span><span class="p">(</span><span class="n">cpu</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">sibling</span><span class="p">;</span>
			<span class="k">struct</span> <span class="n">intel_excl_cntrs</span> <span class="o">*</span><span class="n">c</span><span class="p">;</span>

			<span class="n">sibling</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="n">c</span> <span class="o">=</span> <span class="n">sibling</span><span class="o">-&gt;</span><span class="n">excl_cntrs</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">c</span> <span class="o">&amp;&amp;</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">core_id</span> <span class="o">==</span> <span class="n">core_id</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">kfree_on_online</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">excl_cntrs</span><span class="p">;</span>
				<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">excl_cntrs</span> <span class="o">=</span> <span class="n">c</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">sibling</span><span class="o">-&gt;</span><span class="n">excl_thread_id</span><span class="p">)</span>
					<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">excl_thread_id</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">excl_cntrs</span><span class="o">-&gt;</span><span class="n">core_id</span> <span class="o">=</span> <span class="n">core_id</span><span class="p">;</span>
		<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">excl_cntrs</span><span class="o">-&gt;</span><span class="n">refcnt</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">free_excl_cntrs</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">intel_excl_cntrs</span> <span class="o">*</span><span class="n">c</span><span class="p">;</span>

	<span class="n">c</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">excl_cntrs</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">core_id</span> <span class="o">==</span> <span class="o">-</span><span class="mi">1</span> <span class="o">||</span> <span class="o">--</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">refcnt</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">kfree</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>
		<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">excl_cntrs</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">constraint_list</span><span class="p">);</span>
		<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">constraint_list</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_pmu_cpu_dying</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">intel_shared_regs</span> <span class="o">*</span><span class="n">pc</span><span class="p">;</span>

	<span class="n">pc</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">shared_regs</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pc</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pc</span><span class="o">-&gt;</span><span class="n">core_id</span> <span class="o">==</span> <span class="o">-</span><span class="mi">1</span> <span class="o">||</span> <span class="o">--</span><span class="n">pc</span><span class="o">-&gt;</span><span class="n">refcnt</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">kfree</span><span class="p">(</span><span class="n">pc</span><span class="p">);</span>
		<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">shared_regs</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">free_excl_cntrs</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>

	<span class="n">fini_debug_store_on_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_pmu_sched_task</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event_context</span> <span class="o">*</span><span class="n">ctx</span><span class="p">,</span>
				 <span class="n">bool</span> <span class="n">sched_in</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_active</span><span class="p">)</span>
		<span class="n">intel_pmu_pebs_sched_task</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">sched_in</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">lbr_nr</span><span class="p">)</span>
		<span class="n">intel_pmu_lbr_sched_task</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span> <span class="n">sched_in</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">PMU_FORMAT_ATTR</span><span class="p">(</span><span class="n">offcore_rsp</span><span class="p">,</span> <span class="s">&quot;config1:0-63&quot;</span><span class="p">);</span>

<span class="n">PMU_FORMAT_ATTR</span><span class="p">(</span><span class="n">ldlat</span><span class="p">,</span> <span class="s">&quot;config1:0-15&quot;</span><span class="p">);</span>

<span class="n">PMU_FORMAT_ATTR</span><span class="p">(</span><span class="n">frontend</span><span class="p">,</span> <span class="s">&quot;config1:0-23&quot;</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">attribute</span> <span class="o">*</span><span class="n">intel_arch3_formats_attr</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">format_attr_event</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">format_attr_umask</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">format_attr_edge</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">format_attr_pc</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">format_attr_any</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">format_attr_inv</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">format_attr_cmask</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">format_attr_in_tx</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">format_attr_in_tx_cp</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>

	<span class="o">&amp;</span><span class="n">format_attr_offcore_rsp</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span> <span class="cm">/* XXX do NHM/WSM + SNB breakout */</span>
	<span class="o">&amp;</span><span class="n">format_attr_ldlat</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span> <span class="cm">/* PEBS load latency */</span>
	<span class="nb">NULL</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">attribute</span> <span class="o">*</span><span class="n">skl_format_attr</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">format_attr_frontend</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="nb">NULL</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">__initconst</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">x86_pmu</span> <span class="n">core_pmu</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;core&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">handle_irq</span>		<span class="o">=</span> <span class="n">x86_pmu_handle_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable_all</span>		<span class="o">=</span> <span class="n">x86_pmu_disable_all</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_all</span>		<span class="o">=</span> <span class="n">core_pmu_enable_all</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>			<span class="o">=</span> <span class="n">core_pmu_enable_event</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>		<span class="o">=</span> <span class="n">x86_pmu_disable_event</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hw_config</span>		<span class="o">=</span> <span class="n">x86_pmu_hw_config</span><span class="p">,</span>
	<span class="p">.</span><span class="n">schedule_events</span>	<span class="o">=</span> <span class="n">x86_schedule_events</span><span class="p">,</span>
	<span class="p">.</span><span class="n">eventsel</span>		<span class="o">=</span> <span class="n">MSR_ARCH_PERFMON_EVENTSEL0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">perfctr</span>		<span class="o">=</span> <span class="n">MSR_ARCH_PERFMON_PERFCTR0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">event_map</span>		<span class="o">=</span> <span class="n">intel_pmu_event_map</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_events</span>		<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">intel_perfmon_event_map</span><span class="p">),</span>
	<span class="p">.</span><span class="n">apic</span>			<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">free_running_flags</span>	<span class="o">=</span> <span class="n">PEBS_FREERUNNING_FLAGS</span><span class="p">,</span>

	<span class="cm">/*</span>
<span class="cm">	 * Intel PMCs cannot be accessed sanely above 32-bit width,</span>
<span class="cm">	 * so we install an artificial 1&lt;&lt;31 period regardless of</span>
<span class="cm">	 * the generic event period:</span>
<span class="cm">	 */</span>
	<span class="p">.</span><span class="n">max_period</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1ULL</span><span class="o">&lt;&lt;</span><span class="mi">31</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_event_constraints</span>	<span class="o">=</span> <span class="n">intel_get_event_constraints</span><span class="p">,</span>
	<span class="p">.</span><span class="n">put_event_constraints</span>	<span class="o">=</span> <span class="n">intel_put_event_constraints</span><span class="p">,</span>
	<span class="p">.</span><span class="n">event_constraints</span>	<span class="o">=</span> <span class="n">intel_core_event_constraints</span><span class="p">,</span>
	<span class="p">.</span><span class="n">guest_get_msrs</span>		<span class="o">=</span> <span class="n">core_guest_get_msrs</span><span class="p">,</span>
	<span class="p">.</span><span class="n">format_attrs</span>		<span class="o">=</span> <span class="n">intel_arch_formats_attr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">events_sysfs_show</span>	<span class="o">=</span> <span class="n">intel_event_sysfs_show</span><span class="p">,</span>

	<span class="cm">/*</span>
<span class="cm">	 * Virtual (or funny metal) CPU can define x86_pmu.extra_regs</span>
<span class="cm">	 * together with PMU version 1 and thus be using core_pmu with</span>
<span class="cm">	 * shared_regs. We need following callbacks here to allocate</span>
<span class="cm">	 * it properly.</span>
<span class="cm">	 */</span>
	<span class="p">.</span><span class="n">cpu_prepare</span>		<span class="o">=</span> <span class="n">intel_pmu_cpu_prepare</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cpu_starting</span>		<span class="o">=</span> <span class="n">intel_pmu_cpu_starting</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cpu_dying</span>		<span class="o">=</span> <span class="n">intel_pmu_cpu_dying</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">__initconst</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">x86_pmu</span> <span class="n">intel_pmu</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;Intel&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">handle_irq</span>		<span class="o">=</span> <span class="n">intel_pmu_handle_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable_all</span>		<span class="o">=</span> <span class="n">intel_pmu_disable_all</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_all</span>		<span class="o">=</span> <span class="n">intel_pmu_enable_all</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>			<span class="o">=</span> <span class="n">intel_pmu_enable_event</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>		<span class="o">=</span> <span class="n">intel_pmu_disable_event</span><span class="p">,</span>
	<span class="p">.</span><span class="n">add</span>			<span class="o">=</span> <span class="n">intel_pmu_add_event</span><span class="p">,</span>
	<span class="p">.</span><span class="n">del</span>			<span class="o">=</span> <span class="n">intel_pmu_del_event</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hw_config</span>		<span class="o">=</span> <span class="n">intel_pmu_hw_config</span><span class="p">,</span>
	<span class="p">.</span><span class="n">schedule_events</span>	<span class="o">=</span> <span class="n">x86_schedule_events</span><span class="p">,</span>
	<span class="p">.</span><span class="n">eventsel</span>		<span class="o">=</span> <span class="n">MSR_ARCH_PERFMON_EVENTSEL0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">perfctr</span>		<span class="o">=</span> <span class="n">MSR_ARCH_PERFMON_PERFCTR0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">event_map</span>		<span class="o">=</span> <span class="n">intel_pmu_event_map</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_events</span>		<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">intel_perfmon_event_map</span><span class="p">),</span>
	<span class="p">.</span><span class="n">apic</span>			<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">free_running_flags</span>	<span class="o">=</span> <span class="n">PEBS_FREERUNNING_FLAGS</span><span class="p">,</span>
	<span class="cm">/*</span>
<span class="cm">	 * Intel PMCs cannot be accessed sanely above 32 bit width,</span>
<span class="cm">	 * so we install an artificial 1&lt;&lt;31 period regardless of</span>
<span class="cm">	 * the generic event period:</span>
<span class="cm">	 */</span>
	<span class="p">.</span><span class="n">max_period</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1ULL</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_event_constraints</span>	<span class="o">=</span> <span class="n">intel_get_event_constraints</span><span class="p">,</span>
	<span class="p">.</span><span class="n">put_event_constraints</span>	<span class="o">=</span> <span class="n">intel_put_event_constraints</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pebs_aliases</span>		<span class="o">=</span> <span class="n">intel_pebs_aliases_core2</span><span class="p">,</span>

	<span class="p">.</span><span class="n">format_attrs</span>		<span class="o">=</span> <span class="n">intel_arch3_formats_attr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">events_sysfs_show</span>	<span class="o">=</span> <span class="n">intel_event_sysfs_show</span><span class="p">,</span>

	<span class="p">.</span><span class="n">cpu_prepare</span>		<span class="o">=</span> <span class="n">intel_pmu_cpu_prepare</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cpu_starting</span>		<span class="o">=</span> <span class="n">intel_pmu_cpu_starting</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cpu_dying</span>		<span class="o">=</span> <span class="n">intel_pmu_cpu_dying</span><span class="p">,</span>
	<span class="p">.</span><span class="n">guest_get_msrs</span>		<span class="o">=</span> <span class="n">intel_guest_get_msrs</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sched_task</span>		<span class="o">=</span> <span class="n">intel_pmu_sched_task</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">__init</span> <span class="kt">void</span> <span class="nf">intel_clovertown_quirk</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * PEBS is unreliable due to:</span>
<span class="cm">	 *</span>
<span class="cm">	 *   AJ67  - PEBS may experience CPL leaks</span>
<span class="cm">	 *   AJ68  - PEBS PMI may be delayed by one event</span>
<span class="cm">	 *   AJ69  - GLOBAL_STATUS[62] will only be set when DEBUGCTL[12]</span>
<span class="cm">	 *   AJ106 - FREEZE_LBRS_ON_PMI doesn&#39;t work in combination with PEBS</span>
<span class="cm">	 *</span>
<span class="cm">	 * AJ67 could be worked around by restricting the OS/USR flags.</span>
<span class="cm">	 * AJ69 could be worked around by setting PMU_FREEZE_ON_PMI.</span>
<span class="cm">	 *</span>
<span class="cm">	 * AJ106 could possibly be worked around by not allowing LBR</span>
<span class="cm">	 *       usage from PEBS, including the fixup.</span>
<span class="cm">	 * AJ68  could possibly be worked around by always programming</span>
<span class="cm">	 *	 a pebs_event_reset[0] value and coping with the lost events.</span>
<span class="cm">	 *</span>
<span class="cm">	 * But taken together it might just make sense to not enable PEBS on</span>
<span class="cm">	 * these chips.</span>
<span class="cm">	 */</span>
	<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;PEBS disabled due to CPU errata</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_constraints</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">intel_snb_pebs_broken</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">rev</span> <span class="o">=</span> <span class="n">UINT_MAX</span><span class="p">;</span> <span class="cm">/* default to broken for unknown models */</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">cpu_data</span><span class="p">(</span><span class="n">cpu</span><span class="p">).</span><span class="n">x86_model</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="nl">INTEL_FAM6_SANDYBRIDGE</span><span class="p">:</span>
		<span class="n">rev</span> <span class="o">=</span> <span class="mh">0x28</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="nl">INTEL_FAM6_SANDYBRIDGE_X</span><span class="p">:</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">cpu_data</span><span class="p">(</span><span class="n">cpu</span><span class="p">).</span><span class="n">x86_mask</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">6</span><span class="o">:</span> <span class="n">rev</span> <span class="o">=</span> <span class="mh">0x618</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">7</span><span class="o">:</span> <span class="n">rev</span> <span class="o">=</span> <span class="mh">0x70c</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">cpu_data</span><span class="p">(</span><span class="n">cpu</span><span class="p">).</span><span class="n">microcode</span> <span class="o">&lt;</span> <span class="n">rev</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_snb_check_microcode</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">pebs_broken</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cpu</span><span class="p">;</span>

	<span class="n">get_online_cpus</span><span class="p">();</span>
	<span class="n">for_each_online_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">pebs_broken</span> <span class="o">=</span> <span class="n">intel_snb_pebs_broken</span><span class="p">(</span><span class="n">cpu</span><span class="p">)))</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">put_online_cpus</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pebs_broken</span> <span class="o">==</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_broken</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Serialized by the microcode lock..</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_broken</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;PEBS enabled due to microcode update</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_broken</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;PEBS disabled due to CPU errata, please upgrade microcode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_broken</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">is_lbr_from</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">msr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">lbr_from_nr</span> <span class="o">=</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">lbr_from</span> <span class="o">+</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">lbr_nr</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">lbr_from</span> <span class="o">&lt;=</span> <span class="n">msr</span> <span class="o">&amp;&amp;</span> <span class="n">msr</span> <span class="o">&lt;</span> <span class="n">lbr_from_nr</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Under certain circumstances, access certain MSR may cause #GP.</span>
<span class="cm"> * The function tests if the input MSR can be safely accessed.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">bool</span> <span class="nf">check_msr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">msr</span><span class="p">,</span> <span class="n">u64</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">val_old</span><span class="p">,</span> <span class="n">val_new</span><span class="p">,</span> <span class="n">val_tmp</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Read the current value, change it and read it back to see if it</span>
<span class="cm">	 * matches, this is needed to detect certain hardware emulators</span>
<span class="cm">	 * (qemu/kvm) that don&#39;t trap on the MSR access and always return 0s.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdmsrl_safe</span><span class="p">(</span><span class="n">msr</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val_old</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">false</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Only change the bits which can be updated by wrmsrl.</span>
<span class="cm">	 */</span>
	<span class="n">val_tmp</span> <span class="o">=</span> <span class="n">val_old</span> <span class="o">^</span> <span class="n">mask</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">is_lbr_from</span><span class="p">(</span><span class="n">msr</span><span class="p">))</span>
		<span class="n">val_tmp</span> <span class="o">=</span> <span class="n">lbr_from_signext_quirk_wr</span><span class="p">(</span><span class="n">val_tmp</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">wrmsrl_safe</span><span class="p">(</span><span class="n">msr</span><span class="p">,</span> <span class="n">val_tmp</span><span class="p">)</span> <span class="o">||</span>
	    <span class="n">rdmsrl_safe</span><span class="p">(</span><span class="n">msr</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val_new</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">false</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Quirk only affects validation in wrmsr(), so wrmsrl()&#39;s value</span>
<span class="cm">	 * should equal rdmsrl()&#39;s even with the quirk.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val_new</span> <span class="o">!=</span> <span class="n">val_tmp</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">false</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">is_lbr_from</span><span class="p">(</span><span class="n">msr</span><span class="p">))</span>
		<span class="n">val_old</span> <span class="o">=</span> <span class="n">lbr_from_signext_quirk_wr</span><span class="p">(</span><span class="n">val_old</span><span class="p">);</span>

	<span class="cm">/* Here it&#39;s sure that the MSR can be safely accessed.</span>
<span class="cm">	 * Restore the old value and return.</span>
<span class="cm">	 */</span>
	<span class="n">wrmsrl</span><span class="p">(</span><span class="n">msr</span><span class="p">,</span> <span class="n">val_old</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">__init</span> <span class="kt">void</span> <span class="nf">intel_sandybridge_quirk</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">x86_pmu</span><span class="p">.</span><span class="n">check_microcode</span> <span class="o">=</span> <span class="n">intel_snb_check_microcode</span><span class="p">;</span>
	<span class="n">intel_snb_check_microcode</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="p">{</span> <span class="kt">int</span> <span class="n">id</span><span class="p">;</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">;</span> <span class="p">}</span> <span class="n">intel_arch_events_map</span><span class="p">[]</span> <span class="n">__initconst</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PERF_COUNT_HW_CPU_CYCLES</span><span class="p">,</span> <span class="s">&quot;cpu cycles&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PERF_COUNT_HW_INSTRUCTIONS</span><span class="p">,</span> <span class="s">&quot;instructions&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PERF_COUNT_HW_BUS_CYCLES</span><span class="p">,</span> <span class="s">&quot;bus cycles&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PERF_COUNT_HW_CACHE_REFERENCES</span><span class="p">,</span> <span class="s">&quot;cache references&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PERF_COUNT_HW_CACHE_MISSES</span><span class="p">,</span> <span class="s">&quot;cache misses&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PERF_COUNT_HW_BRANCH_INSTRUCTIONS</span><span class="p">,</span> <span class="s">&quot;branch instructions&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PERF_COUNT_HW_BRANCH_MISSES</span><span class="p">,</span> <span class="s">&quot;branch misses&quot;</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">__init</span> <span class="kt">void</span> <span class="nf">intel_arch_events_quirk</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">bit</span><span class="p">;</span>

	<span class="cm">/* disable event that reported as not presend by cpuid */</span>
	<span class="n">for_each_set_bit</span><span class="p">(</span><span class="n">bit</span><span class="p">,</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">events_mask</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">intel_arch_events_map</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">intel_perfmon_event_map</span><span class="p">[</span><span class="n">intel_arch_events_map</span><span class="p">[</span><span class="n">bit</span><span class="p">].</span><span class="n">id</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;CPUID marked event: </span><span class="se">\&#39;</span><span class="s">%s</span><span class="se">\&#39;</span><span class="s"> unavailable</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">intel_arch_events_map</span><span class="p">[</span><span class="n">bit</span><span class="p">].</span><span class="n">name</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">__init</span> <span class="kt">void</span> <span class="nf">intel_nehalem_quirk</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">cpuid10_ebx</span> <span class="n">ebx</span><span class="p">;</span>

	<span class="n">ebx</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">events_maskl</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ebx</span><span class="p">.</span><span class="n">split</span><span class="p">.</span><span class="n">no_branch_misses_retired</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Erratum AAJ80 detected, we work it around by using</span>
<span class="cm">		 * the BR_MISP_EXEC.ANY event. This will over-count</span>
<span class="cm">		 * branch-misses, but it&#39;s still much better than the</span>
<span class="cm">		 * architectural event which is often completely bogus:</span>
<span class="cm">		 */</span>
		<span class="n">intel_perfmon_event_map</span><span class="p">[</span><span class="n">PERF_COUNT_HW_BRANCH_MISSES</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x7f89</span><span class="p">;</span>
		<span class="n">ebx</span><span class="p">.</span><span class="n">split</span><span class="p">.</span><span class="n">no_branch_misses_retired</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">events_maskl</span> <span class="o">=</span> <span class="n">ebx</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;CPU erratum AAJ80 worked around</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * enable software workaround for errata:</span>
<span class="cm"> * SNB: BJ122</span>
<span class="cm"> * IVB: BV98</span>
<span class="cm"> * HSW: HSD29</span>
<span class="cm"> *</span>
<span class="cm"> * Only needed when HT is enabled. However detecting</span>
<span class="cm"> * if HT is enabled is difficult (model specific). So instead,</span>
<span class="cm"> * we enable the workaround in the early boot, and verify if</span>
<span class="cm"> * it is needed in a later initcall phase once we have valid</span>
<span class="cm"> * topology information to check if HT is actually enabled</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">__init</span> <span class="kt">void</span> <span class="nf">intel_ht_bug</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">x86_pmu</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">PMU_FL_EXCL_CNTRS</span> <span class="o">|</span> <span class="n">PMU_FL_EXCL_ENABLED</span><span class="p">;</span>

	<span class="n">x86_pmu</span><span class="p">.</span><span class="n">start_scheduling</span> <span class="o">=</span> <span class="n">intel_start_scheduling</span><span class="p">;</span>
	<span class="n">x86_pmu</span><span class="p">.</span><span class="n">commit_scheduling</span> <span class="o">=</span> <span class="n">intel_commit_scheduling</span><span class="p">;</span>
	<span class="n">x86_pmu</span><span class="p">.</span><span class="n">stop_scheduling</span> <span class="o">=</span> <span class="n">intel_stop_scheduling</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">EVENT_ATTR_STR</span><span class="p">(</span><span class="n">mem</span><span class="o">-</span><span class="n">loads</span><span class="p">,</span>	<span class="n">mem_ld_hsw</span><span class="p">,</span>	<span class="s">&quot;event=0xcd,umask=0x1,ldlat=3&quot;</span><span class="p">);</span>
<span class="n">EVENT_ATTR_STR</span><span class="p">(</span><span class="n">mem</span><span class="o">-</span><span class="n">stores</span><span class="p">,</span>	<span class="n">mem_st_hsw</span><span class="p">,</span>	<span class="s">&quot;event=0xd0,umask=0x82&quot;</span><span class="p">)</span>

<span class="cm">/* Haswell special events */</span>
<span class="n">EVENT_ATTR_STR</span><span class="p">(</span><span class="n">tx</span><span class="o">-</span><span class="n">start</span><span class="p">,</span>	<span class="n">tx_start</span><span class="p">,</span>	<span class="s">&quot;event=0xc9,umask=0x1&quot;</span><span class="p">);</span>
<span class="n">EVENT_ATTR_STR</span><span class="p">(</span><span class="n">tx</span><span class="o">-</span><span class="n">commit</span><span class="p">,</span>	<span class="n">tx_commit</span><span class="p">,</span>	<span class="s">&quot;event=0xc9,umask=0x2&quot;</span><span class="p">);</span>
<span class="n">EVENT_ATTR_STR</span><span class="p">(</span><span class="n">tx</span><span class="o">-</span><span class="n">abort</span><span class="p">,</span>	<span class="n">tx_abort</span><span class="p">,</span>	<span class="s">&quot;event=0xc9,umask=0x4&quot;</span><span class="p">);</span>
<span class="n">EVENT_ATTR_STR</span><span class="p">(</span><span class="n">tx</span><span class="o">-</span><span class="n">capacity</span><span class="p">,</span>	<span class="n">tx_capacity</span><span class="p">,</span>	<span class="s">&quot;event=0x54,umask=0x2&quot;</span><span class="p">);</span>
<span class="n">EVENT_ATTR_STR</span><span class="p">(</span><span class="n">tx</span><span class="o">-</span><span class="n">conflict</span><span class="p">,</span>	<span class="n">tx_conflict</span><span class="p">,</span>	<span class="s">&quot;event=0x54,umask=0x1&quot;</span><span class="p">);</span>
<span class="n">EVENT_ATTR_STR</span><span class="p">(</span><span class="n">el</span><span class="o">-</span><span class="n">start</span><span class="p">,</span>	<span class="n">el_start</span><span class="p">,</span>	<span class="s">&quot;event=0xc8,umask=0x1&quot;</span><span class="p">);</span>
<span class="n">EVENT_ATTR_STR</span><span class="p">(</span><span class="n">el</span><span class="o">-</span><span class="n">commit</span><span class="p">,</span>	<span class="n">el_commit</span><span class="p">,</span>	<span class="s">&quot;event=0xc8,umask=0x2&quot;</span><span class="p">);</span>
<span class="n">EVENT_ATTR_STR</span><span class="p">(</span><span class="n">el</span><span class="o">-</span><span class="n">abort</span><span class="p">,</span>	<span class="n">el_abort</span><span class="p">,</span>	<span class="s">&quot;event=0xc8,umask=0x4&quot;</span><span class="p">);</span>
<span class="n">EVENT_ATTR_STR</span><span class="p">(</span><span class="n">el</span><span class="o">-</span><span class="n">capacity</span><span class="p">,</span>	<span class="n">el_capacity</span><span class="p">,</span>	<span class="s">&quot;event=0x54,umask=0x2&quot;</span><span class="p">);</span>
<span class="n">EVENT_ATTR_STR</span><span class="p">(</span><span class="n">el</span><span class="o">-</span><span class="n">conflict</span><span class="p">,</span>	<span class="n">el_conflict</span><span class="p">,</span>	<span class="s">&quot;event=0x54,umask=0x1&quot;</span><span class="p">);</span>
<span class="n">EVENT_ATTR_STR</span><span class="p">(</span><span class="n">cycles</span><span class="o">-</span><span class="n">t</span><span class="p">,</span>	<span class="n">cycles_t</span><span class="p">,</span>	<span class="s">&quot;event=0x3c,in_tx=1&quot;</span><span class="p">);</span>
<span class="n">EVENT_ATTR_STR</span><span class="p">(</span><span class="n">cycles</span><span class="o">-</span><span class="n">ct</span><span class="p">,</span>	<span class="n">cycles_ct</span><span class="p">,</span>	<span class="s">&quot;event=0x3c,in_tx=1,in_tx_cp=1&quot;</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">attribute</span> <span class="o">*</span><span class="n">hsw_events_attrs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">tx_start</span><span class="p">),</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">tx_commit</span><span class="p">),</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">tx_abort</span><span class="p">),</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">tx_capacity</span><span class="p">),</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">tx_conflict</span><span class="p">),</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">el_start</span><span class="p">),</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">el_commit</span><span class="p">),</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">el_abort</span><span class="p">),</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">el_capacity</span><span class="p">),</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">el_conflict</span><span class="p">),</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">cycles_t</span><span class="p">),</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">cycles_ct</span><span class="p">),</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">mem_ld_hsw</span><span class="p">),</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">mem_st_hsw</span><span class="p">),</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">td_slots_issued</span><span class="p">),</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">td_slots_retired</span><span class="p">),</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">td_fetch_bubbles</span><span class="p">),</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">td_total_slots</span><span class="p">),</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">td_total_slots_scale</span><span class="p">),</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">td_recovery_bubbles</span><span class="p">),</span>
	<span class="n">EVENT_PTR</span><span class="p">(</span><span class="n">td_recovery_bubbles_scale</span><span class="p">),</span>
	<span class="nb">NULL</span>
<span class="p">};</span>

<span class="n">__init</span> <span class="kt">int</span> <span class="nf">intel_pmu_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">cpuid10_edx</span> <span class="n">edx</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">cpuid10_eax</span> <span class="n">eax</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">cpuid10_ebx</span> <span class="n">ebx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">event_constraint</span> <span class="o">*</span><span class="n">c</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">unused</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">extra_reg</span> <span class="o">*</span><span class="n">er</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">version</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpu_has</span><span class="p">(</span><span class="o">&amp;</span><span class="n">boot_cpu_data</span><span class="p">,</span> <span class="n">X86_FEATURE_ARCH_PERFMON</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">x86</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mh">0x6</span><span class="o">:</span>
			<span class="k">return</span> <span class="n">p6_pmu_init</span><span class="p">();</span>
		<span class="k">case</span> <span class="mh">0xb</span><span class="o">:</span>
			<span class="k">return</span> <span class="n">knc_pmu_init</span><span class="p">();</span>
		<span class="k">case</span> <span class="mh">0xf</span><span class="o">:</span>
			<span class="k">return</span> <span class="n">p4_pmu_init</span><span class="p">();</span>
		<span class="p">}</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Check whether the Architectural PerfMon supports</span>
<span class="cm">	 * Branch Misses Retired hw_event or not.</span>
<span class="cm">	 */</span>
	<span class="n">cpuid</span><span class="p">(</span><span class="mi">10</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">eax</span><span class="p">.</span><span class="n">full</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ebx</span><span class="p">.</span><span class="n">full</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">unused</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">edx</span><span class="p">.</span><span class="n">full</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">eax</span><span class="p">.</span><span class="n">split</span><span class="p">.</span><span class="n">mask_length</span> <span class="o">&lt;</span> <span class="n">ARCH_PERFMON_EVENTS_COUNT</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="n">version</span> <span class="o">=</span> <span class="n">eax</span><span class="p">.</span><span class="n">split</span><span class="p">.</span><span class="n">version_id</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">version</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">x86_pmu</span> <span class="o">=</span> <span class="n">core_pmu</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">x86_pmu</span> <span class="o">=</span> <span class="n">intel_pmu</span><span class="p">;</span>

	<span class="n">x86_pmu</span><span class="p">.</span><span class="n">version</span>			<span class="o">=</span> <span class="n">version</span><span class="p">;</span>
	<span class="n">x86_pmu</span><span class="p">.</span><span class="n">num_counters</span>		<span class="o">=</span> <span class="n">eax</span><span class="p">.</span><span class="n">split</span><span class="p">.</span><span class="n">num_counters</span><span class="p">;</span>
	<span class="n">x86_pmu</span><span class="p">.</span><span class="n">cntval_bits</span>		<span class="o">=</span> <span class="n">eax</span><span class="p">.</span><span class="n">split</span><span class="p">.</span><span class="n">bit_width</span><span class="p">;</span>
	<span class="n">x86_pmu</span><span class="p">.</span><span class="n">cntval_mask</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1ULL</span> <span class="o">&lt;&lt;</span> <span class="n">eax</span><span class="p">.</span><span class="n">split</span><span class="p">.</span><span class="n">bit_width</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">x86_pmu</span><span class="p">.</span><span class="n">events_maskl</span>		<span class="o">=</span> <span class="n">ebx</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
	<span class="n">x86_pmu</span><span class="p">.</span><span class="n">events_mask_len</span>		<span class="o">=</span> <span class="n">eax</span><span class="p">.</span><span class="n">split</span><span class="p">.</span><span class="n">mask_length</span><span class="p">;</span>

	<span class="n">x86_pmu</span><span class="p">.</span><span class="n">max_pebs_events</span>		<span class="o">=</span> <span class="n">min_t</span><span class="p">(</span><span class="kt">unsigned</span><span class="p">,</span> <span class="n">MAX_PEBS_EVENTS</span><span class="p">,</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">num_counters</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Quirk: v2 perfmon does not report fixed-purpose events, so</span>
<span class="cm">	 * assume at least 3 events, when not running in a hypervisor:</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">version</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">assume</span> <span class="o">=</span> <span class="mi">3</span> <span class="o">*</span> <span class="o">!</span><span class="n">boot_cpu_has</span><span class="p">(</span><span class="n">X86_FEATURE_HYPERVISOR</span><span class="p">);</span>

		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">num_counters_fixed</span> <span class="o">=</span>
			<span class="n">max</span><span class="p">((</span><span class="kt">int</span><span class="p">)</span><span class="n">edx</span><span class="p">.</span><span class="n">split</span><span class="p">.</span><span class="n">num_counters_fixed</span><span class="p">,</span> <span class="n">assume</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">boot_cpu_has</span><span class="p">(</span><span class="n">X86_FEATURE_PDCM</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">u64</span> <span class="n">capabilities</span><span class="p">;</span>

		<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_IA32_PERF_CAPABILITIES</span><span class="p">,</span> <span class="n">capabilities</span><span class="p">);</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">intel_cap</span><span class="p">.</span><span class="n">capabilities</span> <span class="o">=</span> <span class="n">capabilities</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">intel_ds_init</span><span class="p">();</span>

	<span class="n">x86_add_quirk</span><span class="p">(</span><span class="n">intel_arch_events_quirk</span><span class="p">);</span> <span class="cm">/* Install first, so it runs last */</span>

	<span class="cm">/*</span>
<span class="cm">	 * Install the hw-cache-events table:</span>
<span class="cm">	 */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">x86_model</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="nl">INTEL_FAM6_CORE_YONAH</span><span class="p">:</span>
		<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot;Core events, &quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="nl">INTEL_FAM6_CORE2_MEROM</span><span class="p">:</span>
		<span class="n">x86_add_quirk</span><span class="p">(</span><span class="n">intel_clovertown_quirk</span><span class="p">);</span>
	<span class="k">case</span> <span class="nl">INTEL_FAM6_CORE2_MEROM_L</span><span class="p">:</span>
	<span class="k">case</span> <span class="nl">INTEL_FAM6_CORE2_PENRYN</span><span class="p">:</span>
	<span class="k">case</span> <span class="nl">INTEL_FAM6_CORE2_DUNNINGTON</span><span class="p">:</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">hw_cache_event_ids</span><span class="p">,</span> <span class="n">core2_hw_cache_event_ids</span><span class="p">,</span>
		       <span class="k">sizeof</span><span class="p">(</span><span class="n">hw_cache_event_ids</span><span class="p">));</span>

		<span class="n">intel_pmu_lbr_init_core</span><span class="p">();</span>

		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">event_constraints</span> <span class="o">=</span> <span class="n">intel_core2_event_constraints</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_constraints</span> <span class="o">=</span> <span class="n">intel_core2_pebs_event_constraints</span><span class="p">;</span>
		<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot;Core2 events, &quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="nl">INTEL_FAM6_NEHALEM</span><span class="p">:</span>
	<span class="k">case</span> <span class="nl">INTEL_FAM6_NEHALEM_EP</span><span class="p">:</span>
	<span class="k">case</span> <span class="nl">INTEL_FAM6_NEHALEM_EX</span><span class="p">:</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">hw_cache_event_ids</span><span class="p">,</span> <span class="n">nehalem_hw_cache_event_ids</span><span class="p">,</span>
		       <span class="k">sizeof</span><span class="p">(</span><span class="n">hw_cache_event_ids</span><span class="p">));</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">hw_cache_extra_regs</span><span class="p">,</span> <span class="n">nehalem_hw_cache_extra_regs</span><span class="p">,</span>
		       <span class="k">sizeof</span><span class="p">(</span><span class="n">hw_cache_extra_regs</span><span class="p">));</span>

		<span class="n">intel_pmu_lbr_init_nhm</span><span class="p">();</span>

		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">event_constraints</span> <span class="o">=</span> <span class="n">intel_nehalem_event_constraints</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_constraints</span> <span class="o">=</span> <span class="n">intel_nehalem_pebs_event_constraints</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">enable_all</span> <span class="o">=</span> <span class="n">intel_pmu_nhm_enable_all</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">extra_regs</span> <span class="o">=</span> <span class="n">intel_nehalem_extra_regs</span><span class="p">;</span>

		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">cpu_events</span> <span class="o">=</span> <span class="n">nhm_events_attrs</span><span class="p">;</span>

		<span class="cm">/* UOPS_ISSUED.STALLED_CYCLES */</span>
		<span class="n">intel_perfmon_event_map</span><span class="p">[</span><span class="n">PERF_COUNT_HW_STALLED_CYCLES_FRONTEND</span><span class="p">]</span> <span class="o">=</span>
			<span class="n">X86_CONFIG</span><span class="p">(.</span><span class="n">event</span><span class="o">=</span><span class="mh">0x0e</span><span class="p">,</span> <span class="p">.</span><span class="n">umask</span><span class="o">=</span><span class="mh">0x01</span><span class="p">,</span> <span class="p">.</span><span class="n">inv</span><span class="o">=</span><span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">cmask</span><span class="o">=</span><span class="mi">1</span><span class="p">);</span>
		<span class="cm">/* UOPS_EXECUTED.CORE_ACTIVE_CYCLES,c=1,i=1 */</span>
		<span class="n">intel_perfmon_event_map</span><span class="p">[</span><span class="n">PERF_COUNT_HW_STALLED_CYCLES_BACKEND</span><span class="p">]</span> <span class="o">=</span>
			<span class="n">X86_CONFIG</span><span class="p">(.</span><span class="n">event</span><span class="o">=</span><span class="mh">0xb1</span><span class="p">,</span> <span class="p">.</span><span class="n">umask</span><span class="o">=</span><span class="mh">0x3f</span><span class="p">,</span> <span class="p">.</span><span class="n">inv</span><span class="o">=</span><span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">cmask</span><span class="o">=</span><span class="mi">1</span><span class="p">);</span>

		<span class="n">intel_pmu_pebs_data_source_nhm</span><span class="p">();</span>
		<span class="n">x86_add_quirk</span><span class="p">(</span><span class="n">intel_nehalem_quirk</span><span class="p">);</span>

		<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot;Nehalem events, &quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="nl">INTEL_FAM6_ATOM_PINEVIEW</span><span class="p">:</span>
	<span class="k">case</span> <span class="nl">INTEL_FAM6_ATOM_LINCROFT</span><span class="p">:</span>
	<span class="k">case</span> <span class="nl">INTEL_FAM6_ATOM_PENWELL</span><span class="p">:</span>
	<span class="k">case</span> <span class="nl">INTEL_FAM6_ATOM_CLOVERVIEW</span><span class="p">:</span>
	<span class="k">case</span> <span class="nl">INTEL_FAM6_ATOM_CEDARVIEW</span><span class="p">:</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">hw_cache_event_ids</span><span class="p">,</span> <span class="n">atom_hw_cache_event_ids</span><span class="p">,</span>
		       <span class="k">sizeof</span><span class="p">(</span><span class="n">hw_cache_event_ids</span><span class="p">));</span>

		<span class="n">intel_pmu_lbr_init_atom</span><span class="p">();</span>

		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">event_constraints</span> <span class="o">=</span> <span class="n">intel_gen_event_constraints</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_constraints</span> <span class="o">=</span> <span class="n">intel_atom_pebs_event_constraints</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_aliases</span> <span class="o">=</span> <span class="n">intel_pebs_aliases_core2</span><span class="p">;</span>
		<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot;Atom events, &quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="nl">INTEL_FAM6_ATOM_SILVERMONT1</span><span class="p">:</span>
	<span class="k">case</span> <span class="nl">INTEL_FAM6_ATOM_SILVERMONT2</span><span class="p">:</span>
	<span class="k">case</span> <span class="nl">INTEL_FAM6_ATOM_AIRMONT</span><span class="p">:</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">hw_cache_event_ids</span><span class="p">,</span> <span class="n">slm_hw_cache_event_ids</span><span class="p">,</span>
			<span class="k">sizeof</span><span class="p">(</span><span class="n">hw_cache_event_ids</span><span class="p">));</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">hw_cache_extra_regs</span><span class="p">,</span> <span class="n">slm_hw_cache_extra_regs</span><span class="p">,</span>
		       <span class="k">sizeof</span><span class="p">(</span><span class="n">hw_cache_extra_regs</span><span class="p">));</span>

		<span class="n">intel_pmu_lbr_init_slm</span><span class="p">();</span>

		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">event_constraints</span> <span class="o">=</span> <span class="n">intel_slm_event_constraints</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_constraints</span> <span class="o">=</span> <span class="n">intel_slm_pebs_event_constraints</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">extra_regs</span> <span class="o">=</span> <span class="n">intel_slm_extra_regs</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">PMU_FL_HAS_RSP_1</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">cpu_events</span> <span class="o">=</span> <span class="n">slm_events_attrs</span><span class="p">;</span>
		<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot;Silvermont events, &quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="nl">INTEL_FAM6_ATOM_GOLDMONT</span><span class="p">:</span>
	<span class="k">case</span> <span class="nl">INTEL_FAM6_ATOM_DENVERTON</span><span class="p">:</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">hw_cache_event_ids</span><span class="p">,</span> <span class="n">glm_hw_cache_event_ids</span><span class="p">,</span>
		       <span class="k">sizeof</span><span class="p">(</span><span class="n">hw_cache_event_ids</span><span class="p">));</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">hw_cache_extra_regs</span><span class="p">,</span> <span class="n">glm_hw_cache_extra_regs</span><span class="p">,</span>
		       <span class="k">sizeof</span><span class="p">(</span><span class="n">hw_cache_extra_regs</span><span class="p">));</span>

		<span class="n">intel_pmu_lbr_init_skl</span><span class="p">();</span>

		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">event_constraints</span> <span class="o">=</span> <span class="n">intel_slm_event_constraints</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_constraints</span> <span class="o">=</span> <span class="n">intel_glm_pebs_event_constraints</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">extra_regs</span> <span class="o">=</span> <span class="n">intel_glm_extra_regs</span><span class="p">;</span>
		<span class="cm">/*</span>
<span class="cm">		 * It&#39;s recommended to use CPU_CLK_UNHALTED.CORE_P + NPEBS</span>
<span class="cm">		 * for precise cycles.</span>
<span class="cm">		 * :pp is identical to :ppp</span>
<span class="cm">		 */</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_aliases</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_prec_dist</span> <span class="o">=</span> <span class="n">true</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">lbr_pt_coexist</span> <span class="o">=</span> <span class="n">true</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">PMU_FL_HAS_RSP_1</span><span class="p">;</span>
		<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot;Goldmont events, &quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="nl">INTEL_FAM6_WESTMERE</span><span class="p">:</span>
	<span class="k">case</span> <span class="nl">INTEL_FAM6_WESTMERE_EP</span><span class="p">:</span>
	<span class="k">case</span> <span class="nl">INTEL_FAM6_WESTMERE_EX</span><span class="p">:</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">hw_cache_event_ids</span><span class="p">,</span> <span class="n">westmere_hw_cache_event_ids</span><span class="p">,</span>
		       <span class="k">sizeof</span><span class="p">(</span><span class="n">hw_cache_event_ids</span><span class="p">));</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">hw_cache_extra_regs</span><span class="p">,</span> <span class="n">nehalem_hw_cache_extra_regs</span><span class="p">,</span>
		       <span class="k">sizeof</span><span class="p">(</span><span class="n">hw_cache_extra_regs</span><span class="p">));</span>

		<span class="n">intel_pmu_lbr_init_nhm</span><span class="p">();</span>

		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">event_constraints</span> <span class="o">=</span> <span class="n">intel_westmere_event_constraints</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">enable_all</span> <span class="o">=</span> <span class="n">intel_pmu_nhm_enable_all</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_constraints</span> <span class="o">=</span> <span class="n">intel_westmere_pebs_event_constraints</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">extra_regs</span> <span class="o">=</span> <span class="n">intel_westmere_extra_regs</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">PMU_FL_HAS_RSP_1</span><span class="p">;</span>

		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">cpu_events</span> <span class="o">=</span> <span class="n">nhm_events_attrs</span><span class="p">;</span>

		<span class="cm">/* UOPS_ISSUED.STALLED_CYCLES */</span>
		<span class="n">intel_perfmon_event_map</span><span class="p">[</span><span class="n">PERF_COUNT_HW_STALLED_CYCLES_FRONTEND</span><span class="p">]</span> <span class="o">=</span>
			<span class="n">X86_CONFIG</span><span class="p">(.</span><span class="n">event</span><span class="o">=</span><span class="mh">0x0e</span><span class="p">,</span> <span class="p">.</span><span class="n">umask</span><span class="o">=</span><span class="mh">0x01</span><span class="p">,</span> <span class="p">.</span><span class="n">inv</span><span class="o">=</span><span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">cmask</span><span class="o">=</span><span class="mi">1</span><span class="p">);</span>
		<span class="cm">/* UOPS_EXECUTED.CORE_ACTIVE_CYCLES,c=1,i=1 */</span>
		<span class="n">intel_perfmon_event_map</span><span class="p">[</span><span class="n">PERF_COUNT_HW_STALLED_CYCLES_BACKEND</span><span class="p">]</span> <span class="o">=</span>
			<span class="n">X86_CONFIG</span><span class="p">(.</span><span class="n">event</span><span class="o">=</span><span class="mh">0xb1</span><span class="p">,</span> <span class="p">.</span><span class="n">umask</span><span class="o">=</span><span class="mh">0x3f</span><span class="p">,</span> <span class="p">.</span><span class="n">inv</span><span class="o">=</span><span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">cmask</span><span class="o">=</span><span class="mi">1</span><span class="p">);</span>

		<span class="n">intel_pmu_pebs_data_source_nhm</span><span class="p">();</span>
		<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot;Westmere events, &quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="nl">INTEL_FAM6_SANDYBRIDGE</span><span class="p">:</span>
	<span class="k">case</span> <span class="nl">INTEL_FAM6_SANDYBRIDGE_X</span><span class="p">:</span>
		<span class="n">x86_add_quirk</span><span class="p">(</span><span class="n">intel_sandybridge_quirk</span><span class="p">);</span>
		<span class="n">x86_add_quirk</span><span class="p">(</span><span class="n">intel_ht_bug</span><span class="p">);</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">hw_cache_event_ids</span><span class="p">,</span> <span class="n">snb_hw_cache_event_ids</span><span class="p">,</span>
		       <span class="k">sizeof</span><span class="p">(</span><span class="n">hw_cache_event_ids</span><span class="p">));</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">hw_cache_extra_regs</span><span class="p">,</span> <span class="n">snb_hw_cache_extra_regs</span><span class="p">,</span>
		       <span class="k">sizeof</span><span class="p">(</span><span class="n">hw_cache_extra_regs</span><span class="p">));</span>

		<span class="n">intel_pmu_lbr_init_snb</span><span class="p">();</span>

		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">event_constraints</span> <span class="o">=</span> <span class="n">intel_snb_event_constraints</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_constraints</span> <span class="o">=</span> <span class="n">intel_snb_pebs_event_constraints</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_aliases</span> <span class="o">=</span> <span class="n">intel_pebs_aliases_snb</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">x86_model</span> <span class="o">==</span> <span class="n">INTEL_FAM6_SANDYBRIDGE_X</span><span class="p">)</span>
			<span class="n">x86_pmu</span><span class="p">.</span><span class="n">extra_regs</span> <span class="o">=</span> <span class="n">intel_snbep_extra_regs</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">x86_pmu</span><span class="p">.</span><span class="n">extra_regs</span> <span class="o">=</span> <span class="n">intel_snb_extra_regs</span><span class="p">;</span>


		<span class="cm">/* all extra regs are per-cpu when HT is on */</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">PMU_FL_HAS_RSP_1</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">PMU_FL_NO_HT_SHARING</span><span class="p">;</span>

		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">cpu_events</span> <span class="o">=</span> <span class="n">snb_events_attrs</span><span class="p">;</span>

		<span class="cm">/* UOPS_ISSUED.ANY,c=1,i=1 to count stall cycles */</span>
		<span class="n">intel_perfmon_event_map</span><span class="p">[</span><span class="n">PERF_COUNT_HW_STALLED_CYCLES_FRONTEND</span><span class="p">]</span> <span class="o">=</span>
			<span class="n">X86_CONFIG</span><span class="p">(.</span><span class="n">event</span><span class="o">=</span><span class="mh">0x0e</span><span class="p">,</span> <span class="p">.</span><span class="n">umask</span><span class="o">=</span><span class="mh">0x01</span><span class="p">,</span> <span class="p">.</span><span class="n">inv</span><span class="o">=</span><span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">cmask</span><span class="o">=</span><span class="mi">1</span><span class="p">);</span>
		<span class="cm">/* UOPS_DISPATCHED.THREAD,c=1,i=1 to count stall cycles*/</span>
		<span class="n">intel_perfmon_event_map</span><span class="p">[</span><span class="n">PERF_COUNT_HW_STALLED_CYCLES_BACKEND</span><span class="p">]</span> <span class="o">=</span>
			<span class="n">X86_CONFIG</span><span class="p">(.</span><span class="n">event</span><span class="o">=</span><span class="mh">0xb1</span><span class="p">,</span> <span class="p">.</span><span class="n">umask</span><span class="o">=</span><span class="mh">0x01</span><span class="p">,</span> <span class="p">.</span><span class="n">inv</span><span class="o">=</span><span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">cmask</span><span class="o">=</span><span class="mi">1</span><span class="p">);</span>

		<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot;SandyBridge events, &quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="nl">INTEL_FAM6_IVYBRIDGE</span><span class="p">:</span>
	<span class="k">case</span> <span class="nl">INTEL_FAM6_IVYBRIDGE_X</span><span class="p">:</span>
		<span class="n">x86_add_quirk</span><span class="p">(</span><span class="n">intel_ht_bug</span><span class="p">);</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">hw_cache_event_ids</span><span class="p">,</span> <span class="n">snb_hw_cache_event_ids</span><span class="p">,</span>
		       <span class="k">sizeof</span><span class="p">(</span><span class="n">hw_cache_event_ids</span><span class="p">));</span>
		<span class="cm">/* dTLB-load-misses on IVB is different than SNB */</span>
		<span class="n">hw_cache_event_ids</span><span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">DTLB</span><span class="p">)][</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)][</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span> <span class="o">=</span> <span class="mh">0x8108</span><span class="p">;</span> <span class="cm">/* DTLB_LOAD_MISSES.DEMAND_LD_MISS_CAUSES_A_WALK */</span>

		<span class="n">memcpy</span><span class="p">(</span><span class="n">hw_cache_extra_regs</span><span class="p">,</span> <span class="n">snb_hw_cache_extra_regs</span><span class="p">,</span>
		       <span class="k">sizeof</span><span class="p">(</span><span class="n">hw_cache_extra_regs</span><span class="p">));</span>

		<span class="n">intel_pmu_lbr_init_snb</span><span class="p">();</span>

		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">event_constraints</span> <span class="o">=</span> <span class="n">intel_ivb_event_constraints</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_constraints</span> <span class="o">=</span> <span class="n">intel_ivb_pebs_event_constraints</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_aliases</span> <span class="o">=</span> <span class="n">intel_pebs_aliases_ivb</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_prec_dist</span> <span class="o">=</span> <span class="n">true</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">x86_model</span> <span class="o">==</span> <span class="n">INTEL_FAM6_IVYBRIDGE_X</span><span class="p">)</span>
			<span class="n">x86_pmu</span><span class="p">.</span><span class="n">extra_regs</span> <span class="o">=</span> <span class="n">intel_snbep_extra_regs</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">x86_pmu</span><span class="p">.</span><span class="n">extra_regs</span> <span class="o">=</span> <span class="n">intel_snb_extra_regs</span><span class="p">;</span>
		<span class="cm">/* all extra regs are per-cpu when HT is on */</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">PMU_FL_HAS_RSP_1</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">PMU_FL_NO_HT_SHARING</span><span class="p">;</span>

		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">cpu_events</span> <span class="o">=</span> <span class="n">snb_events_attrs</span><span class="p">;</span>

		<span class="cm">/* UOPS_ISSUED.ANY,c=1,i=1 to count stall cycles */</span>
		<span class="n">intel_perfmon_event_map</span><span class="p">[</span><span class="n">PERF_COUNT_HW_STALLED_CYCLES_FRONTEND</span><span class="p">]</span> <span class="o">=</span>
			<span class="n">X86_CONFIG</span><span class="p">(.</span><span class="n">event</span><span class="o">=</span><span class="mh">0x0e</span><span class="p">,</span> <span class="p">.</span><span class="n">umask</span><span class="o">=</span><span class="mh">0x01</span><span class="p">,</span> <span class="p">.</span><span class="n">inv</span><span class="o">=</span><span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">cmask</span><span class="o">=</span><span class="mi">1</span><span class="p">);</span>

		<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot;IvyBridge events, &quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>


	<span class="k">case</span> <span class="nl">INTEL_FAM6_HASWELL_CORE</span><span class="p">:</span>
	<span class="k">case</span> <span class="nl">INTEL_FAM6_HASWELL_X</span><span class="p">:</span>
	<span class="k">case</span> <span class="nl">INTEL_FAM6_HASWELL_ULT</span><span class="p">:</span>
	<span class="k">case</span> <span class="nl">INTEL_FAM6_HASWELL_GT3E</span><span class="p">:</span>
		<span class="n">x86_add_quirk</span><span class="p">(</span><span class="n">intel_ht_bug</span><span class="p">);</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">late_ack</span> <span class="o">=</span> <span class="n">true</span><span class="p">;</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">hw_cache_event_ids</span><span class="p">,</span> <span class="n">hsw_hw_cache_event_ids</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">hw_cache_event_ids</span><span class="p">));</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">hw_cache_extra_regs</span><span class="p">,</span> <span class="n">hsw_hw_cache_extra_regs</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">hw_cache_extra_regs</span><span class="p">));</span>

		<span class="n">intel_pmu_lbr_init_hsw</span><span class="p">();</span>

		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">event_constraints</span> <span class="o">=</span> <span class="n">intel_hsw_event_constraints</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_constraints</span> <span class="o">=</span> <span class="n">intel_hsw_pebs_event_constraints</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">extra_regs</span> <span class="o">=</span> <span class="n">intel_snbep_extra_regs</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_aliases</span> <span class="o">=</span> <span class="n">intel_pebs_aliases_ivb</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_prec_dist</span> <span class="o">=</span> <span class="n">true</span><span class="p">;</span>
		<span class="cm">/* all extra regs are per-cpu when HT is on */</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">PMU_FL_HAS_RSP_1</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">PMU_FL_NO_HT_SHARING</span><span class="p">;</span>

		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">hw_config</span> <span class="o">=</span> <span class="n">hsw_hw_config</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">get_event_constraints</span> <span class="o">=</span> <span class="n">hsw_get_event_constraints</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">cpu_events</span> <span class="o">=</span> <span class="n">hsw_events_attrs</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">lbr_double_abort</span> <span class="o">=</span> <span class="n">true</span><span class="p">;</span>
		<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot;Haswell events, &quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="nl">INTEL_FAM6_BROADWELL_CORE</span><span class="p">:</span>
	<span class="k">case</span> <span class="nl">INTEL_FAM6_BROADWELL_XEON_D</span><span class="p">:</span>
	<span class="k">case</span> <span class="nl">INTEL_FAM6_BROADWELL_GT3E</span><span class="p">:</span>
	<span class="k">case</span> <span class="nl">INTEL_FAM6_BROADWELL_X</span><span class="p">:</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">late_ack</span> <span class="o">=</span> <span class="n">true</span><span class="p">;</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">hw_cache_event_ids</span><span class="p">,</span> <span class="n">hsw_hw_cache_event_ids</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">hw_cache_event_ids</span><span class="p">));</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">hw_cache_extra_regs</span><span class="p">,</span> <span class="n">hsw_hw_cache_extra_regs</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">hw_cache_extra_regs</span><span class="p">));</span>

		<span class="cm">/* L3_MISS_LOCAL_DRAM is BIT(26) in Broadwell */</span>
		<span class="n">hw_cache_extra_regs</span><span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">LL</span><span class="p">)][</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)][</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span> <span class="o">=</span> <span class="n">HSW_DEMAND_READ</span> <span class="o">|</span>
									 <span class="n">BDW_L3_MISS</span><span class="o">|</span><span class="n">HSW_SNOOP_DRAM</span><span class="p">;</span>
		<span class="n">hw_cache_extra_regs</span><span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">LL</span><span class="p">)][</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)][</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span> <span class="o">=</span> <span class="n">HSW_DEMAND_WRITE</span><span class="o">|</span><span class="n">BDW_L3_MISS</span><span class="o">|</span>
									  <span class="n">HSW_SNOOP_DRAM</span><span class="p">;</span>
		<span class="n">hw_cache_extra_regs</span><span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">NODE</span><span class="p">)][</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)][</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="n">HSW_DEMAND_READ</span><span class="o">|</span>
									     <span class="n">BDW_L3_MISS_LOCAL</span><span class="o">|</span><span class="n">HSW_SNOOP_DRAM</span><span class="p">;</span>
		<span class="n">hw_cache_extra_regs</span><span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">NODE</span><span class="p">)][</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)][</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="n">HSW_DEMAND_WRITE</span><span class="o">|</span>
									      <span class="n">BDW_L3_MISS_LOCAL</span><span class="o">|</span><span class="n">HSW_SNOOP_DRAM</span><span class="p">;</span>

		<span class="n">intel_pmu_lbr_init_hsw</span><span class="p">();</span>

		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">event_constraints</span> <span class="o">=</span> <span class="n">intel_bdw_event_constraints</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_constraints</span> <span class="o">=</span> <span class="n">intel_bdw_pebs_event_constraints</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">extra_regs</span> <span class="o">=</span> <span class="n">intel_snbep_extra_regs</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_aliases</span> <span class="o">=</span> <span class="n">intel_pebs_aliases_ivb</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_prec_dist</span> <span class="o">=</span> <span class="n">true</span><span class="p">;</span>
		<span class="cm">/* all extra regs are per-cpu when HT is on */</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">PMU_FL_HAS_RSP_1</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">PMU_FL_NO_HT_SHARING</span><span class="p">;</span>

		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">hw_config</span> <span class="o">=</span> <span class="n">hsw_hw_config</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">get_event_constraints</span> <span class="o">=</span> <span class="n">hsw_get_event_constraints</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">cpu_events</span> <span class="o">=</span> <span class="n">hsw_events_attrs</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">limit_period</span> <span class="o">=</span> <span class="n">bdw_limit_period</span><span class="p">;</span>
		<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot;Broadwell events, &quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="nl">INTEL_FAM6_XEON_PHI_KNL</span><span class="p">:</span>
	<span class="k">case</span> <span class="nl">INTEL_FAM6_XEON_PHI_KNM</span><span class="p">:</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">hw_cache_event_ids</span><span class="p">,</span>
		       <span class="n">slm_hw_cache_event_ids</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">hw_cache_event_ids</span><span class="p">));</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">hw_cache_extra_regs</span><span class="p">,</span>
		       <span class="n">knl_hw_cache_extra_regs</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">hw_cache_extra_regs</span><span class="p">));</span>
		<span class="n">intel_pmu_lbr_init_knl</span><span class="p">();</span>

		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">event_constraints</span> <span class="o">=</span> <span class="n">intel_slm_event_constraints</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_constraints</span> <span class="o">=</span> <span class="n">intel_slm_pebs_event_constraints</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">extra_regs</span> <span class="o">=</span> <span class="n">intel_knl_extra_regs</span><span class="p">;</span>

		<span class="cm">/* all extra regs are per-cpu when HT is on */</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">PMU_FL_HAS_RSP_1</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">PMU_FL_NO_HT_SHARING</span><span class="p">;</span>

		<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot;Knights Landing/Mill events, &quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="nl">INTEL_FAM6_SKYLAKE_MOBILE</span><span class="p">:</span>
	<span class="k">case</span> <span class="nl">INTEL_FAM6_SKYLAKE_DESKTOP</span><span class="p">:</span>
	<span class="k">case</span> <span class="nl">INTEL_FAM6_SKYLAKE_X</span><span class="p">:</span>
	<span class="k">case</span> <span class="nl">INTEL_FAM6_KABYLAKE_MOBILE</span><span class="p">:</span>
	<span class="k">case</span> <span class="nl">INTEL_FAM6_KABYLAKE_DESKTOP</span><span class="p">:</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">late_ack</span> <span class="o">=</span> <span class="n">true</span><span class="p">;</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">hw_cache_event_ids</span><span class="p">,</span> <span class="n">skl_hw_cache_event_ids</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">hw_cache_event_ids</span><span class="p">));</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">hw_cache_extra_regs</span><span class="p">,</span> <span class="n">skl_hw_cache_extra_regs</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">hw_cache_extra_regs</span><span class="p">));</span>
		<span class="n">intel_pmu_lbr_init_skl</span><span class="p">();</span>

		<span class="cm">/* INT_MISC.RECOVERY_CYCLES has umask 1 in Skylake */</span>
		<span class="n">event_attr_td_recovery_bubbles</span><span class="p">.</span><span class="n">event_str_noht</span> <span class="o">=</span>
			<span class="s">&quot;event=0xd,umask=0x1,cmask=1&quot;</span><span class="p">;</span>
		<span class="n">event_attr_td_recovery_bubbles</span><span class="p">.</span><span class="n">event_str_ht</span> <span class="o">=</span>
			<span class="s">&quot;event=0xd,umask=0x1,cmask=1,any=1&quot;</span><span class="p">;</span>

		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">event_constraints</span> <span class="o">=</span> <span class="n">intel_skl_event_constraints</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_constraints</span> <span class="o">=</span> <span class="n">intel_skl_pebs_event_constraints</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">extra_regs</span> <span class="o">=</span> <span class="n">intel_skl_extra_regs</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_aliases</span> <span class="o">=</span> <span class="n">intel_pebs_aliases_skl</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_prec_dist</span> <span class="o">=</span> <span class="n">true</span><span class="p">;</span>
		<span class="cm">/* all extra regs are per-cpu when HT is on */</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">PMU_FL_HAS_RSP_1</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">PMU_FL_NO_HT_SHARING</span><span class="p">;</span>

		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">hw_config</span> <span class="o">=</span> <span class="n">hsw_hw_config</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">get_event_constraints</span> <span class="o">=</span> <span class="n">hsw_get_event_constraints</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">format_attrs</span> <span class="o">=</span> <span class="n">merge_attr</span><span class="p">(</span><span class="n">intel_arch3_formats_attr</span><span class="p">,</span>
						  <span class="n">skl_format_attr</span><span class="p">);</span>
		<span class="n">WARN_ON</span><span class="p">(</span><span class="o">!</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">format_attrs</span><span class="p">);</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">cpu_events</span> <span class="o">=</span> <span class="n">hsw_events_attrs</span><span class="p">;</span>
		<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot;Skylake events, &quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">default</span><span class="o">:</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">version</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">1</span><span class="o">:</span>
			<span class="n">x86_pmu</span><span class="p">.</span><span class="n">event_constraints</span> <span class="o">=</span> <span class="n">intel_v1_event_constraints</span><span class="p">;</span>
			<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot;generic architected perfmon v1, &quot;</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">default</span><span class="o">:</span>
			<span class="cm">/*</span>
<span class="cm">			 * default constraints for v2 and up</span>
<span class="cm">			 */</span>
			<span class="n">x86_pmu</span><span class="p">.</span><span class="n">event_constraints</span> <span class="o">=</span> <span class="n">intel_gen_event_constraints</span><span class="p">;</span>
			<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot;generic architected perfmon, &quot;</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">num_counters</span> <span class="o">&gt;</span> <span class="n">INTEL_PMC_MAX_GENERIC</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WARN</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">KERN_ERR</span> <span class="s">&quot;hw perf events %d &gt; max(%d), clipping!&quot;</span><span class="p">,</span>
		     <span class="n">x86_pmu</span><span class="p">.</span><span class="n">num_counters</span><span class="p">,</span> <span class="n">INTEL_PMC_MAX_GENERIC</span><span class="p">);</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">num_counters</span> <span class="o">=</span> <span class="n">INTEL_PMC_MAX_GENERIC</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">x86_pmu</span><span class="p">.</span><span class="n">intel_ctrl</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1ULL</span> <span class="o">&lt;&lt;</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">num_counters</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">num_counters_fixed</span> <span class="o">&gt;</span> <span class="n">INTEL_PMC_MAX_FIXED</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WARN</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">KERN_ERR</span> <span class="s">&quot;hw perf events fixed %d &gt; max(%d), clipping!&quot;</span><span class="p">,</span>
		     <span class="n">x86_pmu</span><span class="p">.</span><span class="n">num_counters_fixed</span><span class="p">,</span> <span class="n">INTEL_PMC_MAX_FIXED</span><span class="p">);</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">num_counters_fixed</span> <span class="o">=</span> <span class="n">INTEL_PMC_MAX_FIXED</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">x86_pmu</span><span class="p">.</span><span class="n">intel_ctrl</span> <span class="o">|=</span>
		<span class="p">((</span><span class="mi">1LL</span> <span class="o">&lt;&lt;</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">num_counters_fixed</span><span class="p">)</span><span class="o">-</span><span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">INTEL_PMC_IDX_FIXED</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">event_constraints</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * event on fixed counter2 (REF_CYCLES) only works on this</span>
<span class="cm">		 * counter, so do not extend mask to generic counters</span>
<span class="cm">		 */</span>
		<span class="n">for_each_event_constraint</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">event_constraints</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">cmask</span> <span class="o">==</span> <span class="n">FIXED_EVENT_FLAGS</span>
			    <span class="o">&amp;&amp;</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">idxmsk64</span> <span class="o">!=</span> <span class="n">INTEL_PMC_MSK_FIXED_REF_CYCLES</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">c</span><span class="o">-&gt;</span><span class="n">idxmsk64</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1ULL</span> <span class="o">&lt;&lt;</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">num_counters</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">c</span><span class="o">-&gt;</span><span class="n">idxmsk64</span> <span class="o">&amp;=</span>
				<span class="o">~</span><span class="p">(</span><span class="o">~</span><span class="mi">0ULL</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">INTEL_PMC_IDX_FIXED</span> <span class="o">+</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">num_counters_fixed</span><span class="p">));</span>
			<span class="n">c</span><span class="o">-&gt;</span><span class="n">weight</span> <span class="o">=</span> <span class="n">hweight64</span><span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">idxmsk64</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Access LBR MSR may cause #GP under certain circumstances.</span>
<span class="cm">	 * E.g. KVM doesn&#39;t support LBR MSR</span>
<span class="cm">	 * Check all LBT MSR here.</span>
<span class="cm">	 * Disable LBR access if any LBR MSRs can not be accessed.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">lbr_nr</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">check_msr</span><span class="p">(</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">lbr_tos</span><span class="p">,</span> <span class="mh">0x3UL</span><span class="p">))</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">lbr_nr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">lbr_nr</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">check_msr</span><span class="p">(</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">lbr_from</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0xffffUL</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		      <span class="n">check_msr</span><span class="p">(</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">lbr_to</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0xffffUL</span><span class="p">)))</span>
			<span class="n">x86_pmu</span><span class="p">.</span><span class="n">lbr_nr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">lbr_nr</span><span class="p">)</span>
		<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot;%d-deep LBR, &quot;</span><span class="p">,</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">lbr_nr</span><span class="p">);</span>
	<span class="cm">/*</span>
<span class="cm">	 * Access extra MSR may cause #GP under certain circumstances.</span>
<span class="cm">	 * E.g. KVM doesn&#39;t support offcore event</span>
<span class="cm">	 * Check all extra_regs here.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">extra_regs</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">er</span> <span class="o">=</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">extra_regs</span><span class="p">;</span> <span class="n">er</span><span class="o">-&gt;</span><span class="n">msr</span><span class="p">;</span> <span class="n">er</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">er</span><span class="o">-&gt;</span><span class="n">extra_msr_access</span> <span class="o">=</span> <span class="n">check_msr</span><span class="p">(</span><span class="n">er</span><span class="o">-&gt;</span><span class="n">msr</span><span class="p">,</span> <span class="mh">0x11UL</span><span class="p">);</span>
			<span class="cm">/* Disable LBR select mapping */</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">er</span><span class="o">-&gt;</span><span class="n">idx</span> <span class="o">==</span> <span class="n">EXTRA_REG_LBR</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">er</span><span class="o">-&gt;</span><span class="n">extra_msr_access</span><span class="p">)</span>
				<span class="n">x86_pmu</span><span class="p">.</span><span class="n">lbr_sel_map</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Support full width counters using alternative MSR range */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">intel_cap</span><span class="p">.</span><span class="n">full_width_write</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">max_period</span> <span class="o">=</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">cntval_mask</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">x86_pmu</span><span class="p">.</span><span class="n">perfctr</span> <span class="o">=</span> <span class="n">MSR_IA32_PMC0</span><span class="p">;</span>
		<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot;full-width counters, &quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * HT bug: phase 2 init</span>
<span class="cm"> * Called once we have valid topology information to check</span>
<span class="cm"> * whether or not HT is enabled</span>
<span class="cm"> * If HT is off, then we disable the workaround</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">__init</span> <span class="kt">int</span> <span class="nf">fixup_ht_bug</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">c</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * problem not present on this CPU model, nothing to do</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">PMU_FL_EXCL_ENABLED</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">topology_max_smt_threads</span><span class="p">()</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;PMU erratum BJ122, BV98, HSD29 worked around, HT is on</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">lockup_detector_suspend</span><span class="p">()</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;failed to disable PMU erratum BJ122, BV98, HSD29 workaround</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">x86_pmu</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">PMU_FL_EXCL_CNTRS</span> <span class="o">|</span> <span class="n">PMU_FL_EXCL_ENABLED</span><span class="p">);</span>

	<span class="n">x86_pmu</span><span class="p">.</span><span class="n">start_scheduling</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">x86_pmu</span><span class="p">.</span><span class="n">commit_scheduling</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">x86_pmu</span><span class="p">.</span><span class="n">stop_scheduling</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">lockup_detector_resume</span><span class="p">();</span>

	<span class="n">get_online_cpus</span><span class="p">();</span>

	<span class="n">for_each_online_cpu</span><span class="p">(</span><span class="n">c</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">free_excl_cntrs</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">put_online_cpus</span><span class="p">();</span>
	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;PMU erratum BJ122, BV98, HSD29 workaround disabled, HT off</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">subsys_initcall</span><span class="p">(</span><span class="n">fixup_ht_bug</span><span class="p">)</span>
</pre></div>
</td></tr></table></div>

				</div>
			</main>
</html>