$date
	Thu Sep  1 09:14:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q3_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 ! f $end
$var wire 1 & k1 $end
$var wire 1 ' k2 $end
$var wire 1 ( k3 $end
$var wire 1 ) k4 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1%
#40
0%
1$
#60
0$
1#
#80
0#
1"
#100
1%
#120
1!
1'
1$
#140
0!
0'
0%
0$
1#
#160
1!
1(
1%
#180
0(
1)
0%
1$
#200
1'
0)
1%
0#
#220
1&
0'
1#
0"
#240
