

================================================================
== Vitis HLS Report for 'matMultiply_float_6_6_6_6'
================================================================
* Date:           Tue Nov 22 20:35:47 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        KF_kernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.484 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      157|      157|  1.570 us|  1.570 us|  157|  157|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- matMul_loop_L     |      156|      156|        52|          -|          -|     3|        no|
        | + matMul_loop_N    |       50|       50|        50|          -|          -|     1|        no|
        |  ++ matMul_loop_M  |       48|       48|         8|          -|          -|     6|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%br_ln13 = br void" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 12 'br' 'br_ln13' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.87>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i = phi i2 %add_ln13, void %._crit_edge7.loopexit, i2 0, void %.lr.ph11" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 13 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.62ns)   --->   "%add_ln13 = add i2 %i, i2 1" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 14 'add' 'add_ln13' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.51ns)   --->   "%icmp_ln13 = icmp_eq  i2 %i, i2 3" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 15 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %.split4, void %._crit_edge12.loopexit" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 17 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 18 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %i, i3 0" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 19 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %i, i1 0" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 20 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i3 %p_shl1" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 21 'zext' 'p_shl1_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.87ns)   --->   "%empty = sub i5 %p_shl, i5 %p_shl1_cast" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 22 'sub' 'empty' <Predicate = (!icmp_ln13)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.48ns)   --->   "%br_ln17 = br void" [../../src/hls_src/matrix_ops.h:17]   --->   Operation 23 'br' 'br_ln17' <Predicate = (!icmp_ln13)> <Delay = 0.48>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln32 = ret" [../../src/hls_src/matrix_ops.h:32]   --->   Operation 24 'ret' 'ret_ln32' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.62>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%k = phi i1 1, void %._crit_edge.loopexit, i1 0, void %.split4"   --->   Operation 25 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i1 %k" [../../src/hls_src/matrix_ops.h:17]   --->   Operation 26 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i1 %k" [../../src/hls_src/matrix_ops.h:17]   --->   Operation 27 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %k, void %.split2, void %._crit_edge7.loopexit" [../../src/hls_src/matrix_ops.h:17]   --->   Operation 29 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../../src/hls_src/matrix_ops.h:17]   --->   Operation 30 'specloopname' 'specloopname_ln17' <Predicate = (!k)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.62ns)   --->   "%add_ln20 = add i2 %zext_ln17_1, i2 %i" [../../src/hls_src/matrix_ops.h:20]   --->   Operation 31 'add' 'add_ln20' <Predicate = (!k)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i2 %add_ln20" [../../src/hls_src/matrix_ops.h:20]   --->   Operation 32 'zext' 'zext_ln20' <Predicate = (!k)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%mat_out_addr = getelementptr i32 %mat_out, i64 0, i64 %zext_ln20" [../../src/hls_src/matrix_ops.h:20]   --->   Operation 33 'getelementptr' 'mat_out_addr' <Predicate = (!k)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.48ns)   --->   "%br_ln23 = br void %.lr.ph" [../../src/hls_src/matrix_ops.h:23]   --->   Operation 34 'br' 'br_ln23' <Predicate = (!k)> <Delay = 0.48>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 35 'br' 'br_ln0' <Predicate = (k)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.05>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%j = phi i3 %add_ln23, void %.split, i3 0, void %.split2" [../../src/hls_src/matrix_ops.h:23]   --->   Operation 36 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%add1913 = phi i32 %tmp, void %.split, i32 0, void %.split2" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 37 'phi' 'add1913' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.74ns)   --->   "%add_ln23 = add i3 %j, i3 1" [../../src/hls_src/matrix_ops.h:23]   --->   Operation 38 'add' 'add_ln23' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i3 %j" [../../src/hls_src/matrix_ops.h:23]   --->   Operation 39 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.69ns)   --->   "%icmp_ln23 = icmp_eq  i3 %j, i3 6" [../../src/hls_src/matrix_ops.h:23]   --->   Operation 40 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %.split, void %._crit_edge.loopexit" [../../src/hls_src/matrix_ops.h:23]   --->   Operation 42 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.87ns)   --->   "%add_ln27 = add i5 %zext_ln23, i5 %empty" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 43 'add' 'add_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i5 %add_ln27" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 44 'zext' 'zext_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%mat_in_L_addr = getelementptr i32 %mat_in_L, i64 0, i64 %zext_ln27" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 45 'getelementptr' 'mat_in_L_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (0.79ns)   --->   "%mat_in_L_load = load i5 %mat_in_L_addr" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 46 'load' 'mat_in_L_load' <Predicate = (!icmp_ln23)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18> <ROM>
ST_4 : Operation 47 [1/1] (0.74ns)   --->   "%add_ln27_2 = add i3 %j, i3 %zext_ln17" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 47 'add' 'add_ln27_2' <Predicate = (!icmp_ln23)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i3 %add_ln27_2" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 48 'zext' 'zext_ln27_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%mat_in_R_addr = getelementptr i32 %mat_in_R, i64 0, i64 %zext_ln27_2" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 49 'getelementptr' 'mat_in_R_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 50 [2/2] (0.79ns)   --->   "%mat_in_R_load = load i3 %mat_in_R_addr" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 50 'load' 'mat_in_R_load' <Predicate = (!icmp_ln23)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 51 [1/1] (0.69ns)   --->   "%icmp_ln27 = icmp_eq  i3 %add_ln23, i3 6" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 51 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (1.35ns)   --->   "%store_ln27 = store i32 %add1913, i6 %mat_out_addr" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 52 'store' 'store_ln27' <Predicate = (icmp_ln23)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 53 'br' 'br_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.46>
ST_5 : Operation 54 [1/2] (0.79ns)   --->   "%mat_in_L_load = load i5 %mat_in_L_addr" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 54 'load' 'mat_in_L_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18> <ROM>
ST_5 : Operation 55 [1/2] (0.79ns)   --->   "%mat_in_R_load = load i3 %mat_in_R_addr" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 55 'load' 'mat_in_R_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 56 [4/4] (4.67ns)   --->   "%mul = fmul i32 %mat_in_L_load, i32 %mat_in_R_load" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 56 'fmul' 'mul' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.67>
ST_6 : Operation 57 [3/4] (4.67ns)   --->   "%mul = fmul i32 %mat_in_L_load, i32 %mat_in_R_load" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 57 'fmul' 'mul' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.67>
ST_7 : Operation 58 [2/4] (4.67ns)   --->   "%mul = fmul i32 %mat_in_L_load, i32 %mat_in_R_load" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 58 'fmul' 'mul' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.67>
ST_8 : Operation 59 [1/4] (4.67ns)   --->   "%mul = fmul i32 %mat_in_L_load, i32 %mat_in_R_load" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 59 'fmul' 'mul' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.48>
ST_9 : Operation 60 [3/3] (5.48ns)   --->   "%tmp = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln27" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 60 'facc' 'tmp' <Predicate = true> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.48>
ST_10 : Operation 61 [2/3] (5.48ns)   --->   "%tmp = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln27" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 61 'facc' 'tmp' <Predicate = true> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.48>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [../../src/hls_src/matrix_ops.h:23]   --->   Operation 62 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [1/3] (5.48ns)   --->   "%tmp = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln27" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 63 'facc' 'tmp' <Predicate = true> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 64 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mat_in_L]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mat_in_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mat_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln13               (br               ) [ 011111111111]
i                     (phi              ) [ 001111111111]
add_ln13              (add              ) [ 011111111111]
icmp_ln13             (icmp             ) [ 001111111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000]
br_ln13               (br               ) [ 000000000000]
specloopname_ln13     (specloopname     ) [ 000000000000]
p_shl                 (bitconcatenate   ) [ 000000000000]
p_shl1                (bitconcatenate   ) [ 000000000000]
p_shl1_cast           (zext             ) [ 000000000000]
empty                 (sub              ) [ 000111111111]
br_ln17               (br               ) [ 001111111111]
ret_ln32              (ret              ) [ 000000000000]
k                     (phi              ) [ 001111111111]
zext_ln17             (zext             ) [ 000011111111]
zext_ln17_1           (zext             ) [ 000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000]
br_ln17               (br               ) [ 000000000000]
specloopname_ln17     (specloopname     ) [ 000000000000]
add_ln20              (add              ) [ 000000000000]
zext_ln20             (zext             ) [ 000000000000]
mat_out_addr          (getelementptr    ) [ 000011111111]
br_ln23               (br               ) [ 001111111111]
br_ln0                (br               ) [ 011111111111]
j                     (phi              ) [ 000010000000]
add1913               (phi              ) [ 000010000000]
add_ln23              (add              ) [ 001111111111]
zext_ln23             (zext             ) [ 000000000000]
icmp_ln23             (icmp             ) [ 001111111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000]
br_ln23               (br               ) [ 000000000000]
add_ln27              (add              ) [ 000000000000]
zext_ln27             (zext             ) [ 000000000000]
mat_in_L_addr         (getelementptr    ) [ 000001000000]
add_ln27_2            (add              ) [ 000000000000]
zext_ln27_2           (zext             ) [ 000000000000]
mat_in_R_addr         (getelementptr    ) [ 000001000000]
icmp_ln27             (icmp             ) [ 000001111111]
store_ln27            (store            ) [ 000000000000]
br_ln0                (br               ) [ 001111111111]
mat_in_L_load         (load             ) [ 000000111000]
mat_in_R_load         (load             ) [ 000000111000]
mul                   (fmul             ) [ 000000000111]
specloopname_ln23     (specloopname     ) [ 000000000000]
tmp                   (facc             ) [ 001111111111]
br_ln0                (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mat_in_L">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_in_L"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mat_in_R">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_in_R"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mat_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FACC"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="mat_out_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="2" slack="0"/>
<pin id="52" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mat_out_addr/3 "/>
</bind>
</comp>

<comp id="55" class="1004" name="mat_in_L_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="32" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="5" slack="0"/>
<pin id="59" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mat_in_L_addr/4 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="5" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mat_in_L_load/4 "/>
</bind>
</comp>

<comp id="68" class="1004" name="mat_in_R_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="3" slack="0"/>
<pin id="72" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mat_in_R_addr/4 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="3" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mat_in_R_load/4 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln27_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="6" slack="1"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="86" class="1005" name="i_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="2" slack="1"/>
<pin id="88" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="2" slack="0"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="1" slack="1"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="98" class="1005" name="k_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="1"/>
<pin id="100" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="k_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="1" slack="1"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="111" class="1005" name="j_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="1"/>
<pin id="113" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="j_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="3" slack="0"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="1" slack="1"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="122" class="1005" name="add1913_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1913 (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="add1913_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="32" slack="1"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add1913/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/5 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_ln13_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="2" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln13_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="2" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_shl_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="0"/>
<pin id="154" dir="0" index="1" bw="2" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_shl1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="0" index="1" bw="2" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_shl1_cast_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="0"/>
<pin id="170" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="empty_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="0"/>
<pin id="174" dir="0" index="1" bw="3" slack="0"/>
<pin id="175" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln17_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln17_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln20_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="2" slack="1"/>
<pin id="189" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln20_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="0"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln23_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln23_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="0"/>
<pin id="205" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln23_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="0"/>
<pin id="209" dir="0" index="1" bw="2" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln27_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="3" slack="0"/>
<pin id="215" dir="0" index="1" bw="5" slack="2"/>
<pin id="216" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln27_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="0"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="add_ln27_2_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="1"/>
<pin id="226" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_2/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln27_2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="3" slack="0"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_2/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="icmp_ln27_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="3" slack="0"/>
<pin id="235" dir="0" index="1" bw="2" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="1"/>
<pin id="242" dir="0" index="2" bw="1" slack="5"/>
<pin id="243" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="facc(582) " fcode="facc"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="245" class="1005" name="add_ln13_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="2" slack="0"/>
<pin id="247" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="253" class="1005" name="empty_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="2"/>
<pin id="255" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="258" class="1005" name="zext_ln17_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="1"/>
<pin id="260" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17 "/>
</bind>
</comp>

<comp id="263" class="1005" name="mat_out_addr_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="6" slack="1"/>
<pin id="265" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mat_out_addr "/>
</bind>
</comp>

<comp id="268" class="1005" name="add_ln23_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="0"/>
<pin id="270" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="276" class="1005" name="mat_in_L_addr_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="1"/>
<pin id="278" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="mat_in_L_addr "/>
</bind>
</comp>

<comp id="281" class="1005" name="mat_in_R_addr_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="3" slack="1"/>
<pin id="283" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="mat_in_R_addr "/>
</bind>
</comp>

<comp id="286" class="1005" name="icmp_ln27_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="5"/>
<pin id="288" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="291" class="1005" name="mat_in_L_load_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mat_in_L_load "/>
</bind>
</comp>

<comp id="296" class="1005" name="mat_in_R_load_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mat_in_R_load "/>
</bind>
</comp>

<comp id="301" class="1005" name="mul_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="306" class="1005" name="tmp_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="34" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="34" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="55" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="34" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="97"><net_src comp="90" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="101"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="98" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="98" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="125"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="133"><net_src comp="126" pin="4"/><net_sink comp="81" pin=1"/></net>

<net id="138"><net_src comp="62" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="75" pin="3"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="90" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="90" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="90" pin="4"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="90" pin="4"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="171"><net_src comp="160" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="152" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="168" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="103" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="103" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="86" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="201"><net_src comp="115" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="38" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="115" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="115" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="40" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="203" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="213" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="227"><net_src comp="115" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="223" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="237"><net_src comp="197" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="40" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="44" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="140" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="256"><net_src comp="172" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="261"><net_src comp="178" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="266"><net_src comp="48" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="271"><net_src comp="197" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="279"><net_src comp="55" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="284"><net_src comp="68" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="289"><net_src comp="233" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="294"><net_src comp="62" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="299"><net_src comp="75" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="304"><net_src comp="134" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="309"><net_src comp="239" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="126" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mat_out | {4 }
 - Input state : 
	Port: matMultiply<float, 6, 6, 6>.6 : mat_in_L | {4 5 }
	Port: matMultiply<float, 6, 6, 6>.6 : mat_in_R | {4 5 }
  - Chain level:
	State 1
	State 2
		add_ln13 : 1
		icmp_ln13 : 1
		br_ln13 : 2
		p_shl : 1
		p_shl1 : 1
		p_shl1_cast : 2
		empty : 3
	State 3
		zext_ln17 : 1
		zext_ln17_1 : 1
		br_ln17 : 1
		add_ln20 : 2
		zext_ln20 : 3
		mat_out_addr : 4
	State 4
		add_ln23 : 1
		zext_ln23 : 1
		icmp_ln23 : 1
		br_ln23 : 2
		add_ln27 : 2
		zext_ln27 : 3
		mat_in_L_addr : 4
		mat_in_L_load : 5
		add_ln27_2 : 1
		zext_ln27_2 : 2
		mat_in_R_addr : 3
		mat_in_R_load : 4
		icmp_ln27 : 2
		store_ln27 : 1
	State 5
		mul : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   facc   |     grp_fu_239     |    0    |   137   |   831   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_134     |    3    |   143   |   140   |
|----------|--------------------|---------|---------|---------|
|          |   add_ln13_fu_140  |    0    |    0    |    9    |
|          |   add_ln20_fu_186  |    0    |    0    |    9    |
|    add   |   add_ln23_fu_197  |    0    |    0    |    10   |
|          |   add_ln27_fu_213  |    0    |    0    |    12   |
|          |  add_ln27_2_fu_223 |    0    |    0    |    10   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln13_fu_146  |    0    |    0    |    8    |
|   icmp   |  icmp_ln23_fu_207  |    0    |    0    |    8    |
|          |  icmp_ln27_fu_233  |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
|    sub   |    empty_fu_172    |    0    |    0    |    12   |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    p_shl_fu_152    |    0    |    0    |    0    |
|          |    p_shl1_fu_160   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          | p_shl1_cast_fu_168 |    0    |    0    |    0    |
|          |  zext_ln17_fu_178  |    0    |    0    |    0    |
|          | zext_ln17_1_fu_182 |    0    |    0    |    0    |
|   zext   |  zext_ln20_fu_192  |    0    |    0    |    0    |
|          |  zext_ln23_fu_203  |    0    |    0    |    0    |
|          |  zext_ln27_fu_218  |    0    |    0    |    0    |
|          | zext_ln27_2_fu_228 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    3    |   280   |   1057  |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   add1913_reg_122   |   32   |
|   add_ln13_reg_245  |    2   |
|   add_ln23_reg_268  |    3   |
|    empty_reg_253    |    5   |
|       i_reg_86      |    2   |
|  icmp_ln27_reg_286  |    1   |
|      j_reg_111      |    3   |
|       k_reg_98      |    1   |
|mat_in_L_addr_reg_276|    5   |
|mat_in_L_load_reg_291|   32   |
|mat_in_R_addr_reg_281|    3   |
|mat_in_R_load_reg_296|   32   |
| mat_out_addr_reg_263|    6   |
|     mul_reg_301     |   32   |
|     tmp_reg_306     |   32   |
|  zext_ln17_reg_258  |    3   |
+---------------------+--------+
|        Total        |   194  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_62 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_75 |  p0  |   2  |   3  |    6   ||    9    |
|     i_reg_86     |  p0  |   2  |   2  |    4   ||    9    |
|     k_reg_98     |  p0  |   2  |   1  |    2   |
|    grp_fu_134    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_134    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   150  ||  2.934  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   280  |  1057  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |   194  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    2   |   474  |  1102  |
+-----------+--------+--------+--------+--------+
