{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607579798895 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607579798896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 22:56:38 2020 " "Processing started: Wed Dec 09 22:56:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607579798896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579798896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579798896 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607579799308 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607579799308 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clockDivider.v(17) " "Verilog HDL information at clockDivider.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "../Source/clockDivider.v" "" { Text "F:/FPGADesign/Project2/Source/clockDivider.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607579804878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgadesign/project2/source/clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgadesign/project2/source/clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "../Source/clockDivider.v" "" { Text "F:/FPGADesign/Project2/Source/clockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607579804878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579804878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgadesign/project2/source/aud.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgadesign/project2/source/aud.v" { { "Info" "ISGN_ENTITY_NAME" "1 aud " "Found entity 1: aud" {  } { { "../Source/aud.v" "" { Text "F:/FPGADesign/Project2/Source/aud.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607579804879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579804879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgadesign/project2/source/audio.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgadesign/project2/source/audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio " "Found entity 1: audio" {  } { { "../Source/audio.v" "" { Text "F:/FPGADesign/Project2/Source/audio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607579804880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579804880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "issp1/synthesis/issp1.v 1 1 " "Found 1 design units, including 1 entities, in source file issp1/synthesis/issp1.v" { { "Info" "ISGN_ENTITY_NAME" "1 issp1 " "Found entity 1: issp1" {  } { { "issp1/synthesis/issp1.v" "" { Text "F:/FPGADesign/Project2/Quartus/issp1/synthesis/issp1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607579804881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579804881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "issp1/synthesis/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file issp1/synthesis/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "issp1/synthesis/submodules/altsource_probe_top.v" "" { Text "F:/FPGADesign/Project2/Quartus/issp1/synthesis/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607579804882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579804882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgadesign/project2/source/tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgadesign/project2/source/tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "../Source/tb.v" "" { Text "F:/FPGADesign/Project2/Source/tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607579804884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579804884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgadesign/project2/source/i2c_ol.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgadesign/project2/source/i2c_ol.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_OL " "Found entity 1: i2c_OL" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607579804888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579804888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgadesign/project2/source/i2c_nsl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgadesign/project2/source/i2c_nsl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_NSL " "Found entity 1: i2c_NSL" {  } { { "../Source/i2c_NSL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_NSL.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607579804891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579804891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgadesign/project2/source/i2c_csl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgadesign/project2/source/i2c_csl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_CSL " "Found entity 1: i2c_CSL" {  } { { "../Source/i2c_CSL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_CSL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607579804893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579804893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgadesign/project2/source/i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgadesign/project2/source/i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "../Source/i2c.v" "" { Text "F:/FPGADesign/Project2/Source/i2c.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607579804896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579804896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "issp/synthesis/issp.v 1 1 " "Found 1 design units, including 1 entities, in source file issp/synthesis/issp.v" { { "Info" "ISGN_ENTITY_NAME" "1 issp " "Found entity 1: issp" {  } { { "issp/synthesis/issp.v" "" { Text "F:/FPGADesign/Project2/Quartus/issp/synthesis/issp.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607579804900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579804900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "issp/synthesis/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file issp/synthesis/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "issp/synthesis/submodules/altsource_probe_top.v" "" { Text "F:/FPGADesign/Project2/Quartus/issp/synthesis/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607579804901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579804901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgadesign/project2/source/clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgadesign/project2/source/clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "../Source/clock.v" "" { Text "F:/FPGADesign/Project2/Source/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607579804906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579804906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgadesign/project2/source/project2.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgadesign/project2/source/project2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project2 " "Found entity 1: Project2" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607579804907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579804907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "F:/FPGADesign/Project2/Quartus/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607579804908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579804908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "F:/FPGADesign/Project2/Quartus/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607579804909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579804909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "F:/FPGADesign/Project2/Quartus/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607579804911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579804911 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CurrS i2c.v(13) " "Verilog HDL Implicit Net warning at i2c.v(13): created implicit net for \"CurrS\"" {  } { { "../Source/i2c.v" "" { Text "F:/FPGADesign/Project2/Source/i2c.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607579804911 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "adcdat Project2.v(62) " "Verilog HDL Implicit Net warning at Project2.v(62): created implicit net for \"adcdat\"" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607579804911 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "adclrck Project2.v(62) " "Verilog HDL Implicit Net warning at Project2.v(62): created implicit net for \"adclrck\"" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607579804911 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bclk Project2.v(62) " "Verilog HDL Implicit Net warning at Project2.v(62): created implicit net for \"bclk\"" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607579804911 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dacdat Project2.v(62) " "Verilog HDL Implicit Net warning at Project2.v(62): created implicit net for \"dacdat\"" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607579804911 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "daclrck Project2.v(62) " "Verilog HDL Implicit Net warning at Project2.v(62): created implicit net for \"daclrck\"" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607579804911 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xck Project2.v(62) " "Verilog HDL Implicit Net warning at Project2.v(62): created implicit net for \"xck\"" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607579804911 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project2 " "Elaborating entity \"Project2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607579804960 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start Project2.v(77) " "Verilog HDL Always Construct warning at Project2.v(77): inferring latch(es) for variable \"start\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607579804961 "|Project2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR Project2.v(17) " "Output port \"LEDR\" at Project2.v(17) has no driver" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607579804961 "|Project2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 Project2.v(20) " "Output port \"HEX0\" at Project2.v(20) has no driver" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607579804961 "|Project2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Project2.v(21) " "Output port \"HEX1\" at Project2.v(21) has no driver" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607579804961 "|Project2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Project2.v(22) " "Output port \"HEX2\" at Project2.v(22) has no driver" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607579804961 "|Project2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Project2.v(23) " "Output port \"HEX3\" at Project2.v(23) has no driver" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607579804961 "|Project2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Project2.v(24) " "Output port \"HEX4\" at Project2.v(24) has no driver" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607579804961 "|Project2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Project2.v(25) " "Output port \"HEX5\" at Project2.v(25) has no driver" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607579804961 "|Project2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT Project2.v(32) " "Output port \"AUD_DACDAT\" at Project2.v(32) has no driver" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607579804961 "|Project2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK Project2.v(34) " "Output port \"AUD_XCK\" at Project2.v(34) has no driver" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607579804961 "|Project2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start Project2.v(77) " "Inferred latch for \"start\" at Project2.v(77)" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579804961 "|Project2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:clk_U0 " "Elaborating entity \"clock\" for hierarchy \"clock:clk_U0\"" {  } { { "../Source/Project2.v" "clk_U0" { Text "F:/FPGADesign/Project2/Source/Project2.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607579804962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll clock:clk_U0\|pll:PLL1 " "Elaborating entity \"pll\" for hierarchy \"clock:clk_U0\|pll:PLL1\"" {  } { { "../Source/clock.v" "PLL1" { Text "F:/FPGADesign/Project2/Source/clock.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607579804963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 clock:clk_U0\|pll:PLL1\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"clock:clk_U0\|pll:PLL1\|pll_0002:pll_inst\"" {  } { { "pll.v" "pll_inst" { Text "F:/FPGADesign/Project2/Quartus/pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607579804964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll clock:clk_U0\|pll:PLL1\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"clock:clk_U0\|pll:PLL1\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "F:/FPGADesign/Project2/Quartus/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607579804989 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1607579804991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock:clk_U0\|pll:PLL1\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"clock:clk_U0\|pll:PLL1\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "F:/FPGADesign/Project2/Quartus/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607579804991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock:clk_U0\|pll:PLL1\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"clock:clk_U0\|pll:PLL1\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.000000 MHz " "Parameter \"output_clock_frequency0\" = \"12.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579804991 ""}  } { { "pll/pll_0002.v" "" { Text "F:/FPGADesign/Project2/Quartus/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607579804991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider clockDivider:clk_U1 " "Elaborating entity \"clockDivider\" for hierarchy \"clockDivider:clk_U1\"" {  } { { "../Source/Project2.v" "clk_U1" { Text "F:/FPGADesign/Project2/Source/Project2.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607579804993 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 clockDivider.v(29) " "Verilog HDL assignment warning at clockDivider.v(29): truncated value with size 32 to match size of target (23)" {  } { { "../Source/clockDivider.v" "" { Text "F:/FPGADesign/Project2/Source/clockDivider.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607579804994 "|Project2|clockDivider:clk_U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio audio:audio_U0 " "Elaborating entity \"audio\" for hierarchy \"audio:audio_U0\"" {  } { { "../Source/Project2.v" "audio_U0" { Text "F:/FPGADesign/Project2/Source/Project2.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607579804994 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "q audio.v(16) " "Verilog HDL warning at audio.v(16): object q used but never assigned" {  } { { "../Source/audio.v" "" { Text "F:/FPGADesign/Project2/Source/audio.v" 16 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1607579804995 "|Project2|audio:audio_U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 audio.v(34) " "Verilog HDL assignment warning at audio.v(34): truncated value with size 32 to match size of target (8)" {  } { { "../Source/audio.v" "" { Text "F:/FPGADesign/Project2/Source/audio.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607579804995 "|Project2|audio:audio_U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 audio.v(49) " "Verilog HDL assignment warning at audio.v(49): truncated value with size 32 to match size of target (8)" {  } { { "../Source/audio.v" "" { Text "F:/FPGADesign/Project2/Source/audio.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607579804995 "|Project2|audio:audio_U0"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "audio.v(55) " "Verilog HDL Case Statement warning at audio.v(55): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../Source/audio.v" "" { Text "F:/FPGADesign/Project2/Source/audio.v" 55 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1607579804996 "|Project2|audio:audio_U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "q 0 audio.v(16) " "Net \"q\" at audio.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "../Source/audio.v" "" { Text "F:/FPGADesign/Project2/Source/audio.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607579804997 "|Project2|audio:audio_U0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "adclrck audio.v(6) " "Output port \"adclrck\" at audio.v(6) has no driver" {  } { { "../Source/audio.v" "" { Text "F:/FPGADesign/Project2/Source/audio.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607579804997 "|Project2|audio:audio_U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c i2c:i2c_U0 " "Elaborating entity \"i2c\" for hierarchy \"i2c:i2c_U0\"" {  } { { "../Source/Project2.v" "i2c_U0" { Text "F:/FPGADesign/Project2/Source/Project2.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607579805004 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CurrS i2c.v(13) " "Verilog HDL or VHDL warning at i2c.v(13): object \"CurrS\" assigned a value but never read" {  } { { "../Source/i2c.v" "" { Text "F:/FPGADesign/Project2/Source/i2c.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607579805004 "|Project2|i2c:i2c_U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 i2c.v(13) " "Verilog HDL assignment warning at i2c.v(13): truncated value with size 4 to match size of target (1)" {  } { { "../Source/i2c.v" "" { Text "F:/FPGADesign/Project2/Source/i2c.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607579805004 "|Project2|i2c:i2c_U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_CSL i2c:i2c_U0\|i2c_CSL:CSL " "Elaborating entity \"i2c_CSL\" for hierarchy \"i2c:i2c_U0\|i2c_CSL:CSL\"" {  } { { "../Source/i2c.v" "CSL" { Text "F:/FPGADesign/Project2/Source/i2c.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607579805005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_NSL i2c:i2c_U0\|i2c_NSL:NSL " "Elaborating entity \"i2c_NSL\" for hierarchy \"i2c:i2c_U0\|i2c_NSL:NSL\"" {  } { { "../Source/i2c.v" "NSL" { Text "F:/FPGADesign/Project2/Source/i2c.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607579805006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_OL i2c:i2c_U0\|i2c_OL:OL " "Elaborating entity \"i2c_OL\" for hierarchy \"i2c:i2c_U0\|i2c_OL:OL\"" {  } { { "../Source/i2c.v" "OL" { Text "F:/FPGADesign/Project2/Source/i2c.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607579805007 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 i2c_OL.v(32) " "Verilog HDL assignment warning at i2c_OL.v(32): truncated value with size 32 to match size of target (5)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607579805008 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_OL.v(80) " "Verilog HDL assignment warning at i2c_OL.v(80): truncated value with size 32 to match size of target (4)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607579805008 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sendCounter i2c_OL.v(36) " "Verilog HDL Always Construct warning at i2c_OL.v(36): inferring latch(es) for variable \"sendCounter\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607579805008 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ts i2c_OL.v(36) " "Verilog HDL Always Construct warning at i2c_OL.v(36): inferring latch(es) for variable \"ts\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607579805008 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i2c_sdat i2c_OL.v(36) " "Verilog HDL Always Construct warning at i2c_OL.v(36): inferring latch(es) for variable \"i2c_sdat\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607579805008 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i2c_sclk i2c_OL.v(36) " "Verilog HDL Always Construct warning at i2c_OL.v(36): inferring latch(es) for variable \"i2c_sclk\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607579805008 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out i2c_OL.v(36) " "Verilog HDL Always Construct warning at i2c_OL.v(36): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607579805008 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address_out i2c_OL.v(36) " "Verilog HDL Always Construct warning at i2c_OL.v(36): inferring latch(es) for variable \"address_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607579805008 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "i2c_OL.v(93) " "Verilog HDL Case Statement warning at i2c_OL.v(93): incomplete case statement has no default case item" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 93 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1607579805008 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ready i2c_OL.v(90) " "Verilog HDL Always Construct warning at i2c_OL.v(90): inferring latch(es) for variable \"ready\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607579805008 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address i2c_OL.v(90) " "Verilog HDL Always Construct warning at i2c_OL.v(90): inferring latch(es) for variable \"address\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607579805008 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data i2c_OL.v(90) " "Verilog HDL Always Construct warning at i2c_OL.v(90): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607579805008 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] i2c_OL.v(90) " "Inferred latch for \"data\[0\]\" at i2c_OL.v(90)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805008 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] i2c_OL.v(90) " "Inferred latch for \"data\[1\]\" at i2c_OL.v(90)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805008 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] i2c_OL.v(90) " "Inferred latch for \"data\[2\]\" at i2c_OL.v(90)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] i2c_OL.v(90) " "Inferred latch for \"data\[3\]\" at i2c_OL.v(90)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] i2c_OL.v(90) " "Inferred latch for \"data\[4\]\" at i2c_OL.v(90)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] i2c_OL.v(90) " "Inferred latch for \"data\[5\]\" at i2c_OL.v(90)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] i2c_OL.v(90) " "Inferred latch for \"data\[6\]\" at i2c_OL.v(90)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] i2c_OL.v(90) " "Inferred latch for \"data\[7\]\" at i2c_OL.v(90)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] i2c_OL.v(90) " "Inferred latch for \"data\[8\]\" at i2c_OL.v(90)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] i2c_OL.v(90) " "Inferred latch for \"data\[9\]\" at i2c_OL.v(90)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] i2c_OL.v(90) " "Inferred latch for \"data\[10\]\" at i2c_OL.v(90)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] i2c_OL.v(90) " "Inferred latch for \"data\[11\]\" at i2c_OL.v(90)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] i2c_OL.v(90) " "Inferred latch for \"data\[12\]\" at i2c_OL.v(90)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] i2c_OL.v(90) " "Inferred latch for \"data\[13\]\" at i2c_OL.v(90)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] i2c_OL.v(90) " "Inferred latch for \"data\[14\]\" at i2c_OL.v(90)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] i2c_OL.v(90) " "Inferred latch for \"data\[15\]\" at i2c_OL.v(90)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[0\] i2c_OL.v(90) " "Inferred latch for \"address\[0\]\" at i2c_OL.v(90)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[1\] i2c_OL.v(90) " "Inferred latch for \"address\[1\]\" at i2c_OL.v(90)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[2\] i2c_OL.v(90) " "Inferred latch for \"address\[2\]\" at i2c_OL.v(90)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[3\] i2c_OL.v(90) " "Inferred latch for \"address\[3\]\" at i2c_OL.v(90)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[4\] i2c_OL.v(90) " "Inferred latch for \"address\[4\]\" at i2c_OL.v(90)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[5\] i2c_OL.v(90) " "Inferred latch for \"address\[5\]\" at i2c_OL.v(90)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[6\] i2c_OL.v(90) " "Inferred latch for \"address\[6\]\" at i2c_OL.v(90)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[7\] i2c_OL.v(90) " "Inferred latch for \"address\[7\]\" at i2c_OL.v(90)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ready i2c_OL.v(90) " "Inferred latch for \"ready\" at i2c_OL.v(90)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_out\[0\] i2c_OL.v(36) " "Inferred latch for \"address_out\[0\]\" at i2c_OL.v(36)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_out\[1\] i2c_OL.v(36) " "Inferred latch for \"address_out\[1\]\" at i2c_OL.v(36)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_out\[2\] i2c_OL.v(36) " "Inferred latch for \"address_out\[2\]\" at i2c_OL.v(36)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_out\[3\] i2c_OL.v(36) " "Inferred latch for \"address_out\[3\]\" at i2c_OL.v(36)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_out\[4\] i2c_OL.v(36) " "Inferred latch for \"address_out\[4\]\" at i2c_OL.v(36)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_out\[5\] i2c_OL.v(36) " "Inferred latch for \"address_out\[5\]\" at i2c_OL.v(36)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_out\[6\] i2c_OL.v(36) " "Inferred latch for \"address_out\[6\]\" at i2c_OL.v(36)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_out\[7\] i2c_OL.v(36) " "Inferred latch for \"address_out\[7\]\" at i2c_OL.v(36)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] i2c_OL.v(36) " "Inferred latch for \"data_out\[0\]\" at i2c_OL.v(36)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] i2c_OL.v(36) " "Inferred latch for \"data_out\[1\]\" at i2c_OL.v(36)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] i2c_OL.v(36) " "Inferred latch for \"data_out\[2\]\" at i2c_OL.v(36)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] i2c_OL.v(36) " "Inferred latch for \"data_out\[3\]\" at i2c_OL.v(36)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] i2c_OL.v(36) " "Inferred latch for \"data_out\[4\]\" at i2c_OL.v(36)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] i2c_OL.v(36) " "Inferred latch for \"data_out\[5\]\" at i2c_OL.v(36)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] i2c_OL.v(36) " "Inferred latch for \"data_out\[6\]\" at i2c_OL.v(36)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] i2c_OL.v(36) " "Inferred latch for \"data_out\[7\]\" at i2c_OL.v(36)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] i2c_OL.v(36) " "Inferred latch for \"data_out\[8\]\" at i2c_OL.v(36)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] i2c_OL.v(36) " "Inferred latch for \"data_out\[9\]\" at i2c_OL.v(36)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805009 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] i2c_OL.v(36) " "Inferred latch for \"data_out\[10\]\" at i2c_OL.v(36)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805010 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] i2c_OL.v(36) " "Inferred latch for \"data_out\[11\]\" at i2c_OL.v(36)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805010 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] i2c_OL.v(36) " "Inferred latch for \"data_out\[12\]\" at i2c_OL.v(36)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805010 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] i2c_OL.v(36) " "Inferred latch for \"data_out\[13\]\" at i2c_OL.v(36)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805010 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] i2c_OL.v(36) " "Inferred latch for \"data_out\[14\]\" at i2c_OL.v(36)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805010 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] i2c_OL.v(36) " "Inferred latch for \"data_out\[15\]\" at i2c_OL.v(36)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805010 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_sclk i2c_OL.v(36) " "Inferred latch for \"i2c_sclk\" at i2c_OL.v(36)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805010 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_sdat i2c_OL.v(36) " "Inferred latch for \"i2c_sdat\" at i2c_OL.v(36)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805010 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ts i2c_OL.v(36) " "Inferred latch for \"ts\" at i2c_OL.v(36)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805010 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sendCounter\[0\] i2c_OL.v(36) " "Inferred latch for \"sendCounter\[0\]\" at i2c_OL.v(36)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805010 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sendCounter\[1\] i2c_OL.v(36) " "Inferred latch for \"sendCounter\[1\]\" at i2c_OL.v(36)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805010 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sendCounter\[2\] i2c_OL.v(36) " "Inferred latch for \"sendCounter\[2\]\" at i2c_OL.v(36)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805010 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sendCounter\[3\] i2c_OL.v(36) " "Inferred latch for \"sendCounter\[3\]\" at i2c_OL.v(36)" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805010 "|Project2|i2c:i2c_U0|i2c_OL:OL"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1607579805356 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1607579805356 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1607579805356 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1607579805356 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "i2c:i2c_U0\|i2c_OL:OL\|data\[5\] i2c:i2c_U0\|i2c_OL:OL\|data\[8\] " "Duplicate LATCH primitive \"i2c:i2c_U0\|i2c_OL:OL\|data\[5\]\" merged with LATCH primitive \"i2c:i2c_U0\|i2c_OL:OL\|data\[8\]\"" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579805357 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "i2c:i2c_U0\|i2c_OL:OL\|data\[6\] i2c:i2c_U0\|i2c_OL:OL\|data\[8\] " "Duplicate LATCH primitive \"i2c:i2c_U0\|i2c_OL:OL\|data\[6\]\" merged with LATCH primitive \"i2c:i2c_U0\|i2c_OL:OL\|data\[8\]\"" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579805357 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "i2c:i2c_U0\|i2c_OL:OL\|data\[3\] i2c:i2c_U0\|i2c_OL:OL\|data\[8\] " "Duplicate LATCH primitive \"i2c:i2c_U0\|i2c_OL:OL\|data\[3\]\" merged with LATCH primitive \"i2c:i2c_U0\|i2c_OL:OL\|data\[8\]\"" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1607579805357 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1607579805357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|i2c_sclk " "Latch i2c:i2c_U0\|i2c_OL:OL\|i2c_sclk has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c:i2c_U0\|i2c_CSL:CSL\|CS\[0\] " "Ports D and ENA on the latch are fed by the same signal i2c:i2c_U0\|i2c_CSL:CSL\|CS\[0\]" {  } { { "../Source/i2c_CSL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_CSL.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805357 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|i2c_sdat " "Latch i2c:i2c_U0\|i2c_OL:OL\|i2c_sdat has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c:i2c_U0\|i2c_CSL:CSL\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal i2c:i2c_U0\|i2c_CSL:CSL\|CS\[3\]" {  } { { "../Source/i2c_CSL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_CSL.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805357 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|address_out\[7\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|address_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c:i2c_U0\|i2c_CSL:CSL\|CS\[0\] " "Ports D and ENA on the latch are fed by the same signal i2c:i2c_U0\|i2c_CSL:CSL\|CS\[0\]" {  } { { "../Source/i2c_CSL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_CSL.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805357 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|data_out\[15\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|data_out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c:i2c_U0\|i2c_CSL:CSL\|CS\[2\] " "Ports D and ENA on the latch are fed by the same signal i2c:i2c_U0\|i2c_CSL:CSL\|CS\[2\]" {  } { { "../Source/i2c_CSL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_CSL.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805358 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|address_out\[6\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|address_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c:i2c_U0\|i2c_CSL:CSL\|CS\[0\] " "Ports D and ENA on the latch are fed by the same signal i2c:i2c_U0\|i2c_CSL:CSL\|CS\[0\]" {  } { { "../Source/i2c_CSL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_CSL.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805358 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|data_out\[14\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|data_out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c:i2c_U0\|i2c_CSL:CSL\|CS\[2\] " "Ports D and ENA on the latch are fed by the same signal i2c:i2c_U0\|i2c_CSL:CSL\|CS\[2\]" {  } { { "../Source/i2c_CSL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_CSL.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805358 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|address_out\[5\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|address_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c:i2c_U0\|i2c_CSL:CSL\|CS\[0\] " "Ports D and ENA on the latch are fed by the same signal i2c:i2c_U0\|i2c_CSL:CSL\|CS\[0\]" {  } { { "../Source/i2c_CSL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_CSL.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805358 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|data_out\[13\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|data_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c:i2c_U0\|i2c_CSL:CSL\|CS\[2\] " "Ports D and ENA on the latch are fed by the same signal i2c:i2c_U0\|i2c_CSL:CSL\|CS\[2\]" {  } { { "../Source/i2c_CSL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_CSL.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805358 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|address_out\[4\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|address_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c:i2c_U0\|i2c_CSL:CSL\|CS\[0\] " "Ports D and ENA on the latch are fed by the same signal i2c:i2c_U0\|i2c_CSL:CSL\|CS\[0\]" {  } { { "../Source/i2c_CSL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_CSL.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805358 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|data_out\[12\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|data_out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c:i2c_U0\|i2c_CSL:CSL\|CS\[2\] " "Ports D and ENA on the latch are fed by the same signal i2c:i2c_U0\|i2c_CSL:CSL\|CS\[2\]" {  } { { "../Source/i2c_CSL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_CSL.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805358 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|address_out\[3\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|address_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c:i2c_U0\|i2c_CSL:CSL\|CS\[0\] " "Ports D and ENA on the latch are fed by the same signal i2c:i2c_U0\|i2c_CSL:CSL\|CS\[0\]" {  } { { "../Source/i2c_CSL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_CSL.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805358 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|data\[12\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|data\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[2\] " "Ports D and ENA on the latch are fed by the same signal i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[2\]" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805358 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|data_out\[11\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|data_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c:i2c_U0\|i2c_CSL:CSL\|CS\[2\] " "Ports D and ENA on the latch are fed by the same signal i2c:i2c_U0\|i2c_CSL:CSL\|CS\[2\]" {  } { { "../Source/i2c_CSL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_CSL.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805358 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|address_out\[2\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|address_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c:i2c_U0\|i2c_CSL:CSL\|CS\[0\] " "Ports D and ENA on the latch are fed by the same signal i2c:i2c_U0\|i2c_CSL:CSL\|CS\[0\]" {  } { { "../Source/i2c_CSL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_CSL.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805358 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[2\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clockDivider:clk_U1\|clock_out " "Ports D and ENA on the latch are fed by the same signal clockDivider:clk_U1\|clock_out" {  } { { "../Source/clockDivider.v" "" { Text "F:/FPGADesign/Project2/Source/clockDivider.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805358 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[0\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805358 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[1\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clockDivider:clk_U1\|clock_out " "Ports D and ENA on the latch are fed by the same signal clockDivider:clk_U1\|clock_out" {  } { { "../Source/clockDivider.v" "" { Text "F:/FPGADesign/Project2/Source/clockDivider.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805358 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[3\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clockDivider:clk_U1\|clock_out " "Ports D and ENA on the latch are fed by the same signal clockDivider:clk_U1\|clock_out" {  } { { "../Source/clockDivider.v" "" { Text "F:/FPGADesign/Project2/Source/clockDivider.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805358 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|data\[11\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|data\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[2\] " "Ports D and ENA on the latch are fed by the same signal i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[2\]" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805359 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|data_out\[10\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|data_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c:i2c_U0\|i2c_CSL:CSL\|CS\[2\] " "Ports D and ENA on the latch are fed by the same signal i2c:i2c_U0\|i2c_CSL:CSL\|CS\[2\]" {  } { { "../Source/i2c_CSL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_CSL.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805359 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|data\[10\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|data\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[2\] " "Ports D and ENA on the latch are fed by the same signal i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[2\]" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805359 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|data_out\[9\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|data_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c:i2c_U0\|i2c_CSL:CSL\|CS\[2\] " "Ports D and ENA on the latch are fed by the same signal i2c:i2c_U0\|i2c_CSL:CSL\|CS\[2\]" {  } { { "../Source/i2c_CSL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_CSL.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805359 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|data\[9\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|data\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[1\] " "Ports D and ENA on the latch are fed by the same signal i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[1\]" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805359 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|data_out\[8\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|data_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c:i2c_U0\|i2c_CSL:CSL\|CS\[2\] " "Ports D and ENA on the latch are fed by the same signal i2c:i2c_U0\|i2c_CSL:CSL\|CS\[2\]" {  } { { "../Source/i2c_CSL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_CSL.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805359 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|data\[8\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|data\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[2\] " "Ports D and ENA on the latch are fed by the same signal i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[2\]" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805359 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|data_out\[7\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|data_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c:i2c_U0\|i2c_CSL:CSL\|CS\[2\] " "Ports D and ENA on the latch are fed by the same signal i2c:i2c_U0\|i2c_CSL:CSL\|CS\[2\]" {  } { { "../Source/i2c_CSL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_CSL.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805359 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|data\[7\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[0\] " "Ports D and ENA on the latch are fed by the same signal i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[0\]" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805359 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|data_out\[6\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|data_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c:i2c_U0\|i2c_CSL:CSL\|CS\[2\] " "Ports D and ENA on the latch are fed by the same signal i2c:i2c_U0\|i2c_CSL:CSL\|CS\[2\]" {  } { { "../Source/i2c_CSL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_CSL.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805359 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|data_out\[5\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|data_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c:i2c_U0\|i2c_CSL:CSL\|CS\[2\] " "Ports D and ENA on the latch are fed by the same signal i2c:i2c_U0\|i2c_CSL:CSL\|CS\[2\]" {  } { { "../Source/i2c_CSL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_CSL.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805359 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|data_out\[4\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|data_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c:i2c_U0\|i2c_CSL:CSL\|CS\[2\] " "Ports D and ENA on the latch are fed by the same signal i2c:i2c_U0\|i2c_CSL:CSL\|CS\[2\]" {  } { { "../Source/i2c_CSL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_CSL.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805359 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|data\[4\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[0\] " "Ports D and ENA on the latch are fed by the same signal i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[0\]" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805359 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|data_out\[3\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|data_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c:i2c_U0\|i2c_CSL:CSL\|CS\[2\] " "Ports D and ENA on the latch are fed by the same signal i2c:i2c_U0\|i2c_CSL:CSL\|CS\[2\]" {  } { { "../Source/i2c_CSL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_CSL.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805360 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|data_out\[2\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|data_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c:i2c_U0\|i2c_CSL:CSL\|CS\[2\] " "Ports D and ENA on the latch are fed by the same signal i2c:i2c_U0\|i2c_CSL:CSL\|CS\[2\]" {  } { { "../Source/i2c_CSL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_CSL.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805360 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|data\[2\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[0\] " "Ports D and ENA on the latch are fed by the same signal i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[0\]" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805360 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|data_out\[1\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|data_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c:i2c_U0\|i2c_CSL:CSL\|CS\[2\] " "Ports D and ENA on the latch are fed by the same signal i2c:i2c_U0\|i2c_CSL:CSL\|CS\[2\]" {  } { { "../Source/i2c_CSL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_CSL.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805360 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|data\[1\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[0\] " "Ports D and ENA on the latch are fed by the same signal i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[0\]" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805360 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|data_out\[0\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|data_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c:i2c_U0\|i2c_CSL:CSL\|CS\[0\] " "Ports D and ENA on the latch are fed by the same signal i2c:i2c_U0\|i2c_CSL:CSL\|CS\[0\]" {  } { { "../Source/i2c_CSL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_CSL.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805360 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c:i2c_U0\|i2c_OL:OL\|data\[0\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[0\] " "Ports D and ENA on the latch are fed by the same signal i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[0\]" {  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607579805360 ""}  } { { "../Source/i2c_OL.v" "" { Text "F:/FPGADesign/Project2/Source/i2c_OL.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607579805360 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_I2C_SDAT~synth " "Node \"FPGA_I2C_SDAT~synth\"" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607579805388 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1607579805388 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607579805389 "|Project2|AUD_XCK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1607579805389 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607579805440 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altsource_probe_top 39 " "Ignored 39 assignments for entity \"altsource_probe_top\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1607579805588 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "issp 19 " "Ignored 19 assignments for entity \"issp\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1607579805589 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "issp1 16 " "Ignored 16 assignments for entity \"issp1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1607579805589 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FPGADesign/Project2/Quartus/Project2.map.smsg " "Generated suppressed messages file F:/FPGADesign/Project2/Quartus/Project2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805626 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607579805739 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607579805739 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST clock:clk_U0\|pll:PLL1\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance clock:clk_U0\|pll:PLL1\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1607579805764 ""}  } { { "altera_pll.v" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1607579805764 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK clock:clk_U0\|pll:PLL1\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance clock:clk_U0\|pll:PLL1\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1607579805765 ""}  } { { "altera_pll.v" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1607579805765 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607579805793 "|Project2|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607579805793 "|Project2|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607579805793 "|Project2|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607579805793 "|Project2|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607579805793 "|Project2|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607579805793 "|Project2|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607579805793 "|Project2|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607579805793 "|Project2|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607579805793 "|Project2|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607579805793 "|Project2|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607579805793 "|Project2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607579805793 "|Project2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607579805793 "|Project2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607579805793 "|Project2|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607579805793 "|Project2|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607579805793 "|Project2|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607579805793 "|Project2|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1607579805793 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "210 " "Implemented 210 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607579805794 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607579805794 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1607579805794 ""} { "Info" "ICUT_CUT_TM_LCELLS" "131 " "Implemented 131 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607579805794 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1607579805794 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607579805794 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 199 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 199 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607579805818 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 22:56:45 2020 " "Processing ended: Wed Dec 09 22:56:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607579805818 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607579805818 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607579805818 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607579805818 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1607579806947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607579806948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 22:56:46 2020 " "Processing started: Wed Dec 09 22:56:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607579806948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1607579806948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project2 -c Project2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1607579806948 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1607579807028 ""}
{ "Info" "0" "" "Project  = Project2" {  } {  } 0 0 "Project  = Project2" 0 0 "Fitter" 0 0 1607579807029 ""}
{ "Info" "0" "" "Revision = Project2" {  } {  } 0 0 "Revision = Project2" 0 0 "Fitter" 0 0 1607579807029 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1607579807155 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1607579807155 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project2 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"Project2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1607579807177 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607579807213 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607579807213 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST clock:clk_U0\|pll:PLL1\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance clock:clk_U0\|pll:PLL1\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1607579807289 ""}  } { { "altera_pll.v" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1607579807289 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK clock:clk_U0\|pll:PLL1\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance clock:clk_U0\|pll:PLL1\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1607579807290 ""}  } { { "altera_pll.v" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Fitter" 0 -1 1607579807290 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1607579807612 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1607579807752 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1607579817875 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 23 global CLKCTRL_G7 " "CLOCK_50~inputCLKENA0 with 23 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1607579818040 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1607579818040 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607579818040 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "38 " "The Timing Analyzer is analyzing 38 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1607579818721 ""}
{ "Info" "ISTA_SDC_FOUND" "Project2.SDC " "Reading SDC File: 'Project2.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1607579818721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project2.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at Project2.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "F:/FPGADesign/Project2/Quartus/Project2.sdc" "" { Text "F:/FPGADesign/Project2/Quartus/Project2.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1607579818722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Project2.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at Project2.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "F:/FPGADesign/Project2/Quartus/Project2.sdc" "" { Text "F:/FPGADesign/Project2/Quartus/Project2.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607579818723 ""}  } { { "F:/FPGADesign/Project2/Quartus/Project2.sdc" "" { Text "F:/FPGADesign/Project2/Quartus/Project2.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607579818723 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project2.sdc 16 altera_reserved_tdi port " "Ignored filter at Project2.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "F:/FPGADesign/Project2/Quartus/Project2.sdc" "" { Text "F:/FPGADesign/Project2/Quartus/Project2.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1607579818723 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project2.sdc 16 altera_reserved_tck clock " "Ignored filter at Project2.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "F:/FPGADesign/Project2/Quartus/Project2.sdc" "" { Text "F:/FPGADesign/Project2/Quartus/Project2.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1607579818723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project2.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at Project2.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "F:/FPGADesign/Project2/Quartus/Project2.sdc" "" { Text "F:/FPGADesign/Project2/Quartus/Project2.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607579818723 ""}  } { { "F:/FPGADesign/Project2/Quartus/Project2.sdc" "" { Text "F:/FPGADesign/Project2/Quartus/Project2.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607579818723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project2.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at Project2.sdc(16): Argument -clock is not an object ID" {  } { { "F:/FPGADesign/Project2/Quartus/Project2.sdc" "" { Text "F:/FPGADesign/Project2/Quartus/Project2.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607579818723 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project2.sdc 17 altera_reserved_tms port " "Ignored filter at Project2.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "F:/FPGADesign/Project2/Quartus/Project2.sdc" "" { Text "F:/FPGADesign/Project2/Quartus/Project2.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1607579818723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project2.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at Project2.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "F:/FPGADesign/Project2/Quartus/Project2.sdc" "" { Text "F:/FPGADesign/Project2/Quartus/Project2.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607579818723 ""}  } { { "F:/FPGADesign/Project2/Quartus/Project2.sdc" "" { Text "F:/FPGADesign/Project2/Quartus/Project2.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607579818723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project2.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at Project2.sdc(17): Argument -clock is not an object ID" {  } { { "F:/FPGADesign/Project2/Quartus/Project2.sdc" "" { Text "F:/FPGADesign/Project2/Quartus/Project2.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607579818723 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project2.sdc 18 altera_reserved_tdo port " "Ignored filter at Project2.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "F:/FPGADesign/Project2/Quartus/Project2.sdc" "" { Text "F:/FPGADesign/Project2/Quartus/Project2.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1607579818724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project2.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at Project2.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "F:/FPGADesign/Project2/Quartus/Project2.sdc" "" { Text "F:/FPGADesign/Project2/Quartus/Project2.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607579818724 ""}  } { { "F:/FPGADesign/Project2/Quartus/Project2.sdc" "" { Text "F:/FPGADesign/Project2/Quartus/Project2.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607579818724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project2.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at Project2.sdc(18): Argument -clock is not an object ID" {  } { { "F:/FPGADesign/Project2/Quartus/Project2.sdc" "" { Text "F:/FPGADesign/Project2/Quartus/Project2.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607579818724 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk_U0\|PLL1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{clk_U0\|PLL1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{clk_U0\|PLL1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{clk_U0\|PLL1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{clk_U0\|PLL1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{clk_U0\|PLL1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1607579818724 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1607579818724 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1607579818724 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clockDivider:clk_U1\|clock_out " "Node: clockDivider:clk_U1\|clock_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch i2c:i2c_U0\|i2c_OL:OL\|data_out\[15\] clockDivider:clk_U1\|clock_out " "Latch i2c:i2c_U0\|i2c_OL:OL\|data_out\[15\] is being clocked by clockDivider:clk_U1\|clock_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1607579818725 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1607579818725 "|Project2|clockDivider:clk_U1|clock_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[0\] " "Node: i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch i2c:i2c_U0\|i2c_OL:OL\|data\[12\] i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[0\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|data\[12\] is being clocked by i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1607579818725 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1607579818725 "|Project2|i2c:i2c_U0|i2c_OL:OL|sendCounter[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_U0\|PLL1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clk_U0\|PLL1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607579818725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_U0\|PLL1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clk_U0\|PLL1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607579818725 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1607579818725 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1607579818726 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1607579818727 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1607579818727 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1607579818727 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 clk_U0\|PLL1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 clk_U0\|PLL1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1607579818727 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1607579818727 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1607579818727 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1607579818727 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1607579818727 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1607579818727 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1607579818732 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607579818733 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607579818734 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1607579818734 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1607579818734 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1607579818734 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1607579818734 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1607579818735 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1607579818735 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607579818800 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1607579818800 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607579818802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1607579822354 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1607579822660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607579825103 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1607579827192 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1607579827738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607579827738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1607579828961 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y11 X32_Y22 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22" {  } { { "loc" "" { Generic "F:/FPGADesign/Project2/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22"} { { 12 { 0 ""} 22 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1607579831773 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1607579831773 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1607579832099 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1607579832099 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1607579832099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607579832102 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.37 " "Total time spent on timing analysis during the Fitter is 0.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1607579833562 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607579833599 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607579833980 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607579833980 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607579834387 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607579836947 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1607579837163 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "4 " "Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/FPGADesign/Project2/Quartus/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1607579837178 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "F:/FPGADesign/Project2/Quartus/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1607579837178 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "F:/FPGADesign/Project2/Quartus/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1607579837178 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "../Source/Project2.v" "" { Text "F:/FPGADesign/Project2/Source/Project2.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "F:/FPGADesign/Project2/Quartus/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1607579837178 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1607579837178 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FPGADesign/Project2/Quartus/Project2.fit.smsg " "Generated suppressed messages file F:/FPGADesign/Project2/Quartus/Project2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1607579837244 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 65 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7401 " "Peak virtual memory: 7401 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607579837786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 22:57:17 2020 " "Processing ended: Wed Dec 09 22:57:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607579837786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607579837786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:21 " "Total CPU time (on all processors): 00:01:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607579837786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1607579837786 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1607579838980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607579838981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 22:57:18 2020 " "Processing started: Wed Dec 09 22:57:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607579838981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1607579838981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project2 -c Project2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1607579838981 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1607579839685 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1607579844081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607579844445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 22:57:24 2020 " "Processing ended: Wed Dec 09 22:57:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607579844445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607579844445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607579844445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1607579844445 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1607579845063 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1607579845609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607579845610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 22:57:25 2020 " "Processing started: Wed Dec 09 22:57:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607579845610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1607579845610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project2 -c Project2 " "Command: quartus_sta Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1607579845610 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1607579845706 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altsource_probe_top 39 " "Ignored 39 assignments for entity \"altsource_probe_top\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1607579846106 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "issp 19 " "Ignored 19 assignments for entity \"issp\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1607579846106 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "issp1 16 " "Ignored 16 assignments for entity \"issp1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1607579846106 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1607579846281 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1607579846281 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607579846315 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607579846315 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "38 " "The Timing Analyzer is analyzing 38 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1607579846760 ""}
{ "Info" "ISTA_SDC_FOUND" "Project2.SDC " "Reading SDC File: 'Project2.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1607579846776 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project2.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at Project2.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "F:/FPGADesign/Project2/Quartus/Project2.sdc" "" { Text "F:/FPGADesign/Project2/Quartus/Project2.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1607579846778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Project2.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at Project2.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "F:/FPGADesign/Project2/Quartus/Project2.sdc" "" { Text "F:/FPGADesign/Project2/Quartus/Project2.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607579846778 ""}  } { { "F:/FPGADesign/Project2/Quartus/Project2.sdc" "" { Text "F:/FPGADesign/Project2/Quartus/Project2.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607579846778 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project2.sdc 16 altera_reserved_tdi port " "Ignored filter at Project2.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "F:/FPGADesign/Project2/Quartus/Project2.sdc" "" { Text "F:/FPGADesign/Project2/Quartus/Project2.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1607579846778 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project2.sdc 16 altera_reserved_tck clock " "Ignored filter at Project2.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "F:/FPGADesign/Project2/Quartus/Project2.sdc" "" { Text "F:/FPGADesign/Project2/Quartus/Project2.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1607579846778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project2.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at Project2.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "F:/FPGADesign/Project2/Quartus/Project2.sdc" "" { Text "F:/FPGADesign/Project2/Quartus/Project2.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607579846779 ""}  } { { "F:/FPGADesign/Project2/Quartus/Project2.sdc" "" { Text "F:/FPGADesign/Project2/Quartus/Project2.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607579846779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project2.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at Project2.sdc(16): Argument -clock is not an object ID" {  } { { "F:/FPGADesign/Project2/Quartus/Project2.sdc" "" { Text "F:/FPGADesign/Project2/Quartus/Project2.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607579846779 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project2.sdc 17 altera_reserved_tms port " "Ignored filter at Project2.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "F:/FPGADesign/Project2/Quartus/Project2.sdc" "" { Text "F:/FPGADesign/Project2/Quartus/Project2.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1607579846779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project2.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at Project2.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "F:/FPGADesign/Project2/Quartus/Project2.sdc" "" { Text "F:/FPGADesign/Project2/Quartus/Project2.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607579846779 ""}  } { { "F:/FPGADesign/Project2/Quartus/Project2.sdc" "" { Text "F:/FPGADesign/Project2/Quartus/Project2.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607579846779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project2.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at Project2.sdc(17): Argument -clock is not an object ID" {  } { { "F:/FPGADesign/Project2/Quartus/Project2.sdc" "" { Text "F:/FPGADesign/Project2/Quartus/Project2.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607579846779 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project2.sdc 18 altera_reserved_tdo port " "Ignored filter at Project2.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "F:/FPGADesign/Project2/Quartus/Project2.sdc" "" { Text "F:/FPGADesign/Project2/Quartus/Project2.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1607579846779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project2.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at Project2.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "F:/FPGADesign/Project2/Quartus/Project2.sdc" "" { Text "F:/FPGADesign/Project2/Quartus/Project2.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607579846779 ""}  } { { "F:/FPGADesign/Project2/Quartus/Project2.sdc" "" { Text "F:/FPGADesign/Project2/Quartus/Project2.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607579846779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project2.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at Project2.sdc(18): Argument -clock is not an object ID" {  } { { "F:/FPGADesign/Project2/Quartus/Project2.sdc" "" { Text "F:/FPGADesign/Project2/Quartus/Project2.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607579846779 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk_U0\|PLL1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{clk_U0\|PLL1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{clk_U0\|PLL1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{clk_U0\|PLL1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{clk_U0\|PLL1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{clk_U0\|PLL1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1607579846780 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607579846780 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1607579846780 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clockDivider:clk_U1\|clock_out " "Node: clockDivider:clk_U1\|clock_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch i2c:i2c_U0\|i2c_OL:OL\|data_out\[15\] clockDivider:clk_U1\|clock_out " "Latch i2c:i2c_U0\|i2c_OL:OL\|data_out\[15\] is being clocked by clockDivider:clk_U1\|clock_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1607579846782 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1607579846782 "|Project2|clockDivider:clk_U1|clock_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[0\] " "Node: i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch i2c:i2c_U0\|i2c_OL:OL\|data\[12\] i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[0\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|data\[12\] is being clocked by i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1607579846782 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1607579846782 "|Project2|i2c:i2c_U0|i2c_OL:OL|sendCounter[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_U0\|PLL1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clk_U0\|PLL1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607579846782 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_U0\|PLL1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clk_U0\|PLL1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607579846782 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1607579846782 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607579846783 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1607579846784 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1607579846791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.813 " "Worst-case setup slack is 14.813" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607579846803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607579846803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.813               0.000 CLOCK_50  " "   14.813               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607579846803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607579846803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.252 " "Worst-case hold slack is 0.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607579846807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607579846807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 CLOCK_50  " "    0.252               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607579846807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607579846807 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607579846812 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607579846816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.896 " "Worst-case minimum pulse width slack is 8.896" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607579846820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607579846820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.896               0.000 CLOCK_50  " "    8.896               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607579846820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607579846820 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1607579846827 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1607579846861 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1607579847800 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clockDivider:clk_U1\|clock_out " "Node: clockDivider:clk_U1\|clock_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch i2c:i2c_U0\|i2c_OL:OL\|data_out\[15\] clockDivider:clk_U1\|clock_out " "Latch i2c:i2c_U0\|i2c_OL:OL\|data_out\[15\] is being clocked by clockDivider:clk_U1\|clock_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1607579847844 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1607579847844 "|Project2|clockDivider:clk_U1|clock_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[0\] " "Node: i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch i2c:i2c_U0\|i2c_OL:OL\|data\[12\] i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[0\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|data\[12\] is being clocked by i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1607579847844 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1607579847844 "|Project2|i2c:i2c_U0|i2c_OL:OL|sendCounter[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_U0\|PLL1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clk_U0\|PLL1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607579847845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_U0\|PLL1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clk_U0\|PLL1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607579847845 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1607579847845 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607579847845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.678 " "Worst-case setup slack is 14.678" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607579847855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607579847855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.678               0.000 CLOCK_50  " "   14.678               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607579847855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607579847855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.235 " "Worst-case hold slack is 0.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607579847857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607579847857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 CLOCK_50  " "    0.235               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607579847857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607579847857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607579847861 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607579847864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.883 " "Worst-case minimum pulse width slack is 8.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607579847866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607579847866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.883               0.000 CLOCK_50  " "    8.883               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607579847866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607579847866 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1607579847873 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1607579848031 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1607579848833 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clockDivider:clk_U1\|clock_out " "Node: clockDivider:clk_U1\|clock_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch i2c:i2c_U0\|i2c_OL:OL\|data_out\[15\] clockDivider:clk_U1\|clock_out " "Latch i2c:i2c_U0\|i2c_OL:OL\|data_out\[15\] is being clocked by clockDivider:clk_U1\|clock_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1607579848880 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1607579848880 "|Project2|clockDivider:clk_U1|clock_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[0\] " "Node: i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch i2c:i2c_U0\|i2c_OL:OL\|data\[12\] i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[0\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|data\[12\] is being clocked by i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1607579848880 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1607579848880 "|Project2|i2c:i2c_U0|i2c_OL:OL|sendCounter[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_U0\|PLL1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clk_U0\|PLL1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607579848881 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_U0\|PLL1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clk_U0\|PLL1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607579848881 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1607579848881 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607579848881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.717 " "Worst-case setup slack is 16.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607579848883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607579848883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.717               0.000 CLOCK_50  " "   16.717               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607579848883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607579848883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.142 " "Worst-case hold slack is 0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607579848888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607579848888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 CLOCK_50  " "    0.142               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607579848888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607579848888 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607579848891 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607579848904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.840 " "Worst-case minimum pulse width slack is 8.840" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607579848905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607579848905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.840               0.000 CLOCK_50  " "    8.840               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607579848905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607579848905 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1607579848911 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clockDivider:clk_U1\|clock_out " "Node: clockDivider:clk_U1\|clock_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch i2c:i2c_U0\|i2c_OL:OL\|data_out\[15\] clockDivider:clk_U1\|clock_out " "Latch i2c:i2c_U0\|i2c_OL:OL\|data_out\[15\] is being clocked by clockDivider:clk_U1\|clock_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1607579851068 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1607579851068 "|Project2|clockDivider:clk_U1|clock_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[0\] " "Node: i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch i2c:i2c_U0\|i2c_OL:OL\|data\[12\] i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[0\] " "Latch i2c:i2c_U0\|i2c_OL:OL\|data\[12\] is being clocked by i2c:i2c_U0\|i2c_OL:OL\|sendCounter\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1607579851068 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1607579851068 "|Project2|i2c:i2c_U0|i2c_OL:OL|sendCounter[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_U0\|PLL1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clk_U0\|PLL1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607579851069 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_U0\|PLL1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clk_U0\|PLL1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607579851069 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1607579851069 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607579851069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.909 " "Worst-case setup slack is 16.909" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607579851071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607579851071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.909               0.000 CLOCK_50  " "   16.909               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607579851071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607579851071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.131 " "Worst-case hold slack is 0.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607579851077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607579851077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 CLOCK_50  " "    0.131               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607579851077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607579851077 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607579851078 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607579851082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.798 " "Worst-case minimum pulse width slack is 8.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607579851084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607579851084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.798               0.000 CLOCK_50  " "    8.798               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607579851084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607579851084 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607579852715 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607579852715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 25 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5269 " "Peak virtual memory: 5269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607579852773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 22:57:32 2020 " "Processing ended: Wed Dec 09 22:57:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607579852773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607579852773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607579852773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1607579852773 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1607579853835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607579853836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 22:57:33 2020 " "Processing started: Wed Dec 09 22:57:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607579853836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1607579853836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Project2 -c Project2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1607579853836 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1607579854620 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project2.vo F:/FPGADesign/Project2/Quartus/simulation/modelsim/ simulation " "Generated file Project2.vo in folder \"F:/FPGADesign/Project2/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1607579854928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607579854987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 22:57:34 2020 " "Processing ended: Wed Dec 09 22:57:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607579854987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607579854987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607579854987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1607579854987 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "EDA Netlist Writer" 0 -1 1607579855614 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 291 s " "Quartus Prime Full Compilation was successful. 0 errors, 291 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1607579855616 ""}
