[N
21
12
17 addersubtractor_n
13
7 andg2_n
5
10 ADDR_WIDTH
10
11 fulladder_n
9
8 mux2t1_n
8
1 N
20
8 behavior
3
3 rtl
14
8 dataflow
16
7 xorg2_n
6
13 register_nbit
15
6 org2_n
18
3 slt
4
10 DATA_WIDTH
1
59 /home/kadenb/cpre381/project1/381Project1/ProjectFiles/work
19
18 tb_datapath_newalu
7
10 structural
2
3 mem
21
9 gCLK_HPER
11
10 onescomp_n
17
7 norg2_n
]
[G
1
17
14
1
8
1
0
32
0
0 0
0
0
]
[G
1
6
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
13
14
1
8
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
5
1
0
10
0
0 0
0
0
]
[G
1
11
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
12
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
16
14
1
8
1
0
32
0
0 0
0
0
]
[G
1
10
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
9
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
15
14
1
8
1
0
32
0
0 0
0
0
]
[G
1
18
14
1
8
1
0
32
0
0 0
0
0
]
[G
1
19
20
1
21
0
0
0
0
8 8
-128
-16
-6
2
0
0
0
0
0
0
]
