   1              		.cpu cortex-a9
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.file	"r_dmac_lld_rza2m.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.validate_settings,"ax",%progbits
  17              		.align	2
  18              		.arch armv7-a
  19              		.arch_extension mp
  20              		.arch_extension sec
  21              		.syntax unified
  22              		.arm
  23              		.fpu neon
  25              	validate_settings:
  26              	.LVL0:
  27              	.LFB6:
  28              		.file 1 "../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c"
   1:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /*******************************************************************************
   2:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * DISCLAIMER
   3:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * This software is supplied by Renesas Electronics Corporation and is only
   4:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * intended for use with Renesas products. No other uses are authorized. This
   5:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * software is owned by Renesas Electronics Corporation and is protected under
   6:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * all applicable laws, including copyright laws.
   7:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING
   8:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT
   9:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE
  10:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.
  11:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
  12:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
  13:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR
  14:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE
  15:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
  16:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * Renesas reserves the right, without notice, to make changes to this software
  17:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * and to discontinue the availability of this software. By using this software,
  18:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * you agree to the additional terms and conditions found by accessing the
  19:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * following link:
  20:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * http://www.renesas.com/disclaimer
  21:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *
  22:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * Copyright (C) 2018 Renesas Electronics Corporation. All rights reserved.
  23:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *******************************************************************************/
  24:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /*******************************************************************************
  25:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * File Name     : r_dmac_lld_rza2m.c
  26:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * Device(s)     : RZ/A2M
  27:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * Tool-Chain    : GCC Arm Embedded 6.3.1
  28:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * H/W Platform  : RZ/A2M RSK board
  29:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * Description   : DMAC driver
  30:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *******************************************************************************/
  31:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /*******************************************************************************
  32:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * History       : DD.MM.YYYY Version Description
  33:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *               : 31.08.2018 1.00
  34:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *******************************************************************************/
  35:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
  36:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
  37:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  Includes   <System Includes> , "Project Includes"
  38:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
  39:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #include <stdio.h>
  40:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
  41:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #include "rza_io_regrw.h"
  42:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #include "iodefine.h"
  43:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #include "iobitmask.h"
  44:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
  45:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #include "r_dmac_lld_rza2m.h"        /* Low layer driver header */
  46:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #include "r_dmac_hld_prv.h"
  47:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
  48:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #include "r_intc_lld_rza2m.h"
  49:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
  50:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #include "driver.h"
  51:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
  52:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define NOT_USED(p)                          ((void)(p))         /* suppress function parameter not
  53:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
  54:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_DMA_UNIT_1                  (0ul)               /* unit size of DMA transfer = 1 b
  55:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_DMA_UNIT_2                  (1ul)               /* unit size of DMA transfer = 2 b
  56:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_DMA_UNIT_4                  (2ul)               /* unit size of DMA transfer = 4 b
  57:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_DMA_UNIT_8                  (3ul)               /* unit size of DMA transfer = 8 b
  58:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_DMA_UNIT_16                 (4ul)               /* unit size of DMA transfer = 16 
  59:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_DMA_UNIT_32                 (5ul)               /* unit size of DMA transfer = 32 
  60:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_DMA_UNIT_64                 (6ul)               /* unit size of DMA transfer = 64 
  61:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_DMA_UNIT_128                (7ul)               /* unit size of DMA transfer = 128
  62:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
  63:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /* Magic Number */
  64:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_SHIFT_DMARS_EVEN_CH         (0U)                /* Shift Value for DMARS Register 
  65:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_SHIFT_DMARS_ODD_CH          (16U)               /* Shift Value for DMARS Register 
  66:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_MASK_DMARS_EVEN_CH          (0xFFFF0000U)       /* Mask value for DMARS Register i
  67:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_MASK_DMARS_ODD_CH           (0x0000FFFFU)       /* Mask value for DMARS Register i
  68:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_HIGH_COMMON_REG_OFFSET      (8)                 /* for Common Register Access in c
  69:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHECK_ODD_EVEN_MASK         (0x00000001U)       /* for check value of odd or even 
  70:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_DMA_STOP_WAIT_MAX_CNT       (10U)               /* Loop count for DMA stop (usuall
  71:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
  72:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /* Register Set Value */
  73:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /* Initial Value */
  74:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_N0SA_INIT_VALUE             (0U)                /* HW initial value */
  75:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_N1SA_INIT_VALUE             (0U)                /* HW initial value */
  76:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_N0DA_INIT_VALUE             (0U)                /* HW initial value */
  77:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_N1DA_INIT_VALUE             (0U)                /* HW initial value */
  78:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_N0TB_INIT_VALUE             (0U)                /* HW initial value */
  79:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_N1TB_INIT_VALUE             (0U)                /* HW initial value */
  80:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHCTRL_INIT_VALUE           (0U)                /* HW initial value */
  81:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHCFG_INIT_VALUE            (0x01000000U)       /* interrupt disable */
  82:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHITVL_INIT_VALUE           (0U)                /* DMA interval = 0 */
  83:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHEXT_INIT_VALUE            (0U)                /* HW initial value */
  84:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_NXLA_INIT_VALUE             (0U)                /* HW initial value */
  85:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_DCTRL_INIT_VALUE            (0x00000001U)       /* interrupt output : pulse, round
  86:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_DMARS_INIT_VALUE            (0U)                /* HW initial value */
  87:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
  88:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /* Fixed Setting for CHCFG */
  89:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHCFG_FIXED_VALUE           (0x00000020U)       /* register mode, not buffer sweep
  90:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
  91:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /* Bit Value & Mask */
  92:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /* CHSTAT */
  93:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHSTAT_MASK_SR              (0x00000080U)
  94:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHSTAT_MASK_END             (0x00000020U)
  95:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHSTAT_MASK_ER              (0x00000010U)
  96:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHSTAT_MASK_TACT            (0x00000004U)
  97:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHSTAT_MASK_EN              (0x00000001U)
  98:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
  99:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /* CHCTRL */
 100:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHCTRL_SET_CLRTC            (0x00000040U)
 101:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHCTRL_SET_CLREND           (0x00000020U)
 102:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHCTRL_SET_SWRST            (0x00000008U)
 103:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHCTRL_SET_STG              (0x00000004U)
 104:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHCTRL_SET_CLREN            (0x00000002U)
 105:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHCTRL_SET_SETEN            (0x00000001U)
 106:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 107:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /* CHCFG */
 108:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHCFG_SET_REN               (0x40000000U)
 109:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHCFG_MASK_REN              (0x40000000U)
 110:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHCFG_SET_RSW               (0x20000000U)
 111:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHCFG_MASK_RSW              (0x20000000U)
 112:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHCFG_SET_RSEL              (0x10000000U)
 113:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHCFG_MASK_RSEL             (0x10000000U)
 114:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHCFG_SET_DEM               (0x01000000U)
 115:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHCFG_MASK_DEM              (0x01000000U)
 116:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHCFG_SET_TM                (0x00400000U)
 117:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHCFG_MASK_DAD              (0x00200000U)
 118:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHCFG_MASK_SAD              (0x00100000U)
 119:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHCFG_MASK_DDS              (0x000f0000U)
 120:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHCFG_MASK_SDS              (0x0000f000U)
 121:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHCFG_SET_AM_LEVEL          (0x00000100U)
 122:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE      (0x00000200U)
 123:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHCFG_MASK_AM               (0x00000700U)
 124:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHCFG_SET_LVL_EDGE          (0x00000000U)
 125:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHCFG_SET_LVL_LEVEL         (0x00000040U)
 126:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHCFG_MASK_LVL              (0x00000040U)
 127:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHCFG_SET_REQD_SRC          (0x00000000U)
 128:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHCFG_SET_REQD_DST          (0x00000008U)
 129:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHCFG_MASK_REQD             (0x00000008U)
 130:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHCFG_SHIFT_DAD             (21U)
 131:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHCFG_SHIFT_SAD             (20U)
 132:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHCFG_SHIFT_DDS             (16U)
 133:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHCFG_SHIFT_SDS             (12U)
 134:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 135:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /* CHEXT */
 136:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHEXT_SET_DCA_NORMAL        (0x00003000U)
 137:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHEXT_SET_DCA_STRONG        (0x00000000U)
 138:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHEXT_SET_DPR_NON_SECURE    (0x00000200U)
 139:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHEXT_SET_SCA_NORMAL        (0x00000030U)
 140:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHEXT_SET_SCA_STRONG        (0x00000000U)
 141:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHEXT_SET_SPR_NON_SECURE    (0x00000002U)
 142:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 143:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /* REQD value in CHCFG is undecided on configuration table */
 144:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /* used case of a resource is the same and two or more direction value exists */
 145:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_CHCFG_REQD_UNDEFINED        (2)
 146:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 147:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /* Address of area which is the target of setting change */
 148:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_DMA_EXTERNAL_BUS_START         (0x00000000U)
 149:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_DMA_EXTERNAL_BUS_END           (0x1FFFFFFFU)
 150:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_DMA_EXTERNAL_BUS_MIRROR_START  (0x40000000U)
 151:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #define DMAC_PRV_DMA_EXTERNAL_BUS_MIRROR_END    (0x5FFFFFFFU)
 152:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 153:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /* DMA channel number */
 154:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** typedef enum
 155:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 156:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     DMA_CH_0 = 0,
 157:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     DMA_CH_1 = 1,
 158:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     DMA_CH_2 = 2,
 159:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     DMA_CH_3 = 3,
 160:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     DMA_CH_4 = 4,
 161:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     DMA_CH_5 = 5,
 162:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     DMA_CH_6 = 6,
 163:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     DMA_CH_7 = 7,
 164:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     DMA_CH_8 = 8,
 165:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     DMA_CH_9 = 9,
 166:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     DMA_CH_10 = 10,
 167:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     DMA_CH_11 = 11,
 168:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     DMA_CH_12 = 12,
 169:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     DMA_CH_13 = 13,
 170:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     DMA_CH_14 = 14,
 171:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     DMA_CH_15 = 15
 172:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** } e_dma_ch_num_t;
 173:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 174:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /* DMA Register (every Channel) */
 175:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** typedef struct
 176:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 177:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     volatile uint32_t n0sa_n;
 178:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     volatile uint32_t n0da_n;
 179:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     volatile uint32_t n0tb_n;
 180:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     volatile uint32_t n1sa_n;
 181:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     volatile uint32_t n1da_n;
 182:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     volatile uint32_t n1tb_n;
 183:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     volatile uint32_t crsa_n;
 184:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     volatile uint32_t crda_n;
 185:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     volatile uint32_t crtb_n;
 186:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     volatile uint32_t chstat_n;
 187:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     volatile uint32_t chctrl_n;
 188:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     volatile uint32_t chcfg_n;
 189:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     volatile uint32_t chitvl_n;
 190:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     volatile uint32_t chext_n;
 191:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     volatile uint32_t nxla_n;
 192:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     volatile uint32_t crla_n;
 193:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** } st_r_dmac_t;
 194:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 195:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /* DMA Register (Common) */
 196:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** typedef struct
 197:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 198:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     volatile uint32_t dctrl_0_7;
 199:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     volatile uint8_t dummy1[12];
 200:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     volatile uint32_t dstat_en_0_7;
 201:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     volatile uint32_t dstat_er_0_7;
 202:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     volatile uint32_t dstat_end_0_7;
 203:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     volatile uint32_t dstat_tc_0_7;
 204:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     volatile uint32_t dstat_sus_0_7;
 205:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** } st_r_dmaccommon_t;
 206:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 207:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /*************************************************************************
 208:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  Enumerated Types
 209:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** *************************************************************************/
 210:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 211:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /* DMA channel configuration table */
 212:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** typedef struct
 213:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 214:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     e_r_drv_dmac_xfer_resource_t resource;          /* this will be equal to the index */
 215:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint32_t dmars;                                 /* set value for DMARS Register */
 216:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint32_t tm_am;                                 /* set value for TM / AM bits (CHCFG Register) 
 217:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint32_t lvl;                                   /* set value for LVL bit (CHCFG Register) */
 218:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint32_t reqd;                                  /* set value for REQD bit (CHCFG Register) */
 219:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** } st_dma_configuration_t;
 220:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 221:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /* address table of register set for each channel */
 222:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static volatile st_r_dmac_t *gsp_dma_ch_register_addr_table[DMAC_NUMBER_OF_CHANNELS] =
 223:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 224:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #ifdef USE_SECURE_MODULE
 225:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmac_t *) &DMAC0.N0SA_0S,
 226:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmac_t *) &DMAC0.N0SA_1S,
 227:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmac_t *) &DMAC0.N0SA_2S,
 228:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmac_t *) &DMAC0.N0SA_3S,
 229:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmac_t *) &DMAC0.N0SA_4S,
 230:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmac_t *) &DMAC0.N0SA_5S,
 231:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmac_t *) &DMAC0.N0SA_6S,
 232:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmac_t *) &DMAC0.N0SA_7S,
 233:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmac_t *) &DMAC0.N0SA_8S,
 234:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmac_t *) &DMAC0.N0SA_9S,
 235:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmac_t *) &DMAC0.N0SA_10S,
 236:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmac_t *) &DMAC0.N0SA_11S,
 237:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmac_t *) &DMAC0.N0SA_12S,
 238:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmac_t *) &DMAC0.N0SA_13S,
 239:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmac_t *) &DMAC0.N0SA_14S,
 240:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmac_t *) &DMAC0.N0SA_15S,
 241:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #else
 242:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmac_t *) &DMAC1.N0SA_0,
 243:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmac_t *) &DMAC1.N0SA_1,
 244:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmac_t *) &DMAC1.N0SA_2,
 245:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmac_t *) &DMAC1.N0SA_3,
 246:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmac_t *) &DMAC1.N0SA_4,
 247:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmac_t *) &DMAC1.N0SA_5,
 248:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmac_t *) &DMAC1.N0SA_6,
 249:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmac_t *) &DMAC1.N0SA_7,
 250:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmac_t *) &DMAC1.N0SA_8,
 251:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmac_t *) &DMAC1.N0SA_9,
 252:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmac_t *) &DMAC1.N0SA_10,
 253:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmac_t *) &DMAC1.N0SA_11,
 254:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmac_t *) &DMAC1.N0SA_12,
 255:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmac_t *) &DMAC1.N0SA_13,
 256:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmac_t *) &DMAC1.N0SA_14,
 257:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmac_t *) &DMAC1.N0SA_15,
 258:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #endif
 259:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** };
 260:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 261:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /* address table of register set for common register */
 262:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static volatile st_r_dmaccommon_t *gsp_dma_common_reg_addr_table[DMAC_NUMBER_OF_CHANNELS] =
 263:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 264:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #ifdef USE_SECURE_MODULE
 265:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmaccommon_t *) &DMAC0.DCTRL_0_7S,
 266:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmaccommon_t *) &DMAC0.DCTRL_0_7S,
 267:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmaccommon_t *) &DMAC0.DCTRL_0_7S,
 268:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmaccommon_t *) &DMAC0.DCTRL_0_7S,
 269:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmaccommon_t *) &DMAC0.DCTRL_0_7S,
 270:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmaccommon_t *) &DMAC0.DCTRL_0_7S,
 271:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmaccommon_t *) &DMAC0.DCTRL_0_7S,
 272:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmaccommon_t *) &DMAC0.DCTRL_0_7S,
 273:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmaccommon_t *) &DMAC0.DCTRL_8_15S,
 274:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmaccommon_t *) &DMAC0.DCTRL_8_15S,
 275:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmaccommon_t *) &DMAC0.DCTRL_8_15S,
 276:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmaccommon_t *) &DMAC0.DCTRL_8_15S,
 277:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmaccommon_t *) &DMAC0.DCTRL_8_15S,
 278:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmaccommon_t *) &DMAC0.DCTRL_8_15S,
 279:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmaccommon_t *) &DMAC0.DCTRL_8_15S,
 280:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmaccommon_t *) &DMAC0.DCTRL_8_15S,
 281:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #else
 282:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmaccommon_t *) &DMAC1.DCTRL_0_7,
 283:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmaccommon_t *) &DMAC1.DCTRL_0_7,
 284:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmaccommon_t *) &DMAC1.DCTRL_0_7,
 285:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmaccommon_t *) &DMAC1.DCTRL_0_7,
 286:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmaccommon_t *) &DMAC1.DCTRL_0_7,
 287:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmaccommon_t *) &DMAC1.DCTRL_0_7,
 288:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmaccommon_t *) &DMAC1.DCTRL_0_7,
 289:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmaccommon_t *) &DMAC1.DCTRL_0_7,
 290:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmaccommon_t *) &DMAC1.DCTRL_8_15,
 291:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmaccommon_t *) &DMAC1.DCTRL_8_15,
 292:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmaccommon_t *) &DMAC1.DCTRL_8_15,
 293:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmaccommon_t *) &DMAC1.DCTRL_8_15,
 294:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmaccommon_t *) &DMAC1.DCTRL_8_15,
 295:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmaccommon_t *) &DMAC1.DCTRL_8_15,
 296:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmaccommon_t *) &DMAC1.DCTRL_8_15,
 297:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile st_r_dmaccommon_t *) &DMAC1.DCTRL_8_15,
 298:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #endif
 299:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** };
 300:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 301:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /* address table of register set for DMARS */
 302:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static volatile uint32_t *gsp_dmars_register_addr_table[DMAC_NUMBER_OF_CHANNELS] =
 303:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 304:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #ifdef USE_SECURE_MODULE
 305:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile uint32_t *) &DMAC0.DMARS0S,
 306:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile uint32_t *) &DMAC0.DMARS0S,
 307:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile uint32_t *) &DMAC0.DMARS1S,
 308:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile uint32_t *) &DMAC0.DMARS1S,
 309:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile uint32_t *) &DMAC0.DMARS2S,
 310:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile uint32_t *) &DMAC0.DMARS2S,
 311:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile uint32_t *) &DMAC0.DMARS3S,
 312:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile uint32_t *) &DMAC0.DMARS3S,
 313:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile uint32_t *) &DMAC0.DMARS4S,
 314:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile uint32_t *) &DMAC0.DMARS4S,
 315:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile uint32_t *) &DMAC0.DMARS5S,
 316:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile uint32_t *) &DMAC0.DMARS5S,
 317:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile uint32_t *) &DMAC0.DMARS6S,
 318:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile uint32_t *) &DMAC0.DMARS6S,
 319:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile uint32_t *) &DMAC0.DMARS7S,
 320:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile uint32_t *) &DMAC0.DMARS7S,
 321:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #else
 322:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile uint32_t *) &DMAC1.DMARS0,
 323:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile uint32_t *) &DMAC1.DMARS0,
 324:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile uint32_t *) &DMAC1.DMARS1,
 325:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile uint32_t *) &DMAC1.DMARS1,
 326:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile uint32_t *) &DMAC1.DMARS2,
 327:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile uint32_t *) &DMAC1.DMARS2,
 328:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile uint32_t *) &DMAC1.DMARS3,
 329:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile uint32_t *) &DMAC1.DMARS3,
 330:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile uint32_t *) &DMAC1.DMARS4,
 331:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile uint32_t *) &DMAC1.DMARS4,
 332:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile uint32_t *) &DMAC1.DMARS5,
 333:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile uint32_t *) &DMAC1.DMARS5,
 334:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile uint32_t *) &DMAC1.DMARS6,
 335:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile uint32_t *) &DMAC1.DMARS6,
 336:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile uint32_t *) &DMAC1.DMARS7,
 337:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     (volatile uint32_t *) &DMAC1.DMARS7,
 338:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #endif
 339:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** };
 340:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 341:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static const e_r_drv_intc_intid_t gs_dma_int_num_table[DMAC_NUMBER_OF_CHANNELS] =
 342:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 343:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #ifdef USE_SECURE_MODULE
 344:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     INTC_ID_DMAC30_DMAINT0, INTC_ID_DMAC30_DMAINT1, INTC_ID_DMAC30_DMAINT2, INTC_ID_DMAC30_DMAINT3,
 345:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     INTC_ID_DMAC30_DMAINT4, INTC_ID_DMAC30_DMAINT5, INTC_ID_DMAC30_DMAINT6, INTC_ID_DMAC30_DMAINT7,
 346:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     INTC_ID_DMAC30_DMAINT8, INTC_ID_DMAC30_DMAINT9, INTC_ID_DMAC30_DMAINT10, INTC_ID_DMAC30_DMAINT1
 347:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     INTC_ID_DMAC30_DMAINT12, INTC_ID_DMAC30_DMAINT13, INTC_ID_DMAC30_DMAINT14, INTC_ID_DMAC30_DMAIN
 348:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #else
 349:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     INTC_ID_DMAC31_DMAINT0, INTC_ID_DMAC31_DMAINT1, INTC_ID_DMAC31_DMAINT2, INTC_ID_DMAC31_DMAINT3,
 350:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     INTC_ID_DMAC31_DMAINT4, INTC_ID_DMAC31_DMAINT5, INTC_ID_DMAC31_DMAINT6, INTC_ID_DMAC31_DMAINT7,
 351:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     INTC_ID_DMAC31_DMAINT8, INTC_ID_DMAC31_DMAINT9, INTC_ID_DMAC31_DMAINT10, INTC_ID_DMAC31_DMAINT1
 352:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     INTC_ID_DMAC31_DMAINT12, INTC_ID_DMAC31_DMAINT13, INTC_ID_DMAC31_DMAINT14, INTC_ID_DMAC31_DMAIN
 353:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** #endif
 354:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** };
 355:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 356:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static void end0_interrupt_handler (void);
 357:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static void end1_interrupt_handler (void);
 358:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static void end2_interrupt_handler (void);
 359:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static void end3_interrupt_handler (void);
 360:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static void end4_interrupt_handler (void);
 361:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static void end5_interrupt_handler (void);
 362:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static void end6_interrupt_handler (void);
 363:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static void end7_interrupt_handler (void);
 364:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static void end8_interrupt_handler (void);
 365:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static void end9_interrupt_handler (void);
 366:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static void end10_interrupt_handler (void);
 367:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static void end11_interrupt_handler (void);
 368:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static void end12_interrupt_handler (void);
 369:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static void end13_interrupt_handler (void);
 370:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static void end14_interrupt_handler (void);
 371:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static void end15_interrupt_handler (void);
 372:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 373:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /* DMA transfer resource */
 374:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static const st_dma_configuration_t gs_dma_configuration_table[] =
 375:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 376:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****   /* resource,                 DMARS, CHCFG AM / TM                  , CHCFG LVL                   
 377:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_OSTM0TINT,         0x023, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_EDGE 
 378:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_OSTM1TINT,         0x073, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_EDGE 
 379:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_OSTM2TINT,         0x02b, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_EDGE 
 380:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 381:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TGIA_0,            0x043, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 382:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TGIB_0,            0x047, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 383:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TGIC_0,            0x04B, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 384:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TGID_0,            0x04F, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 385:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TGIA_1,            0x053, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 386:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TGIB_1,            0x057, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 387:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TGIA_2,            0x05B, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 388:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TGIB_2,            0x05F, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 389:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TGIA_3,            0x063, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 390:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TGIB_3,            0x067, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 391:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TGIC_3,            0x06B, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 392:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TGID_3,            0x06F, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 393:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TGIA_4,            0x073, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 394:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TGIB_4,            0x077, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 395:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TGIC_4,            0x07B, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 396:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TGID_4,            0x07F, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 397:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TCIV_4,            0x083, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 398:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TGIU_5,            0x087, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 399:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TGIV_5,            0x08B, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 400:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TGIW_5,            0x08F, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 401:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TGIA_6,            0x093, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 402:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TGIB_6,            0x097, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 403:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TGIC_6,            0x09B, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 404:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TGID_6,            0x09F, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 405:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TGIA_7,            0x0A3, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 406:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TGIB_7,            0x0A7, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 407:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TGIC_7,            0x0AB, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 408:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TGID_7,            0x0AF, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 409:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TCIV_7,            0x0B3, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 410:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TGIA_8,            0x0B7, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 411:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TGIB_8,            0x0BB, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 412:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TGIC_8,            0x0BF, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 413:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TGID_8,            0x0C3, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 414:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 415:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIA_0,           0x0C7, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 416:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIB_0,           0x0CB, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 417:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIC_0,           0x0CF, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 418:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCID_0,           0x0D3, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 419:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GDTE_0,            0x0D7, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 420:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIH_0,           0x0DB, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 421:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIL_0,           0x0DF, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 422:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIE_0,           0x0E3, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 423:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIF_0,           0x0E7, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 424:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIADA_0,         0x0EB, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 425:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIADB_0,         0x0EF, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 426:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIV_0,           0x0F3, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 427:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIU_0,           0x0F7, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 428:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 429:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIA_1,           0x0FB, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 430:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIB_1,           0x0FF, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 431:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIC_1,           0x103, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 432:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCID_1,           0x107, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 433:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GDTE_1,            0x10B, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 434:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIH_1,           0x10F, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 435:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIL_1,           0x113, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 436:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIE_1,           0x117, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 437:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIF_1,           0x11B, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 438:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIADA_1,         0x11F, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 439:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIADB_1,         0x123, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 440:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIV_1,           0x127, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 441:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIU_1,           0x12B, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 442:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 443:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIA_2,           0x12F, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 444:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIB_2,           0x133, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 445:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIC_2,           0x137, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 446:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCID_2,           0x13B, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 447:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GDTE_2,            0x13F, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 448:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIH_2,           0x143, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 449:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIL_2,           0x147, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 450:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIE_2,           0x14B, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 451:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIF_2,           0x14F, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 452:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIADA_2,         0x153, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 453:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIADB_2,         0x157, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 454:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIV_2,           0x15B, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 455:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIU_2,           0x15F, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 456:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 457:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIA_3,           0x163, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 458:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIB_3,           0x167, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 459:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIC_3,           0x16B, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 460:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCID_3,           0x16F, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 461:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GDTE_3,            0x173, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 462:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIH_3,           0x177, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 463:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIL_3,           0x17B, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 464:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIE_3,           0x17F, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 465:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIF_3,           0x183, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 466:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIADA_3,         0x187, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 467:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIADB_3,         0x18B, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 468:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIV_3,           0x18F, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 469:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIU_3,           0x193, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 470:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 471:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIA_4,           0x197, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 472:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIB_4,           0x19B, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 473:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIC_4,           0x19F, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 474:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCID_4,           0x1A3, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 475:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GDTE_4,            0x1A7, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 476:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIH_4,           0x1AB, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 477:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIL_4,           0x1AF, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 478:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIE_4,           0x1B3, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 479:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIF_4,           0x1B7, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 480:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIADA_4,         0x1BB, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 481:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIADB_4,         0x1BF, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 482:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIV_4,           0x1C3, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 483:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIU_4,           0x1C7, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 484:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 485:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIA_5,           0x1CB, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 486:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIB_5,           0x1CF, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 487:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIC_5,           0x1D3, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 488:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCID_5,           0x1D7, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 489:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GDTE_5,            0x1DB, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 490:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIH_5,           0x1DF, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 491:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIL_5,           0x1E3, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 492:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIE_5,           0x1E7, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 493:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIF_5,           0x1EB, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 494:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIADA_5,         0x1EF, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 495:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIADB_5,         0x1F3, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 496:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIV_5,           0x1F7, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 497:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIU_5,           0x1FB, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 498:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 499:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIA_6,           0x1FF, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 500:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIB_6,           0x203, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 501:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIC_6,           0x207, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 502:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCID_6,           0x20B, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 503:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GDTE_6,            0x20F, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 504:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIH_6,           0x213, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 505:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIL_6,           0x217, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 506:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIE_6,           0x21B, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 507:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIF_6,           0x21F, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 508:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIADA_6,         0x223, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 509:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIADB_6,         0x227, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 510:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIV_6,           0x22B, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 511:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIU_6,           0x22F, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 512:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 513:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIA_7,           0x233, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 514:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIB_7,           0x237, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 515:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIC_7,           0x23B, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 516:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCID_7,           0x23F, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 517:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GDTE_7,            0x243, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 518:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIH_7,           0x247, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 519:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIL_7,           0x24B, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 520:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIE_7,           0x24F, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 521:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIF_7,           0x253, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 522:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIADA_7,         0x257, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 523:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIADB_7,         0x25B, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 524:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIV_7,           0x25F, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 525:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_GTCIU_7,           0x263, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 526:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 527:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_S12ADI_0,          0x267, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 528:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_S12GBADI_0,        0x26B, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 529:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_S12GCADI_0,        0x26F, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 530:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 531:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_INT_SSIF_DMA_RX_0, 0x272, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_EDGE 
 532:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_INT_SSIF_DMA_TX_0, 0x271, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_EDGE 
 533:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_INT_SSIF_DMA_RX_1, 0x276, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_EDGE 
 534:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_INT_SSIF_DMA_TX_1, 0x275, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_EDGE 
 535:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_INT_SSIF_DMA_RX_2, 0x27B, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_EDGE 
 536:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_INT_SSIF_DMA_TX_2, 0x27B, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_EDGE 
 537:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_INT_SSIF_DMA_RX_3, 0x27E, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_EDGE 
 538:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_INT_SSIF_DMA_TX_3, 0x27D, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_EDGE 
 539:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 540:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_SPDIFTXI,          0x283, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_LEVEL
 541:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_SPDIFRXI,          0x287, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_LEVEL
 542:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 543:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_INTRIIC_RI0,       0x28A, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_EDGE 
 544:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_INTRIIC_TI0,       0x289, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_EDGE 
 545:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_INTRIIC_RI1,       0x28E, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_EDGE 
 546:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_INTRIIC_TI1,       0x28D, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_EDGE 
 547:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_INTRIIC_RI2,       0x292, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_EDGE 
 548:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_INTRIIC_TI2,       0x291, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_EDGE 
 549:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_INTRIIC_RI3,       0x296, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_EDGE 
 550:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_INTRIIC_TI3,       0x295, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_EDGE 
 551:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 552:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_RXI0,              0x29A, 0x00000400U                    , DMAC_PRV_CHCFG_SET_LVL_LEVEL
 553:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TXI0,              0x299, 0x00000400U                    , DMAC_PRV_CHCFG_SET_LVL_LEVEL
 554:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_RXI1,              0x29E, 0x00000400U                    , DMAC_PRV_CHCFG_SET_LVL_LEVEL
 555:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TXI1,              0x29D, 0x00000400U                    , DMAC_PRV_CHCFG_SET_LVL_LEVEL
 556:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_RXI2,              0x2A2, 0x00000400U                    , DMAC_PRV_CHCFG_SET_LVL_LEVEL
 557:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TXI2,              0x2A1, 0x00000400U                    , DMAC_PRV_CHCFG_SET_LVL_LEVEL
 558:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_RXI3,              0x2A6, 0x00000400U                    , DMAC_PRV_CHCFG_SET_LVL_LEVEL
 559:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TXI3,              0x2A5, 0x00000400U                    , DMAC_PRV_CHCFG_SET_LVL_LEVEL
 560:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_RXI4,              0x2AA, 0x00000400U                    , DMAC_PRV_CHCFG_SET_LVL_LEVEL
 561:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TXI4,              0x2A9, 0x00000400U                    , DMAC_PRV_CHCFG_SET_LVL_LEVEL
 562:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 563:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_RXF_DMA0,          0x2AF, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 564:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_RXF_DMA1,          0x2B3, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 565:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_RXF_DMA2,          0x2B7, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 566:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_RXF_DMA3,          0x2BB, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 567:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_RXF_DMA4,          0x2BF, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 568:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_RXF_DMA5,          0x2C3, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 569:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_RXF_DMA6,          0x2C7, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 570:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_RXF_DMA7,          0x2CB, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 571:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_COM_DMA0,          0x2CF, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 572:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_COM_DMA1,          0x2D3, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE 
 573:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 574:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_SPRI0,             0x2D6, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_LEVEL
 575:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_SPTI0,             0x2D5, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_LEVEL
 576:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_SPRI1,             0x2DA, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_LEVEL
 577:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_SPTI1,             0x2D9, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_LEVEL
 578:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_SPRI2,             0x2DE, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_LEVEL
 579:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_SPTI2,             0x2DD, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_LEVEL
 580:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 581:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_SCI_RXI0,          0x2E2, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_EDGE,
 582:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_SCI_TXI0,          0x2E1, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_EDGE,
 583:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_SCI_RXI1,          0x2E6, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_EDGE,
 584:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_SCI_TXI1,          0x2E5, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_EDGE,
 585:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 586:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_IPLS,              0x2EB, DMAC_PRV_CHCFG_SET_AM_LEVEL    , DMAC_PRV_CHCFG_SET_LVL_EDGE,
 587:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 588:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TILE_0_PAFI,       0x3CE, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_LEVEL
 589:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TILE_0_PAEI,       0x3CD, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_LEVEL
 590:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TILE_1_PAFI,       0x3D2, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_LEVEL
 591:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TILE_1_PAEI,       0x3D1, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_LEVEL
 592:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TILE_2_PAFI,       0x3D6, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_LEVEL
 593:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TILE_2_PAEI,       0x3D5, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_LEVEL
 594:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TILE_3_PAFI,       0x3DA, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_LEVEL
 595:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TILE_3_PAEI,       0x3D9, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_LEVEL
 596:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TILE_4_PAFI,       0x3DE, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_LEVEL
 597:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TILE_4_PAEI,       0x3DD, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_LEVEL
 598:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TILE_5_PAFI,       0x3E2, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_LEVEL
 599:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_RS_TILE_5_PAEI,       0x3E1, DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE, DMAC_PRV_CHCFG_SET_LVL_LEVEL
 600:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 601:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DREQ0,                    0x003, 0                              , 0                           
 602:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 603:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {DMA_MEM_2_MEM,            0x0  , DMAC_PRV_CHCFG_SET_AM_BUS_CYCLE | DMAC_PRV_CHCFG_SET_TM, DMAC
 604:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 605:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 	{LAST_RESOURCE_MARKER,     0    , 0                              , 0                           , 0
 606:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** };
 607:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 608:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /*************************************************************************
 609:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  Structures
 610:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** *************************************************************************/
 611:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 612:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** typedef struct
 613:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 614:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     void (*p_dmaComplete)();
 615:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     void (*p_dmaError)();
 616:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** } st_channel_settings_t;
 617:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 618:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /*******************************************************************************
 619:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  Private variables
 620:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *******************************************************************************/
 621:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /* ====  Prototype function ==== */
 622:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 623:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static const st_drv_info_t gs_lld_info =
 624:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 625:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 626:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         ((R_DRV_DMAC_LLD_VERSION_MAJOR << 16) + R_DRV_DMAC_LLD_VERSION_MINOR)
 627:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     },
 628:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     R_DRV_DMAC_LLD_BUILD_NUM,
 629:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     R_DRV_DMAC_LLD_DRV_NAME
 630:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** };
 631:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 632:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /* stores per-channel settings */
 633:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static st_channel_settings_t s_channel_settings[DMAC_NUMBER_OF_CHANNELS];
 634:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 635:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /*******************************************************************************
 636:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  Private functions
 637:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *******************************************************************************/
 638:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 639:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static bool_t validate_settings (const st_r_drv_dmac_channel_config_t *dmac_config);
 640:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static uint32_t determine_chcfg_n_value (uint_t channel, const st_r_drv_dmac_channel_config_t *dmac
 641:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         st_dma_configuration_t *dma_configuration, uint32_t request_direction, uint8_t register_set
 642:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static uint32_t determine_chext_n_value (uint32_t source_address, uint32_t destination_address);
 643:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 644:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /*******************************************************************************
 645:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  Global variables
 646:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *******************************************************************************/
 647:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 648:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /* Interrupt handlers table */
 649:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /* DMA end interrupt handler for ch0 - ch15 */
 650:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static const IRQHandler gs_dma_int_handler_table[DMAC_NUMBER_OF_CHANNELS] =
 651:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 652:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     &end0_interrupt_handler, &end1_interrupt_handler, &end2_interrupt_handler, &end3_interrupt_hand
 653:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     &end4_interrupt_handler, &end5_interrupt_handler, &end6_interrupt_handler, &end7_interrupt_hand
 654:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     &end8_interrupt_handler, &end9_interrupt_handler, &end10_interrupt_handler, &end11_interrupt_ha
 655:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     &end12_interrupt_handler, &end13_interrupt_handler, &end14_interrupt_handler, &end15_interrupt_
 656:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** };
 657:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 658:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 659:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
 660:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *              validate_settings
 661:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief       validate all of the DMAC configuration settings
 662:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[in]   dmac_config : DMAC configuration settings
 663:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval      true if all settings are valid, false if not
 664:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  */
 665:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static bool_t validate_settings(const st_r_drv_dmac_channel_config_t *dmac_config)
 666:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
  29              		.loc 1 666 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 667:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     if (dmac_config->resource >= LAST_RESOURCE_MARKER)
  34              		.loc 1 667 5 view .LVU1
  35              		.loc 1 667 20 is_stmt 0 view .LVU2
  36 0000 003090E5 		ldr	r3, [r0]
  37              		.loc 1 667 8 view .LVU3
  38 0004 CD0053E3 		cmp	r3, #205
  39 0008 1400008A 		bhi	.L3
 668:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 669:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         return false;
 670:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 671:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 672:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     if ((dmac_config->source_width < DMA_DATA_SIZE_MIN) || (dmac_config->source_width > DMA_DATA_SI
  40              		.loc 1 672 5 is_stmt 1 view .LVU4
  41              		.loc 1 672 21 is_stmt 0 view .LVU5
  42 000c F430D0E1 		ldrsh	r3, [r0, #4]
  43              		.loc 1 672 57 view .LVU6
  44 0010 013083E2 		add	r3, r3, #1
  45 0014 7330FFE6 		uxth	r3, r3
  46              		.loc 1 672 8 view .LVU7
  47 0018 810053E3 		cmp	r3, #129
  48 001c 1100008A 		bhi	.L4
 673:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 674:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         return false;
 675:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 676:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 677:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     if ((dmac_config->destination_width < DMA_DATA_SIZE_MIN) || (dmac_config->destination_width > D
  49              		.loc 1 677 5 is_stmt 1 view .LVU8
  50              		.loc 1 677 21 is_stmt 0 view .LVU9
  51 0020 F630D0E1 		ldrsh	r3, [r0, #6]
  52              		.loc 1 677 62 view .LVU10
  53 0024 013083E2 		add	r3, r3, #1
  54 0028 7330FFE6 		uxth	r3, r3
  55              		.loc 1 677 8 view .LVU11
  56 002c 810053E3 		cmp	r3, #129
  57 0030 0E00008A 		bhi	.L5
 678:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 679:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         return false;
 680:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 681:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 682:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     if (dmac_config->source_address_type > DMA_ADDRESS_FIX)
  58              		.loc 1 682 5 is_stmt 1 view .LVU12
  59              		.loc 1 682 20 is_stmt 0 view .LVU13
  60 0034 0830D0E5 		ldrb	r3, [r0, #8]	@ zero_extendqisi2
  61              		.loc 1 682 8 view .LVU14
  62 0038 010053E3 		cmp	r3, #1
  63 003c 0D00008A 		bhi	.L6
 683:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 684:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         return false;
 685:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 686:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 687:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     if (dmac_config->destination_address_type > DMA_ADDRESS_FIX)
  64              		.loc 1 687 5 is_stmt 1 view .LVU15
  65              		.loc 1 687 20 is_stmt 0 view .LVU16
  66 0040 0930D0E5 		ldrb	r3, [r0, #9]	@ zero_extendqisi2
  67              		.loc 1 687 8 view .LVU17
  68 0044 010053E3 		cmp	r3, #1
  69 0048 0C00008A 		bhi	.L7
 688:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 689:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         return false;
 690:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 691:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 692:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     if (dmac_config->direction > DMA_REQUEST_DESTINATION)
  70              		.loc 1 692 5 is_stmt 1 view .LVU18
  71              		.loc 1 692 20 is_stmt 0 view .LVU19
  72 004c 0A30D0E5 		ldrb	r3, [r0, #10]	@ zero_extendqisi2
  73              		.loc 1 692 8 view .LVU20
  74 0050 010053E3 		cmp	r3, #1
  75 0054 0B00008A 		bhi	.L8
 693:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 694:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         return false;
 695:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 696:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 697:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     return true;
  76              		.loc 1 697 12 view .LVU21
  77 0058 0100A0E3 		mov	r0, #1
  78              	.LVL1:
  79              		.loc 1 697 12 view .LVU22
  80 005c 1EFF2FE1 		bx	lr
  81              	.LVL2:
  82              	.L3:
 669:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
  83              		.loc 1 669 16 view .LVU23
  84 0060 0000A0E3 		mov	r0, #0
  85              	.LVL3:
 669:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
  86              		.loc 1 669 16 view .LVU24
  87 0064 1EFF2FE1 		bx	lr
  88              	.LVL4:
  89              	.L4:
 674:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
  90              		.loc 1 674 16 view .LVU25
  91 0068 0000A0E3 		mov	r0, #0
  92              	.LVL5:
 674:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
  93              		.loc 1 674 16 view .LVU26
  94 006c 1EFF2FE1 		bx	lr
  95              	.LVL6:
  96              	.L5:
 679:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
  97              		.loc 1 679 16 view .LVU27
  98 0070 0000A0E3 		mov	r0, #0
  99              	.LVL7:
 679:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 100              		.loc 1 679 16 view .LVU28
 101 0074 1EFF2FE1 		bx	lr
 102              	.LVL8:
 103              	.L6:
 684:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 104              		.loc 1 684 16 view .LVU29
 105 0078 0000A0E3 		mov	r0, #0
 106              	.LVL9:
 684:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 107              		.loc 1 684 16 view .LVU30
 108 007c 1EFF2FE1 		bx	lr
 109              	.LVL10:
 110              	.L7:
 689:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 111              		.loc 1 689 16 view .LVU31
 112 0080 0000A0E3 		mov	r0, #0
 113              	.LVL11:
 689:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 114              		.loc 1 689 16 view .LVU32
 115 0084 1EFF2FE1 		bx	lr
 116              	.LVL12:
 117              	.L8:
 694:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 118              		.loc 1 694 16 view .LVU33
 119 0088 0000A0E3 		mov	r0, #0
 120              	.LVL13:
 698:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 121              		.loc 1 698 1 view .LVU34
 122 008c 1EFF2FE1 		bx	lr
 123              		.cfi_endproc
 124              	.LFE6:
 126              		.section	.text.R_DMAC_ErrInterruptHandler,"ax",%progbits
 127              		.align	2
 128              		.global	R_DMAC_ErrInterruptHandler
 129              		.syntax unified
 130              		.arm
 131              		.fpu neon
 133              	R_DMAC_ErrInterruptHandler:
 134              	.LVL14:
 135              	.LFB7:
 699:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
 700:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * End of function validate_settings
 701:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
 702:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 703:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
 704:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *              R_DMAC_ErrInterruptHandler
 705:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief       DMA error interrupt handler
 706:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *              Notify error information to the module function which called DMA driver
 707:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[in]   int_sense
 708:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval      None
 709:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  */
 710:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** void R_DMAC_ErrInterruptHandler(uint32_t int_sense)
 711:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 136              		.loc 1 711 1 is_stmt 1 view -0
 137              		.cfi_startproc
 138              		@ args = 0, pretend = 0, frame = 0
 139              		@ frame_needed = 0, uses_anonymous_args = 0
 140              		.loc 1 711 1 is_stmt 0 view .LVU36
 141 0000 70402DE9 		push	{r4, r5, r6, lr}
 142              		.cfi_def_cfa_offset 16
 143              		.cfi_offset 4, -16
 144              		.cfi_offset 5, -12
 145              		.cfi_offset 6, -8
 146              		.cfi_offset 14, -4
 712:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     NOT_USED(int_sense);
 147              		.loc 1 712 5 is_stmt 1 view .LVU37
 713:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint32_t dstat_er_0_7;
 148              		.loc 1 713 5 view .LVU38
 714:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint32_t dstat_er_8_15;
 149              		.loc 1 714 5 view .LVU39
 715:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint32_t channel_mask;
 150              		.loc 1 715 5 view .LVU40
 716:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint32_t channel_bit;
 151              		.loc 1 716 5 view .LVU41
 717:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint_t channel;
 152              		.loc 1 717 5 view .LVU42
 718:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 719:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* get error channel number */
 720:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     dstat_er_0_7 = gsp_dma_common_reg_addr_table[DMA_CH_0]->dstat_er_0_7;
 153              		.loc 1 720 5 view .LVU43
 154              		.loc 1 720 18 is_stmt 0 view .LVU44
 155 0004 633CA0E3 		mov	r3, #25344
 156 0008 22384EE3 		movt	r3, 59426
 157 000c 146093E5 		ldr	r6, [r3, #20]
 158              	.LVL15:
 721:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     dstat_er_8_15 = gsp_dma_common_reg_addr_table[DMA_CH_8]->dstat_er_0_7;
 159              		.loc 1 721 5 is_stmt 1 view .LVU45
 160              		.loc 1 721 19 is_stmt 0 view .LVU46
 161 0010 673CA0E3 		mov	r3, #26368
 162 0014 22384EE3 		movt	r3, 59426
 163 0018 143093E5 		ldr	r3, [r3, #20]
 164              	.LVL16:
 722:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 723:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     channel_mask = (dstat_er_0_7 | (dstat_er_8_15 << 8));
 165              		.loc 1 723 5 is_stmt 1 view .LVU47
 166              		.loc 1 723 18 is_stmt 0 view .LVU48
 167 001c 036486E1 		orr	r6, r6, r3, lsl #8
 168              	.LVL17:
 724:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 725:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     channel_bit = 1u;
 169              		.loc 1 725 5 is_stmt 1 view .LVU49
 726:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 727:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     for (channel = 0; channel < DMAC_NUMBER_OF_CHANNELS; channel++)
 170              		.loc 1 727 5 view .LVU50
 171              		.loc 1 727 18 is_stmt 0 view .LVU51
 172 0020 0040A0E3 		mov	r4, #0
 725:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 173              		.loc 1 725 17 view .LVU52
 174 0024 0150A0E3 		mov	r5, #1
 175              		.loc 1 727 5 view .LVU53
 176 0028 010000EA 		b	.L10
 177              	.LVL18:
 178              	.L11:
 728:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 729:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         /* is there an error on this channel? */
 730:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         if ((channel_mask & channel_bit) > 0)
 731:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         {
 732:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             /* if it's been set, then call the DMA error callback function */
 733:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             if (NULL != s_channel_settings[channel].p_dmaError)
 734:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             {
 735:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****                 (*s_channel_settings[channel].p_dmaError)();
 736:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             }
 737:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
 738:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 739:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         channel_bit <<= 1u;
 179              		.loc 1 739 9 is_stmt 1 discriminator 2 view .LVU54
 180              		.loc 1 739 21 is_stmt 0 discriminator 2 view .LVU55
 181 002c 8550A0E1 		lsl	r5, r5, #1
 182              	.LVL19:
 727:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 183              		.loc 1 727 58 is_stmt 1 discriminator 2 view .LVU56
 727:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 184              		.loc 1 727 65 is_stmt 0 discriminator 2 view .LVU57
 185 0030 014084E2 		add	r4, r4, #1
 186              	.LVL20:
 187              	.L10:
 727:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 188              		.loc 1 727 23 is_stmt 1 discriminator 1 view .LVU58
 727:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 189              		.loc 1 727 5 is_stmt 0 discriminator 1 view .LVU59
 190 0034 0F0054E3 		cmp	r4, #15
 191 0038 7080BD88 		pophi	{r4, r5, r6, pc}
 730:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         {
 192              		.loc 1 730 9 is_stmt 1 view .LVU60
 730:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         {
 193              		.loc 1 730 12 is_stmt 0 view .LVU61
 194 003c 060015E1 		tst	r5, r6
 195 0040 F9FFFF0A 		beq	.L11
 733:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             {
 196              		.loc 1 733 13 is_stmt 1 view .LVU62
 733:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             {
 197              		.loc 1 733 52 is_stmt 0 view .LVU63
 198 0044 003000E3 		movw	r3, #:lower16:.LANCHOR0
 199 0048 003040E3 		movt	r3, #:upper16:.LANCHOR0
 200 004c 843183E0 		add	r3, r3, r4, lsl #3
 201 0050 043093E5 		ldr	r3, [r3, #4]
 733:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             {
 202              		.loc 1 733 16 view .LVU64
 203 0054 000053E3 		cmp	r3, #0
 204 0058 F3FFFF0A 		beq	.L11
 735:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             }
 205              		.loc 1 735 17 is_stmt 1 view .LVU65
 735:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             }
 206              		.loc 1 735 18 is_stmt 0 view .LVU66
 207 005c 33FF2FE1 		blx	r3
 208              	.LVL21:
 209 0060 F1FFFFEA 		b	.L11
 210              		.cfi_endproc
 211              	.LFE7:
 213              		.section	.text.R_DMAC_EndHandlerProcess,"ax",%progbits
 214              		.align	2
 215              		.syntax unified
 216              		.arm
 217              		.fpu neon
 219              	R_DMAC_EndHandlerProcess:
 220              	.LVL22:
 221              	.LFB8:
 740:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 741:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 742:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
 743:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  End of function R_DMAC_ErrInterruptHandler
 744:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
 745:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 746:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
 747:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *              R_DMAC_EndHandlerProcess
 748:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief       Carry out DMA end interrupt handler process
 749:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *              Notify DMA transfer finished to the module's notification function
 750:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[in]   channel: channel number
 751:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval      None
 752:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  */
 753:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static void R_DMAC_EndHandlerProcess(const uint_t channel)
 754:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 222              		.loc 1 754 1 is_stmt 1 view -0
 223              		.cfi_startproc
 224              		@ args = 0, pretend = 0, frame = 0
 225              		@ frame_needed = 0, uses_anonymous_args = 0
 755:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     if (NULL != s_channel_settings[channel].p_dmaComplete)
 226              		.loc 1 755 5 view .LVU68
 227              		.loc 1 755 44 is_stmt 0 view .LVU69
 228 0000 003000E3 		movw	r3, #:lower16:.LANCHOR0
 229 0004 003040E3 		movt	r3, #:upper16:.LANCHOR0
 230 0008 803193E7 		ldr	r3, [r3, r0, lsl #3]
 231              		.loc 1 755 8 view .LVU70
 232 000c 000053E3 		cmp	r3, #0
 233 0010 1EFF2F01 		bxeq	lr
 754:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     if (NULL != s_channel_settings[channel].p_dmaComplete)
 234              		.loc 1 754 1 view .LVU71
 235 0014 10402DE9 		push	{r4, lr}
 236              		.cfi_def_cfa_offset 8
 237              		.cfi_offset 4, -8
 238              		.cfi_offset 14, -4
 756:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 757:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         (*s_channel_settings[channel].p_dmaComplete)();
 239              		.loc 1 757 9 is_stmt 1 view .LVU72
 240              		.loc 1 757 10 is_stmt 0 view .LVU73
 241 0018 33FF2FE1 		blx	r3
 242              	.LVL23:
 758:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 759:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 243              		.loc 1 759 1 view .LVU74
 244 001c 1080BDE8 		pop	{r4, pc}
 245              		.cfi_endproc
 246              	.LFE8:
 248              		.section	.text.end0_interrupt_handler,"ax",%progbits
 249              		.align	2
 250              		.syntax unified
 251              		.arm
 252              		.fpu neon
 254              	end0_interrupt_handler:
 255              	.LFB9:
 760:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
 761:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  End of function R_DMAC_EndHandlerProcess
 762:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
 763:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 764:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
 765:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *              end0_interrupt_handler
 766:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief       DMA end interrupt handler for channel 0
 767:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param       None
 768:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval      None
 769:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  */
 770:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static void end0_interrupt_handler(void)
 771:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 256              		.loc 1 771 1 is_stmt 1 view -0
 257              		.cfi_startproc
 258              		@ args = 0, pretend = 0, frame = 0
 259              		@ frame_needed = 0, uses_anonymous_args = 0
 260 0000 10402DE9 		push	{r4, lr}
 261              		.cfi_def_cfa_offset 8
 262              		.cfi_offset 4, -8
 263              		.cfi_offset 14, -4
 772:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     R_DMAC_EndHandlerProcess(DMA_CH_0);
 264              		.loc 1 772 5 view .LVU76
 265 0004 0000A0E3 		mov	r0, #0
 266 0008 FEFFFFEB 		bl	R_DMAC_EndHandlerProcess
 267              	.LVL24:
 773:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 268              		.loc 1 773 1 is_stmt 0 view .LVU77
 269 000c 1080BDE8 		pop	{r4, pc}
 270              		.cfi_endproc
 271              	.LFE9:
 273              		.section	.text.end1_interrupt_handler,"ax",%progbits
 274              		.align	2
 275              		.syntax unified
 276              		.arm
 277              		.fpu neon
 279              	end1_interrupt_handler:
 280              	.LFB10:
 774:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
 775:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  End of function end0_interrupt_handler
 776:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
 777:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 778:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
 779:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *              end1_interrupt_handler
 780:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief       DMA end interrupt handler for channel 1
 781:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param       None
 782:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval      None
 783:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  */
 784:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static void end1_interrupt_handler(void)
 785:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 281              		.loc 1 785 1 is_stmt 1 view -0
 282              		.cfi_startproc
 283              		@ args = 0, pretend = 0, frame = 0
 284              		@ frame_needed = 0, uses_anonymous_args = 0
 285 0000 10402DE9 		push	{r4, lr}
 286              		.cfi_def_cfa_offset 8
 287              		.cfi_offset 4, -8
 288              		.cfi_offset 14, -4
 786:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     R_DMAC_EndHandlerProcess(DMA_CH_1);
 289              		.loc 1 786 5 view .LVU79
 290 0004 0100A0E3 		mov	r0, #1
 291 0008 FEFFFFEB 		bl	R_DMAC_EndHandlerProcess
 292              	.LVL25:
 787:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 293              		.loc 1 787 1 is_stmt 0 view .LVU80
 294 000c 1080BDE8 		pop	{r4, pc}
 295              		.cfi_endproc
 296              	.LFE10:
 298              		.section	.text.end2_interrupt_handler,"ax",%progbits
 299              		.align	2
 300              		.syntax unified
 301              		.arm
 302              		.fpu neon
 304              	end2_interrupt_handler:
 305              	.LFB11:
 788:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
 789:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  End of function end1_interrupt_handler
 790:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
 791:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 792:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  /**
 793:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****   *              end2_interrupt_handler
 794:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****   * @brief       DMA end interrupt handler for channel 2
 795:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****   * @param       None
 796:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****   * @retval      None
 797:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****   */
 798:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static void end2_interrupt_handler(void)
 799:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 306              		.loc 1 799 1 is_stmt 1 view -0
 307              		.cfi_startproc
 308              		@ args = 0, pretend = 0, frame = 0
 309              		@ frame_needed = 0, uses_anonymous_args = 0
 310 0000 10402DE9 		push	{r4, lr}
 311              		.cfi_def_cfa_offset 8
 312              		.cfi_offset 4, -8
 313              		.cfi_offset 14, -4
 800:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     R_DMAC_EndHandlerProcess(DMA_CH_2);
 314              		.loc 1 800 5 view .LVU82
 315 0004 0200A0E3 		mov	r0, #2
 316 0008 FEFFFFEB 		bl	R_DMAC_EndHandlerProcess
 317              	.LVL26:
 801:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 318              		.loc 1 801 1 is_stmt 0 view .LVU83
 319 000c 1080BDE8 		pop	{r4, pc}
 320              		.cfi_endproc
 321              	.LFE11:
 323              		.section	.text.end3_interrupt_handler,"ax",%progbits
 324              		.align	2
 325              		.syntax unified
 326              		.arm
 327              		.fpu neon
 329              	end3_interrupt_handler:
 330              	.LFB12:
 802:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
 803:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  End of function end2_interrupt_handler
 804:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
 805:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 806:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
 807:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *              end3_interrupt_handler
 808:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief       DMA end interrupt handler for channel 3
 809:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param       None
 810:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval      None
 811:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  */
 812:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static void end3_interrupt_handler(void)
 813:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 331              		.loc 1 813 1 is_stmt 1 view -0
 332              		.cfi_startproc
 333              		@ args = 0, pretend = 0, frame = 0
 334              		@ frame_needed = 0, uses_anonymous_args = 0
 335 0000 10402DE9 		push	{r4, lr}
 336              		.cfi_def_cfa_offset 8
 337              		.cfi_offset 4, -8
 338              		.cfi_offset 14, -4
 814:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     R_DMAC_EndHandlerProcess(DMA_CH_3);
 339              		.loc 1 814 5 view .LVU85
 340 0004 0300A0E3 		mov	r0, #3
 341 0008 FEFFFFEB 		bl	R_DMAC_EndHandlerProcess
 342              	.LVL27:
 815:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 343              		.loc 1 815 1 is_stmt 0 view .LVU86
 344 000c 1080BDE8 		pop	{r4, pc}
 345              		.cfi_endproc
 346              	.LFE12:
 348              		.section	.text.end4_interrupt_handler,"ax",%progbits
 349              		.align	2
 350              		.syntax unified
 351              		.arm
 352              		.fpu neon
 354              	end4_interrupt_handler:
 355              	.LFB13:
 816:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
 817:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  End of function end3_interrupt_handler
 818:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
 819:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 820:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
 821:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *              end4_interrupt_handler
 822:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief       DMA end interrupt handler for channel 4
 823:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param       None
 824:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval      None
 825:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  */
 826:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static void end4_interrupt_handler(void)
 827:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 356              		.loc 1 827 1 is_stmt 1 view -0
 357              		.cfi_startproc
 358              		@ args = 0, pretend = 0, frame = 0
 359              		@ frame_needed = 0, uses_anonymous_args = 0
 360 0000 10402DE9 		push	{r4, lr}
 361              		.cfi_def_cfa_offset 8
 362              		.cfi_offset 4, -8
 363              		.cfi_offset 14, -4
 828:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     R_DMAC_EndHandlerProcess(DMA_CH_4);
 364              		.loc 1 828 5 view .LVU88
 365 0004 0400A0E3 		mov	r0, #4
 366 0008 FEFFFFEB 		bl	R_DMAC_EndHandlerProcess
 367              	.LVL28:
 829:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 368              		.loc 1 829 1 is_stmt 0 view .LVU89
 369 000c 1080BDE8 		pop	{r4, pc}
 370              		.cfi_endproc
 371              	.LFE13:
 373              		.section	.text.end5_interrupt_handler,"ax",%progbits
 374              		.align	2
 375              		.syntax unified
 376              		.arm
 377              		.fpu neon
 379              	end5_interrupt_handler:
 380              	.LFB14:
 830:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
 831:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  End of function end4_interrupt_handler
 832:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
 833:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 834:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
 835:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *              end5_interrupt_handler
 836:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief       DMA end interrupt handler for channel 5
 837:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param       None
 838:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval      None
 839:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  */
 840:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static void end5_interrupt_handler(void)
 841:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 381              		.loc 1 841 1 is_stmt 1 view -0
 382              		.cfi_startproc
 383              		@ args = 0, pretend = 0, frame = 0
 384              		@ frame_needed = 0, uses_anonymous_args = 0
 385 0000 10402DE9 		push	{r4, lr}
 386              		.cfi_def_cfa_offset 8
 387              		.cfi_offset 4, -8
 388              		.cfi_offset 14, -4
 842:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     R_DMAC_EndHandlerProcess(DMA_CH_5);
 389              		.loc 1 842 5 view .LVU91
 390 0004 0500A0E3 		mov	r0, #5
 391 0008 FEFFFFEB 		bl	R_DMAC_EndHandlerProcess
 392              	.LVL29:
 843:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 393              		.loc 1 843 1 is_stmt 0 view .LVU92
 394 000c 1080BDE8 		pop	{r4, pc}
 395              		.cfi_endproc
 396              	.LFE14:
 398              		.section	.text.end6_interrupt_handler,"ax",%progbits
 399              		.align	2
 400              		.syntax unified
 401              		.arm
 402              		.fpu neon
 404              	end6_interrupt_handler:
 405              	.LFB15:
 844:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
 845:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  End of function end5_interrupt_handler
 846:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
 847:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 848:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
 849:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *              end6_interrupt_handler
 850:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief       DMA end interrupt handler for channel 6
 851:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param       None
 852:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval      None
 853:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  */
 854:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static void end6_interrupt_handler(void)
 855:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 406              		.loc 1 855 1 is_stmt 1 view -0
 407              		.cfi_startproc
 408              		@ args = 0, pretend = 0, frame = 0
 409              		@ frame_needed = 0, uses_anonymous_args = 0
 410 0000 10402DE9 		push	{r4, lr}
 411              		.cfi_def_cfa_offset 8
 412              		.cfi_offset 4, -8
 413              		.cfi_offset 14, -4
 856:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     R_DMAC_EndHandlerProcess(DMA_CH_6);
 414              		.loc 1 856 5 view .LVU94
 415 0004 0600A0E3 		mov	r0, #6
 416 0008 FEFFFFEB 		bl	R_DMAC_EndHandlerProcess
 417              	.LVL30:
 857:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 418              		.loc 1 857 1 is_stmt 0 view .LVU95
 419 000c 1080BDE8 		pop	{r4, pc}
 420              		.cfi_endproc
 421              	.LFE15:
 423              		.section	.text.end7_interrupt_handler,"ax",%progbits
 424              		.align	2
 425              		.syntax unified
 426              		.arm
 427              		.fpu neon
 429              	end7_interrupt_handler:
 430              	.LFB16:
 858:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
 859:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  End of function end6_interrupt_handler
 860:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
 861:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 862:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
 863:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *              end7_interrupt_handler
 864:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief       DMA end interrupt handler for channel 7
 865:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param       None
 866:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval      None
 867:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  */
 868:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static void end7_interrupt_handler(void)
 869:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 431              		.loc 1 869 1 is_stmt 1 view -0
 432              		.cfi_startproc
 433              		@ args = 0, pretend = 0, frame = 0
 434              		@ frame_needed = 0, uses_anonymous_args = 0
 435 0000 10402DE9 		push	{r4, lr}
 436              		.cfi_def_cfa_offset 8
 437              		.cfi_offset 4, -8
 438              		.cfi_offset 14, -4
 870:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     R_DMAC_EndHandlerProcess(DMA_CH_7);
 439              		.loc 1 870 5 view .LVU97
 440 0004 0700A0E3 		mov	r0, #7
 441 0008 FEFFFFEB 		bl	R_DMAC_EndHandlerProcess
 442              	.LVL31:
 871:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 443              		.loc 1 871 1 is_stmt 0 view .LVU98
 444 000c 1080BDE8 		pop	{r4, pc}
 445              		.cfi_endproc
 446              	.LFE16:
 448              		.section	.text.end8_interrupt_handler,"ax",%progbits
 449              		.align	2
 450              		.syntax unified
 451              		.arm
 452              		.fpu neon
 454              	end8_interrupt_handler:
 455              	.LFB17:
 872:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
 873:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  End of function end7_interrupt_handler
 874:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
 875:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 876:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
 877:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *              end8_interrupt_handler
 878:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief       DMA end interrupt handler for channel 8
 879:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param       None
 880:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval      None
 881:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  */
 882:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static void end8_interrupt_handler(void)
 883:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 456              		.loc 1 883 1 is_stmt 1 view -0
 457              		.cfi_startproc
 458              		@ args = 0, pretend = 0, frame = 0
 459              		@ frame_needed = 0, uses_anonymous_args = 0
 460 0000 10402DE9 		push	{r4, lr}
 461              		.cfi_def_cfa_offset 8
 462              		.cfi_offset 4, -8
 463              		.cfi_offset 14, -4
 884:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     R_DMAC_EndHandlerProcess(DMA_CH_8);
 464              		.loc 1 884 5 view .LVU100
 465 0004 0800A0E3 		mov	r0, #8
 466 0008 FEFFFFEB 		bl	R_DMAC_EndHandlerProcess
 467              	.LVL32:
 885:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 468              		.loc 1 885 1 is_stmt 0 view .LVU101
 469 000c 1080BDE8 		pop	{r4, pc}
 470              		.cfi_endproc
 471              	.LFE17:
 473              		.section	.text.end9_interrupt_handler,"ax",%progbits
 474              		.align	2
 475              		.syntax unified
 476              		.arm
 477              		.fpu neon
 479              	end9_interrupt_handler:
 480              	.LFB18:
 886:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
 887:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  End of function end8_interrupt_handler
 888:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
 889:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 890:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  /**
 891:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *              end9_interrupt_handler
 892:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief       DMA end interrupt handler for channel 9
 893:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param       None
 894:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval      None
 895:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  */
 896:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static void end9_interrupt_handler(void)
 897:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 481              		.loc 1 897 1 is_stmt 1 view -0
 482              		.cfi_startproc
 483              		@ args = 0, pretend = 0, frame = 0
 484              		@ frame_needed = 0, uses_anonymous_args = 0
 485 0000 10402DE9 		push	{r4, lr}
 486              		.cfi_def_cfa_offset 8
 487              		.cfi_offset 4, -8
 488              		.cfi_offset 14, -4
 898:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     R_DMAC_EndHandlerProcess(DMA_CH_9);
 489              		.loc 1 898 5 view .LVU103
 490 0004 0900A0E3 		mov	r0, #9
 491 0008 FEFFFFEB 		bl	R_DMAC_EndHandlerProcess
 492              	.LVL33:
 899:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 493              		.loc 1 899 1 is_stmt 0 view .LVU104
 494 000c 1080BDE8 		pop	{r4, pc}
 495              		.cfi_endproc
 496              	.LFE18:
 498              		.section	.text.end10_interrupt_handler,"ax",%progbits
 499              		.align	2
 500              		.syntax unified
 501              		.arm
 502              		.fpu neon
 504              	end10_interrupt_handler:
 505              	.LFB19:
 900:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
 901:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  End of function end9_interrupt_handler
 902:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
 903:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 904:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  /**
 905:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****   *              end10_interrupt_handler
 906:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****   * @brief       DMA end interrupt handler for channel 10
 907:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****   * @param       None
 908:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****   * @retval      None
 909:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****   */
 910:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static void end10_interrupt_handler(void)
 911:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 506              		.loc 1 911 1 is_stmt 1 view -0
 507              		.cfi_startproc
 508              		@ args = 0, pretend = 0, frame = 0
 509              		@ frame_needed = 0, uses_anonymous_args = 0
 510 0000 10402DE9 		push	{r4, lr}
 511              		.cfi_def_cfa_offset 8
 512              		.cfi_offset 4, -8
 513              		.cfi_offset 14, -4
 912:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     R_DMAC_EndHandlerProcess(DMA_CH_10);
 514              		.loc 1 912 5 view .LVU106
 515 0004 0A00A0E3 		mov	r0, #10
 516 0008 FEFFFFEB 		bl	R_DMAC_EndHandlerProcess
 517              	.LVL34:
 913:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 518              		.loc 1 913 1 is_stmt 0 view .LVU107
 519 000c 1080BDE8 		pop	{r4, pc}
 520              		.cfi_endproc
 521              	.LFE19:
 523              		.section	.text.end11_interrupt_handler,"ax",%progbits
 524              		.align	2
 525              		.syntax unified
 526              		.arm
 527              		.fpu neon
 529              	end11_interrupt_handler:
 530              	.LFB20:
 914:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
 915:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  End of function end10_interrupt_handler
 916:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
 917:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 918:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
 919:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *              end11_interrupt_handler
 920:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief       DMA end interrupt handler for channel 11
 921:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param       None
 922:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval      None
 923:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  */
 924:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static void end11_interrupt_handler(void)
 925:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 531              		.loc 1 925 1 is_stmt 1 view -0
 532              		.cfi_startproc
 533              		@ args = 0, pretend = 0, frame = 0
 534              		@ frame_needed = 0, uses_anonymous_args = 0
 535 0000 10402DE9 		push	{r4, lr}
 536              		.cfi_def_cfa_offset 8
 537              		.cfi_offset 4, -8
 538              		.cfi_offset 14, -4
 926:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     R_DMAC_EndHandlerProcess(DMA_CH_11);
 539              		.loc 1 926 5 view .LVU109
 540 0004 0B00A0E3 		mov	r0, #11
 541 0008 FEFFFFEB 		bl	R_DMAC_EndHandlerProcess
 542              	.LVL35:
 927:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 543              		.loc 1 927 1 is_stmt 0 view .LVU110
 544 000c 1080BDE8 		pop	{r4, pc}
 545              		.cfi_endproc
 546              	.LFE20:
 548              		.section	.text.end12_interrupt_handler,"ax",%progbits
 549              		.align	2
 550              		.syntax unified
 551              		.arm
 552              		.fpu neon
 554              	end12_interrupt_handler:
 555              	.LFB21:
 928:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
 929:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  End of function end11_interrupt_handler
 930:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
 931:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 932:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
 933:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *              end12_interrupt_handler
 934:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief       DMA end interrupt handler for channel 12
 935:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param       None
 936:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval      None
 937:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  */
 938:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static void end12_interrupt_handler(void)
 939:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 556              		.loc 1 939 1 is_stmt 1 view -0
 557              		.cfi_startproc
 558              		@ args = 0, pretend = 0, frame = 0
 559              		@ frame_needed = 0, uses_anonymous_args = 0
 560 0000 10402DE9 		push	{r4, lr}
 561              		.cfi_def_cfa_offset 8
 562              		.cfi_offset 4, -8
 563              		.cfi_offset 14, -4
 940:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     R_DMAC_EndHandlerProcess(DMA_CH_12);
 564              		.loc 1 940 5 view .LVU112
 565 0004 0C00A0E3 		mov	r0, #12
 566 0008 FEFFFFEB 		bl	R_DMAC_EndHandlerProcess
 567              	.LVL36:
 941:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 568              		.loc 1 941 1 is_stmt 0 view .LVU113
 569 000c 1080BDE8 		pop	{r4, pc}
 570              		.cfi_endproc
 571              	.LFE21:
 573              		.section	.text.end13_interrupt_handler,"ax",%progbits
 574              		.align	2
 575              		.syntax unified
 576              		.arm
 577              		.fpu neon
 579              	end13_interrupt_handler:
 580              	.LFB22:
 942:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
 943:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  End of function end12_interrupt_handler
 944:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
 945:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 946:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
 947:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *              end13_interrupt_handler
 948:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief       DMA end interrupt handler for channel 13
 949:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param       None
 950:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval      None
 951:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  */
 952:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static void end13_interrupt_handler(void)
 953:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 581              		.loc 1 953 1 is_stmt 1 view -0
 582              		.cfi_startproc
 583              		@ args = 0, pretend = 0, frame = 0
 584              		@ frame_needed = 0, uses_anonymous_args = 0
 585 0000 10402DE9 		push	{r4, lr}
 586              		.cfi_def_cfa_offset 8
 587              		.cfi_offset 4, -8
 588              		.cfi_offset 14, -4
 954:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     R_DMAC_EndHandlerProcess(DMA_CH_13);
 589              		.loc 1 954 5 view .LVU115
 590 0004 0D00A0E3 		mov	r0, #13
 591 0008 FEFFFFEB 		bl	R_DMAC_EndHandlerProcess
 592              	.LVL37:
 955:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 593              		.loc 1 955 1 is_stmt 0 view .LVU116
 594 000c 1080BDE8 		pop	{r4, pc}
 595              		.cfi_endproc
 596              	.LFE22:
 598              		.section	.text.end14_interrupt_handler,"ax",%progbits
 599              		.align	2
 600              		.syntax unified
 601              		.arm
 602              		.fpu neon
 604              	end14_interrupt_handler:
 605              	.LFB23:
 956:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
 957:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  End of function end13_interrupt_handler
 958:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
 959:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 960:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
 961:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *              end14_interrupt_handler
 962:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief       DMA end interrupt handler for channel 14
 963:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param       None
 964:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval      None
 965:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  */
 966:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static void end14_interrupt_handler(void)
 967:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 606              		.loc 1 967 1 is_stmt 1 view -0
 607              		.cfi_startproc
 608              		@ args = 0, pretend = 0, frame = 0
 609              		@ frame_needed = 0, uses_anonymous_args = 0
 610 0000 10402DE9 		push	{r4, lr}
 611              		.cfi_def_cfa_offset 8
 612              		.cfi_offset 4, -8
 613              		.cfi_offset 14, -4
 968:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     R_DMAC_EndHandlerProcess(DMA_CH_14);
 614              		.loc 1 968 5 view .LVU118
 615 0004 0E00A0E3 		mov	r0, #14
 616 0008 FEFFFFEB 		bl	R_DMAC_EndHandlerProcess
 617              	.LVL38:
 969:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 618              		.loc 1 969 1 is_stmt 0 view .LVU119
 619 000c 1080BDE8 		pop	{r4, pc}
 620              		.cfi_endproc
 621              	.LFE23:
 623              		.section	.text.end15_interrupt_handler,"ax",%progbits
 624              		.align	2
 625              		.syntax unified
 626              		.arm
 627              		.fpu neon
 629              	end15_interrupt_handler:
 630              	.LFB24:
 970:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
 971:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  End of function end14_interrupt_handler
 972:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
 973:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 974:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
 975:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *              end15_interrupt_handler
 976:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief       DMA end interrupt handler for channel 15
 977:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param       None
 978:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval      None
 979:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  */
 980:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static void end15_interrupt_handler(void)
 981:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 631              		.loc 1 981 1 is_stmt 1 view -0
 632              		.cfi_startproc
 633              		@ args = 0, pretend = 0, frame = 0
 634              		@ frame_needed = 0, uses_anonymous_args = 0
 635 0000 10402DE9 		push	{r4, lr}
 636              		.cfi_def_cfa_offset 8
 637              		.cfi_offset 4, -8
 638              		.cfi_offset 14, -4
 982:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     R_DMAC_EndHandlerProcess(DMA_CH_15);
 639              		.loc 1 982 5 view .LVU121
 640 0004 0F00A0E3 		mov	r0, #15
 641 0008 FEFFFFEB 		bl	R_DMAC_EndHandlerProcess
 642              	.LVL39:
 983:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 643              		.loc 1 983 1 is_stmt 0 view .LVU122
 644 000c 1080BDE8 		pop	{r4, pc}
 645              		.cfi_endproc
 646              	.LFE24:
 648              		.section	.text.map_transfer_unit_size_to_reg,"ax",%progbits
 649              		.align	2
 650              		.syntax unified
 651              		.arm
 652              		.fpu neon
 654              	map_transfer_unit_size_to_reg:
 655              	.LVL40:
 656              	.LFB31:
 984:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
 985:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  End of function end15_interrupt_handler
 986:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
 987:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 988:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
 989:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief       Get version
 990:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *              Gets the version number of this low-layer driver
 991:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[out]  pinfo: returns the driver information
 992:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval      DRV_SUCCESS Always returned
 993:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  */
 994:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** uint32_t R_DMAC_GetVersion(st_drv_info_t *pinfo)
 995:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 996:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     pinfo->version.sub.major = gs_lld_info.version.sub.major;
 997:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     pinfo->version.sub.minor = gs_lld_info.version.sub.minor;
 998:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     pinfo->build = gs_lld_info.build;
 999:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     pinfo->p_szdriver_name  = gs_lld_info.p_szdriver_name;
1000:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1001:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     return (DRV_SUCCESS);
1002:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
1003:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
1004:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * End of function R_DMAC_GetVersion
1005:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1006:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1007:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
1008:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief      R_DMAC_OpenChannel
1009:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *             Open DMA channel
1010:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[in]  sc_config_index: the index into the Smart Configuration table
1011:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval     DMAC_SUCCESS  Successful operation
1012:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval     error_code    The error code on failure
1013:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1014:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** e_r_drv_dmac_err_t R_DMAC_OpenChannel(uint_t sc_config_index)
1015:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
1016:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* Smart Configure the channel */
1017:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     return R_DMAC_SmartConfigureChannel(sc_config_index, 0);
1018:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
1019:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
1020:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * End of function R_DMAC_OpenChannel
1021:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1022:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1023:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
1024:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief      R_DMAC_CloseChannel
1025:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *             Close DMA channel
1026:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[in]  sc_config_index: the index into the Smart Configuration table
1027:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval     DMAC_SUCCESS  Successful operation
1028:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval     error_code    The error code on failure
1029:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1030:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** e_r_drv_dmac_err_t R_DMAC_CloseChannel(uint_t sc_config_index)
1031:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
1032:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint_t channel;
1033:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1034:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     channel = DMAC_SC_TABLE[sc_config_index].channel;
1035:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1036:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* clear the relevant half of the DMARS register */
1037:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* high word is odd channels, low word is even channels */
1038:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     if ((channel & 1u) > 0)
1039:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1040:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         (*gsp_dmars_register_addr_table[channel]) &= 0xffffu;
1041:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1042:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     else
1043:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1044:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         (*gsp_dmars_register_addr_table[channel]) &= 0xffff0000u;
1045:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1046:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1047:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     return DMAC_SUCCESS;
1048:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
1049:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
1050:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * End of function R_DMAC_CloseChannel
1051:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1052:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1053:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
1054:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief      R_DMAC_Enable
1055:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *             Enable (start) a DMA transfer
1056:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[in]  sc_config_index: the index into the Smart Configuration table
1057:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[in]  restart_flag: true to restart
1058:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval     DMAC_SUCCESS  Successful operation
1059:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval     error_code    The error code on failure
1060:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1061:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** e_r_drv_dmac_err_t R_DMAC_Enable(uint_t sc_config_index, bool_t restart_flag)
1062:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
1063:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint_t channel;
1064:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1065:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     channel = DMAC_SC_TABLE[sc_config_index].channel;
1066:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1067:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     if (restart_flag)
1068:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1069:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         /* clear continuous DMA setting */
1070:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->chcfg_n &= (~(uint32_t) (DMAC_PRV_CHCFG_SET_RSW | 
1071:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1072:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1073:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* reset DMA */
1074:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     gsp_dma_ch_register_addr_table[channel]->chctrl_n = DMAC_PRV_CHCTRL_SET_SWRST;
1075:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1076:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* clear DMA transfer end */
1077:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     gsp_dma_ch_register_addr_table[channel]->chcfg_n &= (~((uint32_t) DMAC_PRV_CHCFG_SET_DEM));
1078:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1079:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* enable DMA transfer */
1080:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     gsp_dma_ch_register_addr_table[channel]->chctrl_n = DMAC_PRV_CHCTRL_SET_SETEN;
1081:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1082:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     return DMAC_SUCCESS;
1083:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
1084:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
1085:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * End of function R_DMAC_Enable
1086:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1087:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1088:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
1089:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief      R_DMAC_Disable
1090:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *             Disable (stop) a DMA transfer
1091:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[in]  sc_config_index: the index into the Smart Configuration table
1092:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[out] remaining_data_length: length of untransferred data
1093:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval     DMAC_SUCCESS  Successful operation
1094:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval     error_code    The error code on failure
1095:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1096:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** e_r_drv_dmac_err_t R_DMAC_Disable(uint_t sc_config_index, uint32_t *remaining_data_length)
1097:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
1098:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint32_t stop_wait_count;
1099:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint_t channel;
1100:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1101:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     channel = DMAC_SC_TABLE[sc_config_index].channel;
1102:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1103:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* stop DMA transfer */
1104:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     gsp_dma_ch_register_addr_table[channel]->chctrl_n = DMAC_PRV_CHCTRL_SET_CLREN;
1105:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1106:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* wait DMA stop */
1107:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     stop_wait_count = 0;
1108:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     while ((0 != (gsp_dma_ch_register_addr_table[channel]->chstat_n & DMAC_PRV_CHSTAT_MASK_TACT)) &
1109:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1110:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         stop_wait_count++;
1111:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1112:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1113:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     if (DMAC_PRV_DMA_STOP_WAIT_MAX_CNT <= stop_wait_count)
1114:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1115:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         /* NON_NOTICE_ASSERT: wait count is abnormal value (usually, a count is set to 0 or 1) */
1116:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         R_COMPILER_Nop();
1117:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1118:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1119:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* get remaining data size */
1120:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     *remaining_data_length = gsp_dma_ch_register_addr_table[channel]->crtb_n;
1121:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1122:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* set DMA transfer end interrupt mask */
1123:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     gsp_dma_ch_register_addr_table[channel]->chcfg_n |= (uint32_t) DMAC_PRV_CHCFG_SET_DEM;
1124:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1125:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* clear continuous DMA setting */
1126:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     gsp_dma_ch_register_addr_table[channel]->chcfg_n &= (~(uint32_t) (DMAC_PRV_CHCFG_SET_RSW | DMAC
1127:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1128:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* clear TC, END bit */
1129:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     gsp_dma_ch_register_addr_table[channel]->chctrl_n = (DMAC_PRV_CHCTRL_SET_CLRTC | DMAC_PRV_CHCTR
1130:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1131:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     return DMAC_SUCCESS;
1132:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
1133:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
1134:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * End of function R_DMAC_Disable
1135:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1136:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1137:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
1138:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief      R_DMAC_SoftwareTrigger
1139:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *             Trigger a DMA transfer
1140:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[in]  sc_config_index: the index into the Smart Configuration table
1141:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval     DMAC_SUCCESS  Successful operation
1142:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval     error_code    The error code on failure
1143:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1144:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** e_r_drv_dmac_err_t R_DMAC_SoftwareTrigger(uint_t sc_config_index)
1145:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
1146:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint_t channel;
1147:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1148:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     channel = DMAC_SC_TABLE[sc_config_index].channel;
1149:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1150:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     gsp_dma_ch_register_addr_table[channel]->chctrl_n = DMAC_PRV_CHCTRL_SET_STG;
1151:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1152:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     return DMAC_SUCCESS;
1153:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
1154:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
1155:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * End of function R_DMAC_SoftwareTrigger
1156:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1157:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1158:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
1159:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief      map_transfer_unit_size_to_reg
1160:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *             map specified data size to register setting value
1161:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[in]  data_size: data size enumeration value
1162:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval     4-bit value for DDS or SDS field in the CHCFG_n register
1163:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1164:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static uint32_t map_transfer_unit_size_to_reg(e_r_drv_dmac_data_size_t data_size)
1165:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 657              		.loc 1 1165 1 is_stmt 1 view -0
 658              		.cfi_startproc
 659              		@ args = 0, pretend = 0, frame = 0
 660              		@ frame_needed = 0, uses_anonymous_args = 0
 661              		@ link register save eliminated.
1166:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint32_t unit_size;
 662              		.loc 1 1166 5 view .LVU124
1167:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1168:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     switch (data_size)
 663              		.loc 1 1168 5 view .LVU125
 664 0000 200050E3 		cmp	r0, #32
 665 0004 270000CA 		bgt	.L54
 666 0008 000050E3 		cmp	r0, #0
 667 000c 350000BA 		blt	.L63
 668 0010 200050E3 		cmp	r0, #32
 669 0014 00F19F97 		ldrls	pc, [pc, r0, asl #2]
 670 0018 200000EA 		b	.L56
 671              	.L58:
 672 001c E0000000 		.word	.L62
 673 0020 A0000000 		.word	.L56
 674 0024 F0000000 		.word	.L64
 675 0028 A0000000 		.word	.L56
 676 002c C0000000 		.word	.L61
 677 0030 A0000000 		.word	.L56
 678 0034 A0000000 		.word	.L56
 679 0038 A0000000 		.word	.L56
 680 003c C8000000 		.word	.L60
 681 0040 A0000000 		.word	.L56
 682 0044 A0000000 		.word	.L56
 683 0048 A0000000 		.word	.L56
 684 004c A0000000 		.word	.L56
 685 0050 A0000000 		.word	.L56
 686 0054 A0000000 		.word	.L56
 687 0058 A0000000 		.word	.L56
 688 005c D0000000 		.word	.L59
 689 0060 A0000000 		.word	.L56
 690 0064 A0000000 		.word	.L56
 691 0068 A0000000 		.word	.L56
 692 006c A0000000 		.word	.L56
 693 0070 A0000000 		.word	.L56
 694 0074 A0000000 		.word	.L56
 695 0078 A0000000 		.word	.L56
 696 007c A0000000 		.word	.L56
 697 0080 A0000000 		.word	.L56
 698 0084 A0000000 		.word	.L56
 699 0088 A0000000 		.word	.L56
 700 008c A0000000 		.word	.L56
 701 0090 A0000000 		.word	.L56
 702 0094 A0000000 		.word	.L56
 703 0098 A0000000 		.word	.L56
 704 009c D8000000 		.word	.L57
 705              	.L56:
 706 00a0 0000A0E3 		mov	r0, #0
 707              	.LVL41:
 708              		.loc 1 1168 5 is_stmt 0 view .LVU126
 709 00a4 1EFF2FE1 		bx	lr
 710              	.LVL42:
 711              	.L54:
 712              		.loc 1 1168 5 view .LVU127
 713 00a8 400050E3 		cmp	r0, #64
 714 00ac 1100000A 		beq	.L65
 715 00b0 800050E3 		cmp	r0, #128
 716 00b4 1100001A 		bne	.L66
1169:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1170:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         case DMA_DATA_SIZE_MIN:
1171:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         case DMA_DATA_SIZE_1:
1172:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         default:
1173:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         {
1174:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             unit_size = DMAC_PRV_DMA_UNIT_1;
1175:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
1176:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
1177:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1178:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         case DMA_DATA_SIZE_2:
1179:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         {
1180:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             unit_size = DMAC_PRV_DMA_UNIT_2;
1181:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
1182:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
1183:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1184:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         case DMA_DATA_SIZE_4:
1185:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         {
1186:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             unit_size = DMAC_PRV_DMA_UNIT_4;
1187:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
1188:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
1189:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1190:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         case DMA_DATA_SIZE_8:
1191:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         {
1192:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             unit_size = DMAC_PRV_DMA_UNIT_8;
1193:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
1194:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
1195:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1196:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         case DMA_DATA_SIZE_16:
1197:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         {
1198:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             unit_size = DMAC_PRV_DMA_UNIT_16;
1199:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
1200:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
1201:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1202:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         case DMA_DATA_SIZE_32:
1203:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         {
1204:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             unit_size = DMAC_PRV_DMA_UNIT_32;
1205:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
1206:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
1207:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1208:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         case DMA_DATA_SIZE_64:
1209:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         {
1210:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             unit_size = DMAC_PRV_DMA_UNIT_64;
1211:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
1212:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
1213:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1214:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         case DMA_DATA_SIZE_128:
1215:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         case DMA_DATA_SIZE_MAX:
1216:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         {
1217:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             unit_size = DMAC_PRV_DMA_UNIT_128;
 717              		.loc 1 1217 23 view .LVU128
 718 00b8 0700A0E3 		mov	r0, #7
 719              	.LVL43:
 720              		.loc 1 1217 23 view .LVU129
 721 00bc 1EFF2FE1 		bx	lr
 722              	.LVL44:
 723              	.L61:
1186:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
 724              		.loc 1 1186 13 is_stmt 1 view .LVU130
1187:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
 725              		.loc 1 1187 13 view .LVU131
1186:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
 726              		.loc 1 1186 23 is_stmt 0 view .LVU132
 727 00c0 0200A0E3 		mov	r0, #2
 728              	.LVL45:
1187:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
 729              		.loc 1 1187 13 view .LVU133
 730 00c4 1EFF2FE1 		bx	lr
 731              	.LVL46:
 732              	.L60:
1192:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
 733              		.loc 1 1192 13 is_stmt 1 view .LVU134
1193:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
 734              		.loc 1 1193 13 view .LVU135
1192:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
 735              		.loc 1 1192 23 is_stmt 0 view .LVU136
 736 00c8 0300A0E3 		mov	r0, #3
 737              	.LVL47:
1193:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
 738              		.loc 1 1193 13 view .LVU137
 739 00cc 1EFF2FE1 		bx	lr
 740              	.LVL48:
 741              	.L59:
1198:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
 742              		.loc 1 1198 13 is_stmt 1 view .LVU138
1199:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
 743              		.loc 1 1199 13 view .LVU139
1198:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
 744              		.loc 1 1198 23 is_stmt 0 view .LVU140
 745 00d0 0400A0E3 		mov	r0, #4
 746              	.LVL49:
1199:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
 747              		.loc 1 1199 13 view .LVU141
 748 00d4 1EFF2FE1 		bx	lr
 749              	.LVL50:
 750              	.L57:
1204:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
 751              		.loc 1 1204 13 is_stmt 1 view .LVU142
1205:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
 752              		.loc 1 1205 13 view .LVU143
1204:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
 753              		.loc 1 1204 23 is_stmt 0 view .LVU144
 754 00d8 0500A0E3 		mov	r0, #5
 755              	.LVL51:
1205:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
 756              		.loc 1 1205 13 view .LVU145
 757 00dc 1EFF2FE1 		bx	lr
 758              	.LVL52:
 759              	.L62:
 760              		.loc 1 1217 23 view .LVU146
 761 00e0 0700A0E3 		mov	r0, #7
 762              	.LVL53:
 763              		.loc 1 1217 23 view .LVU147
 764 00e4 1EFF2FE1 		bx	lr
 765              	.LVL54:
 766              	.L63:
1168:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 767              		.loc 1 1168 5 view .LVU148
 768 00e8 0000A0E3 		mov	r0, #0
 769              	.LVL55:
1168:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 770              		.loc 1 1168 5 view .LVU149
 771 00ec 1EFF2FE1 		bx	lr
 772              	.LVL56:
 773              	.L64:
1180:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
 774              		.loc 1 1180 23 view .LVU150
 775 00f0 0100A0E3 		mov	r0, #1
 776              	.LVL57:
1180:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
 777              		.loc 1 1180 23 view .LVU151
 778 00f4 1EFF2FE1 		bx	lr
 779              	.LVL58:
 780              	.L65:
1210:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
 781              		.loc 1 1210 23 view .LVU152
 782 00f8 0600A0E3 		mov	r0, #6
 783              	.LVL59:
1210:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
 784              		.loc 1 1210 23 view .LVU153
 785 00fc 1EFF2FE1 		bx	lr
 786              	.LVL60:
 787              	.L66:
1168:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 788              		.loc 1 1168 5 view .LVU154
 789 0100 0000A0E3 		mov	r0, #0
 790              	.LVL61:
1218:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
1219:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
1220:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1221:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1222:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     return unit_size;
 791              		.loc 1 1222 5 is_stmt 1 view .LVU155
1223:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 792              		.loc 1 1223 1 is_stmt 0 view .LVU156
 793 0104 1EFF2FE1 		bx	lr
 794              		.cfi_endproc
 795              	.LFE31:
 797              		.section	.text.determine_chcfg_n_value,"ax",%progbits
 798              		.align	2
 799              		.syntax unified
 800              		.arm
 801              		.fpu neon
 803              	determine_chcfg_n_value:
 804              	.LVL62:
 805              	.LFB32:
1224:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
1225:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * End of function map_transfer_unit_size_to_reg
1226:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1227:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1228:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
1229:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief      determine_chcfg_n_value
1230:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *             Put together the value for the CHCFG_n register
1231:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[in]  channel: the DMA channel
1232:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[in]  dmac_config: channel configuration settings
1233:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[in]  dma_configuration: DMA register settings from lookup table
1234:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[in]  request_direction: request direction
1235:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[in]  register_set: the register set (0 or 1)
1236:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval     CHCFG_n value
1237:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1238:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static uint32_t determine_chcfg_n_value(uint_t channel, const st_r_drv_dmac_channel_config_t *dmac_
1239:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         st_dma_configuration_t *dma_configuration, uint32_t request_direction, uint8_t register_set
1240:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 806              		.loc 1 1240 1 is_stmt 1 view -0
 807              		.cfi_startproc
 808              		@ args = 4, pretend = 0, frame = 0
 809              		@ frame_needed = 0, uses_anonymous_args = 0
 810              		.loc 1 1240 1 is_stmt 0 view .LVU158
 811 0000 F0412DE9 		push	{r4, r5, r6, r7, r8, lr}
 812              		.cfi_def_cfa_offset 24
 813              		.cfi_offset 4, -24
 814              		.cfi_offset 5, -20
 815              		.cfi_offset 6, -16
 816              		.cfi_offset 7, -12
 817              		.cfi_offset 8, -8
 818              		.cfi_offset 14, -4
 819 0004 0050A0E1 		mov	r5, r0
 820 0008 0180A0E1 		mov	r8, r1
 821 000c 0260A0E1 		mov	r6, r2
 822 0010 0370A0E1 		mov	r7, r3
1241:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint32_t chcfg_value;
 823              		.loc 1 1241 5 is_stmt 1 view .LVU159
1242:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1243:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     chcfg_value = DMAC_PRV_CHCFG_FIXED_VALUE;
 824              		.loc 1 1243 5 view .LVU160
 825              	.LVL63:
1244:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     chcfg_value |= ((((uint32_t) dmac_config->destination_address_type) << DMAC_PRV_CHCFG_SHIFT_DAD
 826              		.loc 1 1244 5 view .LVU161
 827              		.loc 1 1244 45 is_stmt 0 view .LVU162
 828 0014 0940D1E5 		ldrb	r4, [r1, #9]	@ zero_extendqisi2
 829              		.loc 1 1244 73 view .LVU163
 830 0018 844AA0E1 		lsl	r4, r4, #21
 831              		.loc 1 1244 102 view .LVU164
 832 001c 024604E2 		and	r4, r4, #2097152
 833              		.loc 1 1244 17 view .LVU165
 834 0020 203084E3 		orr	r3, r4, #32
 835              	.LVL64:
1245:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     chcfg_value |= ((((uint32_t) dmac_config->source_address_type) << DMAC_PRV_CHCFG_SHIFT_SAD) & D
 836              		.loc 1 1245 5 is_stmt 1 view .LVU166
 837              		.loc 1 1245 45 is_stmt 0 view .LVU167
 838 0024 0840D1E5 		ldrb	r4, [r1, #8]	@ zero_extendqisi2
 839              		.loc 1 1245 68 view .LVU168
 840 0028 044AA0E1 		lsl	r4, r4, #20
 841              		.loc 1 1245 97 view .LVU169
 842 002c 014604E2 		and	r4, r4, #1048576
 843              		.loc 1 1245 17 view .LVU170
 844 0030 034084E1 		orr	r4, r4, r3
 845              	.LVL65:
1246:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     chcfg_value |= ((map_transfer_unit_size_to_reg(dmac_config->destination_width) << DMAC_PRV_CHCF
 846              		.loc 1 1246 5 is_stmt 1 view .LVU171
 847              		.loc 1 1246 22 is_stmt 0 view .LVU172
 848 0034 F600D1E1 		ldrsh	r0, [r1, #6]
 849              	.LVL66:
 850              		.loc 1 1246 22 view .LVU173
 851 0038 FEFFFFEB 		bl	map_transfer_unit_size_to_reg
 852              	.LVL67:
 853              		.loc 1 1246 84 view .LVU174
 854 003c 0008A0E1 		lsl	r0, r0, #16
 855              		.loc 1 1246 113 view .LVU175
 856 0040 0F0800E2 		and	r0, r0, #983040
 857              		.loc 1 1246 17 view .LVU176
 858 0044 004084E1 		orr	r4, r4, r0
 859              	.LVL68:
1247:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     chcfg_value |= ((map_transfer_unit_size_to_reg(dmac_config->source_width) << DMAC_PRV_CHCFG_SHI
 860              		.loc 1 1247 5 is_stmt 1 view .LVU177
 861              		.loc 1 1247 22 is_stmt 0 view .LVU178
 862 0048 F400D8E1 		ldrsh	r0, [r8, #4]
 863 004c FEFFFFEB 		bl	map_transfer_unit_size_to_reg
 864              	.LVL69:
 865              		.loc 1 1247 79 view .LVU179
 866 0050 0006A0E1 		lsl	r0, r0, #12
 867              		.loc 1 1247 108 view .LVU180
 868 0054 7000FFE6 		uxth	r0, r0
 869              		.loc 1 1247 17 view .LVU181
 870 0058 004084E1 		orr	r4, r4, r0
 871              	.LVL70:
1248:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     chcfg_value |= (channel & 0x7u);                                                               
 872              		.loc 1 1248 5 is_stmt 1 view .LVU182
 873              		.loc 1 1248 29 is_stmt 0 view .LVU183
 874 005c 075005E2 		and	r5, r5, #7
 875              	.LVL71:
 876              		.loc 1 1248 17 view .LVU184
 877 0060 044085E1 		orr	r4, r5, r4
 878              	.LVL72:
1249:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     chcfg_value |= dma_configuration->lvl;                                                         
 879              		.loc 1 1249 5 is_stmt 1 view .LVU185
 880              		.loc 1 1249 37 is_stmt 0 view .LVU186
 881 0064 0C0096E5 		ldr	r0, [r6, #12]
 882              		.loc 1 1249 17 view .LVU187
 883 0068 044080E1 		orr	r4, r0, r4
 884              	.LVL73:
1250:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     chcfg_value |= dma_configuration->tm_am;                                                       
 885              		.loc 1 1250 5 is_stmt 1 view .LVU188
 886              		.loc 1 1250 37 is_stmt 0 view .LVU189
 887 006c 080096E5 		ldr	r0, [r6, #8]
 888              		.loc 1 1250 17 view .LVU190
 889 0070 040080E1 		orr	r0, r0, r4
 890              	.LVL74:
1251:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     chcfg_value |= request_direction;                                                              
 891              		.loc 1 1251 5 is_stmt 1 view .LVU191
 892              		.loc 1 1251 17 is_stmt 0 view .LVU192
 893 0074 070080E1 		orr	r0, r0, r7
 894              	.LVL75:
1252:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1253:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     if (1 == register_set)
 895              		.loc 1 1253 5 is_stmt 1 view .LVU193
 896              		.loc 1 1253 8 is_stmt 0 view .LVU194
 897 0078 1830DDE5 		ldrb	r3, [sp, #24]	@ zero_extendqisi2
 898 007c 010053E3 		cmp	r3, #1
 899 0080 F081BD18 		popne	{r4, r5, r6, r7, r8, pc}
1254:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1255:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         chcfg_value |= DMAC_PRV_CHCFG_MASK_RSEL;                                                   
 900              		.loc 1 1255 9 is_stmt 1 view .LVU195
 901              		.loc 1 1255 21 is_stmt 0 view .LVU196
 902 0084 010280E3 		orr	r0, r0, #268435456
 903              	.LVL76:
1256:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1257:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1258:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     return chcfg_value;
 904              		.loc 1 1258 5 is_stmt 1 view .LVU197
1259:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 905              		.loc 1 1259 1 is_stmt 0 view .LVU198
 906 0088 F081BDE8 		pop	{r4, r5, r6, r7, r8, pc}
 907              		.cfi_endproc
 908              	.LFE32:
 910              		.section	.text.determine_chext_n_value,"ax",%progbits
 911              		.align	2
 912              		.syntax unified
 913              		.arm
 914              		.fpu neon
 916              	determine_chext_n_value:
 917              	.LVL77:
 918              	.LFB33:
1260:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
1261:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * End of function determine_chcfg_n_value
1262:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1263:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1264:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
1265:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief      determine_chext_n_value
1266:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *             Put together the value for the CHEXT_n register
1267:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[in]  source_address: source address
1268:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[in]  destination_address: destination address
1269:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval     CHEXT_n value
1270:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1271:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static uint32_t determine_chext_n_value(uint32_t source_address, uint32_t destination_address)
1272:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 919              		.loc 1 1272 1 is_stmt 1 view -0
 920              		.cfi_startproc
 921              		@ args = 0, pretend = 0, frame = 0
 922              		@ frame_needed = 0, uses_anonymous_args = 0
 923              		@ link register save eliminated.
1273:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 	NOT_USED(source_address);
 924              		.loc 1 1273 2 view .LVU200
1274:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 	NOT_USED(destination_address);
 925              		.loc 1 1274 2 view .LVU201
1275:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint32_t chext_value;
 926              		.loc 1 1275 5 view .LVU202
1276:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1277:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     chext_value = (DMAC_PRV_CHEXT_SET_DPR_NON_SECURE | DMAC_PRV_CHEXT_SET_SPR_NON_SECURE);
 927              		.loc 1 1277 5 view .LVU203
1278:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1279:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* set bus parameter for source */
1280:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     if ((DMAC_PRV_DMA_EXTERNAL_BUS_END >= source_address) || ((DMAC_PRV_DMA_EXTERNAL_BUS_MIRROR_STA
 928              		.loc 1 1280 5 view .LVU204
 929              		.loc 1 1280 40 is_stmt 0 view .LVU205
 930 0000 1E0270E3 		cmn	r0, #-536870911
 931 0004 0030A083 		movhi	r3, #0
 932 0008 0130A093 		movls	r3, #1
 933              		.loc 1 1280 122 view .LVU206
 934 000c 030180E2 		add	r0, r0, #-1073741824
 935              	.LVL78:
 936              		.loc 1 1280 122 view .LVU207
 937 0010 1E0270E3 		cmn	r0, #-536870911
 938 0014 0000A083 		movhi	r0, #0
 939              	.LVL79:
 940              		.loc 1 1280 122 view .LVU208
 941 0018 0100A093 		movls	r0, #1
 942              		.loc 1 1280 8 view .LVU209
 943 001c 003093E1 		orrs	r3, r3, r0
 944 0020 0B00000A 		beq	.L73
1281:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1282:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         chext_value |= DMAC_PRV_CHEXT_SET_SCA_NORMAL;
 945              		.loc 1 1282 21 view .LVU210
 946 0024 320200E3 		movw	r0, #562
 947              	.L71:
 948              	.LVL80:
1283:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1284:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     else
1285:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1286:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         chext_value |= DMAC_PRV_CHEXT_SET_SCA_STRONG;
1287:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1288:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1289:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* set bus parameter for destination */
1290:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     if ((DMAC_PRV_DMA_EXTERNAL_BUS_END >= destination_address) || ((DMAC_PRV_DMA_EXTERNAL_BUS_MIRRO
 949              		.loc 1 1290 5 is_stmt 1 view .LVU211
 950              		.loc 1 1290 40 is_stmt 0 view .LVU212
 951 0028 1E0271E3 		cmn	r1, #-536870911
 952 002c 0030A083 		movhi	r3, #0
 953 0030 0130A093 		movls	r3, #1
 954              		.loc 1 1290 132 view .LVU213
 955 0034 031181E2 		add	r1, r1, #-1073741824
 956              	.LVL81:
 957              		.loc 1 1290 132 view .LVU214
 958 0038 1E0271E3 		cmn	r1, #-536870911
 959 003c 0010A083 		movhi	r1, #0
 960              	.LVL82:
 961              		.loc 1 1290 132 view .LVU215
 962 0040 0110A093 		movls	r1, #1
 963              		.loc 1 1290 8 view .LVU216
 964 0044 013093E1 		orrs	r3, r3, r1
 965 0048 1EFF2F01 		bxeq	lr
1291:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1292:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         chext_value |= DMAC_PRV_CHEXT_SET_DCA_NORMAL;
 966              		.loc 1 1292 9 is_stmt 1 view .LVU217
 967              		.loc 1 1292 21 is_stmt 0 view .LVU218
 968 004c 030A80E3 		orr	r0, r0, #12288
 969              	.LVL83:
1293:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1294:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     else
1295:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1296:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         chext_value |= DMAC_PRV_CHEXT_SET_DCA_STRONG;
1297:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1298:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1299:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     return chext_value;
 970              		.loc 1 1299 5 is_stmt 1 view .LVU219
1300:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 971              		.loc 1 1300 1 is_stmt 0 view .LVU220
 972 0050 1EFF2FE1 		bx	lr
 973              	.LVL84:
 974              	.L73:
1286:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 975              		.loc 1 1286 21 view .LVU221
 976 0054 020200E3 		movw	r0, #514
 977 0058 F2FFFFEA 		b	.L71
 978              		.cfi_endproc
 979              	.LFE33:
 981              		.section	.text.map_reg_to_transfer_unit_size,"ax",%progbits
 982              		.align	2
 983              		.syntax unified
 984              		.arm
 985              		.fpu neon
 987              	map_reg_to_transfer_unit_size:
 988              	.LVL85:
 989              	.LFB36:
1301:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
1302:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * End of function determine_chext_n_value
1303:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1304:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1305:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
1306:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief      R_DMAC_ConfigureChannel
1307:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *             Configure channel
1308:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[in]  sc_config_index: the index into the Smart Configuration table
1309:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[in]  dmac_config: DMA channel configuration settings
1310:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[in]  register_set: the register set (0 or 1)
1311:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval     DMAC_SUCCESS  Successful operation
1312:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval     error_code    The error code on failure
1313:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1314:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** e_r_drv_dmac_err_t R_DMAC_ConfigureChannel(uint_t sc_config_index, const st_r_drv_dmac_channel_conf
1315:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
1316:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint32_t dmars_register_value;
1317:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint32_t dmars_value;
1318:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint32_t chcfg_value;
1319:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint32_t chext_value;
1320:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint32_t request_direction;
1321:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint32_t source_address;
1322:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint32_t destination_address;
1323:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint32_t count;
1324:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     st_dma_configuration_t dma_configuration;
1325:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint_t channel;
1326:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1327:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     channel = DMAC_SC_TABLE[sc_config_index].channel;
1328:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1329:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     if (!validate_settings(dmac_config))
1330:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1331:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         return DMAC_ERR_INVALID_CFG;
1332:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1333:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1334:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* cast source address to uint32_t */
1335:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     source_address = (uint32_t) dmac_config->source_address;
1336:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1337:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* cast destination address to uint32_t */
1338:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     destination_address = (uint32_t) dmac_config->destination_address;
1339:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     count = dmac_config->count;
1340:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1341:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* set up source address, destination address, and transfer count */
1342:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     if (0 == register_set)
1343:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1344:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n0tb_n = count;
1345:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n0sa_n = source_address;
1346:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n0da_n = destination_address;
1347:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1348:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     else
1349:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1350:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n1tb_n = count;
1351:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n1sa_n = source_address;
1352:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n1da_n = destination_address;
1353:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1354:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1355:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* look up the configuration from the DMA configuration table */
1356:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     dma_configuration = gs_dma_configuration_table[dmac_config->resource];
1357:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1358:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* get the request direction from the configuration table (if specified) */
1359:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     if (DMAC_PRV_CHCFG_REQD_UNDEFINED == dma_configuration.reqd)
1360:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1361:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         /* set the request direction value to the passed value */
1362:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         if (DMA_REQUEST_SOURCE == dmac_config->direction)
1363:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         {
1364:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             request_direction = DMAC_PRV_CHCFG_SET_REQD_SRC;
1365:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
1366:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         else
1367:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         {
1368:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             request_direction = DMAC_PRV_CHCFG_SET_REQD_DST;
1369:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
1370:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1371:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     else
1372:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1373:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         /* set the request direction value to the configured value */
1374:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         request_direction = dma_configuration.reqd;
1375:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1376:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1377:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     chcfg_value = determine_chcfg_n_value(channel, dmac_config, &dma_configuration, request_directi
1378:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     chext_value = determine_chext_n_value(source_address, destination_address);
1379:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1380:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* set DMARS register value */
1381:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     dmars_value = dma_configuration.dmars;
1382:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     dmars_register_value = *gsp_dmars_register_addr_table[channel];
1383:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1384:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* set the relevant half of the DMARS register */
1385:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* high word is odd channels, low word is even channels */
1386:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     if ((channel & 1u) > 0)
1387:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1388:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         dmars_value <<= 16;
1389:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         dmars_register_value &= 0xffffu;
1390:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1391:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     else
1392:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1393:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         dmars_register_value &= 0xffff0000u;
1394:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1395:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1396:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     dmars_register_value |= dmars_value;
1397:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     *gsp_dmars_register_addr_table[channel] = dmars_register_value;
1398:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1399:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     gsp_dma_ch_register_addr_table[channel]->chcfg_n = chcfg_value;
1400:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     gsp_dma_ch_register_addr_table[channel]->chext_n = chext_value;
1401:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1402:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     return DMAC_SUCCESS;
1403:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
1404:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
1405:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * End of function R_DMAC_ConfigureChannel
1406:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1407:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1408:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
1409:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief      R_DMAC_SmartConfigureChannel
1410:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *             Configure channel from Smart Configurator table entry
1411:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[in]  sc_config_index: the index into the Smart Configuration table
1412:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[in]  register_set: the register set (0 or 1)
1413:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval     DMAC_SUCCESS  Successful operation
1414:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval     error_code    The error code on failure
1415:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1416:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** e_r_drv_dmac_err_t R_DMAC_SmartConfigureChannel(uint_t sc_config_index, uint8_t register_set)
1417:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
1418:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint_t sc_table_size = (sizeof(DMAC_SC_TABLE)) / sizeof(st_r_drv_dmac_sc_config_t);
1419:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint_t channel;
1420:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1421:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* check that we have a valid Smart Configuration index */
1422:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     if (sc_config_index >= sc_table_size)
1423:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1424:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         return DMAC_ERR_INVALID_CHANNEL;
1425:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1426:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1427:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     channel = DMAC_SC_TABLE[sc_config_index].channel;
1428:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1429:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     s_channel_settings[channel].p_dmaComplete = DMAC_SC_TABLE[sc_config_index].config.p_dmaComplete
1430:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     s_channel_settings[channel].p_dmaError = DMAC_SC_TABLE[sc_config_index].config.p_dmaError;
1431:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1432:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     return R_DMAC_ConfigureChannel(sc_config_index, &DMAC_SC_TABLE[sc_config_index].config, registe
1433:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
1434:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
1435:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * End of function R_DMAC_SmartConfigureChannel
1436:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1437:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1438:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
1439:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief      map_reg_to_transfer_unit_size
1440:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *             map specified data size to register setting value
1441:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[in]  register_field: the register field value
1442:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval     4-bit value for DDS or SDS field in the CHCFG_n register
1443:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1444:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** static e_r_drv_dmac_data_size_t map_reg_to_transfer_unit_size(uint32_t register_field)
1445:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 990              		.loc 1 1445 1 is_stmt 1 view -0
 991              		.cfi_startproc
 992              		@ args = 0, pretend = 0, frame = 0
 993              		@ frame_needed = 0, uses_anonymous_args = 0
 994              		@ link register save eliminated.
1446:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     e_r_drv_dmac_data_size_t dmac_data_size;
 995              		.loc 1 1446 5 view .LVU223
1447:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1448:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     switch (register_field)
 996              		.loc 1 1448 5 view .LVU224
 997 0000 010040E2 		sub	r0, r0, #1
 998              	.LVL86:
 999              		.loc 1 1448 5 is_stmt 0 view .LVU225
 1000 0004 060050E3 		cmp	r0, #6
 1001 0008 00F19F97 		ldrls	pc, [pc, r0, asl #2]
 1002 000c 060000EA 		b	.L75
 1003              	.L77:
 1004 0010 64000000 		.word	.L84
 1005 0014 34000000 		.word	.L82
 1006 0018 3C000000 		.word	.L81
 1007 001c 44000000 		.word	.L80
 1008 0020 4C000000 		.word	.L79
 1009 0024 54000000 		.word	.L78
 1010 0028 5C000000 		.word	.L76
 1011              	.L75:
1449:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1450:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         case DMAC_PRV_DMA_UNIT_1:
1451:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         default:
1452:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         {
1453:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             dmac_data_size = DMA_DATA_SIZE_1;
1454:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
1455:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
1456:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1457:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         case DMAC_PRV_DMA_UNIT_2:
1458:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         {
1459:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             dmac_data_size = DMA_DATA_SIZE_2;
1460:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
1461:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
1462:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1463:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         case DMAC_PRV_DMA_UNIT_4:
1464:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         {
1465:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             dmac_data_size = DMA_DATA_SIZE_4;
1466:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
1467:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
1468:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1469:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         case DMAC_PRV_DMA_UNIT_8:
1470:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         {
1471:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             dmac_data_size = DMA_DATA_SIZE_8;
1472:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
1473:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
1474:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1475:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         case DMAC_PRV_DMA_UNIT_16:
1476:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         {
1477:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             dmac_data_size = DMA_DATA_SIZE_16;
1478:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
1479:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
1480:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1481:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         case DMAC_PRV_DMA_UNIT_32:
1482:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         {
1483:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             dmac_data_size = DMA_DATA_SIZE_32;
1484:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
1485:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
1486:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1487:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         case DMAC_PRV_DMA_UNIT_64:
1488:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         {
1489:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             dmac_data_size = DMA_DATA_SIZE_64;
 1012              		.loc 1 1489 28 view .LVU226
 1013 002c 0100A0E3 		mov	r0, #1
 1014              	.LVL87:
 1015              		.loc 1 1489 28 view .LVU227
 1016 0030 1EFF2FE1 		bx	lr
 1017              	.L82:
1465:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
 1018              		.loc 1 1465 13 is_stmt 1 view .LVU228
 1019              	.LVL88:
1466:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
 1020              		.loc 1 1466 13 view .LVU229
1465:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
 1021              		.loc 1 1465 28 is_stmt 0 view .LVU230
 1022 0034 0400A0E3 		mov	r0, #4
1466:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
 1023              		.loc 1 1466 13 view .LVU231
 1024 0038 1EFF2FE1 		bx	lr
 1025              	.LVL89:
 1026              	.L81:
1471:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
 1027              		.loc 1 1471 13 is_stmt 1 view .LVU232
1472:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
 1028              		.loc 1 1472 13 view .LVU233
1471:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
 1029              		.loc 1 1471 28 is_stmt 0 view .LVU234
 1030 003c 0800A0E3 		mov	r0, #8
1472:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
 1031              		.loc 1 1472 13 view .LVU235
 1032 0040 1EFF2FE1 		bx	lr
 1033              	.LVL90:
 1034              	.L80:
1477:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
 1035              		.loc 1 1477 13 is_stmt 1 view .LVU236
1478:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
 1036              		.loc 1 1478 13 view .LVU237
1477:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
 1037              		.loc 1 1477 28 is_stmt 0 view .LVU238
 1038 0044 1000A0E3 		mov	r0, #16
1478:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
 1039              		.loc 1 1478 13 view .LVU239
 1040 0048 1EFF2FE1 		bx	lr
 1041              	.LVL91:
 1042              	.L79:
1483:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
 1043              		.loc 1 1483 13 is_stmt 1 view .LVU240
1484:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
 1044              		.loc 1 1484 13 view .LVU241
1483:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
 1045              		.loc 1 1483 28 is_stmt 0 view .LVU242
 1046 004c 2000A0E3 		mov	r0, #32
1484:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
 1047              		.loc 1 1484 13 view .LVU243
 1048 0050 1EFF2FE1 		bx	lr
 1049              	.LVL92:
 1050              	.L78:
 1051              		.loc 1 1489 13 is_stmt 1 view .LVU244
1490:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
 1052              		.loc 1 1490 13 view .LVU245
1489:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
 1053              		.loc 1 1489 28 is_stmt 0 view .LVU246
 1054 0054 4000A0E3 		mov	r0, #64
 1055              		.loc 1 1490 13 view .LVU247
 1056 0058 1EFF2FE1 		bx	lr
 1057              	.LVL93:
 1058              	.L76:
1491:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
1492:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1493:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         case DMAC_PRV_DMA_UNIT_128:
1494:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         {
1495:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             dmac_data_size = DMA_DATA_SIZE_128;
 1059              		.loc 1 1495 13 is_stmt 1 view .LVU248
1496:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
 1060              		.loc 1 1496 13 view .LVU249
1495:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
 1061              		.loc 1 1495 28 is_stmt 0 view .LVU250
 1062 005c 8000A0E3 		mov	r0, #128
 1063              		.loc 1 1496 13 view .LVU251
 1064 0060 1EFF2FE1 		bx	lr
 1065              	.LVL94:
 1066              	.L84:
1459:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
 1067              		.loc 1 1459 28 view .LVU252
 1068 0064 0200A0E3 		mov	r0, #2
 1069              	.LVL95:
1497:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
1498:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1499:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1500:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     return dmac_data_size;
 1070              		.loc 1 1500 5 is_stmt 1 view .LVU253
1501:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 1071              		.loc 1 1501 1 is_stmt 0 view .LVU254
 1072 0068 1EFF2FE1 		bx	lr
 1073              		.cfi_endproc
 1074              	.LFE36:
 1076              		.section	.rodata.R_DMAC_GetVersion.str1.4,"aMS",%progbits,1
 1077              		.align	2
 1078              	.LC0:
 1079 0000 4C4C4420 		.ascii	"LLD EBK_RZA2M DMAC\000"
 1079      45424B5F 
 1079      525A4132 
 1079      4D20444D 
 1079      414300
 1080              		.section	.text.R_DMAC_GetVersion,"ax",%progbits
 1081              		.align	2
 1082              		.global	R_DMAC_GetVersion
 1083              		.syntax unified
 1084              		.arm
 1085              		.fpu neon
 1087              	R_DMAC_GetVersion:
 1088              	.LVL96:
 1089              	.LFB25:
 995:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     pinfo->version.sub.major = gs_lld_info.version.sub.major;
 1090              		.loc 1 995 1 is_stmt 1 view -0
 1091              		.cfi_startproc
 1092              		@ args = 0, pretend = 0, frame = 0
 1093              		@ frame_needed = 0, uses_anonymous_args = 0
 1094              		@ link register save eliminated.
 995:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     pinfo->version.sub.major = gs_lld_info.version.sub.major;
 1095              		.loc 1 995 1 is_stmt 0 view .LVU256
 1096 0000 0030A0E1 		mov	r3, r0
 996:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     pinfo->version.sub.minor = gs_lld_info.version.sub.minor;
 1097              		.loc 1 996 5 is_stmt 1 view .LVU257
 996:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     pinfo->version.sub.minor = gs_lld_info.version.sub.minor;
 1098              		.loc 1 996 30 is_stmt 0 view .LVU258
 1099 0004 0220A0E3 		mov	r2, #2
 1100 0008 B220C0E1 		strh	r2, [r0, #2]	@ movhi
 997:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     pinfo->build = gs_lld_info.build;
 1101              		.loc 1 997 5 is_stmt 1 view .LVU259
 997:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     pinfo->build = gs_lld_info.build;
 1102              		.loc 1 997 30 is_stmt 0 view .LVU260
 1103 000c 0120A0E3 		mov	r2, #1
 1104 0010 B020C0E1 		strh	r2, [r0]	@ movhi
 998:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     pinfo->p_szdriver_name  = gs_lld_info.p_szdriver_name;
 1105              		.loc 1 998 5 is_stmt 1 view .LVU261
 998:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     pinfo->p_szdriver_name  = gs_lld_info.p_szdriver_name;
 1106              		.loc 1 998 18 is_stmt 0 view .LVU262
 1107 0014 0000A0E3 		mov	r0, #0
 1108              	.LVL97:
 998:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     pinfo->p_szdriver_name  = gs_lld_info.p_szdriver_name;
 1109              		.loc 1 998 18 view .LVU263
 1110 0018 040083E5 		str	r0, [r3, #4]
 999:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1111              		.loc 1 999 5 is_stmt 1 view .LVU264
 999:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1112              		.loc 1 999 29 is_stmt 0 view .LVU265
 1113 001c 002000E3 		movw	r2, #:lower16:.LC0
 1114 0020 002040E3 		movt	r2, #:upper16:.LC0
 1115 0024 082083E5 		str	r2, [r3, #8]
1001:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 1116              		.loc 1 1001 5 is_stmt 1 view .LVU266
1002:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
 1117              		.loc 1 1002 1 is_stmt 0 view .LVU267
 1118 0028 1EFF2FE1 		bx	lr
 1119              		.cfi_endproc
 1120              	.LFE25:
 1122              		.section	.text.R_DMAC_CloseChannel,"ax",%progbits
 1123              		.align	2
 1124              		.global	R_DMAC_CloseChannel
 1125              		.syntax unified
 1126              		.arm
 1127              		.fpu neon
 1129              	R_DMAC_CloseChannel:
 1130              	.LVL98:
 1131              	.LFB27:
1031:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint_t channel;
 1132              		.loc 1 1031 1 is_stmt 1 view -0
 1133              		.cfi_startproc
 1134              		@ args = 0, pretend = 0, frame = 0
 1135              		@ frame_needed = 0, uses_anonymous_args = 0
 1136              		@ link register save eliminated.
1032:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1137              		.loc 1 1032 5 view .LVU269
1034:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1138              		.loc 1 1034 5 view .LVU270
1034:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1139              		.loc 1 1034 13 is_stmt 0 view .LVU271
 1140 0000 003000E3 		movw	r3, #:lower16:.LANCHOR1
 1141 0004 003040E3 		movt	r3, #:upper16:.LANCHOR1
 1142 0008 800180E0 		add	r0, r0, r0, lsl #3
 1143              	.LVL99:
1034:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1144              		.loc 1 1034 13 view .LVU272
 1145 000c 003193E7 		ldr	r3, [r3, r0, lsl #2]
 1146              	.LVL100:
1038:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 1147              		.loc 1 1038 5 is_stmt 1 view .LVU273
1038:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 1148              		.loc 1 1038 8 is_stmt 0 view .LVU274
 1149 0010 010013E3 		tst	r3, #1
 1150 0014 0700000A 		beq	.L87
1040:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 1151              		.loc 1 1040 9 is_stmt 1 view .LVU275
1040:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 1152              		.loc 1 1040 40 is_stmt 0 view .LVU276
 1153 0018 002000E3 		movw	r2, #:lower16:.LANCHOR2
 1154 001c 002040E3 		movt	r2, #:upper16:.LANCHOR2
 1155 0020 032192E7 		ldr	r2, [r2, r3, lsl #2]
1040:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 1156              		.loc 1 1040 51 view .LVU277
 1157 0024 003092E5 		ldr	r3, [r2]
 1158              	.LVL101:
1040:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 1159              		.loc 1 1040 51 view .LVU278
 1160 0028 7330FFE6 		uxth	r3, r3
 1161 002c 003082E5 		str	r3, [r2]
 1162              	.L88:
1047:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 1163              		.loc 1 1047 5 is_stmt 1 view .LVU279
1048:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
 1164              		.loc 1 1048 1 is_stmt 0 view .LVU280
 1165 0030 0000A0E3 		mov	r0, #0
 1166              	.LVL102:
1048:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
 1167              		.loc 1 1048 1 view .LVU281
 1168 0034 1EFF2FE1 		bx	lr
 1169              	.LVL103:
 1170              	.L87:
1044:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 1171              		.loc 1 1044 9 is_stmt 1 view .LVU282
1044:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 1172              		.loc 1 1044 40 is_stmt 0 view .LVU283
 1173 0038 002000E3 		movw	r2, #:lower16:.LANCHOR2
 1174 003c 002040E3 		movt	r2, #:upper16:.LANCHOR2
 1175 0040 032192E7 		ldr	r2, [r2, r3, lsl #2]
1044:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 1176              		.loc 1 1044 51 view .LVU284
 1177 0044 003092E5 		ldr	r3, [r2]
 1178              	.LVL104:
1044:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 1179              		.loc 1 1044 51 view .LVU285
 1180 0048 2338A0E1 		lsr	r3, r3, #16
 1181 004c 0338A0E1 		lsl	r3, r3, #16
 1182 0050 003082E5 		str	r3, [r2]
 1183 0054 F5FFFFEA 		b	.L88
 1184              		.cfi_endproc
 1185              	.LFE27:
 1187              		.section	.text.R_DMAC_Enable,"ax",%progbits
 1188              		.align	2
 1189              		.global	R_DMAC_Enable
 1190              		.syntax unified
 1191              		.arm
 1192              		.fpu neon
 1194              	R_DMAC_Enable:
 1195              	.LVL105:
 1196              	.LFB28:
1062:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint_t channel;
 1197              		.loc 1 1062 1 is_stmt 1 view -0
 1198              		.cfi_startproc
 1199              		@ args = 0, pretend = 0, frame = 0
 1200              		@ frame_needed = 0, uses_anonymous_args = 0
 1201              		@ link register save eliminated.
1063:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1202              		.loc 1 1063 5 view .LVU287
1065:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1203              		.loc 1 1065 5 view .LVU288
1065:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1204              		.loc 1 1065 13 is_stmt 0 view .LVU289
 1205 0000 003000E3 		movw	r3, #:lower16:.LANCHOR1
 1206 0004 003040E3 		movt	r3, #:upper16:.LANCHOR1
 1207 0008 800180E0 		add	r0, r0, r0, lsl #3
 1208              	.LVL106:
1065:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1209              		.loc 1 1065 13 view .LVU290
 1210 000c 002193E7 		ldr	r2, [r3, r0, lsl #2]
 1211              	.LVL107:
1067:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 1212              		.loc 1 1067 5 is_stmt 1 view .LVU291
1067:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 1213              		.loc 1 1067 8 is_stmt 0 view .LVU292
 1214 0010 000051E3 		cmp	r1, #0
 1215 0014 0500000A 		beq	.L90
1070:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 1216              		.loc 1 1070 9 is_stmt 1 view .LVU293
1070:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 1217              		.loc 1 1070 39 is_stmt 0 view .LVU294
 1218 0018 003000E3 		movw	r3, #:lower16:.LANCHOR3
 1219 001c 003040E3 		movt	r3, #:upper16:.LANCHOR3
 1220 0020 021193E7 		ldr	r1, [r3, r2, lsl #2]
 1221              	.LVL108:
1070:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 1222              		.loc 1 1070 58 view .LVU295
 1223 0024 2C3091E5 		ldr	r3, [r1, #44]
 1224 0028 0732C3E3 		bic	r3, r3, #1879048192
 1225 002c 2C3081E5 		str	r3, [r1, #44]
 1226              	.L90:
1074:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1227              		.loc 1 1074 5 is_stmt 1 view .LVU296
1074:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1228              		.loc 1 1074 35 is_stmt 0 view .LVU297
 1229 0030 003000E3 		movw	r3, #:lower16:.LANCHOR3
 1230 0034 003040E3 		movt	r3, #:upper16:.LANCHOR3
 1231 0038 023193E7 		ldr	r3, [r3, r2, lsl #2]
1074:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1232              		.loc 1 1074 55 view .LVU298
 1233 003c 0820A0E3 		mov	r2, #8
 1234              	.LVL109:
1074:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1235              		.loc 1 1074 55 view .LVU299
 1236 0040 282083E5 		str	r2, [r3, #40]
1077:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1237              		.loc 1 1077 5 is_stmt 1 view .LVU300
1077:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1238              		.loc 1 1077 54 is_stmt 0 view .LVU301
 1239 0044 2C2093E5 		ldr	r2, [r3, #44]
 1240 0048 0124C2E3 		bic	r2, r2, #16777216
 1241 004c 2C2083E5 		str	r2, [r3, #44]
1080:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1242              		.loc 1 1080 5 is_stmt 1 view .LVU302
1080:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1243              		.loc 1 1080 55 is_stmt 0 view .LVU303
 1244 0050 0120A0E3 		mov	r2, #1
 1245 0054 282083E5 		str	r2, [r3, #40]
1082:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 1246              		.loc 1 1082 5 is_stmt 1 view .LVU304
1083:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
 1247              		.loc 1 1083 1 is_stmt 0 view .LVU305
 1248 0058 0000A0E3 		mov	r0, #0
 1249              	.LVL110:
1083:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
 1250              		.loc 1 1083 1 view .LVU306
 1251 005c 1EFF2FE1 		bx	lr
 1252              		.cfi_endproc
 1253              	.LFE28:
 1255              		.section	.text.R_DMAC_Disable,"ax",%progbits
 1256              		.align	2
 1257              		.global	R_DMAC_Disable
 1258              		.syntax unified
 1259              		.arm
 1260              		.fpu neon
 1262              	R_DMAC_Disable:
 1263              	.LVL111:
 1264              	.LFB29:
1097:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint32_t stop_wait_count;
 1265              		.loc 1 1097 1 is_stmt 1 view -0
 1266              		.cfi_startproc
 1267              		@ args = 0, pretend = 0, frame = 0
 1268              		@ frame_needed = 0, uses_anonymous_args = 0
 1269              		@ link register save eliminated.
1098:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint_t channel;
 1270              		.loc 1 1098 5 view .LVU308
1099:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1271              		.loc 1 1099 5 view .LVU309
1101:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1272              		.loc 1 1101 5 view .LVU310
1101:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1273              		.loc 1 1101 13 is_stmt 0 view .LVU311
 1274 0000 003000E3 		movw	r3, #:lower16:.LANCHOR1
 1275 0004 003040E3 		movt	r3, #:upper16:.LANCHOR1
 1276 0008 800180E0 		add	r0, r0, r0, lsl #3
 1277              	.LVL112:
1101:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1278              		.loc 1 1101 13 view .LVU312
 1279 000c 000193E7 		ldr	r0, [r3, r0, lsl #2]
 1280              	.LVL113:
1104:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1281              		.loc 1 1104 5 is_stmt 1 view .LVU313
1104:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1282              		.loc 1 1104 35 is_stmt 0 view .LVU314
 1283 0010 003000E3 		movw	r3, #:lower16:.LANCHOR3
 1284 0014 003040E3 		movt	r3, #:upper16:.LANCHOR3
 1285 0018 003193E7 		ldr	r3, [r3, r0, lsl #2]
1104:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1286              		.loc 1 1104 55 view .LVU315
 1287 001c 0220A0E3 		mov	r2, #2
 1288 0020 282083E5 		str	r2, [r3, #40]
1107:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     while ((0 != (gsp_dma_ch_register_addr_table[channel]->chstat_n & DMAC_PRV_CHSTAT_MASK_TACT)) &
 1289              		.loc 1 1107 5 is_stmt 1 view .LVU316
 1290              	.LVL114:
1108:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 1291              		.loc 1 1108 5 view .LVU317
1107:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     while ((0 != (gsp_dma_ch_register_addr_table[channel]->chstat_n & DMAC_PRV_CHSTAT_MASK_TACT)) &
 1292              		.loc 1 1107 21 is_stmt 0 view .LVU318
 1293 0024 0020A0E3 		mov	r2, #0
 1294              	.LVL115:
 1295              	.L92:
1108:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 1296              		.loc 1 1108 11 is_stmt 1 view .LVU319
1108:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 1297              		.loc 1 1108 49 is_stmt 0 view .LVU320
 1298 0028 003000E3 		movw	r3, #:lower16:.LANCHOR3
 1299 002c 003040E3 		movt	r3, #:upper16:.LANCHOR3
 1300 0030 003193E7 		ldr	r3, [r3, r0, lsl #2]
1108:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 1301              		.loc 1 1108 58 view .LVU321
 1302 0034 243093E5 		ldr	r3, [r3, #36]
1108:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 1303              		.loc 1 1108 11 view .LVU322
 1304 0038 040013E3 		tst	r3, #4
 1305 003c 0200000A 		beq	.L93
1108:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 1306              		.loc 1 1108 99 discriminator 1 view .LVU323
 1307 0040 090052E3 		cmp	r2, #9
1110:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 1308              		.loc 1 1110 9 is_stmt 1 view .LVU324
1110:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 1309              		.loc 1 1110 24 is_stmt 0 view .LVU325
 1310 0044 01208292 		addls	r2, r2, #1
 1311              	.LVL116:
1110:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 1312              		.loc 1 1110 24 view .LVU326
 1313 0048 F6FFFF9A 		bls	.L92
 1314              	.L93:
1113:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 1315              		.loc 1 1113 5 is_stmt 1 view .LVU327
1113:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 1316              		.loc 1 1113 8 is_stmt 0 view .LVU328
 1317 004c 090052E3 		cmp	r2, #9
 1318 0050 0000009A 		bls	.L95
1116:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 1319              		.loc 1 1116 9 is_stmt 1 view .LVU329
 1320              	.LBB4:
 1321              	.LBI4:
 1322              		.file 2 "C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc/r
   1:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h **** /**************************************************************************************************
   2:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h ****  * DISCLAIMER
   3:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h ****  * This software is supplied by Renesas Electronics Corporation and is only intended for use with R
   4:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h ****  * other uses are authorized. This software is owned by Renesas Electronics Corporation and is prot
   5:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h ****  * applicable laws, including copyright laws.
   6:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h ****  * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING
   7:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h ****  * THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF
   8:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h ****  * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAI
   9:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h ****  * EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS A
  10:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h ****  * SHALL BE LIABLE FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY R
  11:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h ****  * SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES
  12:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h ****  * Renesas reserves the right, without notice, to make changes to this software and to discontinue 
  13:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h ****  * this software. By using this software, you agree to the additional terms and conditions found by
  14:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h ****  * following link:
  15:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h ****  * http://www.renesas.com/disclaimer
  16:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h ****  *
  17:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h ****  * Copyright (C) 2020 Renesas Electronics Corporation. All rights reserved.
  18:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h ****  **************************************************************************************************
  19:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h **** /**************************************************************************************************
  20:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h ****  * File Name    : r_compiler_abstraction_api.h
  21:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h ****  * Description  : Provides a common API for frequently used compiler specific operations
  22:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h ****  **************************************************************************************************
  23:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h **** #include  "r_typedefs.h"
  24:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h **** 
  25:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h **** #ifndef SRC_PRV_RENESAS_COMPILER_INC_R_COMPILER_ABSTRACTION_API_H_
  26:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h **** #define SRC_PRV_RENESAS_COMPILER_INC_R_COMPILER_ABSTRACTION_API_H_
  27:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h **** 
  28:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h **** /* Macro is used to declare linkage to a function as weak so that it can be overridden by a normall
  29:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h ****  * Update this when using a different compiler. */
  30:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h **** #define R_COMPILER_WEAK __attribute__((weak))
  31:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h **** 
  32:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h **** #define R_COMPILER_INLINE static inline
  33:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h **** 
  34:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h **** extern void __enable_irq (void);
  35:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h **** extern uint32_t __disable_irq (void);
  36:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h **** extern void __enable_fiq (void);
  37:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h **** extern void __disable_fiq (void);
  38:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h **** 
  39:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h **** /**************************************************************************************************
  40:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h ****  * Function Name: R_COMPILER_Nop
  41:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h ****  * Description  : Abstracting a compiler No Operation opcode into a C function. Update this when us
  42:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h ****  *                compiler.
  43:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h ****  * Return Value : None.
  44:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h ****  **************************************************************************************************
  45:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h **** R_COMPILER_INLINE void R_COMPILER_Nop (void)
 1323              		.loc 2 45 24 view .LVU330
 1324              	.LBB5:
  46:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h ****     {
  47:C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc\r_compiler_abstraction_api.h ****         __asm volatile ("nop");
 1325              		.loc 2 47 9 view .LVU331
 1326              		.syntax divided
 1327              	@ 47 "C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/compiler/inc/r_com
 1328 0054 00F020E3 		nop
 1329              	@ 0 "" 2
 1330              		.arm
 1331              		.syntax unified
 1332              	.L95:
 1333              	.LBE5:
 1334              	.LBE4:
1120:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1335              		.loc 1 1120 5 view .LVU332
1120:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1336              		.loc 1 1120 60 is_stmt 0 view .LVU333
 1337 0058 003000E3 		movw	r3, #:lower16:.LANCHOR3
 1338 005c 003040E3 		movt	r3, #:upper16:.LANCHOR3
 1339 0060 003193E7 		ldr	r3, [r3, r0, lsl #2]
1120:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1340              		.loc 1 1120 69 view .LVU334
 1341 0064 202093E5 		ldr	r2, [r3, #32]
 1342              	.LVL117:
1120:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1343              		.loc 1 1120 28 view .LVU335
 1344 0068 002081E5 		str	r2, [r1]
1123:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1345              		.loc 1 1123 5 is_stmt 1 view .LVU336
1123:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1346              		.loc 1 1123 54 is_stmt 0 view .LVU337
 1347 006c 2C2093E5 		ldr	r2, [r3, #44]
 1348 0070 012482E3 		orr	r2, r2, #16777216
 1349 0074 2C2083E5 		str	r2, [r3, #44]
1126:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1350              		.loc 1 1126 5 is_stmt 1 view .LVU338
1126:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1351              		.loc 1 1126 54 is_stmt 0 view .LVU339
 1352 0078 2C2093E5 		ldr	r2, [r3, #44]
 1353 007c 0322C2E3 		bic	r2, r2, #805306368
 1354 0080 2C2083E5 		str	r2, [r3, #44]
1129:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1355              		.loc 1 1129 5 is_stmt 1 view .LVU340
1129:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1356              		.loc 1 1129 55 is_stmt 0 view .LVU341
 1357 0084 6020A0E3 		mov	r2, #96
 1358 0088 282083E5 		str	r2, [r3, #40]
1131:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 1359              		.loc 1 1131 5 is_stmt 1 view .LVU342
1132:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
 1360              		.loc 1 1132 1 is_stmt 0 view .LVU343
 1361 008c 0000A0E3 		mov	r0, #0
 1362              	.LVL118:
1132:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
 1363              		.loc 1 1132 1 view .LVU344
 1364 0090 1EFF2FE1 		bx	lr
 1365              		.cfi_endproc
 1366              	.LFE29:
 1368              		.section	.text.R_DMAC_SoftwareTrigger,"ax",%progbits
 1369              		.align	2
 1370              		.global	R_DMAC_SoftwareTrigger
 1371              		.syntax unified
 1372              		.arm
 1373              		.fpu neon
 1375              	R_DMAC_SoftwareTrigger:
 1376              	.LVL119:
 1377              	.LFB30:
1145:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint_t channel;
 1378              		.loc 1 1145 1 is_stmt 1 view -0
 1379              		.cfi_startproc
 1380              		@ args = 0, pretend = 0, frame = 0
 1381              		@ frame_needed = 0, uses_anonymous_args = 0
 1382              		@ link register save eliminated.
1146:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1383              		.loc 1 1146 5 view .LVU346
1148:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1384              		.loc 1 1148 5 view .LVU347
1148:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1385              		.loc 1 1148 13 is_stmt 0 view .LVU348
 1386 0000 003000E3 		movw	r3, #:lower16:.LANCHOR1
 1387 0004 003040E3 		movt	r3, #:upper16:.LANCHOR1
 1388 0008 800180E0 		add	r0, r0, r0, lsl #3
 1389              	.LVL120:
1148:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1390              		.loc 1 1148 13 view .LVU349
 1391 000c 002193E7 		ldr	r2, [r3, r0, lsl #2]
 1392              	.LVL121:
1150:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1393              		.loc 1 1150 5 is_stmt 1 view .LVU350
1150:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1394              		.loc 1 1150 35 is_stmt 0 view .LVU351
 1395 0010 003000E3 		movw	r3, #:lower16:.LANCHOR3
 1396 0014 003040E3 		movt	r3, #:upper16:.LANCHOR3
 1397 0018 023193E7 		ldr	r3, [r3, r2, lsl #2]
1150:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1398              		.loc 1 1150 55 view .LVU352
 1399 001c 0420A0E3 		mov	r2, #4
 1400              	.LVL122:
1150:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1401              		.loc 1 1150 55 view .LVU353
 1402 0020 282083E5 		str	r2, [r3, #40]
1152:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 1403              		.loc 1 1152 5 is_stmt 1 view .LVU354
1153:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
 1404              		.loc 1 1153 1 is_stmt 0 view .LVU355
 1405 0024 0000A0E3 		mov	r0, #0
 1406              	.LVL123:
1153:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
 1407              		.loc 1 1153 1 view .LVU356
 1408 0028 1EFF2FE1 		bx	lr
 1409              		.cfi_endproc
 1410              	.LFE30:
 1412              		.section	.text.R_DMAC_ConfigureChannel,"ax",%progbits
 1413              		.align	2
 1414              		.global	R_DMAC_ConfigureChannel
 1415              		.syntax unified
 1416              		.arm
 1417              		.fpu neon
 1419              	R_DMAC_ConfigureChannel:
 1420              	.LVL124:
 1421              	.LFB34:
1315:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint32_t dmars_register_value;
 1422              		.loc 1 1315 1 is_stmt 1 view -0
 1423              		.cfi_startproc
 1424              		@ args = 0, pretend = 0, frame = 24
 1425              		@ frame_needed = 0, uses_anonymous_args = 0
1315:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint32_t dmars_register_value;
 1426              		.loc 1 1315 1 is_stmt 0 view .LVU358
 1427 0000 F0412DE9 		push	{r4, r5, r6, r7, r8, lr}
 1428              		.cfi_def_cfa_offset 24
 1429              		.cfi_offset 4, -24
 1430              		.cfi_offset 5, -20
 1431              		.cfi_offset 6, -16
 1432              		.cfi_offset 7, -12
 1433              		.cfi_offset 8, -8
 1434              		.cfi_offset 14, -4
 1435 0004 20D04DE2 		sub	sp, sp, #32
 1436              		.cfi_def_cfa_offset 56
 1437 0008 0140A0E1 		mov	r4, r1
 1438 000c 0260A0E1 		mov	r6, r2
1316:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint32_t dmars_value;
 1439              		.loc 1 1316 5 is_stmt 1 view .LVU359
1317:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint32_t chcfg_value;
 1440              		.loc 1 1317 5 view .LVU360
1318:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint32_t chext_value;
 1441              		.loc 1 1318 5 view .LVU361
1319:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint32_t request_direction;
 1442              		.loc 1 1319 5 view .LVU362
1320:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint32_t source_address;
 1443              		.loc 1 1320 5 view .LVU363
1321:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint32_t destination_address;
 1444              		.loc 1 1321 5 view .LVU364
1322:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint32_t count;
 1445              		.loc 1 1322 5 view .LVU365
1323:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     st_dma_configuration_t dma_configuration;
 1446              		.loc 1 1323 5 view .LVU366
1324:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint_t channel;
 1447              		.loc 1 1324 5 view .LVU367
1325:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1448              		.loc 1 1325 5 view .LVU368
1327:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1449              		.loc 1 1327 5 view .LVU369
1327:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1450              		.loc 1 1327 13 is_stmt 0 view .LVU370
 1451 0010 003000E3 		movw	r3, #:lower16:.LANCHOR1
 1452 0014 003040E3 		movt	r3, #:upper16:.LANCHOR1
 1453 0018 800180E0 		add	r0, r0, r0, lsl #3
 1454              	.LVL125:
1327:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1455              		.loc 1 1327 13 view .LVU371
 1456 001c 005193E7 		ldr	r5, [r3, r0, lsl #2]
 1457              	.LVL126:
1329:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 1458              		.loc 1 1329 5 is_stmt 1 view .LVU372
1329:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 1459              		.loc 1 1329 10 is_stmt 0 view .LVU373
 1460 0020 0100A0E1 		mov	r0, r1
 1461 0024 FEFFFFEB 		bl	validate_settings
 1462              	.LVL127:
1329:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 1463              		.loc 1 1329 8 view .LVU374
 1464 0028 000050E3 		cmp	r0, #0
 1465 002c 4000000A 		beq	.L104
1335:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1466              		.loc 1 1335 5 is_stmt 1 view .LVU375
1335:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1467              		.loc 1 1335 44 is_stmt 0 view .LVU376
 1468 0030 147094E5 		ldr	r7, [r4, #20]
 1469              	.LVL128:
1338:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     count = dmac_config->count;
 1470              		.loc 1 1338 5 is_stmt 1 view .LVU377
1338:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     count = dmac_config->count;
 1471              		.loc 1 1338 49 is_stmt 0 view .LVU378
 1472 0034 188094E5 		ldr	r8, [r4, #24]
 1473              	.LVL129:
1339:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1474              		.loc 1 1339 5 is_stmt 1 view .LVU379
1339:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1475              		.loc 1 1339 11 is_stmt 0 view .LVU380
 1476 0038 1C3094E5 		ldr	r3, [r4, #28]
 1477              	.LVL130:
1342:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 1478              		.loc 1 1342 5 is_stmt 1 view .LVU381
1342:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 1479              		.loc 1 1342 8 is_stmt 0 view .LVU382
 1480 003c 000056E3 		cmp	r6, #0
 1481 0040 2D00001A 		bne	.L99
1344:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n0sa_n = source_address;
 1482              		.loc 1 1344 9 is_stmt 1 view .LVU383
1344:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n0sa_n = source_address;
 1483              		.loc 1 1344 39 is_stmt 0 view .LVU384
 1484 0044 002000E3 		movw	r2, #:lower16:.LANCHOR3
 1485 0048 002040E3 		movt	r2, #:upper16:.LANCHOR3
 1486 004c 052192E7 		ldr	r2, [r2, r5, lsl #2]
1344:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n0sa_n = source_address;
 1487              		.loc 1 1344 57 view .LVU385
 1488 0050 083082E5 		str	r3, [r2, #8]
1345:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n0da_n = destination_address;
 1489              		.loc 1 1345 9 is_stmt 1 view .LVU386
1345:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n0da_n = destination_address;
 1490              		.loc 1 1345 57 is_stmt 0 view .LVU387
 1491 0054 007082E5 		str	r7, [r2]
1346:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 1492              		.loc 1 1346 9 is_stmt 1 view .LVU388
1346:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 1493              		.loc 1 1346 57 is_stmt 0 view .LVU389
 1494 0058 048082E5 		str	r8, [r2, #4]
 1495              	.L100:
1356:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1496              		.loc 1 1356 5 is_stmt 1 view .LVU390
1356:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1497              		.loc 1 1356 63 is_stmt 0 view .LVU391
 1498 005c 003094E5 		ldr	r3, [r4]
 1499              	.LVL131:
1356:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1500              		.loc 1 1356 23 view .LVU392
 1501 0060 00C000E3 		movw	ip, #:lower16:gs_dma_configuration_table
 1502 0064 00C040E3 		movt	ip, #:upper16:gs_dma_configuration_table
 1503 0068 033183E0 		add	r3, r3, r3, lsl #2
 1504 006c 0CE08DE2 		add	lr, sp, #12
 1505 0070 03C18CE0 		add	ip, ip, r3, lsl #2
 1506 0074 0F00BCE8 		ldmia	ip!, {r0, r1, r2, r3}
 1507 0078 0F00AEE8 		stmia	lr!, {r0, r1, r2, r3}
 1508 007c 00309CE5 		ldr	r3, [ip]
 1509 0080 00308EE5 		str	r3, [lr]
1359:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 1510              		.loc 1 1359 5 is_stmt 1 view .LVU393
1359:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 1511              		.loc 1 1359 8 is_stmt 0 view .LVU394
 1512 0084 020053E3 		cmp	r3, #2
 1513 0088 2200000A 		beq	.L107
 1514              	.L101:
 1515              	.LVL132:
1377:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     chext_value = determine_chext_n_value(source_address, destination_address);
 1516              		.loc 1 1377 5 is_stmt 1 view .LVU395
1377:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     chext_value = determine_chext_n_value(source_address, destination_address);
 1517              		.loc 1 1377 19 is_stmt 0 view .LVU396
 1518 008c 00608DE5 		str	r6, [sp]
 1519 0090 0C208DE2 		add	r2, sp, #12
 1520 0094 0410A0E1 		mov	r1, r4
 1521 0098 0500A0E1 		mov	r0, r5
 1522 009c FEFFFFEB 		bl	determine_chcfg_n_value
 1523              	.LVL133:
1377:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     chext_value = determine_chext_n_value(source_address, destination_address);
 1524              		.loc 1 1377 19 view .LVU397
 1525 00a0 0040A0E1 		mov	r4, r0
 1526              	.LVL134:
1378:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1527              		.loc 1 1378 5 is_stmt 1 view .LVU398
1378:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1528              		.loc 1 1378 19 is_stmt 0 view .LVU399
 1529 00a4 0810A0E1 		mov	r1, r8
 1530 00a8 0700A0E1 		mov	r0, r7
 1531              	.LVL135:
1378:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1532              		.loc 1 1378 19 view .LVU400
 1533 00ac FEFFFFEB 		bl	determine_chext_n_value
 1534              	.LVL136:
1381:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     dmars_register_value = *gsp_dmars_register_addr_table[channel];
 1535              		.loc 1 1381 5 is_stmt 1 view .LVU401
1381:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     dmars_register_value = *gsp_dmars_register_addr_table[channel];
 1536              		.loc 1 1381 17 is_stmt 0 view .LVU402
 1537 00b0 10109DE5 		ldr	r1, [sp, #16]
 1538              	.LVL137:
1382:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1539              		.loc 1 1382 5 is_stmt 1 view .LVU403
1382:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1540              		.loc 1 1382 58 is_stmt 0 view .LVU404
 1541 00b4 002000E3 		movw	r2, #:lower16:.LANCHOR2
 1542 00b8 002040E3 		movt	r2, #:upper16:.LANCHOR2
 1543 00bc 052192E7 		ldr	r2, [r2, r5, lsl #2]
1382:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1544              		.loc 1 1382 26 view .LVU405
 1545 00c0 003092E5 		ldr	r3, [r2]
 1546              	.LVL138:
1386:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 1547              		.loc 1 1386 5 is_stmt 1 view .LVU406
1386:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 1548              		.loc 1 1386 8 is_stmt 0 view .LVU407
 1549 00c4 010015E3 		tst	r5, #1
 1550 00c8 1600000A 		beq	.L102
1388:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         dmars_register_value &= 0xffffu;
 1551              		.loc 1 1388 9 is_stmt 1 view .LVU408
1388:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         dmars_register_value &= 0xffffu;
 1552              		.loc 1 1388 21 is_stmt 0 view .LVU409
 1553 00cc 0118A0E1 		lsl	r1, r1, #16
 1554              	.LVL139:
1389:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 1555              		.loc 1 1389 9 is_stmt 1 view .LVU410
1389:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 1556              		.loc 1 1389 30 is_stmt 0 view .LVU411
 1557 00d0 7330FFE6 		uxth	r3, r3
 1558              	.LVL140:
 1559              	.L103:
1396:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     *gsp_dmars_register_addr_table[channel] = dmars_register_value;
 1560              		.loc 1 1396 5 is_stmt 1 view .LVU412
1396:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     *gsp_dmars_register_addr_table[channel] = dmars_register_value;
 1561              		.loc 1 1396 26 is_stmt 0 view .LVU413
 1562 00d4 013083E1 		orr	r3, r3, r1
 1563              	.LVL141:
1397:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1564              		.loc 1 1397 5 is_stmt 1 view .LVU414
1397:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1565              		.loc 1 1397 45 is_stmt 0 view .LVU415
 1566 00d8 003082E5 		str	r3, [r2]
1399:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     gsp_dma_ch_register_addr_table[channel]->chext_n = chext_value;
 1567              		.loc 1 1399 5 is_stmt 1 view .LVU416
1399:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     gsp_dma_ch_register_addr_table[channel]->chext_n = chext_value;
 1568              		.loc 1 1399 35 is_stmt 0 view .LVU417
 1569 00dc 003000E3 		movw	r3, #:lower16:.LANCHOR3
 1570              	.LVL142:
1399:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     gsp_dma_ch_register_addr_table[channel]->chext_n = chext_value;
 1571              		.loc 1 1399 35 view .LVU418
 1572 00e0 003040E3 		movt	r3, #:upper16:.LANCHOR3
 1573 00e4 053193E7 		ldr	r3, [r3, r5, lsl #2]
1399:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     gsp_dma_ch_register_addr_table[channel]->chext_n = chext_value;
 1574              		.loc 1 1399 54 view .LVU419
 1575 00e8 2C4083E5 		str	r4, [r3, #44]
 1576              	.LVL143:
1400:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1577              		.loc 1 1400 5 is_stmt 1 view .LVU420
1400:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1578              		.loc 1 1400 54 is_stmt 0 view .LVU421
 1579 00ec 340083E5 		str	r0, [r3, #52]
1402:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 1580              		.loc 1 1402 5 is_stmt 1 view .LVU422
1402:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 1581              		.loc 1 1402 12 is_stmt 0 view .LVU423
 1582 00f0 0000A0E3 		mov	r0, #0
 1583              	.LVL144:
 1584              	.L98:
1403:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
 1585              		.loc 1 1403 1 view .LVU424
 1586 00f4 20D08DE2 		add	sp, sp, #32
 1587              		.cfi_remember_state
 1588              		.cfi_def_cfa_offset 24
 1589              		@ sp needed
 1590 00f8 F081BDE8 		pop	{r4, r5, r6, r7, r8, pc}
 1591              	.LVL145:
 1592              	.L99:
 1593              		.cfi_restore_state
1350:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n1sa_n = source_address;
 1594              		.loc 1 1350 9 is_stmt 1 view .LVU425
1350:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n1sa_n = source_address;
 1595              		.loc 1 1350 39 is_stmt 0 view .LVU426
 1596 00fc 002000E3 		movw	r2, #:lower16:.LANCHOR3
 1597 0100 002040E3 		movt	r2, #:upper16:.LANCHOR3
 1598 0104 052192E7 		ldr	r2, [r2, r5, lsl #2]
1350:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n1sa_n = source_address;
 1599              		.loc 1 1350 57 view .LVU427
 1600 0108 143082E5 		str	r3, [r2, #20]
1351:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n1da_n = destination_address;
 1601              		.loc 1 1351 9 is_stmt 1 view .LVU428
1351:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n1da_n = destination_address;
 1602              		.loc 1 1351 57 is_stmt 0 view .LVU429
 1603 010c 0C7082E5 		str	r7, [r2, #12]
1352:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 1604              		.loc 1 1352 9 is_stmt 1 view .LVU430
1352:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 1605              		.loc 1 1352 57 is_stmt 0 view .LVU431
 1606 0110 108082E5 		str	r8, [r2, #16]
 1607 0114 D0FFFFEA 		b	.L100
 1608              	.LVL146:
 1609              	.L107:
1362:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         {
 1610              		.loc 1 1362 9 is_stmt 1 view .LVU432
1362:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         {
 1611              		.loc 1 1362 46 is_stmt 0 view .LVU433
 1612 0118 0A30D4E5 		ldrb	r3, [r4, #10]	@ zero_extendqisi2
1362:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         {
 1613              		.loc 1 1362 12 view .LVU434
 1614 011c 000053E3 		cmp	r3, #0
1368:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
 1615              		.loc 1 1368 31 view .LVU435
 1616 0120 0830A013 		movne	r3, #8
 1617 0124 D8FFFFEA 		b	.L101
 1618              	.LVL147:
 1619              	.L102:
1393:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 1620              		.loc 1 1393 9 is_stmt 1 view .LVU436
1393:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 1621              		.loc 1 1393 30 is_stmt 0 view .LVU437
 1622 0128 2338A0E1 		lsr	r3, r3, #16
 1623              	.LVL148:
1393:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 1624              		.loc 1 1393 30 view .LVU438
 1625 012c 0338A0E1 		lsl	r3, r3, #16
 1626              	.LVL149:
1393:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 1627              		.loc 1 1393 30 view .LVU439
 1628 0130 E7FFFFEA 		b	.L103
 1629              	.LVL150:
 1630              	.L104:
1331:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 1631              		.loc 1 1331 16 view .LVU440
 1632 0134 0300E0E3 		mvn	r0, #3
 1633 0138 EDFFFFEA 		b	.L98
 1634              		.cfi_endproc
 1635              	.LFE34:
 1637              		.section	.text.R_DMAC_SmartConfigureChannel,"ax",%progbits
 1638              		.align	2
 1639              		.global	R_DMAC_SmartConfigureChannel
 1640              		.syntax unified
 1641              		.arm
 1642              		.fpu neon
 1644              	R_DMAC_SmartConfigureChannel:
 1645              	.LVL151:
 1646              	.LFB35:
1417:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint_t sc_table_size = (sizeof(DMAC_SC_TABLE)) / sizeof(st_r_drv_dmac_sc_config_t);
 1647              		.loc 1 1417 1 is_stmt 1 view -0
 1648              		.cfi_startproc
 1649              		@ args = 0, pretend = 0, frame = 0
 1650              		@ frame_needed = 0, uses_anonymous_args = 0
1418:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint_t channel;
 1651              		.loc 1 1418 5 view .LVU442
1419:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1652              		.loc 1 1419 5 view .LVU443
1422:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 1653              		.loc 1 1422 5 view .LVU444
1422:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 1654              		.loc 1 1422 8 is_stmt 0 view .LVU445
 1655 0000 010050E3 		cmp	r0, #1
 1656 0004 1100008A 		bhi	.L110
1417:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint_t sc_table_size = (sizeof(DMAC_SC_TABLE)) / sizeof(st_r_drv_dmac_sc_config_t);
 1657              		.loc 1 1417 1 view .LVU446
 1658 0008 10402DE9 		push	{r4, lr}
 1659              		.cfi_def_cfa_offset 8
 1660              		.cfi_offset 4, -8
 1661              		.cfi_offset 14, -4
 1662 000c 0120A0E1 		mov	r2, r1
1427:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1663              		.loc 1 1427 5 is_stmt 1 view .LVU447
1427:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1664              		.loc 1 1427 13 is_stmt 0 view .LVU448
 1665 0010 00C000E3 		movw	ip, #:lower16:.LANCHOR1
 1666 0014 00C040E3 		movt	ip, #:upper16:.LANCHOR1
 1667 0018 803180E0 		add	r3, r0, r0, lsl #3
 1668 001c 0331A0E1 		lsl	r3, r3, #2
 1669 0020 03108CE0 		add	r1, ip, r3
 1670              	.LVL152:
1427:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1671              		.loc 1 1427 13 view .LVU449
 1672 0024 03C09CE7 		ldr	ip, [ip, r3]
 1673              	.LVL153:
1429:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     s_channel_settings[channel].p_dmaError = DMAC_SC_TABLE[sc_config_index].config.p_dmaError;
 1674              		.loc 1 1429 5 is_stmt 1 view .LVU450
1429:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     s_channel_settings[channel].p_dmaError = DMAC_SC_TABLE[sc_config_index].config.p_dmaError;
 1675              		.loc 1 1429 86 is_stmt 0 view .LVU451
 1676 0028 10E091E5 		ldr	lr, [r1, #16]
1429:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     s_channel_settings[channel].p_dmaError = DMAC_SC_TABLE[sc_config_index].config.p_dmaError;
 1677              		.loc 1 1429 47 view .LVU452
 1678 002c 003000E3 		movw	r3, #:lower16:.LANCHOR0
 1679 0030 003040E3 		movt	r3, #:upper16:.LANCHOR0
 1680 0034 8CE183E7 		str	lr, [r3, ip, lsl #3]
1430:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1681              		.loc 1 1430 5 is_stmt 1 view .LVU453
1430:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1682              		.loc 1 1430 83 is_stmt 0 view .LVU454
 1683 0038 14E091E5 		ldr	lr, [r1, #20]
1430:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 1684              		.loc 1 1430 44 view .LVU455
 1685 003c 8C3183E0 		add	r3, r3, ip, lsl #3
 1686 0040 04E083E5 		str	lr, [r3, #4]
1432:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 1687              		.loc 1 1432 5 is_stmt 1 view .LVU456
1432:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 1688              		.loc 1 1432 12 is_stmt 0 view .LVU457
 1689 0044 041081E2 		add	r1, r1, #4
 1690 0048 FEFFFFEB 		bl	R_DMAC_ConfigureChannel
 1691              	.LVL154:
1433:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
 1692              		.loc 1 1433 1 view .LVU458
 1693 004c 1080BDE8 		pop	{r4, pc}
 1694              	.LVL155:
 1695              	.L110:
 1696              		.cfi_def_cfa_offset 0
 1697              		.cfi_restore 4
 1698              		.cfi_restore 14
1424:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 1699              		.loc 1 1424 16 view .LVU459
 1700 0050 0400E0E3 		mvn	r0, #4
 1701              	.LVL156:
1433:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
 1702              		.loc 1 1433 1 view .LVU460
 1703 0054 1EFF2FE1 		bx	lr
 1704              		.cfi_endproc
 1705              	.LFE35:
 1707              		.section	.text.R_DMAC_OpenChannel,"ax",%progbits
 1708              		.align	2
 1709              		.global	R_DMAC_OpenChannel
 1710              		.syntax unified
 1711              		.arm
 1712              		.fpu neon
 1714              	R_DMAC_OpenChannel:
 1715              	.LVL157:
 1716              	.LFB26:
1015:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* Smart Configure the channel */
 1717              		.loc 1 1015 1 is_stmt 1 view -0
 1718              		.cfi_startproc
 1719              		@ args = 0, pretend = 0, frame = 0
 1720              		@ frame_needed = 0, uses_anonymous_args = 0
1015:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* Smart Configure the channel */
 1721              		.loc 1 1015 1 is_stmt 0 view .LVU462
 1722 0000 10402DE9 		push	{r4, lr}
 1723              		.cfi_def_cfa_offset 8
 1724              		.cfi_offset 4, -8
 1725              		.cfi_offset 14, -4
1017:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 1726              		.loc 1 1017 5 is_stmt 1 view .LVU463
1017:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 1727              		.loc 1 1017 12 is_stmt 0 view .LVU464
 1728 0004 0010A0E3 		mov	r1, #0
 1729 0008 FEFFFFEB 		bl	R_DMAC_SmartConfigureChannel
 1730              	.LVL158:
1018:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
 1731              		.loc 1 1018 1 view .LVU465
 1732 000c 1080BDE8 		pop	{r4, pc}
 1733              		.cfi_endproc
 1734              	.LFE26:
 1736              		.section	.text.R_DMAC_GetChannelConfiguration,"ax",%progbits
 1737              		.align	2
 1738              		.global	R_DMAC_GetChannelConfiguration
 1739              		.syntax unified
 1740              		.arm
 1741              		.fpu neon
 1743              	R_DMAC_GetChannelConfiguration:
 1744              	.LVL159:
 1745              	.LFB37:
1502:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
1503:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * End of function map_reg_to_transfer_unit_size
1504:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1505:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1506:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
1507:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief      R_DMAC_GetChannelConfiguration
1508:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *             Get channel configuration
1509:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[in]  sc_config_index: the index into the Smart Configuration table
1510:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[out] dmac_config: channel configuration settings
1511:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval     DMAC_SUCCESS  Successful operation
1512:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval     error_code    The error code on failure
1513:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1514:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** e_r_drv_dmac_err_t R_DMAC_GetChannelConfiguration(uint_t sc_config_index, st_r_drv_dmac_channel_con
1515:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 1746              		.loc 1 1515 1 is_stmt 1 view -0
 1747              		.cfi_startproc
 1748              		@ args = 0, pretend = 0, frame = 0
 1749              		@ frame_needed = 0, uses_anonymous_args = 0
 1750              		.loc 1 1515 1 is_stmt 0 view .LVU467
 1751 0000 70402DE9 		push	{r4, r5, r6, lr}
 1752              		.cfi_def_cfa_offset 16
 1753              		.cfi_offset 4, -16
 1754              		.cfi_offset 5, -12
 1755              		.cfi_offset 6, -8
 1756              		.cfi_offset 14, -4
 1757 0004 0140A0E1 		mov	r4, r1
1516:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint32_t i;
 1758              		.loc 1 1516 5 is_stmt 1 view .LVU468
1517:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint32_t dmars_register_value;
 1759              		.loc 1 1517 5 view .LVU469
1518:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint32_t chcfg_register_value;
 1760              		.loc 1 1518 5 view .LVU470
1519:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint32_t register_set_select;
 1761              		.loc 1 1519 5 view .LVU471
1520:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint_t channel;
 1762              		.loc 1 1520 5 view .LVU472
1521:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1522:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     channel = DMAC_SC_TABLE[sc_config_index].channel;
 1763              		.loc 1 1522 5 view .LVU473
 1764              		.loc 1 1522 13 is_stmt 0 view .LVU474
 1765 0008 003000E3 		movw	r3, #:lower16:.LANCHOR1
 1766 000c 003040E3 		movt	r3, #:upper16:.LANCHOR1
 1767 0010 800180E0 		add	r0, r0, r0, lsl #3
 1768              	.LVL160:
 1769              		.loc 1 1522 13 view .LVU475
 1770 0014 005193E7 		ldr	r5, [r3, r0, lsl #2]
 1771              	.LVL161:
1523:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1524:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* read the DMARS register value */
1525:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     dmars_register_value = *gsp_dmars_register_addr_table[channel];
 1772              		.loc 1 1525 5 is_stmt 1 view .LVU476
 1773              		.loc 1 1525 58 is_stmt 0 view .LVU477
 1774 0018 003000E3 		movw	r3, #:lower16:.LANCHOR2
 1775 001c 003040E3 		movt	r3, #:upper16:.LANCHOR2
 1776 0020 053193E7 		ldr	r3, [r3, r5, lsl #2]
 1777              		.loc 1 1525 26 view .LVU478
 1778 0024 00C093E5 		ldr	ip, [r3]
 1779              	.LVL162:
1526:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1527:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* get the relevant half of the DMARS register */
1528:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* high word is odd channels, low word is even channels */
1529:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     if ((channel & 1u) > 0)
 1780              		.loc 1 1529 5 is_stmt 1 view .LVU479
 1781              		.loc 1 1529 8 is_stmt 0 view .LVU480
 1782 0028 010015E3 		tst	r5, #1
1530:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1531:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         dmars_register_value >>= 16;
 1783              		.loc 1 1531 9 is_stmt 1 view .LVU481
 1784              		.loc 1 1531 30 is_stmt 0 view .LVU482
 1785 002c 2CC8A011 		lsrne	ip, ip, #16
 1786              	.LVL163:
 1787              	.L118:
1532:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1533:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1534:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     dmars_register_value &= 0xffffu;
 1788              		.loc 1 1534 5 is_stmt 1 view .LVU483
 1789              		.loc 1 1534 26 is_stmt 0 view .LVU484
 1790 0030 7CC0FFE6 		uxth	ip, ip
 1791              	.LVL164:
1535:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1536:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* set the resource to an invalid value so that it can be determined whether or not it's been f
1537:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     dmac_config->resource = (e_r_drv_dmac_xfer_resource_t) -1;
 1792              		.loc 1 1537 5 is_stmt 1 view .LVU485
 1793              		.loc 1 1537 27 is_stmt 0 view .LVU486
 1794 0034 0030E0E3 		mvn	r3, #0
 1795 0038 003084E5 		str	r3, [r4]
1538:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1539:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* use the DMARS value to look up the resource */
1540:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     for (i = 0; LAST_RESOURCE_MARKER != gs_dma_configuration_table[i].resource; i++)
 1796              		.loc 1 1540 5 is_stmt 1 view .LVU487
 1797              	.LVL165:
 1798              		.loc 1 1540 12 is_stmt 0 view .LVU488
 1799 003c 0030A0E3 		mov	r3, #0
 1800              	.LVL166:
 1801              	.L119:
 1802              		.loc 1 1540 17 is_stmt 1 discriminator 1 view .LVU489
 1803              		.loc 1 1540 70 is_stmt 0 discriminator 1 view .LVU490
 1804 0040 002000E3 		movw	r2, #:lower16:gs_dma_configuration_table
 1805 0044 002040E3 		movt	r2, #:upper16:gs_dma_configuration_table
 1806 0048 030183E0 		add	r0, r3, r3, lsl #2
 1807 004c 000192E7 		ldr	r0, [r2, r0, lsl #2]
 1808              		.loc 1 1540 5 discriminator 1 view .LVU491
 1809 0050 CE0050E3 		cmp	r0, #206
 1810 0054 0800000A 		beq	.L121
1541:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1542:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         if (gs_dma_configuration_table[i].dmars == dmars_register_value)
 1811              		.loc 1 1542 9 is_stmt 1 view .LVU492
 1812              		.loc 1 1542 42 is_stmt 0 view .LVU493
 1813 0058 002000E3 		movw	r2, #:lower16:gs_dma_configuration_table
 1814 005c 002040E3 		movt	r2, #:upper16:gs_dma_configuration_table
 1815 0060 031183E0 		add	r1, r3, r3, lsl #2
 1816 0064 012182E0 		add	r2, r2, r1, lsl #2
 1817 0068 042092E5 		ldr	r2, [r2, #4]
 1818              		.loc 1 1542 12 view .LVU494
 1819 006c 0C0052E1 		cmp	r2, ip
1540:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 1820              		.loc 1 1540 81 is_stmt 1 discriminator 2 view .LVU495
1540:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 1821              		.loc 1 1540 82 is_stmt 0 discriminator 2 view .LVU496
 1822 0070 01308312 		addne	r3, r3, #1
 1823              	.LVL167:
1540:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 1824              		.loc 1 1540 82 discriminator 2 view .LVU497
 1825 0074 F1FFFF1A 		bne	.L119
 1826              	.L128:
1543:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         {
1544:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             dmac_config->resource = gs_dma_configuration_table[i].resource;
 1827              		.loc 1 1544 13 is_stmt 1 view .LVU498
 1828              		.loc 1 1544 35 is_stmt 0 view .LVU499
 1829 0078 000084E5 		str	r0, [r4]
1545:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****             break;
 1830              		.loc 1 1545 13 is_stmt 1 view .LVU500
 1831              	.L121:
1546:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         }
1547:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1548:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1549:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     chcfg_register_value = gsp_dma_ch_register_addr_table[channel]->chcfg_n;
 1832              		.loc 1 1549 5 view .LVU501
 1833              		.loc 1 1549 58 is_stmt 0 view .LVU502
 1834 007c 003000E3 		movw	r3, #:lower16:.LANCHOR3
 1835              	.LVL168:
 1836              		.loc 1 1549 58 view .LVU503
 1837 0080 003040E3 		movt	r3, #:upper16:.LANCHOR3
 1838 0084 053193E7 		ldr	r3, [r3, r5, lsl #2]
 1839              		.loc 1 1549 26 view .LVU504
 1840 0088 2C6093E5 		ldr	r6, [r3, #44]
 1841              	.LVL169:
1550:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1551:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* the register value maps directly on to the enumeration */
1552:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     dmac_config->destination_address_type = (e_r_drv_dmac_address_type_t) ((chcfg_register_value & 
 1842              		.loc 1 1552 5 is_stmt 1 view .LVU505
 1843              		.loc 1 1552 45 is_stmt 0 view .LVU506
 1844 008c D63AE0E7 		ubfx	r3, r6, #21, #1
 1845              		.loc 1 1552 43 view .LVU507
 1846 0090 0930C4E5 		strb	r3, [r4, #9]
1553:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1554:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* the register value maps directly on to the enumeration */
1555:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     dmac_config->source_address_type = (e_r_drv_dmac_address_type_t) ((chcfg_register_value & DMAC_
 1847              		.loc 1 1555 5 is_stmt 1 view .LVU508
 1848              		.loc 1 1555 40 is_stmt 0 view .LVU509
 1849 0094 563AE0E7 		ubfx	r3, r6, #20, #1
 1850              		.loc 1 1555 38 view .LVU510
 1851 0098 0830C4E5 		strb	r3, [r4, #8]
1556:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1557:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     dmac_config->destination_width = map_reg_to_transfer_unit_size((chcfg_register_value & DMAC_PRV
 1852              		.loc 1 1557 5 is_stmt 1 view .LVU511
 1853              		.loc 1 1557 38 is_stmt 0 view .LVU512
 1854 009c 5608E3E7 		ubfx	r0, r6, #16, #4
 1855 00a0 FEFFFFEB 		bl	map_reg_to_transfer_unit_size
 1856              	.LVL170:
 1857              		.loc 1 1557 36 view .LVU513
 1858 00a4 B600C4E1 		strh	r0, [r4, #6]	@ movhi
1558:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     dmac_config->source_width = map_reg_to_transfer_unit_size((chcfg_register_value & DMAC_PRV_CHCF
 1859              		.loc 1 1558 5 is_stmt 1 view .LVU514
 1860              		.loc 1 1558 33 is_stmt 0 view .LVU515
 1861 00a8 5606E3E7 		ubfx	r0, r6, #12, #4
 1862 00ac FEFFFFEB 		bl	map_reg_to_transfer_unit_size
 1863              	.LVL171:
 1864              		.loc 1 1558 31 view .LVU516
 1865 00b0 B400C4E1 		strh	r0, [r4, #4]	@ movhi
1559:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1560:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* get the request direction */
1561:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     if ((chcfg_register_value & DMAC_PRV_CHCFG_SET_REQD_DST) > 0)
 1866              		.loc 1 1561 5 is_stmt 1 view .LVU517
 1867              		.loc 1 1561 8 is_stmt 0 view .LVU518
 1868 00b4 080016E3 		tst	r6, #8
 1869 00b8 0E00000A 		beq	.L123
1562:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1563:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         dmac_config->direction = DMA_REQUEST_DESTINATION;
 1870              		.loc 1 1563 9 is_stmt 1 view .LVU519
 1871              		.loc 1 1563 32 is_stmt 0 view .LVU520
 1872 00bc 0130A0E3 		mov	r3, #1
 1873 00c0 0A30C4E5 		strb	r3, [r4, #10]
 1874              	.L124:
1564:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1565:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     else
1566:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1567:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         dmac_config->direction = DMA_REQUEST_SOURCE;
1568:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1569:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1570:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* get register set selection */
1571:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     register_set_select = chcfg_register_value & DMAC_PRV_CHCFG_MASK_RSEL;
 1875              		.loc 1 1571 5 is_stmt 1 view .LVU521
 1876              	.LVL172:
1572:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1573:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* get source address, destination address, and transfer count */
1574:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     if (0 == register_set_select)
 1877              		.loc 1 1574 5 view .LVU522
 1878              		.loc 1 1574 8 is_stmt 0 view .LVU523
 1879 00c4 010216E3 		tst	r6, #268435456
 1880 00c8 0D00001A 		bne	.L125
1575:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1576:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         dmac_config->count = gsp_dma_ch_register_addr_table[channel]->n0tb_n;
 1881              		.loc 1 1576 9 is_stmt 1 view .LVU524
 1882              		.loc 1 1576 60 is_stmt 0 view .LVU525
 1883 00cc 003000E3 		movw	r3, #:lower16:.LANCHOR3
 1884 00d0 003040E3 		movt	r3, #:upper16:.LANCHOR3
 1885 00d4 053193E7 		ldr	r3, [r3, r5, lsl #2]
 1886              		.loc 1 1576 69 view .LVU526
 1887 00d8 082093E5 		ldr	r2, [r3, #8]
 1888              		.loc 1 1576 28 view .LVU527
 1889 00dc 1C2084E5 		str	r2, [r4, #28]
1577:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         dmac_config->source_address = (void *) gsp_dma_ch_register_addr_table[channel]->n0sa_n;
 1890              		.loc 1 1577 9 is_stmt 1 view .LVU528
 1891              		.loc 1 1577 87 is_stmt 0 view .LVU529
 1892 00e0 002093E5 		ldr	r2, [r3]
 1893              		.loc 1 1577 37 view .LVU530
 1894 00e4 142084E5 		str	r2, [r4, #20]
1578:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         dmac_config->destination_address = (void *) gsp_dma_ch_register_addr_table[channel]->n0da_n
 1895              		.loc 1 1578 9 is_stmt 1 view .LVU531
 1896              		.loc 1 1578 92 is_stmt 0 view .LVU532
 1897 00e8 043093E5 		ldr	r3, [r3, #4]
 1898              		.loc 1 1578 42 view .LVU533
 1899 00ec 183084E5 		str	r3, [r4, #24]
 1900              	.L126:
1579:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1580:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     else
1581:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1582:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         dmac_config->count = gsp_dma_ch_register_addr_table[channel]->n1tb_n;
1583:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         dmac_config->source_address = (void *) gsp_dma_ch_register_addr_table[channel]->n1sa_n;
1584:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         dmac_config->destination_address = (void *) gsp_dma_ch_register_addr_table[channel]->n1da_n
1585:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1586:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1587:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     return DMAC_SUCCESS;
 1901              		.loc 1 1587 5 is_stmt 1 view .LVU534
1588:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 1902              		.loc 1 1588 1 is_stmt 0 view .LVU535
 1903 00f0 0000A0E3 		mov	r0, #0
 1904 00f4 7080BDE8 		pop	{r4, r5, r6, pc}
 1905              	.LVL173:
 1906              	.L123:
1567:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 1907              		.loc 1 1567 9 is_stmt 1 view .LVU536
1567:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 1908              		.loc 1 1567 32 is_stmt 0 view .LVU537
 1909 00f8 0030A0E3 		mov	r3, #0
 1910 00fc 0A30C4E5 		strb	r3, [r4, #10]
 1911 0100 EFFFFFEA 		b	.L124
 1912              	.LVL174:
 1913              	.L125:
1582:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         dmac_config->source_address = (void *) gsp_dma_ch_register_addr_table[channel]->n1sa_n;
 1914              		.loc 1 1582 9 is_stmt 1 view .LVU538
1582:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         dmac_config->source_address = (void *) gsp_dma_ch_register_addr_table[channel]->n1sa_n;
 1915              		.loc 1 1582 60 is_stmt 0 view .LVU539
 1916 0104 003000E3 		movw	r3, #:lower16:.LANCHOR3
 1917 0108 003040E3 		movt	r3, #:upper16:.LANCHOR3
 1918 010c 053193E7 		ldr	r3, [r3, r5, lsl #2]
1582:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         dmac_config->source_address = (void *) gsp_dma_ch_register_addr_table[channel]->n1sa_n;
 1919              		.loc 1 1582 69 view .LVU540
 1920 0110 142093E5 		ldr	r2, [r3, #20]
1582:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         dmac_config->source_address = (void *) gsp_dma_ch_register_addr_table[channel]->n1sa_n;
 1921              		.loc 1 1582 28 view .LVU541
 1922 0114 1C2084E5 		str	r2, [r4, #28]
1583:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         dmac_config->destination_address = (void *) gsp_dma_ch_register_addr_table[channel]->n1da_n
 1923              		.loc 1 1583 9 is_stmt 1 view .LVU542
1583:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         dmac_config->destination_address = (void *) gsp_dma_ch_register_addr_table[channel]->n1da_n
 1924              		.loc 1 1583 87 is_stmt 0 view .LVU543
 1925 0118 0C2093E5 		ldr	r2, [r3, #12]
1583:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         dmac_config->destination_address = (void *) gsp_dma_ch_register_addr_table[channel]->n1da_n
 1926              		.loc 1 1583 37 view .LVU544
 1927 011c 142084E5 		str	r2, [r4, #20]
1584:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 1928              		.loc 1 1584 9 is_stmt 1 view .LVU545
1584:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 1929              		.loc 1 1584 92 is_stmt 0 view .LVU546
 1930 0120 103093E5 		ldr	r3, [r3, #16]
1584:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 1931              		.loc 1 1584 42 view .LVU547
 1932 0124 183084E5 		str	r3, [r4, #24]
 1933 0128 F0FFFFEA 		b	.L126
 1934              		.cfi_endproc
 1935              	.LFE37:
 1937              		.section	.text.R_DMAC_HWInitialise,"ax",%progbits
 1938              		.align	2
 1939              		.global	R_DMAC_HWInitialise
 1940              		.syntax unified
 1941              		.arm
 1942              		.fpu neon
 1944              	R_DMAC_HWInitialise:
 1945              	.LFB38:
1589:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
1590:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * End of function R_DMAC_GetChannelConfiguration
1591:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1592:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1593:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
1594:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief   Hardware initialise
1595:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *          Initialise the hardware
1596:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval  DMAC_SUCCESS Always returned
1597:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  */
1598:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** e_r_drv_dmac_err_t R_DMAC_HWInitialise(void)
1599:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 1946              		.loc 1 1599 1 is_stmt 1 view -0
 1947              		.cfi_startproc
 1948              		@ args = 0, pretend = 0, frame = 0
 1949              		@ frame_needed = 0, uses_anonymous_args = 0
 1950              		@ link register save eliminated.
1600:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint_t channel;
 1951              		.loc 1 1600 5 view .LVU549
1601:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1602:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     for (channel = 0; channel < DMAC_NUMBER_OF_CHANNELS; channel++)
 1952              		.loc 1 1602 5 view .LVU550
 1953              	.LVL175:
 1954              		.loc 1 1602 18 is_stmt 0 view .LVU551
 1955 0000 0010A0E3 		mov	r1, #0
 1956              	.LVL176:
 1957              	.L130:
 1958              		.loc 1 1602 23 is_stmt 1 discriminator 1 view .LVU552
 1959              		.loc 1 1602 5 is_stmt 0 discriminator 1 view .LVU553
 1960 0004 0F0051E3 		cmp	r1, #15
 1961 0008 1500008A 		bhi	.L132
1603:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1604:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n0sa_n = DMAC_PRV_N0SA_INIT_VALUE;
 1962              		.loc 1 1604 9 is_stmt 1 discriminator 3 view .LVU554
 1963              		.loc 1 1604 39 is_stmt 0 discriminator 3 view .LVU555
 1964 000c 003000E3 		movw	r3, #:lower16:.LANCHOR3
 1965 0010 003040E3 		movt	r3, #:upper16:.LANCHOR3
 1966 0014 012193E7 		ldr	r2, [r3, r1, lsl #2]
 1967              		.loc 1 1604 57 discriminator 3 view .LVU556
 1968 0018 0030A0E3 		mov	r3, #0
 1969 001c 003082E5 		str	r3, [r2]
1605:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n1sa_n = DMAC_PRV_N1SA_INIT_VALUE;
 1970              		.loc 1 1605 9 is_stmt 1 discriminator 3 view .LVU557
 1971              		.loc 1 1605 57 is_stmt 0 discriminator 3 view .LVU558
 1972 0020 0C3082E5 		str	r3, [r2, #12]
1606:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n0da_n = DMAC_PRV_N0DA_INIT_VALUE;
 1973              		.loc 1 1606 9 is_stmt 1 discriminator 3 view .LVU559
 1974              		.loc 1 1606 57 is_stmt 0 discriminator 3 view .LVU560
 1975 0024 043082E5 		str	r3, [r2, #4]
1607:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n1da_n = DMAC_PRV_N1DA_INIT_VALUE;
 1976              		.loc 1 1607 9 is_stmt 1 discriminator 3 view .LVU561
 1977              		.loc 1 1607 57 is_stmt 0 discriminator 3 view .LVU562
 1978 0028 103082E5 		str	r3, [r2, #16]
1608:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n0tb_n = DMAC_PRV_N0TB_INIT_VALUE;
 1979              		.loc 1 1608 9 is_stmt 1 discriminator 3 view .LVU563
 1980              		.loc 1 1608 57 is_stmt 0 discriminator 3 view .LVU564
 1981 002c 083082E5 		str	r3, [r2, #8]
1609:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n1tb_n = DMAC_PRV_N1TB_INIT_VALUE;
 1982              		.loc 1 1609 9 is_stmt 1 discriminator 3 view .LVU565
 1983              		.loc 1 1609 57 is_stmt 0 discriminator 3 view .LVU566
 1984 0030 143082E5 		str	r3, [r2, #20]
1610:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->chctrl_n = DMAC_PRV_CHCTRL_INIT_VALUE;
 1985              		.loc 1 1610 9 is_stmt 1 discriminator 3 view .LVU567
 1986              		.loc 1 1610 59 is_stmt 0 discriminator 3 view .LVU568
 1987 0034 283082E5 		str	r3, [r2, #40]
1611:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->chcfg_n = DMAC_PRV_CHCFG_INIT_VALUE;
 1988              		.loc 1 1611 9 is_stmt 1 discriminator 3 view .LVU569
 1989              		.loc 1 1611 58 is_stmt 0 discriminator 3 view .LVU570
 1990 0038 0104A0E3 		mov	r0, #16777216
 1991 003c 2C0082E5 		str	r0, [r2, #44]
1612:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->chitvl_n = DMAC_PRV_CHITVL_INIT_VALUE;
 1992              		.loc 1 1612 9 is_stmt 1 discriminator 3 view .LVU571
 1993              		.loc 1 1612 59 is_stmt 0 discriminator 3 view .LVU572
 1994 0040 303082E5 		str	r3, [r2, #48]
1613:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->chext_n = DMAC_PRV_CHEXT_INIT_VALUE;
 1995              		.loc 1 1613 9 is_stmt 1 discriminator 3 view .LVU573
 1996              		.loc 1 1613 58 is_stmt 0 discriminator 3 view .LVU574
 1997 0044 343082E5 		str	r3, [r2, #52]
1614:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->nxla_n = DMAC_PRV_NXLA_INIT_VALUE;
 1998              		.loc 1 1614 9 is_stmt 1 discriminator 3 view .LVU575
 1999              		.loc 1 1614 57 is_stmt 0 discriminator 3 view .LVU576
 2000 0048 383082E5 		str	r3, [r2, #56]
1615:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         *gsp_dmars_register_addr_table[channel] = DMAC_PRV_DMARS_INIT_VALUE;
 2001              		.loc 1 1615 9 is_stmt 1 discriminator 3 view .LVU577
 2002              		.loc 1 1615 39 is_stmt 0 discriminator 3 view .LVU578
 2003 004c 002000E3 		movw	r2, #:lower16:.LANCHOR2
 2004 0050 002040E3 		movt	r2, #:upper16:.LANCHOR2
 2005 0054 012192E7 		ldr	r2, [r2, r1, lsl #2]
 2006              		.loc 1 1615 49 discriminator 3 view .LVU579
 2007 0058 003082E5 		str	r3, [r2]
1602:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 2008              		.loc 1 1602 58 is_stmt 1 discriminator 3 view .LVU580
1602:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 2009              		.loc 1 1602 65 is_stmt 0 discriminator 3 view .LVU581
 2010 005c 011081E2 		add	r1, r1, #1
 2011              	.LVL177:
1602:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 2012              		.loc 1 1602 65 discriminator 3 view .LVU582
 2013 0060 E7FFFFEA 		b	.L130
 2014              	.L132:
1616:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1617:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1618:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* initialise common register for channel 0 - 7 */
1619:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* set interrupt output : pulse, set round robin mode */
1620:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     gsp_dma_common_reg_addr_table[DMA_CH_0]->dctrl_0_7 = DMAC_PRV_DCTRL_INIT_VALUE;
 2015              		.loc 1 1620 5 is_stmt 1 view .LVU583
 2016              		.loc 1 1620 56 is_stmt 0 view .LVU584
 2017 0064 633CA0E3 		mov	r3, #25344
 2018 0068 22384EE3 		movt	r3, 59426
 2019 006c 0120A0E3 		mov	r2, #1
 2020 0070 002083E5 		str	r2, [r3]
1621:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1622:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* initialise common register for channel 8 - 15 */
1623:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* set interrupt output : pulse, set round robin mode */
1624:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     gsp_dma_common_reg_addr_table[DMA_CH_8]->dctrl_0_7 = DMAC_PRV_DCTRL_INIT_VALUE;
 2021              		.loc 1 1624 5 is_stmt 1 view .LVU585
 2022              		.loc 1 1624 56 is_stmt 0 view .LVU586
 2023 0074 673CA0E3 		mov	r3, #26368
 2024 0078 22384EE3 		movt	r3, 59426
 2025 007c 002083E5 		str	r2, [r3]
1625:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1626:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     return DMAC_SUCCESS;
 2026              		.loc 1 1626 5 is_stmt 1 view .LVU587
1627:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 2027              		.loc 1 1627 1 is_stmt 0 view .LVU588
 2028 0080 0000A0E3 		mov	r0, #0
 2029 0084 1EFF2FE1 		bx	lr
 2030              		.cfi_endproc
 2031              	.LFE38:
 2033              		.section	.text.R_DMAC_InitialiseData,"ax",%progbits
 2034              		.align	2
 2035              		.global	R_DMAC_InitialiseData
 2036              		.syntax unified
 2037              		.arm
 2038              		.fpu neon
 2040              	R_DMAC_InitialiseData:
 2041              	.LFB39:
1628:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
1629:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * End of function R_DMAC_HWInitialise
1630:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1631:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1632:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
1633:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief   Initialise DMA channel data
1634:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval  DMAC_SUCCESS always returned
1635:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  */
1636:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** e_r_drv_dmac_err_t R_DMAC_InitialiseData(void)
1637:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 2042              		.loc 1 1637 1 is_stmt 1 view -0
 2043              		.cfi_startproc
 2044              		@ args = 0, pretend = 0, frame = 0
 2045              		@ frame_needed = 0, uses_anonymous_args = 0
 2046              		@ link register save eliminated.
1638:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint_t channel;
 2047              		.loc 1 1638 5 view .LVU590
1639:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1640:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     for (channel = 0; channel < DMAC_NUMBER_OF_CHANNELS; channel++)
 2048              		.loc 1 1640 5 view .LVU591
 2049              	.LVL178:
 2050              		.loc 1 1640 18 is_stmt 0 view .LVU592
 2051 0000 0020A0E3 		mov	r2, #0
 2052              	.LVL179:
 2053              	.L134:
 2054              		.loc 1 1640 23 is_stmt 1 discriminator 1 view .LVU593
 2055              		.loc 1 1640 5 is_stmt 0 discriminator 1 view .LVU594
 2056 0004 0F0052E3 		cmp	r2, #15
 2057 0008 0700008A 		bhi	.L136
1641:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1642:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         /* initialise channel configuration data */
1643:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         s_channel_settings[channel].p_dmaComplete = NULL;
 2058              		.loc 1 1643 9 is_stmt 1 discriminator 3 view .LVU595
 2059              		.loc 1 1643 51 is_stmt 0 discriminator 3 view .LVU596
 2060 000c 003000E3 		movw	r3, #:lower16:.LANCHOR0
 2061 0010 003040E3 		movt	r3, #:upper16:.LANCHOR0
 2062 0014 0010A0E3 		mov	r1, #0
 2063 0018 821183E7 		str	r1, [r3, r2, lsl #3]
1644:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         s_channel_settings[channel].p_dmaError = NULL;
 2064              		.loc 1 1644 9 is_stmt 1 discriminator 3 view .LVU597
 2065              		.loc 1 1644 48 is_stmt 0 discriminator 3 view .LVU598
 2066 001c 823183E0 		add	r3, r3, r2, lsl #3
 2067 0020 041083E5 		str	r1, [r3, #4]
1640:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 2068              		.loc 1 1640 58 is_stmt 1 discriminator 3 view .LVU599
1640:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 2069              		.loc 1 1640 65 is_stmt 0 discriminator 3 view .LVU600
 2070 0024 012082E2 		add	r2, r2, #1
 2071              	.LVL180:
1640:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 2072              		.loc 1 1640 65 discriminator 3 view .LVU601
 2073 0028 F5FFFFEA 		b	.L134
 2074              	.L136:
1645:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1646:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1647:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     return DMAC_SUCCESS;
 2075              		.loc 1 1647 5 is_stmt 1 view .LVU602
1648:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 2076              		.loc 1 1648 1 is_stmt 0 view .LVU603
 2077 002c 0000A0E3 		mov	r0, #0
 2078 0030 1EFF2FE1 		bx	lr
 2079              		.cfi_endproc
 2080              	.LFE39:
 2082              		.section	.text.R_DMAC_SetDmaCompleteCallback,"ax",%progbits
 2083              		.align	2
 2084              		.global	R_DMAC_SetDmaCompleteCallback
 2085              		.syntax unified
 2086              		.arm
 2087              		.fpu neon
 2089              	R_DMAC_SetDmaCompleteCallback:
 2090              	.LVL181:
 2091              	.LFB40:
1649:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
1650:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * End of function R_DMAC_InitialiseData
1651:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1652:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1653:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
1654:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief      Set the DMA complete callback for a configuration
1655:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[in]  sc_config_index: the index into the Smart Configuration table
1656:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[out] p_dmaComplete: pointer to DMA complete callback function
1657:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval     DMAC_SUCCESS
1658:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  */
1659:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** e_r_drv_dmac_err_t R_DMAC_SetDmaCompleteCallback(uint_t sc_config_index, void (*p_dmaComplete)())
1660:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 2092              		.loc 1 1660 1 is_stmt 1 view -0
 2093              		.cfi_startproc
 2094              		@ args = 0, pretend = 0, frame = 0
 2095              		@ frame_needed = 0, uses_anonymous_args = 0
 2096              		@ link register save eliminated.
1661:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint_t channel;
 2097              		.loc 1 1661 5 view .LVU605
1662:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1663:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     channel = DMAC_SC_TABLE[sc_config_index].channel;
 2098              		.loc 1 1663 5 view .LVU606
 2099              		.loc 1 1663 13 is_stmt 0 view .LVU607
 2100 0000 003000E3 		movw	r3, #:lower16:.LANCHOR1
 2101 0004 003040E3 		movt	r3, #:upper16:.LANCHOR1
 2102 0008 800180E0 		add	r0, r0, r0, lsl #3
 2103              	.LVL182:
 2104              		.loc 1 1663 13 view .LVU608
 2105 000c 002193E7 		ldr	r2, [r3, r0, lsl #2]
 2106              	.LVL183:
1664:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     s_channel_settings[channel].p_dmaComplete = p_dmaComplete;
 2107              		.loc 1 1664 5 is_stmt 1 view .LVU609
 2108              		.loc 1 1664 47 is_stmt 0 view .LVU610
 2109 0010 003000E3 		movw	r3, #:lower16:.LANCHOR0
 2110 0014 003040E3 		movt	r3, #:upper16:.LANCHOR0
 2111 0018 821183E7 		str	r1, [r3, r2, lsl #3]
1665:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1666:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     return DMAC_SUCCESS;
 2112              		.loc 1 1666 5 is_stmt 1 view .LVU611
1667:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 2113              		.loc 1 1667 1 is_stmt 0 view .LVU612
 2114 001c 0000A0E3 		mov	r0, #0
 2115 0020 1EFF2FE1 		bx	lr
 2116              		.cfi_endproc
 2117              	.LFE40:
 2119              		.section	.text.R_DMAC_SetDmaErrorCallback,"ax",%progbits
 2120              		.align	2
 2121              		.global	R_DMAC_SetDmaErrorCallback
 2122              		.syntax unified
 2123              		.arm
 2124              		.fpu neon
 2126              	R_DMAC_SetDmaErrorCallback:
 2127              	.LVL184:
 2128              	.LFB41:
1668:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
1669:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * End of function R_DMAC_SetDmaCompleteCallback
1670:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1671:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1672:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
1673:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief      Set the DMA error callback for a configuration
1674:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[in]  sc_config_index: the index into the Smart Configuration table
1675:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[out] p_dmaError: pointer to DMA error callback function
1676:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval     DMAC_SUCCESS
1677:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  */
1678:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** e_r_drv_dmac_err_t R_DMAC_SetDmaErrorCallback(uint_t sc_config_index, void (*p_dmaError)())
1679:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 2129              		.loc 1 1679 1 is_stmt 1 view -0
 2130              		.cfi_startproc
 2131              		@ args = 0, pretend = 0, frame = 0
 2132              		@ frame_needed = 0, uses_anonymous_args = 0
 2133              		@ link register save eliminated.
1680:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint_t channel;
 2134              		.loc 1 1680 5 view .LVU614
1681:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1682:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     channel = DMAC_SC_TABLE[sc_config_index].channel;
 2135              		.loc 1 1682 5 view .LVU615
 2136              		.loc 1 1682 13 is_stmt 0 view .LVU616
 2137 0000 003000E3 		movw	r3, #:lower16:.LANCHOR1
 2138 0004 003040E3 		movt	r3, #:upper16:.LANCHOR1
 2139 0008 800180E0 		add	r0, r0, r0, lsl #3
 2140              	.LVL185:
 2141              		.loc 1 1682 13 view .LVU617
 2142 000c 002193E7 		ldr	r2, [r3, r0, lsl #2]
 2143              	.LVL186:
1683:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     s_channel_settings[channel].p_dmaError = p_dmaError;
 2144              		.loc 1 1683 5 is_stmt 1 view .LVU618
 2145              		.loc 1 1683 44 is_stmt 0 view .LVU619
 2146 0010 003000E3 		movw	r3, #:lower16:.LANCHOR0
 2147 0014 003040E3 		movt	r3, #:upper16:.LANCHOR0
 2148 0018 823183E0 		add	r3, r3, r2, lsl #3
 2149 001c 041083E5 		str	r1, [r3, #4]
1684:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1685:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     return DMAC_SUCCESS;
 2150              		.loc 1 1685 5 is_stmt 1 view .LVU620
1686:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 2151              		.loc 1 1686 1 is_stmt 0 view .LVU621
 2152 0020 0000A0E3 		mov	r0, #0
 2153 0024 1EFF2FE1 		bx	lr
 2154              		.cfi_endproc
 2155              	.LFE41:
 2157              		.section	.text.R_DMAC_GetDmaCompleteCallback,"ax",%progbits
 2158              		.align	2
 2159              		.global	R_DMAC_GetDmaCompleteCallback
 2160              		.syntax unified
 2161              		.arm
 2162              		.fpu neon
 2164              	R_DMAC_GetDmaCompleteCallback:
 2165              	.LVL187:
 2166              	.LFB42:
1687:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
1688:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * End of function R_DMAC_SetDmaErrorCallback
1689:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1690:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1691:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
1692:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief      Get the DMA complete callback for a configuration
1693:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[in]  sc_config_index: the index into the Smart Configuration table
1694:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[out] p_dmaComplete: pointer to DMA complete callback function pointer
1695:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval     DMAC_SUCCESS
1696:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  */
1697:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** e_r_drv_dmac_err_t R_DMAC_GetDmaCompleteCallback(uint_t sc_config_index, void (**p_dmaComplete)())
1698:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 2167              		.loc 1 1698 1 is_stmt 1 view -0
 2168              		.cfi_startproc
 2169              		@ args = 0, pretend = 0, frame = 0
 2170              		@ frame_needed = 0, uses_anonymous_args = 0
 2171              		@ link register save eliminated.
1699:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint_t channel;
 2172              		.loc 1 1699 5 view .LVU623
1700:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1701:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     channel = DMAC_SC_TABLE[sc_config_index].channel;
 2173              		.loc 1 1701 5 view .LVU624
 2174              		.loc 1 1701 13 is_stmt 0 view .LVU625
 2175 0000 003000E3 		movw	r3, #:lower16:.LANCHOR1
 2176 0004 003040E3 		movt	r3, #:upper16:.LANCHOR1
 2177 0008 800180E0 		add	r0, r0, r0, lsl #3
 2178              	.LVL188:
 2179              		.loc 1 1701 13 view .LVU626
 2180 000c 002193E7 		ldr	r2, [r3, r0, lsl #2]
 2181              	.LVL189:
1702:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     *p_dmaComplete = s_channel_settings[channel].p_dmaComplete;
 2182              		.loc 1 1702 5 is_stmt 1 view .LVU627
 2183              		.loc 1 1702 49 is_stmt 0 view .LVU628
 2184 0010 003000E3 		movw	r3, #:lower16:.LANCHOR0
 2185 0014 003040E3 		movt	r3, #:upper16:.LANCHOR0
 2186 0018 823193E7 		ldr	r3, [r3, r2, lsl #3]
 2187              		.loc 1 1702 20 view .LVU629
 2188 001c 003081E5 		str	r3, [r1]
1703:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1704:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     return DMAC_SUCCESS;
 2189              		.loc 1 1704 5 is_stmt 1 view .LVU630
1705:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 2190              		.loc 1 1705 1 is_stmt 0 view .LVU631
 2191 0020 0000A0E3 		mov	r0, #0
 2192 0024 1EFF2FE1 		bx	lr
 2193              		.cfi_endproc
 2194              	.LFE42:
 2196              		.section	.text.R_DMAC_GetDmaErrorCallback,"ax",%progbits
 2197              		.align	2
 2198              		.global	R_DMAC_GetDmaErrorCallback
 2199              		.syntax unified
 2200              		.arm
 2201              		.fpu neon
 2203              	R_DMAC_GetDmaErrorCallback:
 2204              	.LVL190:
 2205              	.LFB43:
1706:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
1707:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * End of function R_DMAC_GetDmaCompleteCallback
1708:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1709:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1710:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
1711:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief      Get the DMA error callback for a configuration
1712:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[in]  sc_config_index: the index into the Smart Configuration table
1713:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[out] p_dmaError: pointer to DMA error callback function pointer
1714:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval     DMAC_SUCCESS
1715:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  */
1716:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** e_r_drv_dmac_err_t R_DMAC_GetDmaErrorCallback(uint_t sc_config_index, void (**p_dmaError)())
1717:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 2206              		.loc 1 1717 1 is_stmt 1 view -0
 2207              		.cfi_startproc
 2208              		@ args = 0, pretend = 0, frame = 0
 2209              		@ frame_needed = 0, uses_anonymous_args = 0
 2210              		@ link register save eliminated.
1718:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint_t channel;
 2211              		.loc 1 1718 5 view .LVU633
1719:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1720:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     channel = DMAC_SC_TABLE[sc_config_index].channel;
 2212              		.loc 1 1720 5 view .LVU634
 2213              		.loc 1 1720 13 is_stmt 0 view .LVU635
 2214 0000 003000E3 		movw	r3, #:lower16:.LANCHOR1
 2215 0004 003040E3 		movt	r3, #:upper16:.LANCHOR1
 2216 0008 800180E0 		add	r0, r0, r0, lsl #3
 2217              	.LVL191:
 2218              		.loc 1 1720 13 view .LVU636
 2219 000c 002193E7 		ldr	r2, [r3, r0, lsl #2]
 2220              	.LVL192:
1721:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     *p_dmaError = s_channel_settings[channel].p_dmaError;
 2221              		.loc 1 1721 5 is_stmt 1 view .LVU637
 2222              		.loc 1 1721 46 is_stmt 0 view .LVU638
 2223 0010 003000E3 		movw	r3, #:lower16:.LANCHOR0
 2224 0014 003040E3 		movt	r3, #:upper16:.LANCHOR0
 2225 0018 823183E0 		add	r3, r3, r2, lsl #3
 2226 001c 043093E5 		ldr	r3, [r3, #4]
 2227              		.loc 1 1721 17 view .LVU639
 2228 0020 003081E5 		str	r3, [r1]
1722:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1723:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     return DMAC_SUCCESS;
 2229              		.loc 1 1723 5 is_stmt 1 view .LVU640
1724:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 2230              		.loc 1 1724 1 is_stmt 0 view .LVU641
 2231 0024 0000A0E3 		mov	r0, #0
 2232 0028 1EFF2FE1 		bx	lr
 2233              		.cfi_endproc
 2234              	.LFE43:
 2236              		.section	.text.R_DMAC_InitialiseInterrupts,"ax",%progbits
 2237              		.align	2
 2238              		.global	R_DMAC_InitialiseInterrupts
 2239              		.syntax unified
 2240              		.arm
 2241              		.fpu neon
 2243              	R_DMAC_InitialiseInterrupts:
 2244              	.LFB44:
1725:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
1726:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * End of function R_DMAC_GetDmaErrorCallback
1727:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1728:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1729:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
1730:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief   Initialise DMA interrupts
1731:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval  None
1732:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  */
1733:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** void R_DMAC_InitialiseInterrupts(void)
1734:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 2245              		.loc 1 1734 1 is_stmt 1 view -0
 2246              		.cfi_startproc
 2247              		@ args = 0, pretend = 0, frame = 0
 2248              		@ frame_needed = 0, uses_anonymous_args = 0
 2249 0000 70402DE9 		push	{r4, r5, r6, lr}
 2250              		.cfi_def_cfa_offset 16
 2251              		.cfi_offset 4, -16
 2252              		.cfi_offset 5, -12
 2253              		.cfi_offset 6, -8
 2254              		.cfi_offset 14, -4
1735:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint_t channel;
 2255              		.loc 1 1735 5 view .LVU643
1736:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1737:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     for (channel = 0; channel < DMAC_NUMBER_OF_CHANNELS; channel++)
 2256              		.loc 1 1737 5 view .LVU644
 2257              	.LVL193:
 2258              		.loc 1 1737 18 is_stmt 0 view .LVU645
 2259 0004 0040A0E3 		mov	r4, #0
 2260              	.LVL194:
 2261              	.L142:
 2262              		.loc 1 1737 23 is_stmt 1 discriminator 1 view .LVU646
 2263              		.loc 1 1737 5 is_stmt 0 discriminator 1 view .LVU647
 2264 0008 0F0054E3 		cmp	r4, #15
 2265 000c 0D00008A 		bhi	.L145
1738:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1739:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         /* hook up interrupts for the channel */
1740:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         R_INTC_RegistIntFunc(gs_dma_int_num_table[channel], gs_dma_int_handler_table[channel]);
 2266              		.loc 1 1740 9 is_stmt 1 discriminator 3 view .LVU648
 2267 0010 003000E3 		movw	r3, #:lower16:.LANCHOR4
 2268 0014 003040E3 		movt	r3, #:upper16:.LANCHOR4
 2269 0018 8420A0E1 		lsl	r2, r4, #1
 2270 001c B25093E1 		ldrh	r5, [r3, r2]
 2271              		.loc 1 1740 85 is_stmt 0 discriminator 3 view .LVU649
 2272 0020 003000E3 		movw	r3, #:lower16:.LANCHOR5
 2273 0024 003040E3 		movt	r3, #:upper16:.LANCHOR5
 2274              		.loc 1 1740 9 discriminator 3 view .LVU650
 2275 0028 041193E7 		ldr	r1, [r3, r4, lsl #2]
 2276 002c 0500A0E1 		mov	r0, r5
 2277 0030 FEFFFFEB 		bl	R_INTC_RegistIntFunc
 2278              	.LVL195:
1741:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1742:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         /* set the priority */
1743:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         R_INTC_SetPriority(gs_dma_int_num_table[channel], 28);
 2279              		.loc 1 1743 9 is_stmt 1 discriminator 3 view .LVU651
 2280 0034 1C10A0E3 		mov	r1, #28
 2281 0038 0500A0E1 		mov	r0, r5
 2282 003c FEFFFFEB 		bl	R_INTC_SetPriority
 2283              	.LVL196:
1737:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 2284              		.loc 1 1737 58 discriminator 3 view .LVU652
1737:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 2285              		.loc 1 1737 65 is_stmt 0 discriminator 3 view .LVU653
 2286 0040 014084E2 		add	r4, r4, #1
 2287              	.LVL197:
1737:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 2288              		.loc 1 1737 65 discriminator 3 view .LVU654
 2289 0044 EFFFFFEA 		b	.L142
 2290              	.L145:
1744:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1745:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1746:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* hook up error interrupt DMA err 0 */
1747:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     R_INTC_RegistIntFunc(INTC_ID_DMAC30_DMAERR0, R_DMAC_ErrInterruptHandler);
 2291              		.loc 1 1747 5 is_stmt 1 view .LVU655
 2292 0048 004000E3 		movw	r4, #:lower16:R_DMAC_ErrInterruptHandler
 2293              	.LVL198:
 2294              		.loc 1 1747 5 is_stmt 0 view .LVU656
 2295 004c 004040E3 		movt	r4, #:upper16:R_DMAC_ErrInterruptHandler
 2296 0050 0410A0E1 		mov	r1, r4
 2297 0054 3D00A0E3 		mov	r0, #61
 2298 0058 FEFFFFEB 		bl	R_INTC_RegistIntFunc
 2299              	.LVL199:
1748:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1749:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* hook up error interrupt DMA err 1 */
1750:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     R_INTC_RegistIntFunc(INTC_ID_DMAC30_DMAERR1, R_DMAC_ErrInterruptHandler);
 2300              		.loc 1 1750 5 is_stmt 1 view .LVU657
 2301 005c 0410A0E1 		mov	r1, r4
 2302 0060 3E00A0E3 		mov	r0, #62
 2303 0064 FEFFFFEB 		bl	R_INTC_RegistIntFunc
 2304              	.LVL200:
1751:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1752:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* set the priority DMA err 0 */
1753:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     R_INTC_SetPriority(INTC_ID_DMAC30_DMAERR0, 28);
 2305              		.loc 1 1753 5 view .LVU658
 2306 0068 1C10A0E3 		mov	r1, #28
 2307 006c 3D00A0E3 		mov	r0, #61
 2308 0070 FEFFFFEB 		bl	R_INTC_SetPriority
 2309              	.LVL201:
1754:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1755:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* set the priority DMA err 1 */
1756:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     R_INTC_SetPriority(INTC_ID_DMAC30_DMAERR1, 28);
 2310              		.loc 1 1756 5 view .LVU659
 2311 0074 1C10A0E3 		mov	r1, #28
 2312 0078 3E00A0E3 		mov	r0, #62
 2313 007c FEFFFFEB 		bl	R_INTC_SetPriority
 2314              	.LVL202:
1757:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 2315              		.loc 1 1757 1 is_stmt 0 view .LVU660
 2316 0080 7080BDE8 		pop	{r4, r5, r6, pc}
 2317              		.cfi_endproc
 2318              	.LFE44:
 2320              		.section	.text.R_DMAC_HWUninitialise,"ax",%progbits
 2321              		.align	2
 2322              		.global	R_DMAC_HWUninitialise
 2323              		.syntax unified
 2324              		.arm
 2325              		.fpu neon
 2327              	R_DMAC_HWUninitialise:
 2328              	.LFB45:
1758:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
1759:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * End of function R_DMAC_InitialiseInterrupts
1760:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1761:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1762:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
1763:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief   Hardware uninitialise
1764:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *          Uninitialise the hardware
1765:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval  DMAC_SUCCESS Always returned
1766:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  */
1767:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** e_r_drv_dmac_err_t R_DMAC_HWUninitialise(void)
1768:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 2329              		.loc 1 1768 1 is_stmt 1 view -0
 2330              		.cfi_startproc
 2331              		@ args = 0, pretend = 0, frame = 0
 2332              		@ frame_needed = 0, uses_anonymous_args = 0
 2333              		@ link register save eliminated.
1769:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint_t channel;
 2334              		.loc 1 1769 5 view .LVU662
1770:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1771:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* clear DMA registers */
1772:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     for (channel = 0; channel < DMAC_NUMBER_OF_CHANNELS; channel++)
 2335              		.loc 1 1772 5 view .LVU663
 2336              	.LVL203:
 2337              		.loc 1 1772 18 is_stmt 0 view .LVU664
 2338 0000 0010A0E3 		mov	r1, #0
 2339              	.LVL204:
 2340              	.L147:
 2341              		.loc 1 1772 23 is_stmt 1 discriminator 1 view .LVU665
 2342              		.loc 1 1772 5 is_stmt 0 discriminator 1 view .LVU666
 2343 0004 0F0051E3 		cmp	r1, #15
 2344 0008 1400008A 		bhi	.L149
1773:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1774:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->chctrl_n = 0;
 2345              		.loc 1 1774 9 is_stmt 1 discriminator 3 view .LVU667
 2346              		.loc 1 1774 39 is_stmt 0 discriminator 3 view .LVU668
 2347 000c 003000E3 		movw	r3, #:lower16:.LANCHOR3
 2348 0010 003040E3 		movt	r3, #:upper16:.LANCHOR3
 2349 0014 012193E7 		ldr	r2, [r3, r1, lsl #2]
 2350              		.loc 1 1774 59 discriminator 3 view .LVU669
 2351 0018 0030A0E3 		mov	r3, #0
 2352 001c 283082E5 		str	r3, [r2, #40]
1775:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->chcfg_n = 0;
 2353              		.loc 1 1775 9 is_stmt 1 discriminator 3 view .LVU670
 2354              		.loc 1 1775 58 is_stmt 0 discriminator 3 view .LVU671
 2355 0020 2C3082E5 		str	r3, [r2, #44]
1776:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n0sa_n = 0;
 2356              		.loc 1 1776 9 is_stmt 1 discriminator 3 view .LVU672
 2357              		.loc 1 1776 57 is_stmt 0 discriminator 3 view .LVU673
 2358 0024 003082E5 		str	r3, [r2]
1777:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n1sa_n = 0;
 2359              		.loc 1 1777 9 is_stmt 1 discriminator 3 view .LVU674
 2360              		.loc 1 1777 57 is_stmt 0 discriminator 3 view .LVU675
 2361 0028 0C3082E5 		str	r3, [r2, #12]
1778:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n0da_n = 0;
 2362              		.loc 1 1778 9 is_stmt 1 discriminator 3 view .LVU676
 2363              		.loc 1 1778 57 is_stmt 0 discriminator 3 view .LVU677
 2364 002c 043082E5 		str	r3, [r2, #4]
1779:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n1da_n = 0;
 2365              		.loc 1 1779 9 is_stmt 1 discriminator 3 view .LVU678
 2366              		.loc 1 1779 57 is_stmt 0 discriminator 3 view .LVU679
 2367 0030 103082E5 		str	r3, [r2, #16]
1780:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n0tb_n = 0;
 2368              		.loc 1 1780 9 is_stmt 1 discriminator 3 view .LVU680
 2369              		.loc 1 1780 57 is_stmt 0 discriminator 3 view .LVU681
 2370 0034 083082E5 		str	r3, [r2, #8]
1781:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n1tb_n = 0;
 2371              		.loc 1 1781 9 is_stmt 1 discriminator 3 view .LVU682
 2372              		.loc 1 1781 57 is_stmt 0 discriminator 3 view .LVU683
 2373 0038 143082E5 		str	r3, [r2, #20]
1782:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->chitvl_n = 0;
 2374              		.loc 1 1782 9 is_stmt 1 discriminator 3 view .LVU684
 2375              		.loc 1 1782 59 is_stmt 0 discriminator 3 view .LVU685
 2376 003c 303082E5 		str	r3, [r2, #48]
1783:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->chext_n = 0;
 2377              		.loc 1 1783 9 is_stmt 1 discriminator 3 view .LVU686
 2378              		.loc 1 1783 58 is_stmt 0 discriminator 3 view .LVU687
 2379 0040 343082E5 		str	r3, [r2, #52]
1784:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->nxla_n = 0;
 2380              		.loc 1 1784 9 is_stmt 1 discriminator 3 view .LVU688
 2381              		.loc 1 1784 57 is_stmt 0 discriminator 3 view .LVU689
 2382 0044 383082E5 		str	r3, [r2, #56]
1785:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         *gsp_dmars_register_addr_table[channel] = 0;
 2383              		.loc 1 1785 9 is_stmt 1 discriminator 3 view .LVU690
 2384              		.loc 1 1785 39 is_stmt 0 discriminator 3 view .LVU691
 2385 0048 002000E3 		movw	r2, #:lower16:.LANCHOR2
 2386 004c 002040E3 		movt	r2, #:upper16:.LANCHOR2
 2387 0050 012192E7 		ldr	r2, [r2, r1, lsl #2]
 2388              		.loc 1 1785 49 discriminator 3 view .LVU692
 2389 0054 003082E5 		str	r3, [r2]
1772:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 2390              		.loc 1 1772 58 is_stmt 1 discriminator 3 view .LVU693
1772:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 2391              		.loc 1 1772 65 is_stmt 0 discriminator 3 view .LVU694
 2392 0058 011081E2 		add	r1, r1, #1
 2393              	.LVL205:
1772:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 2394              		.loc 1 1772 65 discriminator 3 view .LVU695
 2395 005c E8FFFFEA 		b	.L147
 2396              	.L149:
1786:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1787:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1788:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* clear common register for channel 0 - 7 */
1789:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     gsp_dma_common_reg_addr_table[DMA_CH_0]->dctrl_0_7 = 0;
 2397              		.loc 1 1789 5 is_stmt 1 view .LVU696
 2398              		.loc 1 1789 56 is_stmt 0 view .LVU697
 2399 0060 633CA0E3 		mov	r3, #25344
 2400 0064 22384EE3 		movt	r3, 59426
 2401 0068 0000A0E3 		mov	r0, #0
 2402 006c 000083E5 		str	r0, [r3]
1790:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1791:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* clear common register for channel 8 - 15 */
1792:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     gsp_dma_common_reg_addr_table[DMA_CH_8]->dctrl_0_7 = 0;
 2403              		.loc 1 1792 5 is_stmt 1 view .LVU698
 2404              		.loc 1 1792 56 is_stmt 0 view .LVU699
 2405 0070 673CA0E3 		mov	r3, #26368
 2406 0074 22384EE3 		movt	r3, 59426
 2407 0078 000083E5 		str	r0, [r3]
1793:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1794:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     return (DMAC_SUCCESS);
 2408              		.loc 1 1794 5 is_stmt 1 view .LVU700
1795:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 2409              		.loc 1 1795 1 is_stmt 0 view .LVU701
 2410 007c 1EFF2FE1 		bx	lr
 2411              		.cfi_endproc
 2412              	.LFE45:
 2414              		.section	.text.R_DMAC_UnInitialiseInterrupts,"ax",%progbits
 2415              		.align	2
 2416              		.global	R_DMAC_UnInitialiseInterrupts
 2417              		.syntax unified
 2418              		.arm
 2419              		.fpu neon
 2421              	R_DMAC_UnInitialiseInterrupts:
 2422              	.LFB46:
1796:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
1797:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * End of function R_DMAC_HWUninitialise
1798:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1799:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1800:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
1801:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief   Uninitialise DMA interrupts
1802:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval  None
1803:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  */
1804:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** void R_DMAC_UnInitialiseInterrupts(void)
1805:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 2423              		.loc 1 1805 1 is_stmt 1 view -0
 2424              		.cfi_startproc
 2425              		@ args = 0, pretend = 0, frame = 0
 2426              		@ frame_needed = 0, uses_anonymous_args = 0
 2427 0000 70402DE9 		push	{r4, r5, r6, lr}
 2428              		.cfi_def_cfa_offset 16
 2429              		.cfi_offset 4, -16
 2430              		.cfi_offset 5, -12
 2431              		.cfi_offset 6, -8
 2432              		.cfi_offset 14, -4
1806:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint_t channel;
 2433              		.loc 1 1806 5 view .LVU703
1807:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1808:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* disable DMA interrupts */
1809:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     for (channel = 0; channel < DMAC_NUMBER_OF_CHANNELS; channel++)
 2434              		.loc 1 1809 5 view .LVU704
 2435              	.LVL206:
 2436              		.loc 1 1809 18 is_stmt 0 view .LVU705
 2437 0004 0040A0E3 		mov	r4, #0
 2438              	.LVL207:
 2439              	.L151:
 2440              		.loc 1 1809 23 is_stmt 1 discriminator 1 view .LVU706
 2441              		.loc 1 1809 5 is_stmt 0 discriminator 1 view .LVU707
 2442 0008 0F0054E3 		cmp	r4, #15
 2443 000c 0A00008A 		bhi	.L154
1810:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1811:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         R_INTC_Disable(gs_dma_int_num_table[channel]);
 2444              		.loc 1 1811 9 is_stmt 1 discriminator 3 view .LVU708
 2445 0010 003000E3 		movw	r3, #:lower16:.LANCHOR4
 2446 0014 003040E3 		movt	r3, #:upper16:.LANCHOR4
 2447 0018 8420A0E1 		lsl	r2, r4, #1
 2448 001c B25093E1 		ldrh	r5, [r3, r2]
 2449 0020 0500A0E1 		mov	r0, r5
 2450 0024 FEFFFFEB 		bl	R_INTC_Disable
 2451              	.LVL208:
1812:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         R_INTC_RegistIntFunc(gs_dma_int_num_table[channel], NULL);
 2452              		.loc 1 1812 9 discriminator 3 view .LVU709
 2453 0028 0010A0E3 		mov	r1, #0
 2454 002c 0500A0E1 		mov	r0, r5
 2455 0030 FEFFFFEB 		bl	R_INTC_RegistIntFunc
 2456              	.LVL209:
1809:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 2457              		.loc 1 1809 58 discriminator 3 view .LVU710
1809:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 2458              		.loc 1 1809 65 is_stmt 0 discriminator 3 view .LVU711
 2459 0034 014084E2 		add	r4, r4, #1
 2460              	.LVL210:
1809:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 2461              		.loc 1 1809 65 discriminator 3 view .LVU712
 2462 0038 F2FFFFEA 		b	.L151
 2463              	.L154:
1813:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1814:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1815:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* disable DMA error interrupt DMA err 0 */
1816:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     R_INTC_Disable(INTC_ID_DMAC30_DMAERR0);
 2464              		.loc 1 1816 5 is_stmt 1 view .LVU713
 2465 003c 3D00A0E3 		mov	r0, #61
 2466 0040 FEFFFFEB 		bl	R_INTC_Disable
 2467              	.LVL211:
1817:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1818:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* disable DMA error interrupt DMA err 1 */
1819:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     R_INTC_Disable(INTC_ID_DMAC30_DMAERR1);
 2468              		.loc 1 1819 5 view .LVU714
 2469 0044 3E00A0E3 		mov	r0, #62
 2470 0048 FEFFFFEB 		bl	R_INTC_Disable
 2471              	.LVL212:
1820:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1821:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* unregister DMA interrupt error handler DMA err 0 */
1822:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     R_INTC_RegistIntFunc(INTC_ID_DMAC30_DMAERR0, NULL);
 2472              		.loc 1 1822 5 view .LVU715
 2473 004c 0010A0E3 		mov	r1, #0
 2474 0050 3D00A0E3 		mov	r0, #61
 2475 0054 FEFFFFEB 		bl	R_INTC_RegistIntFunc
 2476              	.LVL213:
1823:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1824:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* unregister DMA interrupt error handler DMA err 1 */
1825:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     R_INTC_RegistIntFunc(INTC_ID_DMAC30_DMAERR1, NULL);
 2477              		.loc 1 1825 5 view .LVU716
 2478 0058 0010A0E3 		mov	r1, #0
 2479 005c 3E00A0E3 		mov	r0, #62
 2480 0060 FEFFFFEB 		bl	R_INTC_RegistIntFunc
 2481              	.LVL214:
1826:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 2482              		.loc 1 1826 1 is_stmt 0 view .LVU717
 2483 0064 7080BDE8 		pop	{r4, r5, r6, pc}
 2484              		.cfi_endproc
 2485              	.LFE46:
 2487              		.section	.text.R_DMAC_GetChannel,"ax",%progbits
 2488              		.align	2
 2489              		.global	R_DMAC_GetChannel
 2490              		.syntax unified
 2491              		.arm
 2492              		.fpu neon
 2494              	R_DMAC_GetChannel:
 2495              	.LVL215:
 2496              	.LFB49:
1827:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
1828:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * End of function R_DMAC_UnInitialiseInterrupts
1829:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1830:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1831:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
1832:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief   Enable interrupts for a DMA channel
1833:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval  None
1834:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  */
1835:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** void R_DMAC_EnableChannelInterrupt(uint_t sc_config_index)
1836:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
1837:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     int_t channel;
1838:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1839:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* we need to know the channel number for setting interrupts */
1840:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     channel = R_DMAC_GetChannel(sc_config_index);
1841:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1842:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* enable DMA end interrupt */
1843:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     if (channel >= 0)
1844:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1845:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         R_INTC_Enable(gs_dma_int_num_table[channel]);
1846:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1847:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
1848:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
1849:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * End of function R_DMAC_EnableChannelInterrupt
1850:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1851:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1852:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
1853:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief   Disable interrupts for a DMA channel
1854:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval  None
1855:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  */
1856:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** void R_DMAC_DisableChannelInterrupt(uint_t sc_config_index)
1857:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
1858:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     int_t channel;
1859:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1860:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* we need to know the channel number for setting interrupts */
1861:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     channel = R_DMAC_GetChannel(sc_config_index);
1862:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1863:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* enable DMA end interrupt */
1864:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     if (channel >= 0)
1865:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1866:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         R_INTC_Disable(gs_dma_int_num_table[channel]);
1867:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1868:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
1869:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
1870:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * End of function R_DMAC_DisableChannelInterrupt
1871:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1872:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1873:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
1874:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief R_DMAC_GetChannel Converts SC table index into DMAC channel
1875:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *
1876:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * This function interrogates SC table to determine which
1877:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * channel is described by sc_config
1878:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *
1879:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[in] sc_config_index Configuration ID
1880:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  *
1881:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval  =>0: Corresponding DMAC channel
1882:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval  -1: DRV_ERROR
1883:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  */
1884:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** int_t R_DMAC_GetChannel(uint_t sc_config_index)
1885:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 2497              		.loc 1 1885 1 is_stmt 1 view -0
 2498              		.cfi_startproc
 2499              		@ args = 0, pretend = 0, frame = 0
 2500              		@ frame_needed = 0, uses_anonymous_args = 0
 2501              		@ link register save eliminated.
1886:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     int_t ret = DRV_ERROR;
 2502              		.loc 1 1886 5 view .LVU719
1887:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint_t sc_table_size = (sizeof(DMAC_SC_TABLE)) / sizeof(st_r_drv_dmac_sc_config_t);
 2503              		.loc 1 1887 5 view .LVU720
1888:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1889:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* Perform range check of sc_config to determine if index is available in st_r_drv_scifa_sc_con
1890:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     if (sc_config_index < sc_table_size)
 2504              		.loc 1 1890 5 view .LVU721
 2505              		.loc 1 1890 8 is_stmt 0 view .LVU722
 2506 0000 010050E3 		cmp	r0, #1
 2507 0004 0400008A 		bhi	.L157
1891:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1892:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         ret = (int_t) DMAC_SC_TABLE[sc_config_index].channel;
 2508              		.loc 1 1892 9 is_stmt 1 view .LVU723
 2509              		.loc 1 1892 53 is_stmt 0 view .LVU724
 2510 0008 003000E3 		movw	r3, #:lower16:.LANCHOR1
 2511 000c 003040E3 		movt	r3, #:upper16:.LANCHOR1
 2512 0010 800180E0 		add	r0, r0, r0, lsl #3
 2513              	.LVL216:
 2514              		.loc 1 1892 53 view .LVU725
 2515 0014 000193E7 		ldr	r0, [r3, r0, lsl #2]
 2516              	.LVL217:
 2517              		.loc 1 1892 53 view .LVU726
 2518 0018 1EFF2FE1 		bx	lr
 2519              	.LVL218:
 2520              	.L157:
1886:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint_t sc_table_size = (sizeof(DMAC_SC_TABLE)) / sizeof(st_r_drv_dmac_sc_config_t);
 2521              		.loc 1 1886 11 view .LVU727
 2522 001c 0000E0E3 		mvn	r0, #0
 2523              	.LVL219:
1893:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1894:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1895:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     return (ret);
 2524              		.loc 1 1895 5 is_stmt 1 view .LVU728
1896:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 2525              		.loc 1 1896 1 is_stmt 0 view .LVU729
 2526 0020 1EFF2FE1 		bx	lr
 2527              		.cfi_endproc
 2528              	.LFE49:
 2530              		.section	.text.R_DMAC_EnableChannelInterrupt,"ax",%progbits
 2531              		.align	2
 2532              		.global	R_DMAC_EnableChannelInterrupt
 2533              		.syntax unified
 2534              		.arm
 2535              		.fpu neon
 2537              	R_DMAC_EnableChannelInterrupt:
 2538              	.LVL220:
 2539              	.LFB47:
1836:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     int_t channel;
 2540              		.loc 1 1836 1 is_stmt 1 view -0
 2541              		.cfi_startproc
 2542              		@ args = 0, pretend = 0, frame = 0
 2543              		@ frame_needed = 0, uses_anonymous_args = 0
1836:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     int_t channel;
 2544              		.loc 1 1836 1 is_stmt 0 view .LVU731
 2545 0000 10402DE9 		push	{r4, lr}
 2546              		.cfi_def_cfa_offset 8
 2547              		.cfi_offset 4, -8
 2548              		.cfi_offset 14, -4
1837:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 2549              		.loc 1 1837 5 is_stmt 1 view .LVU732
1840:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 2550              		.loc 1 1840 5 view .LVU733
1840:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 2551              		.loc 1 1840 15 is_stmt 0 view .LVU734
 2552 0004 FEFFFFEB 		bl	R_DMAC_GetChannel
 2553              	.LVL221:
1843:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 2554              		.loc 1 1843 5 is_stmt 1 view .LVU735
1843:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 2555              		.loc 1 1843 8 is_stmt 0 view .LVU736
 2556 0008 000050E3 		cmp	r0, #0
1843:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 2557              		.loc 1 1843 8 view .LVU737
 2558 000c 1080BDB8 		poplt	{r4, pc}
1845:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 2559              		.loc 1 1845 9 is_stmt 1 view .LVU738
 2560 0010 003000E3 		movw	r3, #:lower16:.LANCHOR4
 2561 0014 003040E3 		movt	r3, #:upper16:.LANCHOR4
 2562 0018 8000A0E1 		lsl	r0, r0, #1
 2563              	.LVL222:
1845:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 2564              		.loc 1 1845 9 is_stmt 0 view .LVU739
 2565 001c B00093E1 		ldrh	r0, [r3, r0]
 2566 0020 FEFFFFEB 		bl	R_INTC_Enable
 2567              	.LVL223:
1847:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
 2568              		.loc 1 1847 1 view .LVU740
 2569 0024 1080BDE8 		pop	{r4, pc}
 2570              		.cfi_endproc
 2571              	.LFE47:
 2573              		.section	.text.R_DMAC_DisableChannelInterrupt,"ax",%progbits
 2574              		.align	2
 2575              		.global	R_DMAC_DisableChannelInterrupt
 2576              		.syntax unified
 2577              		.arm
 2578              		.fpu neon
 2580              	R_DMAC_DisableChannelInterrupt:
 2581              	.LVL224:
 2582              	.LFB48:
1857:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     int_t channel;
 2583              		.loc 1 1857 1 is_stmt 1 view -0
 2584              		.cfi_startproc
 2585              		@ args = 0, pretend = 0, frame = 0
 2586              		@ frame_needed = 0, uses_anonymous_args = 0
1857:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     int_t channel;
 2587              		.loc 1 1857 1 is_stmt 0 view .LVU742
 2588 0000 10402DE9 		push	{r4, lr}
 2589              		.cfi_def_cfa_offset 8
 2590              		.cfi_offset 4, -8
 2591              		.cfi_offset 14, -4
1858:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 2592              		.loc 1 1858 5 is_stmt 1 view .LVU743
1861:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 2593              		.loc 1 1861 5 view .LVU744
1861:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 2594              		.loc 1 1861 15 is_stmt 0 view .LVU745
 2595 0004 FEFFFFEB 		bl	R_DMAC_GetChannel
 2596              	.LVL225:
1864:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 2597              		.loc 1 1864 5 is_stmt 1 view .LVU746
1864:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 2598              		.loc 1 1864 8 is_stmt 0 view .LVU747
 2599 0008 000050E3 		cmp	r0, #0
1864:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 2600              		.loc 1 1864 8 view .LVU748
 2601 000c 1080BDB8 		poplt	{r4, pc}
1866:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 2602              		.loc 1 1866 9 is_stmt 1 view .LVU749
 2603 0010 003000E3 		movw	r3, #:lower16:.LANCHOR4
 2604 0014 003040E3 		movt	r3, #:upper16:.LANCHOR4
 2605 0018 8000A0E1 		lsl	r0, r0, #1
 2606              	.LVL226:
1866:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 2607              		.loc 1 1866 9 is_stmt 0 view .LVU750
 2608 001c B00093E1 		ldrh	r0, [r3, r0]
 2609 0020 FEFFFFEB 		bl	R_INTC_Disable
 2610              	.LVL227:
1868:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /******************************************************************************
 2611              		.loc 1 1868 1 view .LVU751
 2612 0024 1080BDE8 		pop	{r4, pc}
 2613              		.cfi_endproc
 2614              	.LFE48:
 2616              		.section	.text.R_DMAC_SetNextTransfer,"ax",%progbits
 2617              		.align	2
 2618              		.global	R_DMAC_SetNextTransfer
 2619              		.syntax unified
 2620              		.arm
 2621              		.fpu neon
 2623              	R_DMAC_SetNextTransfer:
 2624              	.LVL228:
 2625              	.LFB50:
1897:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /*******************************************************************************
1898:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  End of function R_DMAC_GetChannel
1899:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1900:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1901:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
1902:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * R_DMAC_SetNextTransfer
1903:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief      Set addresses and count for next transfer
1904:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[in]  source_address: the source address
1905:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[in]  destination_address: the destination address
1906:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[in]  count: data length
1907:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval     DMAC_SUCCESS Always returned
1908:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  */
1909:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** e_r_drv_dmac_err_t R_DMAC_SetNextTransfer(uint_t sc_config_index, void *source_address, void *desti
1910:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 2626              		.loc 1 1910 1 is_stmt 1 view -0
 2627              		.cfi_startproc
 2628              		@ args = 0, pretend = 0, frame = 0
 2629              		@ frame_needed = 0, uses_anonymous_args = 0
1911:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint_t channel;
 2630              		.loc 1 1911 5 view .LVU753
1912:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint8_t current_register_set;
 2631              		.loc 1 1912 5 view .LVU754
1913:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint8_t register_set;
 2632              		.loc 1 1913 5 view .LVU755
1914:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1915:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     channel = DMAC_SC_TABLE[sc_config_index].channel;
 2633              		.loc 1 1915 5 view .LVU756
 2634              		.loc 1 1915 13 is_stmt 0 view .LVU757
 2635 0000 00C000E3 		movw	ip, #:lower16:.LANCHOR1
 2636 0004 00C040E3 		movt	ip, #:upper16:.LANCHOR1
 2637 0008 800180E0 		add	r0, r0, r0, lsl #3
 2638              	.LVL229:
 2639              		.loc 1 1915 13 view .LVU758
 2640 000c 00019CE7 		ldr	r0, [ip, r0, lsl #2]
 2641              	.LVL230:
1916:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1917:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* if count is zero, then we turn off continuous DMA */
1918:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     if (0 == count)
 2642              		.loc 1 1918 5 is_stmt 1 view .LVU759
 2643              		.loc 1 1918 8 is_stmt 0 view .LVU760
 2644 0010 000053E3 		cmp	r3, #0
 2645              		.loc 1 1918 8 view .LVU761
 2646 0014 1100000A 		beq	.L172
1910:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint_t channel;
 2647              		.loc 1 1910 1 view .LVU762
 2648 0018 04E02DE5 		str	lr, [sp, #-4]!
 2649              		.cfi_def_cfa_offset 4
 2650              		.cfi_offset 14, -4
1919:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1920:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->chcfg_n &= (~(DMAC_PRV_CHCFG_SET_REN | DMAC_PRV_CH
1921:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         return (DMAC_SUCCESS);
1922:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1923:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1924:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* select the next register set */
1925:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     if ((gsp_dma_ch_register_addr_table[channel]->chcfg_n & DMAC_PRV_CHCFG_MASK_RSEL) > 0)
 2651              		.loc 1 1925 5 is_stmt 1 view .LVU763
 2652              		.loc 1 1925 40 is_stmt 0 view .LVU764
 2653 001c 00C000E3 		movw	ip, #:lower16:.LANCHOR3
 2654 0020 00C040E3 		movt	ip, #:upper16:.LANCHOR3
 2655 0024 00C19CE7 		ldr	ip, [ip, r0, lsl #2]
 2656              		.loc 1 1925 49 view .LVU765
 2657 0028 2CE09CE5 		ldr	lr, [ip, #44]
 2658              		.loc 1 1925 8 view .LVU766
 2659 002c 01021EE3 		tst	lr, #268435456
 2660 0030 1200000A 		beq	.L167
 2661              	.LVL231:
1926:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1927:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         current_register_set = 1;
1928:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1929:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     else
1930:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1931:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         current_register_set = 0;
1932:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1933:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1934:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* switch to the next register set */
1935:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     register_set = current_register_set ^ 1;
 2662              		.loc 1 1935 5 is_stmt 1 view .LVU767
1936:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1937:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* set up source address, destination address, and transfer count */
1938:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     if (0 == register_set)
 2663              		.loc 1 1938 5 view .LVU768
1939:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1940:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n0tb_n = count;
 2664              		.loc 1 1940 9 view .LVU769
 2665              		.loc 1 1940 57 is_stmt 0 view .LVU770
 2666 0034 08308CE5 		str	r3, [ip, #8]
1941:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n0sa_n = (uint32_t) source_address;
 2667              		.loc 1 1941 9 is_stmt 1 view .LVU771
 2668              		.loc 1 1941 57 is_stmt 0 view .LVU772
 2669 0038 00108CE5 		str	r1, [ip]
1942:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n0da_n = (uint32_t) destination_address;
 2670              		.loc 1 1942 9 is_stmt 1 view .LVU773
 2671              		.loc 1 1942 57 is_stmt 0 view .LVU774
 2672 003c 04208CE5 		str	r2, [ip, #4]
 2673              	.LVL232:
 2674              	.L168:
1943:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1944:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     else
1945:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
1946:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n1tb_n = count;
1947:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n1sa_n = (uint32_t) source_address;
1948:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n1da_n = (uint32_t) destination_address;
1949:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
1950:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1951:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     /* set REN (Register Set Enable) to continue transfers and RSW (Register Select Switch) to auto
1952:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     gsp_dma_ch_register_addr_table[channel]->chcfg_n |= (DMAC_PRV_CHCFG_SET_REN | DMAC_PRV_CHCFG_SE
 2675              		.loc 1 1952 5 is_stmt 1 view .LVU775
 2676              		.loc 1 1952 35 is_stmt 0 view .LVU776
 2677 0040 003000E3 		movw	r3, #:lower16:.LANCHOR3
 2678 0044 003040E3 		movt	r3, #:upper16:.LANCHOR3
 2679 0048 002193E7 		ldr	r2, [r3, r0, lsl #2]
 2680              	.LVL233:
 2681              		.loc 1 1952 54 view .LVU777
 2682 004c 2C3092E5 		ldr	r3, [r2, #44]
 2683 0050 063283E3 		orr	r3, r3, #1610612736
 2684 0054 2C3082E5 		str	r3, [r2, #44]
1953:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1954:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     return (DMAC_SUCCESS);
 2685              		.loc 1 1954 5 is_stmt 1 view .LVU778
1955:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 2686              		.loc 1 1955 1 is_stmt 0 view .LVU779
 2687 0058 0000A0E3 		mov	r0, #0
 2688              	.LVL234:
 2689              		.loc 1 1955 1 view .LVU780
 2690 005c 04F09DE4 		ldr	pc, [sp], #4
 2691              	.LVL235:
 2692              	.L172:
 2693              		.cfi_def_cfa_offset 0
 2694              		.cfi_restore 14
1920:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         return (DMAC_SUCCESS);
 2695              		.loc 1 1920 9 is_stmt 1 view .LVU781
1920:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         return (DMAC_SUCCESS);
 2696              		.loc 1 1920 39 is_stmt 0 view .LVU782
 2697 0060 003000E3 		movw	r3, #:lower16:.LANCHOR3
 2698              	.LVL236:
1920:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         return (DMAC_SUCCESS);
 2699              		.loc 1 1920 39 view .LVU783
 2700 0064 003040E3 		movt	r3, #:upper16:.LANCHOR3
 2701 0068 002193E7 		ldr	r2, [r3, r0, lsl #2]
 2702              	.LVL237:
1920:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         return (DMAC_SUCCESS);
 2703              		.loc 1 1920 58 view .LVU784
 2704 006c 2C3092E5 		ldr	r3, [r2, #44]
 2705 0070 0632C3E3 		bic	r3, r3, #1610612736
 2706 0074 2C3082E5 		str	r3, [r2, #44]
1921:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 2707              		.loc 1 1921 9 is_stmt 1 view .LVU785
 2708              		.loc 1 1955 1 is_stmt 0 view .LVU786
 2709 0078 0000A0E3 		mov	r0, #0
 2710              	.LVL238:
 2711              		.loc 1 1955 1 view .LVU787
 2712 007c 1EFF2FE1 		bx	lr
 2713              	.LVL239:
 2714              	.L167:
 2715              		.cfi_def_cfa_offset 4
 2716              		.cfi_offset 14, -4
1931:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 2717              		.loc 1 1931 9 is_stmt 1 view .LVU788
1935:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
 2718              		.loc 1 1935 5 view .LVU789
1938:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     {
 2719              		.loc 1 1938 5 view .LVU790
1946:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n1sa_n = (uint32_t) source_address;
 2720              		.loc 1 1946 9 view .LVU791
1946:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n1sa_n = (uint32_t) source_address;
 2721              		.loc 1 1946 57 is_stmt 0 view .LVU792
 2722 0080 14308CE5 		str	r3, [ip, #20]
1947:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n1da_n = (uint32_t) destination_address;
 2723              		.loc 1 1947 9 is_stmt 1 view .LVU793
1947:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n1da_n = (uint32_t) destination_address;
 2724              		.loc 1 1947 39 is_stmt 0 view .LVU794
 2725 0084 003000E3 		movw	r3, #:lower16:.LANCHOR3
 2726              	.LVL240:
1947:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n1da_n = (uint32_t) destination_address;
 2727              		.loc 1 1947 39 view .LVU795
 2728 0088 003040E3 		movt	r3, #:upper16:.LANCHOR3
 2729 008c 003193E7 		ldr	r3, [r3, r0, lsl #2]
1947:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****         gsp_dma_ch_register_addr_table[channel]->n1da_n = (uint32_t) destination_address;
 2730              		.loc 1 1947 57 view .LVU796
 2731 0090 0C1083E5 		str	r1, [r3, #12]
 2732              	.LVL241:
1948:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 2733              		.loc 1 1948 9 is_stmt 1 view .LVU797
1948:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     }
 2734              		.loc 1 1948 57 is_stmt 0 view .LVU798
 2735 0094 102083E5 		str	r2, [r3, #16]
 2736 0098 E8FFFFEA 		b	.L168
 2737              		.cfi_endproc
 2738              	.LFE50:
 2740              		.section	.text.R_DMAC_GetCrtbRegisterValue,"ax",%progbits
 2741              		.align	2
 2742              		.global	R_DMAC_GetCrtbRegisterValue
 2743              		.syntax unified
 2744              		.arm
 2745              		.fpu neon
 2747              	R_DMAC_GetCrtbRegisterValue:
 2748              	.LVL242:
 2749              	.LFB51:
1956:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /*******************************************************************************
1957:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  End of function R_DMAC_SetNextTransfer
1958:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  ******************************************************************************/
1959:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1960:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** /**
1961:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * R_DMAC_GetCrtbRegisterValue
1962:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @brief      Get the CRTB register value
1963:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[in]  sc_config_index Configuration ID
1964:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @param[in]  p_crtb_value: pointer to location to store current CRTB value
1965:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  * @retval     DMAC_SUCCESS Always returned
1966:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****  */
1967:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** e_r_drv_dmac_err_t R_DMAC_GetCrtbRegisterValue(uint_t sc_config_index, uint32_t * p_crtb_value)
1968:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** {
 2750              		.loc 1 1968 1 is_stmt 1 view -0
 2751              		.cfi_startproc
 2752              		@ args = 0, pretend = 0, frame = 0
 2753              		@ frame_needed = 0, uses_anonymous_args = 0
 2754              		@ link register save eliminated.
1969:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     uint_t channel;
 2755              		.loc 1 1969 5 view .LVU800
1970:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1971:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     channel = DMAC_SC_TABLE[sc_config_index].channel;
 2756              		.loc 1 1971 5 view .LVU801
 2757              		.loc 1 1971 13 is_stmt 0 view .LVU802
 2758 0000 003000E3 		movw	r3, #:lower16:.LANCHOR1
 2759 0004 003040E3 		movt	r3, #:upper16:.LANCHOR1
 2760 0008 800180E0 		add	r0, r0, r0, lsl #3
 2761              	.LVL243:
 2762              		.loc 1 1971 13 view .LVU803
 2763 000c 002193E7 		ldr	r2, [r3, r0, lsl #2]
 2764              	.LVL244:
1972:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1973:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c ****     *p_crtb_value = gsp_dma_ch_register_addr_table[channel]->crtb_n;
 2765              		.loc 1 1973 5 is_stmt 1 view .LVU804
 2766              		.loc 1 1973 51 is_stmt 0 view .LVU805
 2767 0010 003000E3 		movw	r3, #:lower16:.LANCHOR3
 2768 0014 003040E3 		movt	r3, #:upper16:.LANCHOR3
 2769 0018 023193E7 		ldr	r3, [r3, r2, lsl #2]
 2770              		.loc 1 1973 60 view .LVU806
 2771 001c 203093E5 		ldr	r3, [r3, #32]
 2772              		.loc 1 1973 19 view .LVU807
 2773 0020 003081E5 		str	r3, [r1]
1974:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 
1975:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** 	return (DMAC_SUCCESS);
 2774              		.loc 1 1975 2 is_stmt 1 view .LVU808
1976:../generate/sc_drivers/r_dmac/src/lld/r_dmac_lld_rza2m.c **** }
 2775              		.loc 1 1976 1 is_stmt 0 view .LVU809
 2776 0024 0000A0E3 		mov	r0, #0
 2777 0028 1EFF2FE1 		bx	lr
 2778              		.cfi_endproc
 2779              	.LFE51:
 2781              		.section	.bss.s_channel_settings,"aw",%nobits
 2782              		.align	2
 2783              		.set	.LANCHOR0,. + 0
 2786              	s_channel_settings:
 2787 0000 00000000 		.space	128
 2787      00000000 
 2787      00000000 
 2787      00000000 
 2787      00000000 
 2788              		.section	.rodata.DMAC_SC_TABLE,"a"
 2789              		.align	2
 2790              		.set	.LANCHOR1,. + 0
 2793              	DMAC_SC_TABLE:
 2794 0000 00000000 		.word	0
 2795 0004 90000000 		.word	144
 2796 0008 0400     		.short	4
 2797 000a 0400     		.short	4
 2798 000c 00       		.byte	0
 2799 000d 01       		.byte	1
 2800 000e 01       		.byte	1
 2801 000f 00       		.space	1
 2802 0010 00000000 		.word	0
 2803 0014 00000000 		.word	0
 2804 0018 00000000 		.word	0
 2805 001c 00000000 		.word	0
 2806 0020 00040000 		.word	1024
 2807 0024 01000000 		.word	1
 2808 0028 91000000 		.word	145
 2809 002c 0400     		.short	4
 2810 002e 0400     		.short	4
 2811 0030 01       		.byte	1
 2812 0031 00       		.byte	0
 2813 0032 00       		.byte	0
 2814 0033 00       		.space	1
 2815 0034 00000000 		.word	0
 2816 0038 00000000 		.word	0
 2817 003c 00000000 		.word	0
 2818 0040 00000000 		.word	0
 2819 0044 00040000 		.word	1024
 2820              		.section	.rodata.gs_dma_configuration_table,"a"
 2821              		.align	2
 2824              	gs_dma_configuration_table:
 2825 0000 00000000 		.word	0
 2826 0004 23000000 		.word	35
 2827 0008 00020000 		.word	512
 2828 000c 00000000 		.word	0
 2829 0010 02000000 		.word	2
 2830 0014 01000000 		.word	1
 2831 0018 73000000 		.word	115
 2832 001c 00020000 		.word	512
 2833 0020 00000000 		.word	0
 2834 0024 02000000 		.word	2
 2835 0028 02000000 		.word	2
 2836 002c 2B000000 		.word	43
 2837 0030 00020000 		.word	512
 2838 0034 00000000 		.word	0
 2839 0038 02000000 		.word	2
 2840 003c 03000000 		.word	3
 2841 0040 43000000 		.word	67
 2842 0044 00010000 		.word	256
 2843 0048 00000000 		.word	0
 2844 004c 02000000 		.word	2
 2845 0050 04000000 		.word	4
 2846 0054 47000000 		.word	71
 2847 0058 00010000 		.word	256
 2848 005c 00000000 		.word	0
 2849 0060 02000000 		.word	2
 2850 0064 05000000 		.word	5
 2851 0068 4B000000 		.word	75
 2852 006c 00010000 		.word	256
 2853 0070 00000000 		.word	0
 2854 0074 02000000 		.word	2
 2855 0078 06000000 		.word	6
 2856 007c 4F000000 		.word	79
 2857 0080 00010000 		.word	256
 2858 0084 00000000 		.word	0
 2859 0088 02000000 		.word	2
 2860 008c 07000000 		.word	7
 2861 0090 53000000 		.word	83
 2862 0094 00010000 		.word	256
 2863 0098 00000000 		.word	0
 2864 009c 02000000 		.word	2
 2865 00a0 08000000 		.word	8
 2866 00a4 57000000 		.word	87
 2867 00a8 00010000 		.word	256
 2868 00ac 00000000 		.word	0
 2869 00b0 02000000 		.word	2
 2870 00b4 09000000 		.word	9
 2871 00b8 5B000000 		.word	91
 2872 00bc 00010000 		.word	256
 2873 00c0 00000000 		.word	0
 2874 00c4 02000000 		.word	2
 2875 00c8 0A000000 		.word	10
 2876 00cc 5F000000 		.word	95
 2877 00d0 00010000 		.word	256
 2878 00d4 00000000 		.word	0
 2879 00d8 02000000 		.word	2
 2880 00dc 0B000000 		.word	11
 2881 00e0 63000000 		.word	99
 2882 00e4 00010000 		.word	256
 2883 00e8 00000000 		.word	0
 2884 00ec 02000000 		.word	2
 2885 00f0 0C000000 		.word	12
 2886 00f4 67000000 		.word	103
 2887 00f8 00010000 		.word	256
 2888 00fc 00000000 		.word	0
 2889 0100 02000000 		.word	2
 2890 0104 0D000000 		.word	13
 2891 0108 6B000000 		.word	107
 2892 010c 00010000 		.word	256
 2893 0110 00000000 		.word	0
 2894 0114 02000000 		.word	2
 2895 0118 0E000000 		.word	14
 2896 011c 6F000000 		.word	111
 2897 0120 00010000 		.word	256
 2898 0124 00000000 		.word	0
 2899 0128 02000000 		.word	2
 2900 012c 0F000000 		.word	15
 2901 0130 73000000 		.word	115
 2902 0134 00010000 		.word	256
 2903 0138 00000000 		.word	0
 2904 013c 02000000 		.word	2
 2905 0140 10000000 		.word	16
 2906 0144 77000000 		.word	119
 2907 0148 00010000 		.word	256
 2908 014c 00000000 		.word	0
 2909 0150 02000000 		.word	2
 2910 0154 11000000 		.word	17
 2911 0158 7B000000 		.word	123
 2912 015c 00010000 		.word	256
 2913 0160 00000000 		.word	0
 2914 0164 02000000 		.word	2
 2915 0168 12000000 		.word	18
 2916 016c 7F000000 		.word	127
 2917 0170 00010000 		.word	256
 2918 0174 00000000 		.word	0
 2919 0178 02000000 		.word	2
 2920 017c 13000000 		.word	19
 2921 0180 83000000 		.word	131
 2922 0184 00010000 		.word	256
 2923 0188 00000000 		.word	0
 2924 018c 02000000 		.word	2
 2925 0190 14000000 		.word	20
 2926 0194 87000000 		.word	135
 2927 0198 00010000 		.word	256
 2928 019c 00000000 		.word	0
 2929 01a0 02000000 		.word	2
 2930 01a4 15000000 		.word	21
 2931 01a8 8B000000 		.word	139
 2932 01ac 00010000 		.word	256
 2933 01b0 00000000 		.word	0
 2934 01b4 02000000 		.word	2
 2935 01b8 16000000 		.word	22
 2936 01bc 8F000000 		.word	143
 2937 01c0 00010000 		.word	256
 2938 01c4 00000000 		.word	0
 2939 01c8 02000000 		.word	2
 2940 01cc 17000000 		.word	23
 2941 01d0 93000000 		.word	147
 2942 01d4 00010000 		.word	256
 2943 01d8 00000000 		.word	0
 2944 01dc 02000000 		.word	2
 2945 01e0 18000000 		.word	24
 2946 01e4 97000000 		.word	151
 2947 01e8 00010000 		.word	256
 2948 01ec 00000000 		.word	0
 2949 01f0 02000000 		.word	2
 2950 01f4 19000000 		.word	25
 2951 01f8 9B000000 		.word	155
 2952 01fc 00010000 		.word	256
 2953 0200 00000000 		.word	0
 2954 0204 02000000 		.word	2
 2955 0208 1A000000 		.word	26
 2956 020c 9F000000 		.word	159
 2957 0210 00010000 		.word	256
 2958 0214 00000000 		.word	0
 2959 0218 02000000 		.word	2
 2960 021c 1B000000 		.word	27
 2961 0220 A3000000 		.word	163
 2962 0224 00010000 		.word	256
 2963 0228 00000000 		.word	0
 2964 022c 02000000 		.word	2
 2965 0230 1C000000 		.word	28
 2966 0234 A7000000 		.word	167
 2967 0238 00010000 		.word	256
 2968 023c 00000000 		.word	0
 2969 0240 02000000 		.word	2
 2970 0244 1D000000 		.word	29
 2971 0248 AB000000 		.word	171
 2972 024c 00010000 		.word	256
 2973 0250 00000000 		.word	0
 2974 0254 02000000 		.word	2
 2975 0258 1E000000 		.word	30
 2976 025c AF000000 		.word	175
 2977 0260 00010000 		.word	256
 2978 0264 00000000 		.word	0
 2979 0268 02000000 		.word	2
 2980 026c 1F000000 		.word	31
 2981 0270 B3000000 		.word	179
 2982 0274 00010000 		.word	256
 2983 0278 00000000 		.word	0
 2984 027c 02000000 		.word	2
 2985 0280 20000000 		.word	32
 2986 0284 B7000000 		.word	183
 2987 0288 00010000 		.word	256
 2988 028c 00000000 		.word	0
 2989 0290 02000000 		.word	2
 2990 0294 21000000 		.word	33
 2991 0298 BB000000 		.word	187
 2992 029c 00010000 		.word	256
 2993 02a0 00000000 		.word	0
 2994 02a4 02000000 		.word	2
 2995 02a8 22000000 		.word	34
 2996 02ac BF000000 		.word	191
 2997 02b0 00010000 		.word	256
 2998 02b4 00000000 		.word	0
 2999 02b8 02000000 		.word	2
 3000 02bc 23000000 		.word	35
 3001 02c0 C3000000 		.word	195
 3002 02c4 00010000 		.word	256
 3003 02c8 00000000 		.word	0
 3004 02cc 02000000 		.word	2
 3005 02d0 24000000 		.word	36
 3006 02d4 C7000000 		.word	199
 3007 02d8 00010000 		.word	256
 3008 02dc 00000000 		.word	0
 3009 02e0 02000000 		.word	2
 3010 02e4 25000000 		.word	37
 3011 02e8 CB000000 		.word	203
 3012 02ec 00010000 		.word	256
 3013 02f0 00000000 		.word	0
 3014 02f4 02000000 		.word	2
 3015 02f8 26000000 		.word	38
 3016 02fc CF000000 		.word	207
 3017 0300 00010000 		.word	256
 3018 0304 00000000 		.word	0
 3019 0308 02000000 		.word	2
 3020 030c 27000000 		.word	39
 3021 0310 D3000000 		.word	211
 3022 0314 00010000 		.word	256
 3023 0318 00000000 		.word	0
 3024 031c 02000000 		.word	2
 3025 0320 28000000 		.word	40
 3026 0324 D7000000 		.word	215
 3027 0328 00010000 		.word	256
 3028 032c 00000000 		.word	0
 3029 0330 02000000 		.word	2
 3030 0334 29000000 		.word	41
 3031 0338 DB000000 		.word	219
 3032 033c 00010000 		.word	256
 3033 0340 00000000 		.word	0
 3034 0344 02000000 		.word	2
 3035 0348 2A000000 		.word	42
 3036 034c DF000000 		.word	223
 3037 0350 00010000 		.word	256
 3038 0354 00000000 		.word	0
 3039 0358 02000000 		.word	2
 3040 035c 2B000000 		.word	43
 3041 0360 E3000000 		.word	227
 3042 0364 00010000 		.word	256
 3043 0368 00000000 		.word	0
 3044 036c 02000000 		.word	2
 3045 0370 2C000000 		.word	44
 3046 0374 E7000000 		.word	231
 3047 0378 00010000 		.word	256
 3048 037c 00000000 		.word	0
 3049 0380 02000000 		.word	2
 3050 0384 2D000000 		.word	45
 3051 0388 EB000000 		.word	235
 3052 038c 00010000 		.word	256
 3053 0390 00000000 		.word	0
 3054 0394 02000000 		.word	2
 3055 0398 2E000000 		.word	46
 3056 039c EF000000 		.word	239
 3057 03a0 00010000 		.word	256
 3058 03a4 00000000 		.word	0
 3059 03a8 02000000 		.word	2
 3060 03ac 2F000000 		.word	47
 3061 03b0 F3000000 		.word	243
 3062 03b4 00010000 		.word	256
 3063 03b8 00000000 		.word	0
 3064 03bc 02000000 		.word	2
 3065 03c0 30000000 		.word	48
 3066 03c4 F7000000 		.word	247
 3067 03c8 00010000 		.word	256
 3068 03cc 00000000 		.word	0
 3069 03d0 02000000 		.word	2
 3070 03d4 31000000 		.word	49
 3071 03d8 FB000000 		.word	251
 3072 03dc 00010000 		.word	256
 3073 03e0 00000000 		.word	0
 3074 03e4 02000000 		.word	2
 3075 03e8 32000000 		.word	50
 3076 03ec FF000000 		.word	255
 3077 03f0 00010000 		.word	256
 3078 03f4 00000000 		.word	0
 3079 03f8 02000000 		.word	2
 3080 03fc 33000000 		.word	51
 3081 0400 03010000 		.word	259
 3082 0404 00010000 		.word	256
 3083 0408 00000000 		.word	0
 3084 040c 02000000 		.word	2
 3085 0410 34000000 		.word	52
 3086 0414 07010000 		.word	263
 3087 0418 00010000 		.word	256
 3088 041c 00000000 		.word	0
 3089 0420 02000000 		.word	2
 3090 0424 35000000 		.word	53
 3091 0428 0B010000 		.word	267
 3092 042c 00010000 		.word	256
 3093 0430 00000000 		.word	0
 3094 0434 02000000 		.word	2
 3095 0438 36000000 		.word	54
 3096 043c 0F010000 		.word	271
 3097 0440 00010000 		.word	256
 3098 0444 00000000 		.word	0
 3099 0448 02000000 		.word	2
 3100 044c 37000000 		.word	55
 3101 0450 13010000 		.word	275
 3102 0454 00010000 		.word	256
 3103 0458 00000000 		.word	0
 3104 045c 02000000 		.word	2
 3105 0460 38000000 		.word	56
 3106 0464 17010000 		.word	279
 3107 0468 00010000 		.word	256
 3108 046c 00000000 		.word	0
 3109 0470 02000000 		.word	2
 3110 0474 39000000 		.word	57
 3111 0478 1B010000 		.word	283
 3112 047c 00010000 		.word	256
 3113 0480 00000000 		.word	0
 3114 0484 02000000 		.word	2
 3115 0488 3A000000 		.word	58
 3116 048c 1F010000 		.word	287
 3117 0490 00010000 		.word	256
 3118 0494 00000000 		.word	0
 3119 0498 02000000 		.word	2
 3120 049c 3B000000 		.word	59
 3121 04a0 23010000 		.word	291
 3122 04a4 00010000 		.word	256
 3123 04a8 00000000 		.word	0
 3124 04ac 02000000 		.word	2
 3125 04b0 3C000000 		.word	60
 3126 04b4 27010000 		.word	295
 3127 04b8 00010000 		.word	256
 3128 04bc 00000000 		.word	0
 3129 04c0 02000000 		.word	2
 3130 04c4 3D000000 		.word	61
 3131 04c8 2B010000 		.word	299
 3132 04cc 00010000 		.word	256
 3133 04d0 00000000 		.word	0
 3134 04d4 02000000 		.word	2
 3135 04d8 3E000000 		.word	62
 3136 04dc 2F010000 		.word	303
 3137 04e0 00010000 		.word	256
 3138 04e4 00000000 		.word	0
 3139 04e8 02000000 		.word	2
 3140 04ec 3F000000 		.word	63
 3141 04f0 33010000 		.word	307
 3142 04f4 00010000 		.word	256
 3143 04f8 00000000 		.word	0
 3144 04fc 02000000 		.word	2
 3145 0500 40000000 		.word	64
 3146 0504 37010000 		.word	311
 3147 0508 00010000 		.word	256
 3148 050c 00000000 		.word	0
 3149 0510 02000000 		.word	2
 3150 0514 41000000 		.word	65
 3151 0518 3B010000 		.word	315
 3152 051c 00010000 		.word	256
 3153 0520 00000000 		.word	0
 3154 0524 02000000 		.word	2
 3155 0528 42000000 		.word	66
 3156 052c 3F010000 		.word	319
 3157 0530 00010000 		.word	256
 3158 0534 00000000 		.word	0
 3159 0538 02000000 		.word	2
 3160 053c 43000000 		.word	67
 3161 0540 43010000 		.word	323
 3162 0544 00010000 		.word	256
 3163 0548 00000000 		.word	0
 3164 054c 02000000 		.word	2
 3165 0550 44000000 		.word	68
 3166 0554 47010000 		.word	327
 3167 0558 00010000 		.word	256
 3168 055c 00000000 		.word	0
 3169 0560 02000000 		.word	2
 3170 0564 45000000 		.word	69
 3171 0568 4B010000 		.word	331
 3172 056c 00010000 		.word	256
 3173 0570 00000000 		.word	0
 3174 0574 02000000 		.word	2
 3175 0578 46000000 		.word	70
 3176 057c 4F010000 		.word	335
 3177 0580 00010000 		.word	256
 3178 0584 00000000 		.word	0
 3179 0588 02000000 		.word	2
 3180 058c 47000000 		.word	71
 3181 0590 53010000 		.word	339
 3182 0594 00010000 		.word	256
 3183 0598 00000000 		.word	0
 3184 059c 02000000 		.word	2
 3185 05a0 48000000 		.word	72
 3186 05a4 57010000 		.word	343
 3187 05a8 00010000 		.word	256
 3188 05ac 00000000 		.word	0
 3189 05b0 02000000 		.word	2
 3190 05b4 49000000 		.word	73
 3191 05b8 5B010000 		.word	347
 3192 05bc 00010000 		.word	256
 3193 05c0 00000000 		.word	0
 3194 05c4 02000000 		.word	2
 3195 05c8 4A000000 		.word	74
 3196 05cc 5F010000 		.word	351
 3197 05d0 00010000 		.word	256
 3198 05d4 00000000 		.word	0
 3199 05d8 02000000 		.word	2
 3200 05dc 4B000000 		.word	75
 3201 05e0 63010000 		.word	355
 3202 05e4 00010000 		.word	256
 3203 05e8 00000000 		.word	0
 3204 05ec 02000000 		.word	2
 3205 05f0 4C000000 		.word	76
 3206 05f4 67010000 		.word	359
 3207 05f8 00010000 		.word	256
 3208 05fc 00000000 		.word	0
 3209 0600 02000000 		.word	2
 3210 0604 4D000000 		.word	77
 3211 0608 6B010000 		.word	363
 3212 060c 00010000 		.word	256
 3213 0610 00000000 		.word	0
 3214 0614 02000000 		.word	2
 3215 0618 4E000000 		.word	78
 3216 061c 6F010000 		.word	367
 3217 0620 00010000 		.word	256
 3218 0624 00000000 		.word	0
 3219 0628 02000000 		.word	2
 3220 062c 4F000000 		.word	79
 3221 0630 73010000 		.word	371
 3222 0634 00010000 		.word	256
 3223 0638 00000000 		.word	0
 3224 063c 02000000 		.word	2
 3225 0640 50000000 		.word	80
 3226 0644 77010000 		.word	375
 3227 0648 00010000 		.word	256
 3228 064c 00000000 		.word	0
 3229 0650 02000000 		.word	2
 3230 0654 51000000 		.word	81
 3231 0658 7B010000 		.word	379
 3232 065c 00010000 		.word	256
 3233 0660 00000000 		.word	0
 3234 0664 02000000 		.word	2
 3235 0668 52000000 		.word	82
 3236 066c 7F010000 		.word	383
 3237 0670 00010000 		.word	256
 3238 0674 00000000 		.word	0
 3239 0678 02000000 		.word	2
 3240 067c 53000000 		.word	83
 3241 0680 83010000 		.word	387
 3242 0684 00010000 		.word	256
 3243 0688 00000000 		.word	0
 3244 068c 02000000 		.word	2
 3245 0690 54000000 		.word	84
 3246 0694 87010000 		.word	391
 3247 0698 00010000 		.word	256
 3248 069c 00000000 		.word	0
 3249 06a0 02000000 		.word	2
 3250 06a4 55000000 		.word	85
 3251 06a8 8B010000 		.word	395
 3252 06ac 00010000 		.word	256
 3253 06b0 00000000 		.word	0
 3254 06b4 02000000 		.word	2
 3255 06b8 56000000 		.word	86
 3256 06bc 8F010000 		.word	399
 3257 06c0 00010000 		.word	256
 3258 06c4 00000000 		.word	0
 3259 06c8 02000000 		.word	2
 3260 06cc 57000000 		.word	87
 3261 06d0 93010000 		.word	403
 3262 06d4 00010000 		.word	256
 3263 06d8 00000000 		.word	0
 3264 06dc 02000000 		.word	2
 3265 06e0 58000000 		.word	88
 3266 06e4 97010000 		.word	407
 3267 06e8 00010000 		.word	256
 3268 06ec 00000000 		.word	0
 3269 06f0 02000000 		.word	2
 3270 06f4 59000000 		.word	89
 3271 06f8 9B010000 		.word	411
 3272 06fc 00010000 		.word	256
 3273 0700 00000000 		.word	0
 3274 0704 02000000 		.word	2
 3275 0708 5A000000 		.word	90
 3276 070c 9F010000 		.word	415
 3277 0710 00010000 		.word	256
 3278 0714 00000000 		.word	0
 3279 0718 02000000 		.word	2
 3280 071c 5B000000 		.word	91
 3281 0720 A3010000 		.word	419
 3282 0724 00010000 		.word	256
 3283 0728 00000000 		.word	0
 3284 072c 02000000 		.word	2
 3285 0730 5C000000 		.word	92
 3286 0734 A7010000 		.word	423
 3287 0738 00010000 		.word	256
 3288 073c 00000000 		.word	0
 3289 0740 02000000 		.word	2
 3290 0744 5D000000 		.word	93
 3291 0748 AB010000 		.word	427
 3292 074c 00010000 		.word	256
 3293 0750 00000000 		.word	0
 3294 0754 02000000 		.word	2
 3295 0758 5E000000 		.word	94
 3296 075c AF010000 		.word	431
 3297 0760 00010000 		.word	256
 3298 0764 00000000 		.word	0
 3299 0768 02000000 		.word	2
 3300 076c 5F000000 		.word	95
 3301 0770 B3010000 		.word	435
 3302 0774 00010000 		.word	256
 3303 0778 00000000 		.word	0
 3304 077c 02000000 		.word	2
 3305 0780 60000000 		.word	96
 3306 0784 B7010000 		.word	439
 3307 0788 00010000 		.word	256
 3308 078c 00000000 		.word	0
 3309 0790 02000000 		.word	2
 3310 0794 61000000 		.word	97
 3311 0798 BB010000 		.word	443
 3312 079c 00010000 		.word	256
 3313 07a0 00000000 		.word	0
 3314 07a4 02000000 		.word	2
 3315 07a8 62000000 		.word	98
 3316 07ac BF010000 		.word	447
 3317 07b0 00010000 		.word	256
 3318 07b4 00000000 		.word	0
 3319 07b8 02000000 		.word	2
 3320 07bc 63000000 		.word	99
 3321 07c0 C3010000 		.word	451
 3322 07c4 00010000 		.word	256
 3323 07c8 00000000 		.word	0
 3324 07cc 02000000 		.word	2
 3325 07d0 64000000 		.word	100
 3326 07d4 C7010000 		.word	455
 3327 07d8 00010000 		.word	256
 3328 07dc 00000000 		.word	0
 3329 07e0 02000000 		.word	2
 3330 07e4 65000000 		.word	101
 3331 07e8 CB010000 		.word	459
 3332 07ec 00010000 		.word	256
 3333 07f0 00000000 		.word	0
 3334 07f4 02000000 		.word	2
 3335 07f8 66000000 		.word	102
 3336 07fc CF010000 		.word	463
 3337 0800 00010000 		.word	256
 3338 0804 00000000 		.word	0
 3339 0808 02000000 		.word	2
 3340 080c 67000000 		.word	103
 3341 0810 D3010000 		.word	467
 3342 0814 00010000 		.word	256
 3343 0818 00000000 		.word	0
 3344 081c 02000000 		.word	2
 3345 0820 68000000 		.word	104
 3346 0824 D7010000 		.word	471
 3347 0828 00010000 		.word	256
 3348 082c 00000000 		.word	0
 3349 0830 02000000 		.word	2
 3350 0834 69000000 		.word	105
 3351 0838 DB010000 		.word	475
 3352 083c 00010000 		.word	256
 3353 0840 00000000 		.word	0
 3354 0844 02000000 		.word	2
 3355 0848 6A000000 		.word	106
 3356 084c DF010000 		.word	479
 3357 0850 00010000 		.word	256
 3358 0854 00000000 		.word	0
 3359 0858 02000000 		.word	2
 3360 085c 6B000000 		.word	107
 3361 0860 E3010000 		.word	483
 3362 0864 00010000 		.word	256
 3363 0868 00000000 		.word	0
 3364 086c 02000000 		.word	2
 3365 0870 6C000000 		.word	108
 3366 0874 E7010000 		.word	487
 3367 0878 00010000 		.word	256
 3368 087c 00000000 		.word	0
 3369 0880 02000000 		.word	2
 3370 0884 6D000000 		.word	109
 3371 0888 EB010000 		.word	491
 3372 088c 00010000 		.word	256
 3373 0890 00000000 		.word	0
 3374 0894 02000000 		.word	2
 3375 0898 6E000000 		.word	110
 3376 089c EF010000 		.word	495
 3377 08a0 00010000 		.word	256
 3378 08a4 00000000 		.word	0
 3379 08a8 02000000 		.word	2
 3380 08ac 6F000000 		.word	111
 3381 08b0 F3010000 		.word	499
 3382 08b4 00010000 		.word	256
 3383 08b8 00000000 		.word	0
 3384 08bc 02000000 		.word	2
 3385 08c0 70000000 		.word	112
 3386 08c4 F7010000 		.word	503
 3387 08c8 00010000 		.word	256
 3388 08cc 00000000 		.word	0
 3389 08d0 02000000 		.word	2
 3390 08d4 71000000 		.word	113
 3391 08d8 FB010000 		.word	507
 3392 08dc 00010000 		.word	256
 3393 08e0 00000000 		.word	0
 3394 08e4 02000000 		.word	2
 3395 08e8 72000000 		.word	114
 3396 08ec FF010000 		.word	511
 3397 08f0 00010000 		.word	256
 3398 08f4 00000000 		.word	0
 3399 08f8 02000000 		.word	2
 3400 08fc 73000000 		.word	115
 3401 0900 03020000 		.word	515
 3402 0904 00010000 		.word	256
 3403 0908 00000000 		.word	0
 3404 090c 02000000 		.word	2
 3405 0910 74000000 		.word	116
 3406 0914 07020000 		.word	519
 3407 0918 00010000 		.word	256
 3408 091c 00000000 		.word	0
 3409 0920 02000000 		.word	2
 3410 0924 75000000 		.word	117
 3411 0928 0B020000 		.word	523
 3412 092c 00010000 		.word	256
 3413 0930 00000000 		.word	0
 3414 0934 02000000 		.word	2
 3415 0938 76000000 		.word	118
 3416 093c 0F020000 		.word	527
 3417 0940 00010000 		.word	256
 3418 0944 00000000 		.word	0
 3419 0948 02000000 		.word	2
 3420 094c 77000000 		.word	119
 3421 0950 13020000 		.word	531
 3422 0954 00010000 		.word	256
 3423 0958 00000000 		.word	0
 3424 095c 02000000 		.word	2
 3425 0960 78000000 		.word	120
 3426 0964 17020000 		.word	535
 3427 0968 00010000 		.word	256
 3428 096c 00000000 		.word	0
 3429 0970 02000000 		.word	2
 3430 0974 79000000 		.word	121
 3431 0978 1B020000 		.word	539
 3432 097c 00010000 		.word	256
 3433 0980 00000000 		.word	0
 3434 0984 02000000 		.word	2
 3435 0988 7A000000 		.word	122
 3436 098c 1F020000 		.word	543
 3437 0990 00010000 		.word	256
 3438 0994 00000000 		.word	0
 3439 0998 02000000 		.word	2
 3440 099c 7B000000 		.word	123
 3441 09a0 23020000 		.word	547
 3442 09a4 00010000 		.word	256
 3443 09a8 00000000 		.word	0
 3444 09ac 02000000 		.word	2
 3445 09b0 7C000000 		.word	124
 3446 09b4 27020000 		.word	551
 3447 09b8 00010000 		.word	256
 3448 09bc 00000000 		.word	0
 3449 09c0 02000000 		.word	2
 3450 09c4 7D000000 		.word	125
 3451 09c8 2B020000 		.word	555
 3452 09cc 00010000 		.word	256
 3453 09d0 00000000 		.word	0
 3454 09d4 02000000 		.word	2
 3455 09d8 7E000000 		.word	126
 3456 09dc 2F020000 		.word	559
 3457 09e0 00010000 		.word	256
 3458 09e4 00000000 		.word	0
 3459 09e8 02000000 		.word	2
 3460 09ec 7F000000 		.word	127
 3461 09f0 33020000 		.word	563
 3462 09f4 00010000 		.word	256
 3463 09f8 00000000 		.word	0
 3464 09fc 02000000 		.word	2
 3465 0a00 80000000 		.word	128
 3466 0a04 37020000 		.word	567
 3467 0a08 00010000 		.word	256
 3468 0a0c 00000000 		.word	0
 3469 0a10 02000000 		.word	2
 3470 0a14 81000000 		.word	129
 3471 0a18 3B020000 		.word	571
 3472 0a1c 00010000 		.word	256
 3473 0a20 00000000 		.word	0
 3474 0a24 02000000 		.word	2
 3475 0a28 82000000 		.word	130
 3476 0a2c 3F020000 		.word	575
 3477 0a30 00010000 		.word	256
 3478 0a34 00000000 		.word	0
 3479 0a38 02000000 		.word	2
 3480 0a3c 83000000 		.word	131
 3481 0a40 43020000 		.word	579
 3482 0a44 00010000 		.word	256
 3483 0a48 00000000 		.word	0
 3484 0a4c 02000000 		.word	2
 3485 0a50 84000000 		.word	132
 3486 0a54 47020000 		.word	583
 3487 0a58 00010000 		.word	256
 3488 0a5c 00000000 		.word	0
 3489 0a60 02000000 		.word	2
 3490 0a64 85000000 		.word	133
 3491 0a68 4B020000 		.word	587
 3492 0a6c 00010000 		.word	256
 3493 0a70 00000000 		.word	0
 3494 0a74 02000000 		.word	2
 3495 0a78 86000000 		.word	134
 3496 0a7c 4F020000 		.word	591
 3497 0a80 00010000 		.word	256
 3498 0a84 00000000 		.word	0
 3499 0a88 02000000 		.word	2
 3500 0a8c 87000000 		.word	135
 3501 0a90 53020000 		.word	595
 3502 0a94 00010000 		.word	256
 3503 0a98 00000000 		.word	0
 3504 0a9c 02000000 		.word	2
 3505 0aa0 88000000 		.word	136
 3506 0aa4 57020000 		.word	599
 3507 0aa8 00010000 		.word	256
 3508 0aac 00000000 		.word	0
 3509 0ab0 02000000 		.word	2
 3510 0ab4 89000000 		.word	137
 3511 0ab8 5B020000 		.word	603
 3512 0abc 00010000 		.word	256
 3513 0ac0 00000000 		.word	0
 3514 0ac4 02000000 		.word	2
 3515 0ac8 8A000000 		.word	138
 3516 0acc 5F020000 		.word	607
 3517 0ad0 00010000 		.word	256
 3518 0ad4 00000000 		.word	0
 3519 0ad8 02000000 		.word	2
 3520 0adc 8B000000 		.word	139
 3521 0ae0 63020000 		.word	611
 3522 0ae4 00010000 		.word	256
 3523 0ae8 00000000 		.word	0
 3524 0aec 02000000 		.word	2
 3525 0af0 8C000000 		.word	140
 3526 0af4 67020000 		.word	615
 3527 0af8 00010000 		.word	256
 3528 0afc 00000000 		.word	0
 3529 0b00 00000000 		.word	0
 3530 0b04 8D000000 		.word	141
 3531 0b08 6B020000 		.word	619
 3532 0b0c 00010000 		.word	256
 3533 0b10 00000000 		.word	0
 3534 0b14 00000000 		.word	0
 3535 0b18 8E000000 		.word	142
 3536 0b1c 6F020000 		.word	623
 3537 0b20 00010000 		.word	256
 3538 0b24 00000000 		.word	0
 3539 0b28 00000000 		.word	0
 3540 0b2c 8F000000 		.word	143
 3541 0b30 72020000 		.word	626
 3542 0b34 00020000 		.word	512
 3543 0b38 00000000 		.word	0
 3544 0b3c 00000000 		.word	0
 3545 0b40 90000000 		.word	144
 3546 0b44 71020000 		.word	625
 3547 0b48 00020000 		.word	512
 3548 0b4c 00000000 		.word	0
 3549 0b50 08000000 		.word	8
 3550 0b54 91000000 		.word	145
 3551 0b58 76020000 		.word	630
 3552 0b5c 00020000 		.word	512
 3553 0b60 00000000 		.word	0
 3554 0b64 00000000 		.word	0
 3555 0b68 92000000 		.word	146
 3556 0b6c 75020000 		.word	629
 3557 0b70 00020000 		.word	512
 3558 0b74 00000000 		.word	0
 3559 0b78 08000000 		.word	8
 3560 0b7c 93000000 		.word	147
 3561 0b80 7B020000 		.word	635
 3562 0b84 00020000 		.word	512
 3563 0b88 00000000 		.word	0
 3564 0b8c 00000000 		.word	0
 3565 0b90 94000000 		.word	148
 3566 0b94 7B020000 		.word	635
 3567 0b98 00020000 		.word	512
 3568 0b9c 00000000 		.word	0
 3569 0ba0 08000000 		.word	8
 3570 0ba4 95000000 		.word	149
 3571 0ba8 7E020000 		.word	638
 3572 0bac 00020000 		.word	512
 3573 0bb0 00000000 		.word	0
 3574 0bb4 00000000 		.word	0
 3575 0bb8 96000000 		.word	150
 3576 0bbc 7D020000 		.word	637
 3577 0bc0 00020000 		.word	512
 3578 0bc4 00000000 		.word	0
 3579 0bc8 08000000 		.word	8
 3580 0bcc 97000000 		.word	151
 3581 0bd0 83020000 		.word	643
 3582 0bd4 00020000 		.word	512
 3583 0bd8 40000000 		.word	64
 3584 0bdc 00000000 		.word	0
 3585 0be0 98000000 		.word	152
 3586 0be4 87020000 		.word	647
 3587 0be8 00020000 		.word	512
 3588 0bec 40000000 		.word	64
 3589 0bf0 08000000 		.word	8
 3590 0bf4 99000000 		.word	153
 3591 0bf8 8A020000 		.word	650
 3592 0bfc 00020000 		.word	512
 3593 0c00 00000000 		.word	0
 3594 0c04 00000000 		.word	0
 3595 0c08 9A000000 		.word	154
 3596 0c0c 89020000 		.word	649
 3597 0c10 00020000 		.word	512
 3598 0c14 00000000 		.word	0
 3599 0c18 08000000 		.word	8
 3600 0c1c 9B000000 		.word	155
 3601 0c20 8E020000 		.word	654
 3602 0c24 00020000 		.word	512
 3603 0c28 00000000 		.word	0
 3604 0c2c 00000000 		.word	0
 3605 0c30 9C000000 		.word	156
 3606 0c34 8D020000 		.word	653
 3607 0c38 00020000 		.word	512
 3608 0c3c 00000000 		.word	0
 3609 0c40 08000000 		.word	8
 3610 0c44 9D000000 		.word	157
 3611 0c48 92020000 		.word	658
 3612 0c4c 00020000 		.word	512
 3613 0c50 00000000 		.word	0
 3614 0c54 00000000 		.word	0
 3615 0c58 9E000000 		.word	158
 3616 0c5c 91020000 		.word	657
 3617 0c60 00020000 		.word	512
 3618 0c64 00000000 		.word	0
 3619 0c68 08000000 		.word	8
 3620 0c6c 9F000000 		.word	159
 3621 0c70 96020000 		.word	662
 3622 0c74 00020000 		.word	512
 3623 0c78 00000000 		.word	0
 3624 0c7c 00000000 		.word	0
 3625 0c80 A0000000 		.word	160
 3626 0c84 95020000 		.word	661
 3627 0c88 00020000 		.word	512
 3628 0c8c 00000000 		.word	0
 3629 0c90 08000000 		.word	8
 3630 0c94 A1000000 		.word	161
 3631 0c98 9A020000 		.word	666
 3632 0c9c 00040000 		.word	1024
 3633 0ca0 40000000 		.word	64
 3634 0ca4 00000000 		.word	0
 3635 0ca8 A2000000 		.word	162
 3636 0cac 99020000 		.word	665
 3637 0cb0 00040000 		.word	1024
 3638 0cb4 40000000 		.word	64
 3639 0cb8 08000000 		.word	8
 3640 0cbc A3000000 		.word	163
 3641 0cc0 9E020000 		.word	670
 3642 0cc4 00040000 		.word	1024
 3643 0cc8 40000000 		.word	64
 3644 0ccc 00000000 		.word	0
 3645 0cd0 A4000000 		.word	164
 3646 0cd4 9D020000 		.word	669
 3647 0cd8 00040000 		.word	1024
 3648 0cdc 40000000 		.word	64
 3649 0ce0 08000000 		.word	8
 3650 0ce4 A5000000 		.word	165
 3651 0ce8 A2020000 		.word	674
 3652 0cec 00040000 		.word	1024
 3653 0cf0 40000000 		.word	64
 3654 0cf4 00000000 		.word	0
 3655 0cf8 A6000000 		.word	166
 3656 0cfc A1020000 		.word	673
 3657 0d00 00040000 		.word	1024
 3658 0d04 40000000 		.word	64
 3659 0d08 08000000 		.word	8
 3660 0d0c A7000000 		.word	167
 3661 0d10 A6020000 		.word	678
 3662 0d14 00040000 		.word	1024
 3663 0d18 40000000 		.word	64
 3664 0d1c 00000000 		.word	0
 3665 0d20 A8000000 		.word	168
 3666 0d24 A5020000 		.word	677
 3667 0d28 00040000 		.word	1024
 3668 0d2c 40000000 		.word	64
 3669 0d30 08000000 		.word	8
 3670 0d34 A9000000 		.word	169
 3671 0d38 AA020000 		.word	682
 3672 0d3c 00040000 		.word	1024
 3673 0d40 40000000 		.word	64
 3674 0d44 00000000 		.word	0
 3675 0d48 AA000000 		.word	170
 3676 0d4c A9020000 		.word	681
 3677 0d50 00040000 		.word	1024
 3678 0d54 40000000 		.word	64
 3679 0d58 08000000 		.word	8
 3680 0d5c AB000000 		.word	171
 3681 0d60 AF020000 		.word	687
 3682 0d64 00010000 		.word	256
 3683 0d68 00000000 		.word	0
 3684 0d6c 02000000 		.word	2
 3685 0d70 AC000000 		.word	172
 3686 0d74 B3020000 		.word	691
 3687 0d78 00010000 		.word	256
 3688 0d7c 00000000 		.word	0
 3689 0d80 02000000 		.word	2
 3690 0d84 AD000000 		.word	173
 3691 0d88 B7020000 		.word	695
 3692 0d8c 00010000 		.word	256
 3693 0d90 00000000 		.word	0
 3694 0d94 02000000 		.word	2
 3695 0d98 AE000000 		.word	174
 3696 0d9c BB020000 		.word	699
 3697 0da0 00010000 		.word	256
 3698 0da4 00000000 		.word	0
 3699 0da8 02000000 		.word	2
 3700 0dac AF000000 		.word	175
 3701 0db0 BF020000 		.word	703
 3702 0db4 00010000 		.word	256
 3703 0db8 00000000 		.word	0
 3704 0dbc 02000000 		.word	2
 3705 0dc0 B0000000 		.word	176
 3706 0dc4 C3020000 		.word	707
 3707 0dc8 00010000 		.word	256
 3708 0dcc 00000000 		.word	0
 3709 0dd0 02000000 		.word	2
 3710 0dd4 B1000000 		.word	177
 3711 0dd8 C7020000 		.word	711
 3712 0ddc 00010000 		.word	256
 3713 0de0 00000000 		.word	0
 3714 0de4 02000000 		.word	2
 3715 0de8 B2000000 		.word	178
 3716 0dec CB020000 		.word	715
 3717 0df0 00010000 		.word	256
 3718 0df4 00000000 		.word	0
 3719 0df8 02000000 		.word	2
 3720 0dfc B3000000 		.word	179
 3721 0e00 CF020000 		.word	719
 3722 0e04 00010000 		.word	256
 3723 0e08 00000000 		.word	0
 3724 0e0c 02000000 		.word	2
 3725 0e10 B4000000 		.word	180
 3726 0e14 D3020000 		.word	723
 3727 0e18 00010000 		.word	256
 3728 0e1c 00000000 		.word	0
 3729 0e20 02000000 		.word	2
 3730 0e24 B5000000 		.word	181
 3731 0e28 D6020000 		.word	726
 3732 0e2c 00020000 		.word	512
 3733 0e30 40000000 		.word	64
 3734 0e34 00000000 		.word	0
 3735 0e38 B6000000 		.word	182
 3736 0e3c D5020000 		.word	725
 3737 0e40 00020000 		.word	512
 3738 0e44 40000000 		.word	64
 3739 0e48 08000000 		.word	8
 3740 0e4c B7000000 		.word	183
 3741 0e50 DA020000 		.word	730
 3742 0e54 00020000 		.word	512
 3743 0e58 40000000 		.word	64
 3744 0e5c 00000000 		.word	0
 3745 0e60 B8000000 		.word	184
 3746 0e64 D9020000 		.word	729
 3747 0e68 00020000 		.word	512
 3748 0e6c 40000000 		.word	64
 3749 0e70 08000000 		.word	8
 3750 0e74 B9000000 		.word	185
 3751 0e78 DE020000 		.word	734
 3752 0e7c 00020000 		.word	512
 3753 0e80 40000000 		.word	64
 3754 0e84 00000000 		.word	0
 3755 0e88 BA000000 		.word	186
 3756 0e8c DD020000 		.word	733
 3757 0e90 00020000 		.word	512
 3758 0e94 40000000 		.word	64
 3759 0e98 08000000 		.word	8
 3760 0e9c BB000000 		.word	187
 3761 0ea0 E2020000 		.word	738
 3762 0ea4 00020000 		.word	512
 3763 0ea8 00000000 		.word	0
 3764 0eac 00000000 		.word	0
 3765 0eb0 BC000000 		.word	188
 3766 0eb4 E1020000 		.word	737
 3767 0eb8 00020000 		.word	512
 3768 0ebc 00000000 		.word	0
 3769 0ec0 08000000 		.word	8
 3770 0ec4 BD000000 		.word	189
 3771 0ec8 E6020000 		.word	742
 3772 0ecc 00020000 		.word	512
 3773 0ed0 00000000 		.word	0
 3774 0ed4 00000000 		.word	0
 3775 0ed8 BE000000 		.word	190
 3776 0edc E5020000 		.word	741
 3777 0ee0 00020000 		.word	512
 3778 0ee4 00000000 		.word	0
 3779 0ee8 08000000 		.word	8
 3780 0eec BF000000 		.word	191
 3781 0ef0 EB020000 		.word	747
 3782 0ef4 00010000 		.word	256
 3783 0ef8 00000000 		.word	0
 3784 0efc 02000000 		.word	2
 3785 0f00 C0000000 		.word	192
 3786 0f04 CE030000 		.word	974
 3787 0f08 00020000 		.word	512
 3788 0f0c 40000000 		.word	64
 3789 0f10 00000000 		.word	0
 3790 0f14 C1000000 		.word	193
 3791 0f18 CD030000 		.word	973
 3792 0f1c 00020000 		.word	512
 3793 0f20 40000000 		.word	64
 3794 0f24 08000000 		.word	8
 3795 0f28 C2000000 		.word	194
 3796 0f2c D2030000 		.word	978
 3797 0f30 00020000 		.word	512
 3798 0f34 40000000 		.word	64
 3799 0f38 00000000 		.word	0
 3800 0f3c C3000000 		.word	195
 3801 0f40 D1030000 		.word	977
 3802 0f44 00020000 		.word	512
 3803 0f48 40000000 		.word	64
 3804 0f4c 08000000 		.word	8
 3805 0f50 C4000000 		.word	196
 3806 0f54 D6030000 		.word	982
 3807 0f58 00020000 		.word	512
 3808 0f5c 40000000 		.word	64
 3809 0f60 00000000 		.word	0
 3810 0f64 C5000000 		.word	197
 3811 0f68 D5030000 		.word	981
 3812 0f6c 00020000 		.word	512
 3813 0f70 40000000 		.word	64
 3814 0f74 08000000 		.word	8
 3815 0f78 C6000000 		.word	198
 3816 0f7c DA030000 		.word	986
 3817 0f80 00020000 		.word	512
 3818 0f84 40000000 		.word	64
 3819 0f88 00000000 		.word	0
 3820 0f8c C7000000 		.word	199
 3821 0f90 D9030000 		.word	985
 3822 0f94 00020000 		.word	512
 3823 0f98 40000000 		.word	64
 3824 0f9c 08000000 		.word	8
 3825 0fa0 C8000000 		.word	200
 3826 0fa4 DE030000 		.word	990
 3827 0fa8 00020000 		.word	512
 3828 0fac 40000000 		.word	64
 3829 0fb0 00000000 		.word	0
 3830 0fb4 C9000000 		.word	201
 3831 0fb8 DD030000 		.word	989
 3832 0fbc 00020000 		.word	512
 3833 0fc0 40000000 		.word	64
 3834 0fc4 08000000 		.word	8
 3835 0fc8 CA000000 		.word	202
 3836 0fcc E2030000 		.word	994
 3837 0fd0 00020000 		.word	512
 3838 0fd4 40000000 		.word	64
 3839 0fd8 00000000 		.word	0
 3840 0fdc CB000000 		.word	203
 3841 0fe0 E1030000 		.word	993
 3842 0fe4 00020000 		.word	512
 3843 0fe8 40000000 		.word	64
 3844 0fec 08000000 		.word	8
 3845 0ff0 CC000000 		.word	204
 3846 0ff4 03000000 		.word	3
 3847 0ff8 00000000 		.word	0
 3848 0ffc 00000000 		.word	0
 3849 1000 02000000 		.word	2
 3850 1004 CD000000 		.word	205
 3851 1008 00000000 		.word	0
 3852 100c 00024000 		.word	4194816
 3853 1010 40000000 		.word	64
 3854 1014 02000000 		.word	2
 3855 1018 CE000000 		.word	206
 3856 101c 00000000 		.word	0
 3857 1020 00000000 		.word	0
 3858 1024 00000000 		.word	0
 3859 1028 00000000 		.word	0
 3860              		.section	.rodata.gs_dma_int_handler_table,"a"
 3861              		.align	2
 3862              		.set	.LANCHOR5,. + 0
 3865              	gs_dma_int_handler_table:
 3866 0000 00000000 		.word	end0_interrupt_handler
 3867 0004 00000000 		.word	end1_interrupt_handler
 3868 0008 00000000 		.word	end2_interrupt_handler
 3869 000c 00000000 		.word	end3_interrupt_handler
 3870 0010 00000000 		.word	end4_interrupt_handler
 3871 0014 00000000 		.word	end5_interrupt_handler
 3872 0018 00000000 		.word	end6_interrupt_handler
 3873 001c 00000000 		.word	end7_interrupt_handler
 3874 0020 00000000 		.word	end8_interrupt_handler
 3875 0024 00000000 		.word	end9_interrupt_handler
 3876 0028 00000000 		.word	end10_interrupt_handler
 3877 002c 00000000 		.word	end11_interrupt_handler
 3878 0030 00000000 		.word	end12_interrupt_handler
 3879 0034 00000000 		.word	end13_interrupt_handler
 3880 0038 00000000 		.word	end14_interrupt_handler
 3881 003c 00000000 		.word	end15_interrupt_handler
 3882              		.section	.rodata.gs_dma_int_num_table,"a"
 3883              		.align	2
 3884              		.set	.LANCHOR4,. + 0
 3887              	gs_dma_int_num_table:
 3888 0000 4E01     		.short	334
 3889 0002 4F01     		.short	335
 3890 0004 5001     		.short	336
 3891 0006 5101     		.short	337
 3892 0008 5201     		.short	338
 3893 000a 5301     		.short	339
 3894 000c 5401     		.short	340
 3895 000e 5501     		.short	341
 3896 0010 5601     		.short	342
 3897 0012 5701     		.short	343
 3898 0014 8601     		.short	390
 3899 0016 8701     		.short	391
 3900 0018 8801     		.short	392
 3901 001a 8901     		.short	393
 3902 001c 8A01     		.short	394
 3903 001e 8B01     		.short	395
 3904              		.section	.rodata.gsp_dma_ch_register_addr_table,"a"
 3905              		.align	2
 3906              		.set	.LANCHOR3,. + 0
 3909              	gsp_dma_ch_register_addr_table:
 3910 0000 006022E8 		.word	-400400384
 3911 0004 406022E8 		.word	-400400320
 3912 0008 806022E8 		.word	-400400256
 3913 000c C06022E8 		.word	-400400192
 3914 0010 006122E8 		.word	-400400128
 3915 0014 406122E8 		.word	-400400064
 3916 0018 806122E8 		.word	-400400000
 3917 001c C06122E8 		.word	-400399936
 3918 0020 006422E8 		.word	-400399360
 3919 0024 406422E8 		.word	-400399296
 3920 0028 806422E8 		.word	-400399232
 3921 002c C06422E8 		.word	-400399168
 3922 0030 006522E8 		.word	-400399104
 3923 0034 406522E8 		.word	-400399040
 3924 0038 806522E8 		.word	-400398976
 3925 003c C06522E8 		.word	-400398912
 3926              		.section	.rodata.gsp_dmars_register_addr_table,"a"
 3927              		.align	2
 3928              		.set	.LANCHOR2,. + 0
 3931              	gsp_dmars_register_addr_table:
 3932 0000 0020FEFC 		.word	-50454528
 3933 0004 0020FEFC 		.word	-50454528
 3934 0008 0420FEFC 		.word	-50454524
 3935 000c 0420FEFC 		.word	-50454524
 3936 0010 0820FEFC 		.word	-50454520
 3937 0014 0820FEFC 		.word	-50454520
 3938 0018 0C20FEFC 		.word	-50454516
 3939 001c 0C20FEFC 		.word	-50454516
 3940 0020 1020FEFC 		.word	-50454512
 3941 0024 1020FEFC 		.word	-50454512
 3942 0028 1420FEFC 		.word	-50454508
 3943 002c 1420FEFC 		.word	-50454508
 3944 0030 1820FEFC 		.word	-50454504
 3945 0034 1820FEFC 		.word	-50454504
 3946 0038 1C20FEFC 		.word	-50454500
 3947 003c 1C20FEFC 		.word	-50454500
 3948              		.text
 3949              	.Letext0:
 3950              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 3951              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\lib\\gcc\\arm-none
 3952              		.file 5 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 3953              		.file 6 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 3954              		.file 7 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 3955              		.file 8 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 3956              		.file 9 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 3957              		.file 10 "C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/system/inc/r_
 3958              		.file 11 "C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/system/iodefi
 3959              		.file 12 "C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/system/inc/dr
 3960              		.file 13 "C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/os_abstractio
 3961              		.file 14 "C:\\Users\\ryota\\e2_studio\\workspace\\rza2m_ssif_sample_freertos_gcc\\generate\\sc_dri
 3962              		.file 15 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\in
 3963              		.file 16 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\in
 3964              		.file 17 "C:\\Users\\ryota\\e2_studio\\workspace\\rza2m_ssif_sample_freertos_gcc\\generate\\sc_dri
 3965              		.file 18 "C:\\Users\\ryota\\e2_studio\\workspace\\rza2m_ssif_sample_freertos_gcc\\generate\\sc_dri
 3966              		.file 19 "C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/drivers/r_int
 3967              		.file 20 "C:\\Users\\ryota\\e2_studio\\workspace\\rza2m_ssif_sample_freertos_gcc\\generate\\sc_dri
DEFINED SYMBOLS
                            *ABS*:00000000 r_dmac_lld_rza2m.c
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:17     .text.validate_settings:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:25     .text.validate_settings:00000000 validate_settings
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:127    .text.R_DMAC_ErrInterruptHandler:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:133    .text.R_DMAC_ErrInterruptHandler:00000000 R_DMAC_ErrInterruptHandler
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:2783   .bss.s_channel_settings:00000000 .LANCHOR0
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:214    .text.R_DMAC_EndHandlerProcess:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:219    .text.R_DMAC_EndHandlerProcess:00000000 R_DMAC_EndHandlerProcess
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:249    .text.end0_interrupt_handler:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:254    .text.end0_interrupt_handler:00000000 end0_interrupt_handler
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:274    .text.end1_interrupt_handler:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:279    .text.end1_interrupt_handler:00000000 end1_interrupt_handler
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:299    .text.end2_interrupt_handler:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:304    .text.end2_interrupt_handler:00000000 end2_interrupt_handler
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:324    .text.end3_interrupt_handler:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:329    .text.end3_interrupt_handler:00000000 end3_interrupt_handler
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:349    .text.end4_interrupt_handler:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:354    .text.end4_interrupt_handler:00000000 end4_interrupt_handler
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:374    .text.end5_interrupt_handler:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:379    .text.end5_interrupt_handler:00000000 end5_interrupt_handler
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:399    .text.end6_interrupt_handler:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:404    .text.end6_interrupt_handler:00000000 end6_interrupt_handler
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:424    .text.end7_interrupt_handler:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:429    .text.end7_interrupt_handler:00000000 end7_interrupt_handler
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:449    .text.end8_interrupt_handler:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:454    .text.end8_interrupt_handler:00000000 end8_interrupt_handler
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:474    .text.end9_interrupt_handler:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:479    .text.end9_interrupt_handler:00000000 end9_interrupt_handler
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:499    .text.end10_interrupt_handler:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:504    .text.end10_interrupt_handler:00000000 end10_interrupt_handler
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:524    .text.end11_interrupt_handler:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:529    .text.end11_interrupt_handler:00000000 end11_interrupt_handler
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:549    .text.end12_interrupt_handler:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:554    .text.end12_interrupt_handler:00000000 end12_interrupt_handler
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:574    .text.end13_interrupt_handler:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:579    .text.end13_interrupt_handler:00000000 end13_interrupt_handler
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:599    .text.end14_interrupt_handler:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:604    .text.end14_interrupt_handler:00000000 end14_interrupt_handler
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:624    .text.end15_interrupt_handler:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:629    .text.end15_interrupt_handler:00000000 end15_interrupt_handler
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:649    .text.map_transfer_unit_size_to_reg:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:654    .text.map_transfer_unit_size_to_reg:00000000 map_transfer_unit_size_to_reg
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:672    .text.map_transfer_unit_size_to_reg:0000001c $d
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:706    .text.map_transfer_unit_size_to_reg:000000a0 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:798    .text.determine_chcfg_n_value:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:803    .text.determine_chcfg_n_value:00000000 determine_chcfg_n_value
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:911    .text.determine_chext_n_value:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:916    .text.determine_chext_n_value:00000000 determine_chext_n_value
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:982    .text.map_reg_to_transfer_unit_size:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:987    .text.map_reg_to_transfer_unit_size:00000000 map_reg_to_transfer_unit_size
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:1004   .text.map_reg_to_transfer_unit_size:00000010 $d
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:1013   .text.map_reg_to_transfer_unit_size:0000002c $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:1077   .rodata.R_DMAC_GetVersion.str1.4:00000000 $d
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:1078   .rodata.R_DMAC_GetVersion.str1.4:00000000 .LC0
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:1081   .text.R_DMAC_GetVersion:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:1087   .text.R_DMAC_GetVersion:00000000 R_DMAC_GetVersion
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:1123   .text.R_DMAC_CloseChannel:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:1129   .text.R_DMAC_CloseChannel:00000000 R_DMAC_CloseChannel
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:2790   .rodata.DMAC_SC_TABLE:00000000 .LANCHOR1
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:3928   .rodata.gsp_dmars_register_addr_table:00000000 .LANCHOR2
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:1188   .text.R_DMAC_Enable:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:1194   .text.R_DMAC_Enable:00000000 R_DMAC_Enable
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:3906   .rodata.gsp_dma_ch_register_addr_table:00000000 .LANCHOR3
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:1256   .text.R_DMAC_Disable:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:1262   .text.R_DMAC_Disable:00000000 R_DMAC_Disable
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:1369   .text.R_DMAC_SoftwareTrigger:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:1375   .text.R_DMAC_SoftwareTrigger:00000000 R_DMAC_SoftwareTrigger
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:1413   .text.R_DMAC_ConfigureChannel:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:1419   .text.R_DMAC_ConfigureChannel:00000000 R_DMAC_ConfigureChannel
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:2824   .rodata.gs_dma_configuration_table:00000000 gs_dma_configuration_table
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:1638   .text.R_DMAC_SmartConfigureChannel:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:1644   .text.R_DMAC_SmartConfigureChannel:00000000 R_DMAC_SmartConfigureChannel
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:1708   .text.R_DMAC_OpenChannel:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:1714   .text.R_DMAC_OpenChannel:00000000 R_DMAC_OpenChannel
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:1737   .text.R_DMAC_GetChannelConfiguration:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:1743   .text.R_DMAC_GetChannelConfiguration:00000000 R_DMAC_GetChannelConfiguration
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:1938   .text.R_DMAC_HWInitialise:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:1944   .text.R_DMAC_HWInitialise:00000000 R_DMAC_HWInitialise
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:2034   .text.R_DMAC_InitialiseData:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:2040   .text.R_DMAC_InitialiseData:00000000 R_DMAC_InitialiseData
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:2083   .text.R_DMAC_SetDmaCompleteCallback:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:2089   .text.R_DMAC_SetDmaCompleteCallback:00000000 R_DMAC_SetDmaCompleteCallback
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:2120   .text.R_DMAC_SetDmaErrorCallback:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:2126   .text.R_DMAC_SetDmaErrorCallback:00000000 R_DMAC_SetDmaErrorCallback
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:2158   .text.R_DMAC_GetDmaCompleteCallback:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:2164   .text.R_DMAC_GetDmaCompleteCallback:00000000 R_DMAC_GetDmaCompleteCallback
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:2197   .text.R_DMAC_GetDmaErrorCallback:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:2203   .text.R_DMAC_GetDmaErrorCallback:00000000 R_DMAC_GetDmaErrorCallback
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:2237   .text.R_DMAC_InitialiseInterrupts:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:2243   .text.R_DMAC_InitialiseInterrupts:00000000 R_DMAC_InitialiseInterrupts
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:3884   .rodata.gs_dma_int_num_table:00000000 .LANCHOR4
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:3862   .rodata.gs_dma_int_handler_table:00000000 .LANCHOR5
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:2321   .text.R_DMAC_HWUninitialise:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:2327   .text.R_DMAC_HWUninitialise:00000000 R_DMAC_HWUninitialise
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:2415   .text.R_DMAC_UnInitialiseInterrupts:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:2421   .text.R_DMAC_UnInitialiseInterrupts:00000000 R_DMAC_UnInitialiseInterrupts
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:2488   .text.R_DMAC_GetChannel:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:2494   .text.R_DMAC_GetChannel:00000000 R_DMAC_GetChannel
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:2531   .text.R_DMAC_EnableChannelInterrupt:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:2537   .text.R_DMAC_EnableChannelInterrupt:00000000 R_DMAC_EnableChannelInterrupt
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:2574   .text.R_DMAC_DisableChannelInterrupt:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:2580   .text.R_DMAC_DisableChannelInterrupt:00000000 R_DMAC_DisableChannelInterrupt
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:2617   .text.R_DMAC_SetNextTransfer:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:2623   .text.R_DMAC_SetNextTransfer:00000000 R_DMAC_SetNextTransfer
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:2741   .text.R_DMAC_GetCrtbRegisterValue:00000000 $a
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:2747   .text.R_DMAC_GetCrtbRegisterValue:00000000 R_DMAC_GetCrtbRegisterValue
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:2782   .bss.s_channel_settings:00000000 $d
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:2786   .bss.s_channel_settings:00000000 s_channel_settings
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:2789   .rodata.DMAC_SC_TABLE:00000000 $d
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:2793   .rodata.DMAC_SC_TABLE:00000000 DMAC_SC_TABLE
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:2821   .rodata.gs_dma_configuration_table:00000000 $d
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:3861   .rodata.gs_dma_int_handler_table:00000000 $d
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:3865   .rodata.gs_dma_int_handler_table:00000000 gs_dma_int_handler_table
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:3883   .rodata.gs_dma_int_num_table:00000000 $d
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:3887   .rodata.gs_dma_int_num_table:00000000 gs_dma_int_num_table
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:3905   .rodata.gsp_dma_ch_register_addr_table:00000000 $d
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:3909   .rodata.gsp_dma_ch_register_addr_table:00000000 gsp_dma_ch_register_addr_table
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:3927   .rodata.gsp_dmars_register_addr_table:00000000 $d
C:\Users\ryota\AppData\Local\Temp\cc4GXKYi.s:3931   .rodata.gsp_dmars_register_addr_table:00000000 gsp_dmars_register_addr_table
                           .group:00000000 wm4.0.3d5c910ebb40df6df78b28e37cd67f3d
                           .group:00000000 wm4._newlib_version.h.4.1ef4e12f167f8b69d7c30054be56050d
                           .group:00000000 wm4.newlib.h.18.1c9fedb6b3cd797cff253cc0fd593ef2
                           .group:00000000 wm4.ieeefp.h.77.3f06799abf5dd88bdddee084775a1223
                           .group:00000000 wm4.features.h.22.fad1cec3bc7ff06488171438dbdcfd02
                           .group:00000000 wm4.config.h.224.c701144a7b0518c6ee9b9b5465b79f81
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760
                           .group:00000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:00000000 wm4.stddef.h.181.c3f52a3b0f4c288bddb5dda1562858e2
                           .group:00000000 wm4.cdefs.h.49.6260d97adb8d27534cbdc0f868b8ea87
                           .group:00000000 wm4.stddef.h.39.b727a6c3269d9d6ef9fc646b721a8287
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.155.3588ebfdd1e8c7ede80509bb9c3b8009
                           .group:00000000 wm4._types.h.127.34941de1b2539d59d5cac00e0dd27a45
                           .group:00000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.77.dcd6129ff07fe81bd5636db29abe53b2
                           .group:00000000 wm4.types.h.40.8b6acba56cefbb11746718204edc8f5e
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4._endian.h.31.65a10590763c3dde1ac4a7f66d7d4891
                           .group:00000000 wm4.endian.h.9.49f3a4695c1b61e8a0808de3c4a106cb
                           .group:00000000 wm4._timeval.h.32.bec3221fa7a9bb0bdde696c9c57e47d2
                           .group:00000000 wm4.timespec.h.41.d855182eb0e690443ab8651bcedca6e1
                           .group:00000000 wm4.select.h.19.97ca6fd0c752a0f3b6719fd314d361e6
                           .group:00000000 wm4.types.h.51.5571ec98f267d17d3c670b7a3ba33afa
                           .group:00000000 wm4.sched.h.22.c60982713a5c428609783c78f9c78d95
                           .group:00000000 wm4._pthreadtypes.h.36.fcee9961c35163dde6267ef772ad1972
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.81.932d0c162786b883f622b8d05c120c78
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.math.h.13.97100c05caf9f40dd9f5a3cda48ccc01
                           .group:00000000 wm4.r_typedefs.h.38.e90d9de5300d9ae020e5db8c5af88b3e
                           .group:00000000 wm4.rza_io_regrw.h.33.07c1ee176b41ade23637426c80e4b86a
                           .group:00000000 wm4.adc_iodefine.h.29.14c6f50dce37432a7d004e4b1ce33da7
                           .group:00000000 wm4.bsc_iodefine.h.29.9281d1f3639266933964d6d0c2d42c4f
                           .group:00000000 wm4.ceu_iodefine.h.29.2a669d0b46fdde030a50db9e3c307fbf
                           .group:00000000 wm4.cpg_iodefine.h.29.d6fdc9cb4798723afd88b251d64c2ce2
                           .group:00000000 wm4.csi2link_iodefine.h.29.221c4531636a409f24d307b16341ada8
                           .group:00000000 wm4.dmac_iodefine.h.29.578fccc2cc1da886ec95a029bf874f01
                           .group:00000000 wm4.drpk_iodefine.h.29.580eb8588a2b2d43d2726fbe791e513f
                           .group:00000000 wm4.drw_iodefine.h.29.df30f4a4a34a79f6a86c4df91353dffe
                           .group:00000000 wm4.edmac_iodefine.h.29.33e8759349004a722f42f5429c1353f6
                           .group:00000000 wm4.eptpc_iodefine.h.29.74d8f9fab0f5549b56097fb9e937dde8
                           .group:00000000 wm4.etherc_iodefine.h.29.14602750383a574f1c21f994ad33a366
                           .group:00000000 wm4.gpio_iodefine.h.29.3d0b021c56839cee4ae5149903684e4b
                           .group:00000000 wm4.gpt_iodefine.h.29.557ead75d7b0585b898d3898b64c7f87
                           .group:00000000 wm4.hyper_iodefine.h.29.000caadbb74d881e97db55b39b432154
                           .group:00000000 wm4.imr_iodefine.h.29.77c022f017e711c4d51cc0145db1dad3
                           .group:00000000 wm4.intc_iodefine.h.29.b68f5799a35a7495d63b4cd458e1ba57
                           .group:00000000 wm4.irda_iodefine.h.29.37e67bd2005173d68a74d1cc937d8444
                           .group:00000000 wm4.jcu_iodefine.h.29.3aca452908962e7a7ccf26164751feda
                           .group:00000000 wm4.lvds_iodefine.h.29.c11cbe1900e5209c8dcc76c2336c16bc
                           .group:00000000 wm4.mtu_iodefine.h.29.5498fb974bb53caf05aa143c2deec781
                           .group:00000000 wm4.nandc_iodefine.h.29.e0b343306750f017ee86e169ad98efe9
                           .group:00000000 wm4.octa_iodefine.h.29.4cb0d62e4b9633e173858000dc1c626c
                           .group:00000000 wm4.ostm_iodefine.h.29.6914f7e330a1cf0008b34219adcdfed4
                           .group:00000000 wm4.pl_iodefine.h.29.abbb6d725aed990aa8343242bfe31416
                           .group:00000000 wm4.pmg_iodefine.h.29.8bcfbc4771a6f9b7dd4d6f504427219e
                           .group:00000000 wm4.poeg_iodefine.h.29.0d8e258d10986260cbc70cfb8c0ef273
                           .group:00000000 wm4.poe_iodefine.h.29.fe74e55e7b6b4afbe3596c74ba035e98
                           .group:00000000 wm4.prr_iodefine.h.29.c1f15576f7a27b9c83aa3b40f5b2f988
                           .group:00000000 wm4.ptpedmac_iodefine.h.29.cd24a93374ce35cebc41e26889d619ef
                           .group:00000000 wm4.rcanfd_iodefine.h.29.532dd48b82fcb61d63538aba4b6f1289
                           .group:00000000 wm4.rcan_iodefine.h.29.a47a89db1b35c12b54af48fa1956acba
                           .group:00000000 wm4.riic_iodefine.h.29.f96943d49800d297612c4af3bba5c943
                           .group:00000000 wm4.rspi_iodefine.h.29.7efa041fe34a7d27db66a7b337879dfe
                           .group:00000000 wm4.rtc_iodefine.h.29.6dc76be5ca3df69cecb5a81d06cc46b5
                           .group:00000000 wm4.scifa_iodefine.h.29.b04ccd664d71baaf31c75761c45b9c4d
                           .group:00000000 wm4.scim_iodefine.h.29.87d0760abf94446b00d826c797bf0ff2
                           .group:00000000 wm4.sdmmc_iodefine.h.29.e67e9815445e8057a3262d1566bea0db
                           .group:00000000 wm4.spdif_iodefine.h.29.59f5d70150fa200a4d8ee50be1ee34c8
                           .group:00000000 wm4.spibsc_iodefine.h.29.f4930f8b8da1140200204513a363c76f
                           .group:00000000 wm4.sprite_iodefine.h.29.55796d1fa083a2457fea4ece974a192e
                           .group:00000000 wm4.ssif_iodefine.h.29.054ec6d95f487f631f16aee39c85c47a
                           .group:00000000 wm4.usb_iodefine.h.29.6dc44ea388ba227e8fdcfb33c315887b
                           .group:00000000 wm4.vdc_iodefine.h.29.db282ded1f052d8567fbbd3b61ce8f7a
                           .group:00000000 wm4.vin_iodefine.h.29.9b392e5601347d53e64be3272934e170
                           .group:00000000 wm4.wdt_iodefine.h.29.ed07bb44b797072f8c28b41c64fdca30
                           .group:00000000 wm4.iobitmask.h.29.773e8f8428b0c21e1206a8c47a6d3927
                           .group:00000000 wm4.adc_iobitmask.h.29.48ba2821c8a4fc20022447ad9316d399
                           .group:00000000 wm4.bsc_iobitmask.h.29.115d15c4ad4b48e00598dcd62d33c637
                           .group:00000000 wm4.ceu_iobitmask.h.29.413b5b68bb3c2148786493166a57173e
                           .group:00000000 wm4.cpg_iobitmask.h.29.128911f0454a5339c74031b8d73e8fed
                           .group:00000000 wm4.csi2link_iobitmask.h.29.701c130cb17627664fe7c147084057cf
                           .group:00000000 wm4.dmac_iobitmask.h.29.98850e876107975c53dc0bb8ebb53eb5
                           .group:00000000 wm4.drpk_iobitmask.h.29.167e7cf6b1feb4d38b8903a46d8c35ac
                           .group:00000000 wm4.drw_iobitmask.h.29.71d46f2244f6e7ae6117fe6c41c5567d
                           .group:00000000 wm4.edmac_iobitmask.h.29.4e406d859155ba914663e1cf61cad89a
                           .group:00000000 wm4.eptpc_iobitmask.h.29.64bcd0a67db3a886572992ae6da8898c
                           .group:00000000 wm4.etherc_iobitmask.h.29.07b13cb10c426023658e5c51f952b6de
                           .group:00000000 wm4.gpio_iobitmask.h.29.ea8c1464682eb61f2d0763b97ed530f9
                           .group:00000000 wm4.gpt_iobitmask.h.29.94173800a704c5ba32e348ba97cd23cf
                           .group:00000000 wm4.hyper_iobitmask.h.29.f09febbc7b835674abe34ae75f3c700d
                           .group:00000000 wm4.imr2_iobitmask.h.29.fff702c4c9409266054e806327fa236b
                           .group:00000000 wm4.intc_iobitmask.h.29.6d3be2e47bf3d7eb7e91eeddcab863af
                           .group:00000000 wm4.irda_iobitmask.h.29.6f43dde454e599a1d4a8be2978ac9459
                           .group:00000000 wm4.jcu_iobitmask.h.29.9fd48851a81ff31733aa19b29e4846ad
                           .group:00000000 wm4.lvds_iobitmask.h.29.4a6f69c8911426fa05f0b05eab5f5e15
                           .group:00000000 wm4.mtu_iobitmask.h.29.0dfead439d92d73e6bac91e937399f90
                           .group:00000000 wm4.nandc_iobitmask.h.29.26dc88335e3fd43a64a25f5ba82d9db4
                           .group:00000000 wm4.octa_iobitmask.h.29.75dc3e3c70ac86c7551744de3991f583
                           .group:00000000 wm4.ostm_iobitmask.h.29.38ee9f4e1711e17bd3f38545ba631cde
                           .group:00000000 wm4.pl310_iobitmask.h.29.c1ef5625c0a9d67f24e89fe2fd7e4886
                           .group:00000000 wm4.pmg_iobitmask.h.29.d20cb8352080a58cf6cbf526935d968e
                           .group:00000000 wm4.poe3_iobitmask.h.29.3a3444cc2dbf606e2370573e16d57254
                           .group:00000000 wm4.poeg_iobitmask.h.29.5601eb8cf1161926d683c0720340f85d
                           .group:00000000 wm4.prr_iobitmask.h.29.52f8479a52e2236c122b5956e4bdbfce
                           .group:00000000 wm4.ptpedmac_iobitmask.h.29.494dcb2240ebba7fa20d0c2ab02007f7
                           .group:00000000 wm4.rcanfd_iobitmask.h.29.d172f89cbc4f253e32a4e10346bdc9f6
                           .group:00000000 wm4.rcan_iobitmask.h.29.c6f8b9b62e8fdc007f8b5f40c1f7e95d
                           .group:00000000 wm4.riic_iobitmask.h.29.faa52a36e584704b50a2c22ab62c84de
                           .group:00000000 wm4.rspi_iobitmask.h.29.2e257f44186c83ca40dbb0db2548623b
                           .group:00000000 wm4.rtc_iobitmask.h.29.2c82d3237997f1de7d2ac9d93855f3da
                           .group:00000000 wm4.scifa_iobitmask.h.29.c7af830569e0d6a26f3d66e3adc293d7
                           .group:00000000 wm4.scim_iobitmask.h.29.3b5e9d8b03a11c94acd93de96d2037f6
                           .group:00000000 wm4.sdmmc_iobitmask.h.29.21d47a25c0df1ed3d24cd6232ec3b4e7
                           .group:00000000 wm4.spdif_iobitmask.h.29.c16f83f628828ab24aa2b72615b93e69
                           .group:00000000 wm4.spibsc_iobitmask.h.29.8ade4a581f57cd5b82569a69eb5f0d67
                           .group:00000000 wm4.sprite_iobitmask.h.29.82888597faf7ebb3bc86b5f1018a2253
                           .group:00000000 wm4.ssif_iobitmask.h.29.482529b431f1ad627a02168620c61eee
                           .group:00000000 wm4.usb_iobitmask.h.29.aae4dfd463dfdd120bf5855c9dc97483
                           .group:00000000 wm4.vdc6_iobitmask.h.29.3ce0a3f9d2209ce71e4fec48b4ecb79a
                           .group:00000000 wm4.vin_iobitmask.h.29.576a1d6e4b2cf6cbd353044865e437f2
                           .group:00000000 wm4.wdt_iobitmask.h.29.c612db09eac33fb3da8d8aaee67287a9
                           .group:00000000 wm4.r_startup_config.h.28.41a2bd9676f9208cac4163ceb2eb9006
                           .group:00000000 wm4.r_compiler_abstraction_api.h.26.bb21b39b83806cb7bb8838b6f825dcff
                           .group:00000000 wm4.driver.h.34.180df73e0731406f5e50150641059ede
                           .group:00000000 wm4.r_os_abstraction_api.h.60.0331cc3a2f471de784d61b225d2e9127
                           .group:00000000 wm4.compiler_settings.h.55.412db3588640e7e83336e77c1cd11233
                           .group:00000000 wm4.syslimits.h.38.a5cadcb164df32bfe95032c693331b67
                           .group:00000000 wm4.limits.h.9.70fb0ada6f71b16202a66baaa6d8ea70
                           .group:00000000 wm4.limits.h.60.56a1ae353e2028a24298ec6463b8b593
                           .group:00000000 wm4.r_dmac_lld_cfg_rza2m.h.35.50e14b1855eac36f6b7e2eaf57bda29c
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.stddef.h.155.ba788add86a0e365f264484f110c3c29
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.f4862cfbf4363a1db01842d5bdf72c18
                           .group:00000000 wm4.reent.h.91.b3ea049ebc5486622b61409b78486f84
                           .group:00000000 wm4._default_fcntl.h.6.791f38f41eee7843f224ce48f47caa9b
                           .group:00000000 wm4.time.h.8.db4619001f026d0b4874c029fef0e91f
                           .group:00000000 wm4.time.h.2.4581ce0ffb6627cfc02162c94bf846c9
                           .group:00000000 wm4.time.h.25.0e6a0fdbc9955f5707ed54246ed2e089
                           .group:00000000 wm4.time.h.162.85256a1e684b58f061361067da714e0e
                           .group:00000000 wm4.stat.h.54.5a9b823658423102e7a8de4ed089eedc
                           .group:00000000 wm4.fcntl.h.9.9336f33d7f5028f694c75e6e224e0cf7
                           .group:00000000 wm4.r_devlink_wrapper.h.72.ad1de4c851513efa3aed0532ebca7ca2
                           .group:00000000 wm4.r_dmac_drv_api.h.38.3f633d0a672a1c8d5076ce5415151888
                           .group:00000000 wm4.r_dmac_drv_sc_cfg.h.56.4eb64f02fb9c1ad6ae4e7147704e1fee
                           .group:00000000 wm4.r_dmac_lld_rza2m.h.42.6d0903f61c43067f639b84d7ff4702eb
                           .group:00000000 wm4.r_intc_lld_rza2m.h.35.148dee33e6a963828fdce2545668b517

UNDEFINED SYMBOLS
R_INTC_RegistIntFunc
R_INTC_SetPriority
R_INTC_Disable
R_INTC_Enable
