/*
 * CMSC 22200
 *
 * ARM pipeline timing simulator
 */

#ifndef _PIPE_H_
#define _PIPE_H_

#include "shell.h"
#include "stdbool.h"
#include "helper.h"
#include "bp.h"
#include "shell.h"
#include "cache.h"
#include "pipe.h"

#include <limits.h>



#define ARM_REGS 32

// PIPELINE REGISTER
typedef struct IF_ID_REGS {
	uint64_t PC, instruction;
	BTB_entry_t accessed_entry;
	int PHT_result;
} IF_ID_REGS;

typedef struct ID_EX_REGS {
	uint64_t PC, instruction, immediate, primary_data_holder, secondary_data_holder;
	BTB_entry_t accessed_entry;
	int PHT_result;
} ID_EX_REGS;

typedef struct EX_MEM_REGS {
	uint64_t PC, instruction, ALU_result, data_to_write;
} EX_MEM_REGS;

typedef struct MEM_WB_REGS {
	uint64_t instruction, fetched_data, ALU_result, data_to_write;
} MEM_WB_REGS;

typedef struct Pipeline_Regs {
	IF_ID_REGS IF_ID_RESERVOIR;
	IF_ID_REGS IF_ID;
	ID_EX_REGS ID_EX;
	EX_MEM_REGS EX_MEM;
	EX_MEM_REGS TEMP_EX_MEM;
	MEM_WB_REGS MEM_WB;
} Pipeline_Regs;

// END PIPELINE REGISTER STRUCTS


typedef struct CPU_State {
	/* register file state */
	int64_t REGS[ARM_REGS];
	int FLAG_N;        /* flag N */
	int FLAG_Z;        /* flag Z */

	/* program counter in fetch stage */
	uint64_t PC;
	

	Pipeline_Regs CURRENT_REGS, START_REGS;
	bp_t BP;

	/* FLAGS */
	int FETCH_MORE;
	int BUBBLE;
	int CYCLE_STALL_INSTRUCT_CACHE;
	int CYCLE_STALL_DATA_CACHE;

	cache_t *theInstructionCache;
	cache_t *theDataCache;

	int RUN_BIT;
} CPU_State;

/* called during simulator startup */
void pipe_init();

/* this function calls the others */
void pipe_cycle();

/* each of these functions implements one stage of the pipeline */
void pipe_stage_fetch();
void pipe_stage_decode();
void pipe_stage_execute();
void pipe_stage_mem();
void pipe_stage_wb();


void set_settings_pred_miss();

#endif
