// Seed: 2945996198
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout supply0 id_1;
  assign id_1 = 1'b0 <-> id_2 - id_3;
  assign module_1.id_7 = 0;
  assign id_2 = id_2;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    output wor id_2,
    input uwire id_3,
    output logic id_4,
    input wire id_5,
    input tri1 id_6
    , id_23, id_24,
    input tri1 id_7,
    input tri1 id_8,
    output wor id_9,
    input supply0 id_10,
    input tri0 id_11,
    input supply0 id_12,
    input supply0 id_13,
    input tri0 id_14,
    input tri0 id_15,
    output wire id_16,
    output wand id_17,
    input wire id_18,
    input tri0 id_19,
    output wand id_20,
    output tri1 id_21
);
  assign id_16 = -1;
  assign id_2  = id_24;
  module_0 modCall_1 (
      id_23,
      id_24,
      id_23
  );
  assign id_16 = id_18;
  assign id_2  = 1;
  assign id_16 = id_5;
  assign id_4  = 1;
  initial id_4 <= 1 > id_7;
endmodule
