
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014474    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001527    0.000763    0.000763 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020897    0.035954    0.085658    0.086422 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035960    0.000755    0.087176 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019496    0.036144    0.104331    0.191507 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036149    0.001081    0.192588 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.018970    0.067582    0.307322    0.499910 v _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.067606    0.001231    0.501142 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008189    0.082834    0.636538    1.137679 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net24 (net)
                      0.082834    0.000645    1.138324 v fanout67/A (sg13g2_buf_8)
     8    0.039644    0.047510    0.148096    1.286420 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.047665    0.001872    1.288292 v _172_/B (sg13g2_nor2_1)
     3    0.019281    0.267883    0.232985    1.521277 ^ _172_/Y (sg13g2_nor2_1)
                                                         _120_ (net)
                      0.267918    0.002569    1.523845 ^ _174_/A (sg13g2_nor2_1)
     2    0.010008    0.109696    0.169722    1.693567 v _174_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.109705    0.001082    1.694649 v _175_/B (sg13g2_nand2_1)
     1    0.003360    0.056105    0.085815    1.780464 ^ _175_/Y (sg13g2_nand2_1)
                                                         _123_ (net)
                      0.056105    0.000132    1.780596 ^ _180_/A1 (sg13g2_a221oi_1)
     1    0.003260    0.127620    0.115324    1.895920 v _180_/Y (sg13g2_a221oi_1)
                                                         _009_ (net)
                      0.127620    0.000127    1.896047 v _196_/C (sg13g2_nor4_1)
     1    0.007893    0.290696    0.315565    2.211612 ^ _196_/Y (sg13g2_nor4_1)
                                                         _025_ (net)
                      0.290696    0.000594    2.212206 ^ _214_/A2 (sg13g2_a21oi_1)
     1    0.002846    0.090554    0.175684    2.387891 v _214_/Y (sg13g2_a21oi_1)
                                                         net4 (net)
                      0.090554    0.000111    2.388002 v output4/A (sg13g2_buf_2)
     1    0.083277    0.223414    0.291780    2.679782 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.223740    0.006332    2.686113 v sine_out[0] (out)
                                              2.686113   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -2.686113   data arrival time
---------------------------------------------------------------------------------------------
                                              1.163887   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
