//------------------------------------------------------------------------------
// SPI Sequencer
// Generated by VerifAI - Natural Language to UVM Testbench Generator
//------------------------------------------------------------------------------

`ifndef SPI_SEQUENCER_SV
`define SPI_SEQUENCER_SV

class spi_sequencer extends uvm_sequencer #(spi_seq_item);
    
    `uvm_component_utils(spi_sequencer)
    
    //--------------------------------------------------------------------------
    // Configuration
    //--------------------------------------------------------------------------
    int default_slave = 0;
    spi_mode_t default_mode = SPI_MODE_{{ spi_mode | default(0) }};
    
    //--------------------------------------------------------------------------
    // Constructor
    //--------------------------------------------------------------------------
    
    function new(string name = "spi_sequencer", uvm_component parent = null);
        super.new(name, parent);
    endfunction
    
    //--------------------------------------------------------------------------
    // Build Phase
    //--------------------------------------------------------------------------
    
    virtual function void build_phase(uvm_phase phase);
        super.build_phase(phase);
    endfunction
    
endclass : spi_sequencer

`endif // SPI_SEQUENCER_SV
