{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 16 19:05:19 2018 " "Info: Processing started: Wed May 16 19:05:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "cpu EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design cpu" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 1113 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "118 118 " "Critical Warning: No exact pin location assignment(s) for 118 pins of 118 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu\[7\] " "Info: Pin alu\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu[7] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 944 960 168 "alu\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 371 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu\[6\] " "Info: Pin alu\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu[6] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 944 960 168 "alu\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 372 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu\[5\] " "Info: Pin alu\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu[5] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 944 960 168 "alu\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 373 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu\[4\] " "Info: Pin alu\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu[4] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 944 960 168 "alu\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 374 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu\[3\] " "Info: Pin alu\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu[3] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 944 960 168 "alu\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 375 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu\[2\] " "Info: Pin alu\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu[2] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 944 960 168 "alu\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 376 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu\[1\] " "Info: Pin alu\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu[1] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 944 960 168 "alu\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 377 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu\[0\] " "Info: Pin alu\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu[0] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 944 960 168 "alu\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 378 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num\[1\] " "Info: Pin num\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { num[1] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 800 816 168 "num\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { num[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 411 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num\[0\] " "Info: Pin num\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { num[0] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 800 816 168 "num\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { num[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 412 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ron\[7\] " "Info: Pin ron\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ron[7] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 992 1008 168 "ron\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ron[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 429 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ron\[6\] " "Info: Pin ron\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ron[6] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 992 1008 168 "ron\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ron[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 430 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ron\[5\] " "Info: Pin ron\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ron[5] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 992 1008 168 "ron\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ron[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 431 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ron\[4\] " "Info: Pin ron\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ron[4] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 992 1008 168 "ron\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ron[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 432 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ron\[3\] " "Info: Pin ron\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ron[3] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 992 1008 168 "ron\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ron[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 433 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ron\[2\] " "Info: Pin ron\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ron[2] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 992 1008 168 "ron\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ron[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 434 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ron\[1\] " "Info: Pin ron\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ron[1] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 992 1008 168 "ron\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ron[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 435 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ron\[0\] " "Info: Pin ron\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ron[0] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 992 1008 168 "ron\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ron[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 436 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_rom " "Info: Pin read_rom not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { read_rom } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { 424 1336 1512 440 "read_rom" "" } { 432 1238 1336 492 "read_rom" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read_rom } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 457 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom\[7\] " "Info: Pin rom\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rom[7] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { 576 1558 1734 592 "rom\[7..0\]" "" } { 528 1502 1556 544 "rom\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 355 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom\[6\] " "Info: Pin rom\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rom[6] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { 576 1558 1734 592 "rom\[7..0\]" "" } { 528 1502 1556 544 "rom\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 356 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom\[5\] " "Info: Pin rom\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rom[5] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { 576 1558 1734 592 "rom\[7..0\]" "" } { 528 1502 1556 544 "rom\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 357 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom\[4\] " "Info: Pin rom\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rom[4] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { 576 1558 1734 592 "rom\[7..0\]" "" } { 528 1502 1556 544 "rom\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 358 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom\[3\] " "Info: Pin rom\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rom[3] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { 576 1558 1734 592 "rom\[7..0\]" "" } { 528 1502 1556 544 "rom\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 359 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom\[2\] " "Info: Pin rom\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rom[2] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { 576 1558 1734 592 "rom\[7..0\]" "" } { 528 1502 1556 544 "rom\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 360 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom\[1\] " "Info: Pin rom\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rom[1] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { 576 1558 1734 592 "rom\[7..0\]" "" } { 528 1502 1556 544 "rom\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 361 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom\[0\] " "Info: Pin rom\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rom[0] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { 576 1558 1734 592 "rom\[7..0\]" "" } { 528 1502 1556 544 "rom\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 362 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_out " "Info: Pin rom_out not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rom_out } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { 440 1624 1800 456 "rom_out" "" } { 432 1144 1608 448 "rom_out" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 459 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram\[7\] " "Info: Pin ram\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ram[7] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { 272 1480 1656 288 "ram\[7..0\]" "" } { 232 1450 1504 248 "ram\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 363 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram\[6\] " "Info: Pin ram\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ram[6] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { 272 1480 1656 288 "ram\[7..0\]" "" } { 232 1450 1504 248 "ram\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 364 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram\[5\] " "Info: Pin ram\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ram[5] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { 272 1480 1656 288 "ram\[7..0\]" "" } { 232 1450 1504 248 "ram\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 365 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram\[4\] " "Info: Pin ram\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ram[4] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { 272 1480 1656 288 "ram\[7..0\]" "" } { 232 1450 1504 248 "ram\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 366 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram\[3\] " "Info: Pin ram\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ram[3] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { 272 1480 1656 288 "ram\[7..0\]" "" } { 232 1450 1504 248 "ram\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 367 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram\[2\] " "Info: Pin ram\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ram[2] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { 272 1480 1656 288 "ram\[7..0\]" "" } { 232 1450 1504 248 "ram\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 368 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram\[1\] " "Info: Pin ram\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ram[1] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { 272 1480 1656 288 "ram\[7..0\]" "" } { 232 1450 1504 248 "ram\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 369 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram\[0\] " "Info: Pin ram\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ram[0] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { 272 1480 1656 288 "ram\[7..0\]" "" } { 232 1450 1504 248 "ram\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 370 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_ram " "Info: Pin write_ram not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { write_ram } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { 192 1200 1376 208 "write_ram" "" } { 248 1176 1288 264 "write_ram" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_ram } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 460 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out " "Info: Pin ram_out not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ram_out } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { 40 1544 1720 56 "ram_out" "" } { 32 1160 1528 48 "ram_out" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 461 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ip_out " "Info: Pin ip_out not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ip_out } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 768 784 168 "ip_out" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ip_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 462 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_buf1 " "Info: Pin write_buf1 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { write_buf1 } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 864 880 168 "write_buf1" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_buf1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 463 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_ron " "Info: Pin read_ron not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { read_ron } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 880 896 168 "read_ron" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read_ron } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 464 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_buf2 " "Info: Pin write_buf2 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { write_buf2 } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 928 944 168 "write_buf2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_buf2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 465 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sf " "Info: Pin sf not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { sf } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 960 976 168 "sf" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 466 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_out " "Info: Pin alu_out not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { alu_out } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 976 992 168 "alu_out" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 467 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_op1 " "Info: Pin write_op1 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { write_op1 } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 1008 1024 168 "write_op1" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_op1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 468 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_op2 " "Info: Pin write_op2 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { write_op2 } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 1024 1040 168 "write_op2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_op2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 469 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_ron " "Info: Pin write_ron not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { write_ron } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 1040 1056 168 "write_ron" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_ron } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 470 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "push " "Info: Pin push not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { push } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 1088 1104 168 "push" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { push } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 471 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pop " "Info: Pin pop not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { pop } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 1104 1120 168 "pop" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pop } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 472 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buf1\[7\] " "Info: Pin buf1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { buf1[7] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 896 912 168 "buf1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { buf1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 379 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buf1\[6\] " "Info: Pin buf1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { buf1[6] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 896 912 168 "buf1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { buf1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 380 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buf1\[5\] " "Info: Pin buf1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { buf1[5] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 896 912 168 "buf1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { buf1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 381 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buf1\[4\] " "Info: Pin buf1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { buf1[4] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 896 912 168 "buf1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { buf1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 382 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buf1\[3\] " "Info: Pin buf1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { buf1[3] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 896 912 168 "buf1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { buf1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 383 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buf1\[2\] " "Info: Pin buf1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { buf1[2] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 896 912 168 "buf1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { buf1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 384 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buf1\[1\] " "Info: Pin buf1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { buf1[1] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 896 912 168 "buf1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { buf1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 385 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buf1\[0\] " "Info: Pin buf1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { buf1[0] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 896 912 168 "buf1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { buf1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 386 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buf2\[7\] " "Info: Pin buf2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { buf2[7] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 912 928 168 "buf2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { buf2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 387 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buf2\[6\] " "Info: Pin buf2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { buf2[6] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 912 928 168 "buf2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { buf2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 388 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buf2\[5\] " "Info: Pin buf2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { buf2[5] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 912 928 168 "buf2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { buf2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 389 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buf2\[4\] " "Info: Pin buf2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { buf2[4] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 912 928 168 "buf2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { buf2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 390 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buf2\[3\] " "Info: Pin buf2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { buf2[3] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 912 928 168 "buf2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { buf2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 391 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buf2\[2\] " "Info: Pin buf2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { buf2[2] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 912 928 168 "buf2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { buf2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 392 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buf2\[1\] " "Info: Pin buf2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { buf2[1] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 912 928 168 "buf2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { buf2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 393 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buf2\[0\] " "Info: Pin buf2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { buf2[0] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 912 928 168 "buf2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { buf2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 394 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmd\[7\] " "Info: Pin cmd\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cmd[7] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 832 848 168 "cmd\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 395 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmd\[6\] " "Info: Pin cmd\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cmd[6] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 832 848 168 "cmd\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 396 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmd\[5\] " "Info: Pin cmd\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cmd[5] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 832 848 168 "cmd\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 397 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmd\[4\] " "Info: Pin cmd\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cmd[4] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 832 848 168 "cmd\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 398 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmd\[3\] " "Info: Pin cmd\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cmd[3] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 832 848 168 "cmd\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 399 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmd\[2\] " "Info: Pin cmd\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cmd[2] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 832 848 168 "cmd\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 400 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmd\[1\] " "Info: Pin cmd\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cmd[1] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 832 848 168 "cmd\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 401 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmd\[0\] " "Info: Pin cmd\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cmd[0] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 832 848 168 "cmd\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 402 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ip\[7\] " "Info: Pin ip\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ip[7] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 784 800 168 "ip\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ip[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 403 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ip\[6\] " "Info: Pin ip\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ip[6] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 784 800 168 "ip\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ip[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 404 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ip\[5\] " "Info: Pin ip\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ip[5] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 784 800 168 "ip\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ip[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 405 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ip\[4\] " "Info: Pin ip\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ip[4] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 784 800 168 "ip\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ip[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 406 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ip\[3\] " "Info: Pin ip\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ip[3] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 784 800 168 "ip\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ip[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 407 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ip\[2\] " "Info: Pin ip\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ip[2] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 784 800 168 "ip\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ip[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 408 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ip\[1\] " "Info: Pin ip\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ip[1] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 784 800 168 "ip\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ip[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 409 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ip\[0\] " "Info: Pin ip\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ip[0] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 784 800 168 "ip\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ip[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 410 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op1\[7\] " "Info: Pin op1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { op1[7] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 848 864 168 "op1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { op1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 413 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op1\[6\] " "Info: Pin op1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { op1[6] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 848 864 168 "op1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { op1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 414 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op1\[5\] " "Info: Pin op1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { op1[5] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 848 864 168 "op1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { op1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 415 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op1\[4\] " "Info: Pin op1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { op1[4] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 848 864 168 "op1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { op1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 416 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op1\[3\] " "Info: Pin op1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { op1[3] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 848 864 168 "op1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { op1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 417 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op1\[2\] " "Info: Pin op1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { op1[2] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 848 864 168 "op1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { op1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 418 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op1\[1\] " "Info: Pin op1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { op1[1] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 848 864 168 "op1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { op1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 419 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op1\[0\] " "Info: Pin op1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { op1[0] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 848 864 168 "op1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { op1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 420 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op2\[7\] " "Info: Pin op2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { op2[7] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 1056 1072 168 "op2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { op2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 421 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op2\[6\] " "Info: Pin op2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { op2[6] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 1056 1072 168 "op2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { op2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 422 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op2\[5\] " "Info: Pin op2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { op2[5] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 1056 1072 168 "op2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { op2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 423 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op2\[4\] " "Info: Pin op2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { op2[4] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 1056 1072 168 "op2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { op2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 424 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op2\[3\] " "Info: Pin op2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { op2[3] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 1056 1072 168 "op2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { op2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 425 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op2\[2\] " "Info: Pin op2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { op2[2] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 1056 1072 168 "op2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { op2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 426 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op2\[1\] " "Info: Pin op2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { op2[1] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 1056 1072 168 "op2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { op2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 427 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op2\[0\] " "Info: Pin op2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { op2[0] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 1056 1072 168 "op2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { op2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 428 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sp\[3\] " "Info: Pin sp\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { sp[3] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 1072 1088 168 "sp\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sp[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 437 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sp\[2\] " "Info: Pin sp\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { sp[2] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 1072 1088 168 "sp\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sp[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 438 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sp\[1\] " "Info: Pin sp\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { sp[1] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 1072 1088 168 "sp\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sp[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 439 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sp\[0\] " "Info: Pin sp\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { sp[0] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 1072 1088 168 "sp\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sp[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 440 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "taky\[15\] " "Info: Pin taky\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { taky[15] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 816 832 168 "taky\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { taky[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 441 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "taky\[14\] " "Info: Pin taky\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { taky[14] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 816 832 168 "taky\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { taky[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 442 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "taky\[13\] " "Info: Pin taky\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { taky[13] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 816 832 168 "taky\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { taky[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 443 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "taky\[12\] " "Info: Pin taky\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { taky[12] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 816 832 168 "taky\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { taky[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 444 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "taky\[11\] " "Info: Pin taky\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { taky[11] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 816 832 168 "taky\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { taky[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 445 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "taky\[10\] " "Info: Pin taky\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { taky[10] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 816 832 168 "taky\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { taky[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 446 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "taky\[9\] " "Info: Pin taky\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { taky[9] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 816 832 168 "taky\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { taky[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 447 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "taky\[8\] " "Info: Pin taky\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { taky[8] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 816 832 168 "taky\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { taky[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 448 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "taky\[7\] " "Info: Pin taky\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { taky[7] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 816 832 168 "taky\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { taky[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 449 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "taky\[6\] " "Info: Pin taky\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { taky[6] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 816 832 168 "taky\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { taky[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 450 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "taky\[5\] " "Info: Pin taky\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { taky[5] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 816 832 168 "taky\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { taky[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 451 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "taky\[4\] " "Info: Pin taky\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { taky[4] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 816 832 168 "taky\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { taky[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 452 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "taky\[3\] " "Info: Pin taky\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { taky[3] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 816 832 168 "taky\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { taky[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 453 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "taky\[2\] " "Info: Pin taky\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { taky[2] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 816 832 168 "taky\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { taky[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 454 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "taky\[1\] " "Info: Pin taky\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { taky[1] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 816 832 168 "taky\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { taky[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 455 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "taky\[0\] " "Info: Pin taky\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { taky[0] } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 816 832 168 "taky\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { taky[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 456 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { 192 264 432 208 "clk" "" } { 184 432 568 200 "clk" "" } { 512 1270 1294 528 "clk" "" } { 280 1248 1288 296 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 458 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:inst\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node CU:inst\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_qoi.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/cntr_qoi.tdf" 60 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 276 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:inst\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node CU:inst\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_qoi.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/cntr_qoi.tdf" 60 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 278 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:inst\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node CU:inst\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_qoi.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/cntr_qoi.tdf" 60 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 280 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:inst\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node CU:inst\|lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_qoi.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/cntr_qoi.tdf" 60 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 282 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:inst\|STACK:inst17\|inst12 " "Info: Destination node CU:inst\|STACK:inst17\|inst12" {  } { { "STACK.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/STACK.bdf" { { 0 600 664 48 "inst12" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst|STACK:inst17|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 167 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { 192 264 432 208 "clk" "" } { 184 432 568 200 "clk" "" } { 512 1270 1294 528 "clk" "" } { 280 1248 1288 296 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 458 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CU:inst\|inst53~0  " "Info: Automatically promoted node CU:inst\|inst53~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "write_buf2 " "Info: Destination node write_buf2" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { write_buf2 } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 928 944 168 "write_buf2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_buf2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 465 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 960 504 568 1008 "inst53" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst|inst53~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 669 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CU:inst\|inst71~0  " "Info: Automatically promoted node CU:inst\|inst71~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "write_buf1 " "Info: Destination node write_buf1" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { write_buf1 } } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { -8 864 880 168 "write_buf1" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_buf1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 463 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 648 1016 1080 696 "inst71" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst|inst71~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 663 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CU:inst\|RON:inst20\|inst11~0  " "Info: Automatically promoted node CU:inst\|RON:inst20\|inst11~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "RON.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/RON.bdf" { { 472 552 616 520 "inst11" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst|RON:inst20|inst11~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 856 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CU:inst\|RON:inst20\|inst15~0  " "Info: Automatically promoted node CU:inst\|RON:inst20\|inst15~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "RON.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/RON.bdf" { { 624 552 616 672 "inst15" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst|RON:inst20|inst15~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 857 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CU:inst\|RON:inst20\|inst3~0  " "Info: Automatically promoted node CU:inst\|RON:inst20\|inst3~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "RON.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/RON.bdf" { { 168 552 616 216 "inst3" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst|RON:inst20|inst3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 855 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CU:inst\|RON:inst20\|inst7~0  " "Info: Automatically promoted node CU:inst\|RON:inst20\|inst7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "RON.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/RON.bdf" { { 320 552 616 368 "inst7" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst|RON:inst20|inst7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 854 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CU:inst\|STACK:inst17\|inst23  " "Info: Automatically promoted node CU:inst\|STACK:inst17\|inst23 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "STACK.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/STACK.bdf" { { -120 1856 1920 -72 "inst23" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst|STACK:inst17|inst23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 169 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CU:inst\|STACK:inst17\|inst24  " "Info: Automatically promoted node CU:inst\|STACK:inst17\|inst24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "STACK.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/STACK.bdf" { { -24 1856 1920 24 "inst24" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst|STACK:inst17|inst24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 170 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CU:inst\|STACK:inst17\|inst25  " "Info: Automatically promoted node CU:inst\|STACK:inst17\|inst25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "STACK.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/STACK.bdf" { { 72 1856 1920 120 "inst25" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst|STACK:inst17|inst25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 171 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CU:inst\|STACK:inst17\|inst26  " "Info: Automatically promoted node CU:inst\|STACK:inst17\|inst26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "STACK.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/STACK.bdf" { { 168 1856 1920 216 "inst26" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst|STACK:inst17|inst26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 172 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CU:inst\|STACK:inst17\|inst27  " "Info: Automatically promoted node CU:inst\|STACK:inst17\|inst27 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "STACK.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/STACK.bdf" { { 264 1856 1920 312 "inst27" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst|STACK:inst17|inst27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 173 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CU:inst\|STACK:inst17\|inst28  " "Info: Automatically promoted node CU:inst\|STACK:inst17\|inst28 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "STACK.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/STACK.bdf" { { 360 1856 1920 408 "inst28" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst|STACK:inst17|inst28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 174 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CU:inst\|STACK:inst17\|inst30  " "Info: Automatically promoted node CU:inst\|STACK:inst17\|inst30 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "STACK.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/STACK.bdf" { { 456 1856 1920 504 "inst30" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst|STACK:inst17|inst30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 175 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CU:inst\|STACK:inst17\|inst32  " "Info: Automatically promoted node CU:inst\|STACK:inst17\|inst32 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "STACK.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/STACK.bdf" { { 552 1856 1920 600 "inst32" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst|STACK:inst17|inst32 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 176 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CU:inst\|STACK:inst17\|inst34  " "Info: Automatically promoted node CU:inst\|STACK:inst17\|inst34 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "STACK.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/STACK.bdf" { { 648 1856 1920 696 "inst34" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst|STACK:inst17|inst34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 177 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "117 unused 3.3V 0 117 0 " "Info: Number of I/O pins in group: 117 (unused VREF, 3.3V VCCIO, 0 input, 117 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.977 ns register memory " "Info: Estimated most critical path is register to memory delay of 3.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CU:inst\|STACK:inst17\|lpm_latch4:inst15\|lpm_latch:lpm_latch_component\|latches\[5\] 1 REG LAB_X15_Y20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X15_Y20; Fanout = 1; REG Node = 'CU:inst\|STACK:inst17\|lpm_latch4:inst15\|lpm_latch:lpm_latch_component\|latches\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.154 ns) 0.825 ns CU:inst\|STACK:inst17\|inst41\[5\]~18 2 COMB LAB_X18_Y20 1 " "Info: 2: + IC(0.671 ns) + CELL(0.154 ns) = 0.825 ns; Loc. = LAB_X18_Y20; Fanout = 1; COMB Node = 'CU:inst\|STACK:inst17\|inst41\[5\]~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.825 ns" { CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[5] CU:inst|STACK:inst17|inst41[5]~18 } "NODE_NAME" } } { "STACK.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/STACK.bdf" { { -128 2128 2176 -96 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.272 ns) 1.849 ns CU:inst\|STACK:inst17\|inst41\[5\]~20 3 COMB LAB_X21_Y16 1 " "Info: 3: + IC(0.752 ns) + CELL(0.272 ns) = 1.849 ns; Loc. = LAB_X21_Y16; Fanout = 1; COMB Node = 'CU:inst\|STACK:inst17\|inst41\[5\]~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { CU:inst|STACK:inst17|inst41[5]~18 CU:inst|STACK:inst17|inst41[5]~20 } "NODE_NAME" } } { "STACK.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/STACK.bdf" { { -128 2128 2176 -96 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 2.250 ns inst29\[5\]~16 4 COMB LAB_X21_Y16 3 " "Info: 4: + IC(0.247 ns) + CELL(0.154 ns) = 2.250 ns; Loc. = LAB_X21_Y16; Fanout = 3; COMB Node = 'inst29\[5\]~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { CU:inst|STACK:inst17|inst41[5]~20 inst29[5]~16 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { 528 1582 1630 560 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.853 ns) 3.103 ns inst29\[5\]~17 5 COMB LOOP LAB_X21_Y16 20 " "Info: 5: + IC(0.000 ns) + CELL(0.853 ns) = 3.103 ns; Loc. = LAB_X21_Y16; Fanout = 20; COMB LOOP Node = 'inst29\[5\]~17'" { { "Info" "ITDB_PART_OF_SCC" "inst29\[5\]~17 LAB_X21_Y16 " "Info: Loc. = LAB_X21_Y16; Node \"inst29\[5\]~17\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst29[5]~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CU:inst\|RON:inst20\|inst\[5\]~7 LAB_X21_Y16 " "Info: Loc. = LAB_X21_Y16; Node \"CU:inst\|RON:inst20\|inst\[5\]~7\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst|RON:inst20|inst[5]~7 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst29[5]~17 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/cpu.bdf" { { 528 1582 1630 560 "inst29" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst|RON:inst20|inst[5]~7 } "NODE_NAME" } } { "RON.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/RON.bdf" { { 40 376 424 72 "inst" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { inst29[5]~16 inst29[5]~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.134 ns) 3.977 ns lpm_ram_dq0:inst19\|altsyncram:altsyncram_component\|altsyncram_4ub1:auto_generated\|ram_block1a5~porta_datain_reg0 6 MEM M4K_X20_Y17 1 " "Info: 6: + IC(0.740 ns) + CELL(0.134 ns) = 3.977 ns; Loc. = M4K_X20_Y17; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst19\|altsyncram:altsyncram_component\|altsyncram_4ub1:auto_generated\|ram_block1a5~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { inst29[5]~17 lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a5~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_4ub1.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/altsyncram_4ub1.tdf" 141 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.567 ns ( 39.40 % ) " "Info: Total cell delay = 1.567 ns ( 39.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.410 ns ( 60.60 % ) " "Info: Total interconnect delay = 2.410 ns ( 60.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.977 ns" { CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[5] CU:inst|STACK:inst17|inst41[5]~18 CU:inst|STACK:inst17|inst41[5]~20 inst29[5]~16 inst29[5]~17 lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a5~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "117 " "Warning: Found 117 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu\[7\] 0 " "Info: Pin \"alu\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu\[6\] 0 " "Info: Pin \"alu\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu\[5\] 0 " "Info: Pin \"alu\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu\[4\] 0 " "Info: Pin \"alu\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu\[3\] 0 " "Info: Pin \"alu\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu\[2\] 0 " "Info: Pin \"alu\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu\[1\] 0 " "Info: Pin \"alu\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu\[0\] 0 " "Info: Pin \"alu\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num\[1\] 0 " "Info: Pin \"num\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num\[0\] 0 " "Info: Pin \"num\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ron\[7\] 0 " "Info: Pin \"ron\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ron\[6\] 0 " "Info: Pin \"ron\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ron\[5\] 0 " "Info: Pin \"ron\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ron\[4\] 0 " "Info: Pin \"ron\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ron\[3\] 0 " "Info: Pin \"ron\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ron\[2\] 0 " "Info: Pin \"ron\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ron\[1\] 0 " "Info: Pin \"ron\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ron\[0\] 0 " "Info: Pin \"ron\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_rom 0 " "Info: Pin \"read_rom\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom\[7\] 0 " "Info: Pin \"rom\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom\[6\] 0 " "Info: Pin \"rom\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom\[5\] 0 " "Info: Pin \"rom\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom\[4\] 0 " "Info: Pin \"rom\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom\[3\] 0 " "Info: Pin \"rom\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom\[2\] 0 " "Info: Pin \"rom\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom\[1\] 0 " "Info: Pin \"rom\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom\[0\] 0 " "Info: Pin \"rom\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_out 0 " "Info: Pin \"rom_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram\[7\] 0 " "Info: Pin \"ram\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram\[6\] 0 " "Info: Pin \"ram\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram\[5\] 0 " "Info: Pin \"ram\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram\[4\] 0 " "Info: Pin \"ram\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram\[3\] 0 " "Info: Pin \"ram\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram\[2\] 0 " "Info: Pin \"ram\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram\[1\] 0 " "Info: Pin \"ram\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram\[0\] 0 " "Info: Pin \"ram\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_ram 0 " "Info: Pin \"write_ram\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out 0 " "Info: Pin \"ram_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ip_out 0 " "Info: Pin \"ip_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_buf1 0 " "Info: Pin \"write_buf1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_ron 0 " "Info: Pin \"read_ron\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_buf2 0 " "Info: Pin \"write_buf2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sf 0 " "Info: Pin \"sf\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_out 0 " "Info: Pin \"alu_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_op1 0 " "Info: Pin \"write_op1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_op2 0 " "Info: Pin \"write_op2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_ron 0 " "Info: Pin \"write_ron\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "push 0 " "Info: Pin \"push\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pop 0 " "Info: Pin \"pop\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buf1\[7\] 0 " "Info: Pin \"buf1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buf1\[6\] 0 " "Info: Pin \"buf1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buf1\[5\] 0 " "Info: Pin \"buf1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buf1\[4\] 0 " "Info: Pin \"buf1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buf1\[3\] 0 " "Info: Pin \"buf1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buf1\[2\] 0 " "Info: Pin \"buf1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buf1\[1\] 0 " "Info: Pin \"buf1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buf1\[0\] 0 " "Info: Pin \"buf1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buf2\[7\] 0 " "Info: Pin \"buf2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buf2\[6\] 0 " "Info: Pin \"buf2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buf2\[5\] 0 " "Info: Pin \"buf2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buf2\[4\] 0 " "Info: Pin \"buf2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buf2\[3\] 0 " "Info: Pin \"buf2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buf2\[2\] 0 " "Info: Pin \"buf2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buf2\[1\] 0 " "Info: Pin \"buf2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buf2\[0\] 0 " "Info: Pin \"buf2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cmd\[7\] 0 " "Info: Pin \"cmd\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cmd\[6\] 0 " "Info: Pin \"cmd\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cmd\[5\] 0 " "Info: Pin \"cmd\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cmd\[4\] 0 " "Info: Pin \"cmd\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cmd\[3\] 0 " "Info: Pin \"cmd\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cmd\[2\] 0 " "Info: Pin \"cmd\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cmd\[1\] 0 " "Info: Pin \"cmd\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cmd\[0\] 0 " "Info: Pin \"cmd\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ip\[7\] 0 " "Info: Pin \"ip\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ip\[6\] 0 " "Info: Pin \"ip\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ip\[5\] 0 " "Info: Pin \"ip\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ip\[4\] 0 " "Info: Pin \"ip\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ip\[3\] 0 " "Info: Pin \"ip\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ip\[2\] 0 " "Info: Pin \"ip\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ip\[1\] 0 " "Info: Pin \"ip\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ip\[0\] 0 " "Info: Pin \"ip\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op1\[7\] 0 " "Info: Pin \"op1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op1\[6\] 0 " "Info: Pin \"op1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op1\[5\] 0 " "Info: Pin \"op1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op1\[4\] 0 " "Info: Pin \"op1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op1\[3\] 0 " "Info: Pin \"op1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op1\[2\] 0 " "Info: Pin \"op1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op1\[1\] 0 " "Info: Pin \"op1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op1\[0\] 0 " "Info: Pin \"op1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op2\[7\] 0 " "Info: Pin \"op2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op2\[6\] 0 " "Info: Pin \"op2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op2\[5\] 0 " "Info: Pin \"op2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op2\[4\] 0 " "Info: Pin \"op2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op2\[3\] 0 " "Info: Pin \"op2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op2\[2\] 0 " "Info: Pin \"op2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op2\[1\] 0 " "Info: Pin \"op2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op2\[0\] 0 " "Info: Pin \"op2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sp\[3\] 0 " "Info: Pin \"sp\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sp\[2\] 0 " "Info: Pin \"sp\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sp\[1\] 0 " "Info: Pin \"sp\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sp\[0\] 0 " "Info: Pin \"sp\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "taky\[15\] 0 " "Info: Pin \"taky\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "taky\[14\] 0 " "Info: Pin \"taky\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "taky\[13\] 0 " "Info: Pin \"taky\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "taky\[12\] 0 " "Info: Pin \"taky\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "taky\[11\] 0 " "Info: Pin \"taky\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "taky\[10\] 0 " "Info: Pin \"taky\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "taky\[9\] 0 " "Info: Pin \"taky\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "taky\[8\] 0 " "Info: Pin \"taky\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "taky\[7\] 0 " "Info: Pin \"taky\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "taky\[6\] 0 " "Info: Pin \"taky\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "taky\[5\] 0 " "Info: Pin \"taky\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "taky\[4\] 0 " "Info: Pin \"taky\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "taky\[3\] 0 " "Info: Pin \"taky\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "taky\[2\] 0 " "Info: Pin \"taky\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "taky\[1\] 0 " "Info: Pin \"taky\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "taky\[0\] 0 " "Info: Pin \"taky\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "290 " "Info: Peak virtual memory: 290 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 16 19:05:26 2018 " "Info: Processing ended: Wed May 16 19:05:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
