{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1770831606973 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770831606976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 11 12:40:06 2026 " "Processing started: Wed Feb 11 12:40:06 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770831606976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1770831606976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1_ceg3156 -c lab1_ceg3156 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1_ceg3156 -c lab1_ceg3156" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1770831606976 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1770831608341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_level.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.bdf" "" { Schematic "H:/CEG3156/lab1/top_level.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831608489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770831608489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor-structural " "Found design unit 1: subtractor-structural" {  } { { "subtractor.vhd" "" { Text "H:/CEG3156/lab1/subtractor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831608948 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "subtractor.vhd" "" { Text "H:/CEG3156/lab1/subtractor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831608948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770831608948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_exp_compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signed_exp_compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signed_exp_compare-structural " "Found design unit 1: signed_exp_compare-structural" {  } { { "signed_exp_compare.vhd" "" { Text "H:/CEG3156/lab1/signed_exp_compare.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831608978 ""} { "Info" "ISGN_ENTITY_NAME" "1 signed_exp_compare " "Found entity 1: signed_exp_compare" {  } { { "signed_exp_compare.vhd" "" { Text "H:/CEG3156/lab1/signed_exp_compare.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831608978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770831608978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripple_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_adder-structural " "Found design unit 1: ripple_adder-structural" {  } { { "ripple_adder.vhd" "" { Text "H:/CEG3156/lab1/ripple_adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831609004 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_adder " "Found entity 1: ripple_adder" {  } { { "ripple_adder.vhd" "" { Text "H:/CEG3156/lab1/ripple_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831609004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770831609004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "oneBitComparator.vhd" "" { Text "H:/CEG3156/lab1/oneBitComparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831609035 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "oneBitComparator.vhd" "" { Text "H:/CEG3156/lab1/oneBitComparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831609035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770831609035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normalize_unit9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file normalize_unit9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 normalize_unit9-structural " "Found design unit 1: normalize_unit9-structural" {  } { { "normalize_unit9.vhd" "" { Text "H:/CEG3156/lab1/normalize_unit9.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831609073 ""} { "Info" "ISGN_ENTITY_NAME" "1 normalize_unit9 " "Found entity 1: normalize_unit9" {  } { { "normalize_unit9.vhd" "" { Text "H:/CEG3156/lab1/normalize_unit9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831609073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770831609073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitRegister-structural " "Found design unit 1: nbitRegister-structural" {  } { { "nbitRegister.vhd" "" { Text "H:/CEG3156/lab1/nbitRegister.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831609095 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitRegister " "Found entity 1: nbitRegister" {  } { { "nbitRegister.vhd" "" { Text "H:/CEG3156/lab1/nbitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831609095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770831609095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-rtl " "Found design unit 1: mux2-rtl" {  } { { "mux2.vhd" "" { Text "H:/CEG3156/lab1/mux2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831609125 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "H:/CEG3156/lab1/mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831609125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770831609125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leading_one_detector9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leading_one_detector9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leading_one_detector9-rtl " "Found design unit 1: leading_one_detector9-rtl" {  } { { "leading_one_detector9.vhd" "" { Text "H:/CEG3156/lab1/leading_one_detector9.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831609149 ""} { "Info" "ISGN_ENTITY_NAME" "1 leading_one_detector9 " "Found entity 1: leading_one_detector9" {  } { { "leading_one_detector9.vhd" "" { Text "H:/CEG3156/lab1/leading_one_detector9.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831609149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770831609149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_1bit-rtl " "Found design unit 1: full_adder_1bit-rtl" {  } { { "full_adder_1bit.vhd" "" { Text "H:/CEG3156/lab1/full_adder_1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831609197 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1bit " "Found entity 1: full_adder_1bit" {  } { { "full_adder_1bit.vhd" "" { Text "H:/CEG3156/lab1/full_adder_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831609197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770831609197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_align.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp_align.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_align-structural " "Found design unit 1: fp_align-structural" {  } { { "fp_align.vhd" "" { Text "H:/CEG3156/lab1/fp_align.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831609220 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_align " "Found entity 1: fp_align" {  } { { "fp_align.vhd" "" { Text "H:/CEG3156/lab1/fp_align.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831609220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770831609220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_add_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp_add_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_add_datapath-rtl " "Found design unit 1: fp_add_datapath-rtl" {  } { { "fp_add_datapath.vhd" "" { Text "H:/CEG3156/lab1/fp_add_datapath.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831609249 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_add_datapath " "Found entity 1: fp_add_datapath" {  } { { "fp_add_datapath.vhd" "" { Text "H:/CEG3156/lab1/fp_add_datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831609249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770831609249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_add_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp_add_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_add_core-structural " "Found design unit 1: fp_add_core-structural" {  } { { "fp_add_core.vhd" "" { Text "H:/CEG3156/lab1/fp_add_core.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831609306 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_add_core " "Found entity 1: fp_add_core" {  } { { "fp_add_core.vhd" "" { Text "H:/CEG3156/lab1/fp_add_core.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831609306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770831609306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_add_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp_add_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_add_control-structural " "Found design unit 1: fp_add_control-structural" {  } { { "fp_add_control.vhd" "" { Text "H:/CEG3156/lab1/fp_add_control.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831609328 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_add_control " "Found entity 1: fp_add_control" {  } { { "fp_add_control.vhd" "" { Text "H:/CEG3156/lab1/fp_add_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831609328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770831609328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "H:/CEG3156/lab1/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831609423 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "H:/CEG3156/lab1/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831609423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770831609423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-structural " "Found design unit 1: comparator-structural" {  } { { "comparator.vhd" "" { Text "H:/CEG3156/lab1/comparator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831609457 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "H:/CEG3156/lab1/comparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831609457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770831609457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_shifter_right9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file barrel_shifter_right9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrel_shifter_right9-structural " "Found design unit 1: barrel_shifter_right9-structural" {  } { { "barrel_shifter_right9.vhd" "" { Text "H:/CEG3156/lab1/barrel_shifter_right9.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831609481 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter_right9 " "Found entity 1: barrel_shifter_right9" {  } { { "barrel_shifter_right9.vhd" "" { Text "H:/CEG3156/lab1/barrel_shifter_right9.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831609481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770831609481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_shifter_left9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file barrel_shifter_left9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrel_shifter_left9-structural " "Found design unit 1: barrel_shifter_left9-structural" {  } { { "barrel_shifter_left9.vhd" "" { Text "H:/CEG3156/lab1/barrel_shifter_left9.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831609506 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter_left9 " "Found entity 1: barrel_shifter_left9" {  } { { "barrel_shifter_left9.vhd" "" { Text "H:/CEG3156/lab1/barrel_shifter_left9.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831609506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770831609506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpdemo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpdemo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpDemo-s_fpDemo " "Found design unit 1: fpDemo-s_fpDemo" {  } { { "fpDemo.vhd" "" { Text "H:/CEG3156/lab1/fpDemo.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831609542 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpDemo " "Found entity 1: fpDemo" {  } { { "fpDemo.vhd" "" { Text "H:/CEG3156/lab1/fpDemo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831609542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770831609542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_add_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp_add_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_add_top-structural " "Found design unit 1: fp_add_top-structural" {  } { { "fp_add_top.vhd" "" { Text "H:/CEG3156/lab1/fp_add_top.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831609603 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_add_top " "Found entity 1: fp_add_top" {  } { { "fp_add_top.vhd" "" { Text "H:/CEG3156/lab1/fp_add_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770831609603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770831609603 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpDemo " "Elaborating entity \"fpDemo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1770831609714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_top fp_add_top:FP " "Elaborating entity \"fp_add_top\" for hierarchy \"fp_add_top:FP\"" {  } { { "fpDemo.vhd" "FP" { Text "H:/CEG3156/lab1/fpDemo.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770831609777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_control fp_add_top:FP\|fp_add_control:ctrl " "Elaborating entity \"fp_add_control\" for hierarchy \"fp_add_top:FP\|fp_add_control:ctrl\"" {  } { { "fp_add_top.vhd" "ctrl" { Text "H:/CEG3156/lab1/fp_add_top.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770831609808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitRegister fp_add_top:FP\|fp_add_control:ctrl\|nbitRegister:valid_sr " "Elaborating entity \"nbitRegister\" for hierarchy \"fp_add_top:FP\|fp_add_control:ctrl\|nbitRegister:valid_sr\"" {  } { { "fp_add_control.vhd" "valid_sr" { Text "H:/CEG3156/lab1/fp_add_control.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770831609818 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "qbar_dummy nbitRegister.vhd(27) " "Verilog HDL or VHDL warning at nbitRegister.vhd(27): object \"qbar_dummy\" assigned a value but never read" {  } { { "nbitRegister.vhd" "" { Text "H:/CEG3156/lab1/nbitRegister.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770831609827 "|top_level|fp_add_control:inst|nbitRegister:valid_sr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 fp_add_top:FP\|fp_add_control:ctrl\|nbitRegister:valid_sr\|enARdFF_2:\\gen_ff:0:ff " "Elaborating entity \"enARdFF_2\" for hierarchy \"fp_add_top:FP\|fp_add_control:ctrl\|nbitRegister:valid_sr\|enARdFF_2:\\gen_ff:0:ff\"" {  } { { "nbitRegister.vhd" "\\gen_ff:0:ff" { Text "H:/CEG3156/lab1/nbitRegister.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770831609830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_datapath fp_add_top:FP\|fp_add_datapath:data " "Elaborating entity \"fp_add_datapath\" for hierarchy \"fp_add_top:FP\|fp_add_datapath:data\"" {  } { { "fp_add_top.vhd" "data" { Text "H:/CEG3156/lab1/fp_add_top.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770831609845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitRegister fp_add_top:FP\|fp_add_datapath:data\|nbitRegister:reg_A_sign " "Elaborating entity \"nbitRegister\" for hierarchy \"fp_add_top:FP\|fp_add_datapath:data\|nbitRegister:reg_A_sign\"" {  } { { "fp_add_datapath.vhd" "reg_A_sign" { Text "H:/CEG3156/lab1/fp_add_datapath.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770831609865 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "qbar_dummy nbitRegister.vhd(27) " "Verilog HDL or VHDL warning at nbitRegister.vhd(27): object \"qbar_dummy\" assigned a value but never read" {  } { { "nbitRegister.vhd" "" { Text "H:/CEG3156/lab1/nbitRegister.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770831609880 "|fpAdd|nbitRegister:reg_sign"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitRegister fp_add_top:FP\|fp_add_datapath:data\|nbitRegister:reg_A_mant " "Elaborating entity \"nbitRegister\" for hierarchy \"fp_add_top:FP\|fp_add_datapath:data\|nbitRegister:reg_A_mant\"" {  } { { "fp_add_datapath.vhd" "reg_A_mant" { Text "H:/CEG3156/lab1/fp_add_datapath.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770831609884 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "qbar_dummy nbitRegister.vhd(27) " "Verilog HDL or VHDL warning at nbitRegister.vhd(27): object \"qbar_dummy\" assigned a value but never read" {  } { { "nbitRegister.vhd" "" { Text "H:/CEG3156/lab1/nbitRegister.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770831609890 "|fpAdd|nbitRegister:reg_mant"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitRegister fp_add_top:FP\|fp_add_datapath:data\|nbitRegister:reg_A_exp " "Elaborating entity \"nbitRegister\" for hierarchy \"fp_add_top:FP\|fp_add_datapath:data\|nbitRegister:reg_A_exp\"" {  } { { "fp_add_datapath.vhd" "reg_A_exp" { Text "H:/CEG3156/lab1/fp_add_datapath.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770831609906 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "qbar_dummy nbitRegister.vhd(27) " "Verilog HDL or VHDL warning at nbitRegister.vhd(27): object \"qbar_dummy\" assigned a value but never read" {  } { { "nbitRegister.vhd" "" { Text "H:/CEG3156/lab1/nbitRegister.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770831609936 "|fpAdd|nbitRegister:reg_exp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_align fp_add_top:FP\|fp_add_datapath:data\|fp_align:aligner " "Elaborating entity \"fp_align\" for hierarchy \"fp_add_top:FP\|fp_add_datapath:data\|fp_align:aligner\"" {  } { { "fp_add_datapath.vhd" "aligner" { Text "H:/CEG3156/lab1/fp_add_datapath.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770831609985 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lt fp_align.vhd(60) " "Verilog HDL or VHDL warning at fp_align.vhd(60): object \"lt\" assigned a value but never read" {  } { { "fp_align.vhd" "" { Text "H:/CEG3156/lab1/fp_align.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770831610003 "|top_level|fp_add_datapath:inst1|fp_align:aligner"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eq fp_align.vhd(60) " "Verilog HDL or VHDL warning at fp_align.vhd(60): object \"eq\" assigned a value but never read" {  } { { "fp_align.vhd" "" { Text "H:/CEG3156/lab1/fp_align.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770831610003 "|top_level|fp_add_datapath:inst1|fp_align:aligner"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator fp_add_top:FP\|fp_add_datapath:data\|fp_align:aligner\|comparator:cmp_exp " "Elaborating entity \"comparator\" for hierarchy \"fp_add_top:FP\|fp_add_datapath:data\|fp_align:aligner\|comparator:cmp_exp\"" {  } { { "fp_align.vhd" "cmp_exp" { Text "H:/CEG3156/lab1/fp_align.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770831610006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator fp_add_top:FP\|fp_add_datapath:data\|fp_align:aligner\|comparator:cmp_exp\|oneBitComparator:msb " "Elaborating entity \"oneBitComparator\" for hierarchy \"fp_add_top:FP\|fp_add_datapath:data\|fp_align:aligner\|comparator:cmp_exp\|oneBitComparator:msb\"" {  } { { "comparator.vhd" "msb" { Text "H:/CEG3156/lab1/comparator.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770831610014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 fp_add_top:FP\|fp_add_datapath:data\|fp_align:aligner\|mux2:exp_big_sel " "Elaborating entity \"mux2\" for hierarchy \"fp_add_top:FP\|fp_add_datapath:data\|fp_align:aligner\|mux2:exp_big_sel\"" {  } { { "fp_align.vhd" "exp_big_sel" { Text "H:/CEG3156/lab1/fp_align.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770831610035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 fp_add_top:FP\|fp_add_datapath:data\|fp_align:aligner\|mux2:big_mant_sel " "Elaborating entity \"mux2\" for hierarchy \"fp_add_top:FP\|fp_add_datapath:data\|fp_align:aligner\|mux2:big_mant_sel\"" {  } { { "fp_align.vhd" "big_mant_sel" { Text "H:/CEG3156/lab1/fp_align.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770831610046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 fp_add_top:FP\|fp_add_datapath:data\|fp_align:aligner\|mux2:big_sign_sel " "Elaborating entity \"mux2\" for hierarchy \"fp_add_top:FP\|fp_add_datapath:data\|fp_align:aligner\|mux2:big_sign_sel\"" {  } { { "fp_align.vhd" "big_sign_sel" { Text "H:/CEG3156/lab1/fp_align.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770831610055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor fp_add_top:FP\|fp_add_datapath:data\|fp_align:aligner\|subtractor:diff_sub " "Elaborating entity \"subtractor\" for hierarchy \"fp_add_top:FP\|fp_add_datapath:data\|fp_align:aligner\|subtractor:diff_sub\"" {  } { { "fp_align.vhd" "diff_sub" { Text "H:/CEG3156/lab1/fp_align.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770831610064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_adder fp_add_top:FP\|fp_add_datapath:data\|fp_align:aligner\|subtractor:diff_sub\|ripple_adder:add_tc " "Elaborating entity \"ripple_adder\" for hierarchy \"fp_add_top:FP\|fp_add_datapath:data\|fp_align:aligner\|subtractor:diff_sub\|ripple_adder:add_tc\"" {  } { { "subtractor.vhd" "add_tc" { Text "H:/CEG3156/lab1/subtractor.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770831610071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1bit fp_add_top:FP\|fp_add_datapath:data\|fp_align:aligner\|subtractor:diff_sub\|ripple_adder:add_tc\|full_adder_1bit:\\gen_add:0:fa " "Elaborating entity \"full_adder_1bit\" for hierarchy \"fp_add_top:FP\|fp_add_datapath:data\|fp_align:aligner\|subtractor:diff_sub\|ripple_adder:add_tc\|full_adder_1bit:\\gen_add:0:fa\"" {  } { { "ripple_adder.vhd" "\\gen_add:0:fa" { Text "H:/CEG3156/lab1/ripple_adder.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770831610079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter_right9 fp_add_top:FP\|fp_add_datapath:data\|fp_align:aligner\|barrel_shifter_right9:align_shift " "Elaborating entity \"barrel_shifter_right9\" for hierarchy \"fp_add_top:FP\|fp_add_datapath:data\|fp_align:aligner\|barrel_shifter_right9:align_shift\"" {  } { { "fp_align.vhd" "align_shift" { Text "H:/CEG3156/lab1/fp_align.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770831610116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 fp_add_top:FP\|fp_add_datapath:data\|fp_align:aligner\|barrel_shifter_right9:align_shift\|mux2:mux0 " "Elaborating entity \"mux2\" for hierarchy \"fp_add_top:FP\|fp_add_datapath:data\|fp_align:aligner\|barrel_shifter_right9:align_shift\|mux2:mux0\"" {  } { { "barrel_shifter_right9.vhd" "mux0" { Text "H:/CEG3156/lab1/barrel_shifter_right9.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770831610135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitRegister fp_add_top:FP\|fp_add_datapath:data\|nbitRegister:reg_mant_big " "Elaborating entity \"nbitRegister\" for hierarchy \"fp_add_top:FP\|fp_add_datapath:data\|nbitRegister:reg_mant_big\"" {  } { { "fp_add_datapath.vhd" "reg_mant_big" { Text "H:/CEG3156/lab1/fp_add_datapath.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770831610165 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "qbar_dummy nbitRegister.vhd(27) " "Verilog HDL or VHDL warning at nbitRegister.vhd(27): object \"qbar_dummy\" assigned a value but never read" {  } { { "nbitRegister.vhd" "" { Text "H:/CEG3156/lab1/nbitRegister.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770831610171 "|top_level|fp_add_datapath:inst1|nbitRegister:reg_mant_big"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_core fp_add_top:FP\|fp_add_datapath:data\|fp_add_core:core " "Elaborating entity \"fp_add_core\" for hierarchy \"fp_add_top:FP\|fp_add_datapath:data\|fp_add_core:core\"" {  } { { "fp_add_datapath.vhd" "core" { Text "H:/CEG3156/lab1/fp_add_datapath.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770831610227 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lt_m fp_add_core.vhd(90) " "Verilog HDL or VHDL warning at fp_add_core.vhd(90): object \"lt_m\" assigned a value but never read" {  } { { "fp_add_core.vhd" "" { Text "H:/CEG3156/lab1/fp_add_core.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770831610234 "|top_level|fp_add_datapath:inst1|fp_add_core:core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_zero fp_add_core.vhd(97) " "Verilog HDL or VHDL warning at fp_add_core.vhd(97): object \"is_zero\" assigned a value but never read" {  } { { "fp_add_core.vhd" "" { Text "H:/CEG3156/lab1/fp_add_core.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770831610234 "|top_level|fp_add_datapath:inst1|fp_add_core:core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout_exp_inc fp_add_core.vhd(101) " "Verilog HDL or VHDL warning at fp_add_core.vhd(101): object \"cout_exp_inc\" assigned a value but never read" {  } { { "fp_add_core.vhd" "" { Text "H:/CEG3156/lab1/fp_add_core.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770831610234 "|top_level|fp_add_datapath:inst1|fp_add_core:core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ov_lt fp_add_core.vhd(124) " "Verilog HDL or VHDL warning at fp_add_core.vhd(124): object \"ov_lt\" assigned a value but never read" {  } { { "fp_add_core.vhd" "" { Text "H:/CEG3156/lab1/fp_add_core.vhd" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770831610234 "|top_level|fp_add_datapath:inst1|fp_add_core:core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ov_gt fp_add_core.vhd(124) " "Verilog HDL or VHDL warning at fp_add_core.vhd(124): object \"ov_gt\" assigned a value but never read" {  } { { "fp_add_core.vhd" "" { Text "H:/CEG3156/lab1/fp_add_core.vhd" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770831610234 "|top_level|fp_add_datapath:inst1|fp_add_core:core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator fp_add_top:FP\|fp_add_datapath:data\|fp_add_core:core\|comparator:cmp_m " "Elaborating entity \"comparator\" for hierarchy \"fp_add_top:FP\|fp_add_datapath:data\|fp_add_core:core\|comparator:cmp_m\"" {  } { { "fp_add_core.vhd" "cmp_m" { Text "H:/CEG3156/lab1/fp_add_core.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770831610237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_adder fp_add_top:FP\|fp_add_datapath:data\|fp_add_core:core\|ripple_adder:add9 " "Elaborating entity \"ripple_adder\" for hierarchy \"fp_add_top:FP\|fp_add_datapath:data\|fp_add_core:core\|ripple_adder:add9\"" {  } { { "fp_add_core.vhd" "add9" { Text "H:/CEG3156/lab1/fp_add_core.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770831610263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor fp_add_top:FP\|fp_add_datapath:data\|fp_add_core:core\|subtractor:sub_big_minus_sml " "Elaborating entity \"subtractor\" for hierarchy \"fp_add_top:FP\|fp_add_datapath:data\|fp_add_core:core\|subtractor:sub_big_minus_sml\"" {  } { { "fp_add_core.vhd" "sub_big_minus_sml" { Text "H:/CEG3156/lab1/fp_add_core.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770831610291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leading_one_detector9 fp_add_top:FP\|fp_add_datapath:data\|fp_add_core:core\|leading_one_detector9:lod " "Elaborating entity \"leading_one_detector9\" for hierarchy \"fp_add_top:FP\|fp_add_datapath:data\|fp_add_core:core\|leading_one_detector9:lod\"" {  } { { "fp_add_core.vhd" "lod" { Text "H:/CEG3156/lab1/fp_add_core.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770831610365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter_left9 fp_add_top:FP\|fp_add_datapath:data\|fp_add_core:core\|barrel_shifter_left9:shl " "Elaborating entity \"barrel_shifter_left9\" for hierarchy \"fp_add_top:FP\|fp_add_datapath:data\|fp_add_core:core\|barrel_shifter_left9:shl\"" {  } { { "fp_add_core.vhd" "shl" { Text "H:/CEG3156/lab1/fp_add_core.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770831610373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_adder fp_add_top:FP\|fp_add_datapath:data\|fp_add_core:core\|ripple_adder:rnd " "Elaborating entity \"ripple_adder\" for hierarchy \"fp_add_top:FP\|fp_add_datapath:data\|fp_add_core:core\|ripple_adder:rnd\"" {  } { { "fp_add_core.vhd" "rnd" { Text "H:/CEG3156/lab1/fp_add_core.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770831610445 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SignOut GND " "Pin \"SignOut\" is stuck at GND" {  } { { "fpDemo.vhd" "" { Text "H:/CEG3156/lab1/fpDemo.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770831612148 "|fpDemo|SignOut"} { "Warning" "WMLS_MLS_STUCK_PIN" "MantissaOut\[0\] GND " "Pin \"MantissaOut\[0\]\" is stuck at GND" {  } { { "fpDemo.vhd" "" { Text "H:/CEG3156/lab1/fpDemo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770831612148 "|fpDemo|MantissaOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MantissaOut\[1\] GND " "Pin \"MantissaOut\[1\]\" is stuck at GND" {  } { { "fpDemo.vhd" "" { Text "H:/CEG3156/lab1/fpDemo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770831612148 "|fpDemo|MantissaOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MantissaOut\[2\] GND " "Pin \"MantissaOut\[2\]\" is stuck at GND" {  } { { "fpDemo.vhd" "" { Text "H:/CEG3156/lab1/fpDemo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770831612148 "|fpDemo|MantissaOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MantissaOut\[3\] GND " "Pin \"MantissaOut\[3\]\" is stuck at GND" {  } { { "fpDemo.vhd" "" { Text "H:/CEG3156/lab1/fpDemo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770831612148 "|fpDemo|MantissaOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Overflow GND " "Pin \"Overflow\" is stuck at GND" {  } { { "fpDemo.vhd" "" { Text "H:/CEG3156/lab1/fpDemo.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770831612148 "|fpDemo|Overflow"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1770831612148 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1770831612268 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1770831613390 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770831613390 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1770831613652 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1770831613652 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1770831613652 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1770831613652 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770831613788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 11 12:40:13 2026 " "Processing ended: Wed Feb 11 12:40:13 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770831613788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770831613788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770831613788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1770831613788 ""}
