{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731553716069 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731553716069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 22:08:35 2024 " "Processing started: Wed Nov 13 22:08:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731553716069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731553716069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spinState -c spinState " "Command: quartus_map --read_settings_files=on --write_settings_files=off spinState -c spinState" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731553716069 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731553716710 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731553716710 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spinstate.v(66) " "Verilog HDL information at spinstate.v(66): always construct contains both blocking and non-blocking assignments" {  } { { "spinstate.v" "" { Text "D:/ECE241/FinalProject/spinState/spinstate.v" 66 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1731553723698 ""}
{ "Warning" "WSGN_SEARCH_FILE" "spinstate.v 4 4 " "Using design file spinstate.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 spinState " "Found entity 1: spinState" {  } { { "spinstate.v" "" { Text "D:/ECE241/FinalProject/spinState/spinstate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731553723714 ""} { "Info" "ISGN_ENTITY_NAME" "2 getNUMBAH " "Found entity 2: getNUMBAH" {  } { { "spinstate.v" "" { Text "D:/ECE241/FinalProject/spinState/spinstate.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731553723714 ""} { "Info" "ISGN_ENTITY_NAME" "3 spinFSM " "Found entity 3: spinFSM" {  } { { "spinstate.v" "" { Text "D:/ECE241/FinalProject/spinState/spinstate.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731553723714 ""} { "Info" "ISGN_ENTITY_NAME" "4 hexadecimalDecoder " "Found entity 4: hexadecimalDecoder" {  } { { "spinstate.v" "" { Text "D:/ECE241/FinalProject/spinState/spinstate.v" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731553723714 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1731553723714 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spinState " "Elaborating entity \"spinState\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731553723714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexadecimalDecoder hexadecimalDecoder:U0 " "Elaborating entity \"hexadecimalDecoder\" for hierarchy \"hexadecimalDecoder:U0\"" {  } { { "spinstate.v" "U0" { Text "D:/ECE241/FinalProject/spinState/spinstate.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731553723761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spinFSM spinFSM:A1 " "Elaborating entity \"spinFSM\" for hierarchy \"spinFSM:A1\"" {  } { { "spinstate.v" "A1" { Text "D:/ECE241/FinalProject/spinState/spinstate.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731553723823 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spinstate.v(148) " "Verilog HDL Case Statement information at spinstate.v(148): all case item expressions in this case statement are onehot" {  } { { "spinstate.v" "" { Text "D:/ECE241/FinalProject/spinState/spinstate.v" 148 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1731553723823 "|spinState|spinFSM:A1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getNUMBAH getNUMBAH:E1 " "Elaborating entity \"getNUMBAH\" for hierarchy \"getNUMBAH:E1\"" {  } { { "spinstate.v" "E1" { Text "D:/ECE241/FinalProject/spinState/spinstate.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731553723870 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 spinstate.v(36) " "Verilog HDL assignment warning at spinstate.v(36): truncated value with size 32 to match size of target (1)" {  } { { "spinstate.v" "" { Text "D:/ECE241/FinalProject/spinState/spinstate.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731553723870 "|spinState|getNUMBAH:E1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731553726932 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ECE241/FinalProject/spinState/output_files/spinState.map.smsg " "Generated suppressed messages file D:/ECE241/FinalProject/spinState/output_files/spinState.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731553727261 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731553727573 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731553727573 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "spinstate.v" "" { Text "D:/ECE241/FinalProject/spinState/spinstate.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731553727782 "|spinState|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1731553727782 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731553727782 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731553727782 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731553727782 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731553727782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731553727907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 22:08:47 2024 " "Processing ended: Wed Nov 13 22:08:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731553727907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731553727907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731553727907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731553727907 ""}
