Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Dec 11 14:45:45 2022
| Host         : EECS-DIGITAL-11 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -file /tmp/tmp.UlnmaS/obj/placerpt_report_timing_summary.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (164)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (6)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (164)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: r1/b1/read_buff1_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: r1/b1/read_buff2_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: r1/b1/readout_buff1_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: r1/b1/readout_buff2_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: r1/f1/check_header_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: r1/f1/ignore_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: r1/f1/output_data_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: r1/f1/wait_header_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: t1/b1/read_buff1_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: t1/b1/read_buff2_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: t1/b1/readout_buff1_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: t1/b1/readout_buff2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.940      -91.175                    119                 3930       -0.123       -0.946                     21                 3930        3.000        0.000                       0                  1555  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  eth_clk_clk_wiz_0   {0.000 10.000}     20.000          50.000          
  vga_clk_clk_wiz_0   {0.000 7.692}      15.385          65.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  
  eth_clk_clk_wiz_0        11.639        0.000                      0                 2388        0.043        0.000                      0                 2388        8.750        0.000                       0                  1076  
  vga_clk_clk_wiz_0         2.277        0.000                      0                 1423        0.021        0.000                      0                 1423        6.442        0.000                       0                   475  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_clk_wiz_0  eth_clk_clk_wiz_0       -0.940      -81.810                    106                  106       -0.123       -0.742                     17                  106  
eth_clk_clk_wiz_0  vga_clk_clk_wiz_0       -0.834       -9.365                     13                   13       -0.058       -0.204                      4                   13  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_maker/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_maker/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_maker/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_maker/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_maker/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_maker/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_maker/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_clk_wiz_0
  To Clock:  eth_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.639ns  (required time - arrival time)
  Source:                 t1/buffer_reg[289]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/buffer_reg[281]/CE
                            (rising edge-triggered cell FDRE clocked by eth_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_clk_clk_wiz_0 rise@20.000ns - eth_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.036ns  (logic 2.628ns (32.703%)  route 5.408ns (67.297%))
  Logic Levels:           15  (CARRY4=12 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.715    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.154    -4.439 r  clk_maker/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.719    -2.720    clk_maker/eth_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  clk_maker/clkout1_buf/O
                         net (fo=1075, estimated)     1.706    -0.918    t1/eth_clk
    SLICE_X7Y108         FDRE                                         r  t1/buffer_reg[289]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y108         FDRE (Prop_fdre_C_Q)         0.456    -0.462 f  t1/buffer_reg[289]/Q
                         net (fo=3, estimated)        1.245     0.783    t1/buffer[289]
    SLICE_X6Y96          LUT3 (Prop_lut3_I1_O)        0.124     0.907 r  t1/bit_axiiv_i_215/O
                         net (fo=1, routed)           0.000     0.907    t1/bit_axiiv_i_215_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.420 r  t1/bit_axiiv_reg_i_199/CO[3]
                         net (fo=1, estimated)        0.000     1.420    t1/bit_axiiv_reg_i_199_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.537 r  t1/bit_axiiv_reg_i_184/CO[3]
                         net (fo=1, estimated)        0.000     1.537    t1/bit_axiiv_reg_i_184_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.654 r  t1/bit_axiiv_reg_i_169/CO[3]
                         net (fo=1, estimated)        0.000     1.654    t1/bit_axiiv_reg_i_169_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.771 r  t1/bit_axiiv_reg_i_154/CO[3]
                         net (fo=1, estimated)        0.000     1.771    t1/bit_axiiv_reg_i_154_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.888 r  t1/bit_axiiv_reg_i_139/CO[3]
                         net (fo=1, estimated)        0.000     1.888    t1/bit_axiiv_reg_i_139_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.005 r  t1/bit_axiiv_reg_i_120/CO[3]
                         net (fo=1, estimated)        0.000     2.005    t1/bit_axiiv_reg_i_120_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.122 r  t1/bit_axiiv_reg_i_100/CO[3]
                         net (fo=1, estimated)        0.000     2.122    t1/bit_axiiv_reg_i_100_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.239 r  t1/bit_axiiv_reg_i_80/CO[3]
                         net (fo=1, estimated)        0.000     2.239    t1/bit_axiiv_reg_i_80_n_0
    SLICE_X6Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.356 r  t1/bit_axiiv_reg_i_60/CO[3]
                         net (fo=1, estimated)        0.000     2.356    t1/bit_axiiv_reg_i_60_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.473 r  t1/bit_axiiv_reg_i_40/CO[3]
                         net (fo=1, estimated)        0.000     2.473    t1/bit_axiiv_reg_i_40_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.590 r  t1/bit_axiiv_reg_i_20/CO[3]
                         net (fo=1, estimated)        0.000     2.590    t1/bit_axiiv_reg_i_20_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.707 r  t1/bit_axiiv_reg_i_5/CO[3]
                         net (fo=2, estimated)        0.832     3.539    t1/bit_axiiv_reg_i_5_n_0
    SLICE_X5Y120         LUT4 (Prop_lut4_I3_O)        0.124     3.663 r  t1/buffer[335]_i_3/O
                         net (fo=3, estimated)        1.372     5.035    vga_buffer/buffer_reg[335]
    SLICE_X10Y97         LUT6 (Prop_lut6_I0_O)        0.124     5.159 r  vga_buffer/buffer[335]_i_1/O
                         net (fo=509, estimated)      1.959     7.118    t1/buffer_reg[335]_0
    SLICE_X7Y123         FDRE                                         r  t1/buffer_reg[281]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    22.583    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    15.179 r  clk_maker/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.633    16.812    clk_maker/eth_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.903 r  clk_maker/clkout1_buf/O
                         net (fo=1075, estimated)     1.571    18.474    t1/eth_clk
    SLICE_X7Y123         FDRE                                         r  t1/buffer_reg[281]/C
                         clock pessimism              0.569    19.043    
                         clock uncertainty           -0.081    18.961    
    SLICE_X7Y123         FDRE (Setup_fdre_C_CE)      -0.205    18.756    t1/buffer_reg[281]
  -------------------------------------------------------------------
                         required time                         18.756    
                         arrival time                          -7.118    
  -------------------------------------------------------------------
                         slack                                 11.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 t1/buffer_reg[336]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/buffer_reg[338]/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_clk_wiz_0 rise@0.000ns - eth_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.910%)  route 0.252ns (64.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.769    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.648    -1.878 r  clk_maker/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.725    -1.154    clk_maker/eth_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_maker/clkout1_buf/O
                         net (fo=1075, estimated)     0.603    -0.525    t1/eth_clk
    SLICE_X7Y99          FDRE                                         r  t1/buffer_reg[336]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  t1/buffer_reg[336]/Q
                         net (fo=3, estimated)        0.252    -0.132    t1/buffer[336]
    SLICE_X6Y100         FDRE                                         r  t1/buffer_reg[338]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     0.985    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.429    -2.444 r  clk_maker/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.763    -1.681    clk_maker/eth_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  clk_maker/clkout1_buf/O
                         net (fo=1075, estimated)     0.868    -0.784    t1/eth_clk
    SLICE_X6Y100         FDRE                                         r  t1/buffer_reg[338]/C
                         clock pessimism              0.525    -0.260    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.085    -0.175    t1/buffer_reg[338]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_maker/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   clk_maker/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_maker/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y96      eth_buffer/BRAM_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y96      eth_buffer/BRAM_reg_0_1_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.442ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.277ns  (required time - arrival time)
  Source:                 grapher/forward_viewer/hcount_pipe_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            grapher/forward_viewer/loc_y3/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_clk_wiz_0 rise@15.385ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.502ns  (logic 7.680ns (61.430%)  route 4.822ns (38.570%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT3=2 LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 13.897 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.994ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.715    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.154    -4.439 r  clk_maker/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.719    -2.720    clk_maker/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  clk_maker/clkout2_buf/O
                         net (fo=479, estimated)      1.630    -0.994    grapher/forward_viewer/vga_clk
    SLICE_X11Y72         FDRE                                         r  grapher/forward_viewer/hcount_pipe_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.538 r  grapher/forward_viewer/hcount_pipe_reg[1][5]/Q
                         net (fo=2, estimated)        0.843     0.305    grapher/forward_viewer/hcount_pipe_reg[1]_17[5]
    SLICE_X10Y71         LUT6 (Prop_lut6_I0_O)        0.124     0.429 r  grapher/forward_viewer/conv_x4_i_25/O
                         net (fo=6, estimated)        1.022     1.451    grapher/forward_viewer/conv_x4_i_25_n_0
    SLICE_X12Y74         LUT3 (Prop_lut3_I0_O)        0.150     1.601 r  grapher/forward_viewer/conv_x4_i_5/O
                         net (fo=1, estimated)        0.701     2.302    grapher/forward_viewer/conv_x5[7]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      4.075     6.377 r  grapher/forward_viewer/conv_x4/PCOUT[47]
                         net (fo=1, estimated)        0.055     6.432    grapher/forward_viewer/conv_x4_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.950 r  grapher/forward_viewer/conv_x4__0/P[1]
                         net (fo=2, estimated)        0.491     8.441    grapher/forward_viewer/conv_x4__1[18]
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.115 r  grapher/forward_viewer/conv_x2_carry__3/CO[3]
                         net (fo=1, estimated)        0.000     9.115    grapher/forward_viewer/conv_x2_carry__3_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.229 r  grapher/forward_viewer/conv_x2_carry__4/CO[3]
                         net (fo=1, estimated)        0.000     9.229    grapher/forward_viewer/conv_x2_carry__4_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.468 r  grapher/forward_viewer/conv_x2_carry__5/O[2]
                         net (fo=1, estimated)        0.977    10.445    grapher/forward_viewer/conv_x2[27]
    SLICE_X10Y77         LUT3 (Prop_lut3_I0_O)        0.330    10.775 r  grapher/forward_viewer/loc_x3_i_2/O
                         net (fo=2, estimated)        0.733    11.508    grapher/forward_viewer/A[19]
    DSP48_X0Y33          DSP48E1                                      r  grapher/forward_viewer/loc_y3/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    17.967    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.404    10.563 r  clk_maker/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.633    12.196    clk_maker/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.287 r  clk_maker/clkout2_buf/O
                         net (fo=479, estimated)      1.610    13.897    grapher/forward_viewer/vga_clk
    DSP48_X0Y33          DSP48E1                                      r  grapher/forward_viewer/loc_y3/CLK
                         clock pessimism              0.552    14.449    
                         clock uncertainty           -0.078    14.371    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.586    13.785    grapher/forward_viewer/loc_y3
  -------------------------------------------------------------------
                         required time                         13.785    
                         arrival time                         -11.508    
  -------------------------------------------------------------------
                         slack                                  2.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 vga_gen/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            grapher/track_viewer/track/BRAM_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.141ns (27.611%)  route 0.370ns (72.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.769    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.648    -1.878 r  clk_maker/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.725    -1.154    clk_maker/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_maker/clkout2_buf/O
                         net (fo=479, estimated)      0.575    -0.553    vga_gen/vga_clk
    SLICE_X15Y98         FDRE                                         r  vga_gen/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  vga_gen/vcount_out_reg[5]/Q
                         net (fo=22, estimated)       0.370    -0.042    grapher/track_viewer/track/ADDRARDADDR[4]
    RAMB18_X0Y41         RAMB18E1                                     r  grapher/track_viewer/track/BRAM_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     0.985    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.429    -2.444 r  clk_maker/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.763    -1.681    clk_maker/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  clk_maker/clkout2_buf/O
                         net (fo=479, estimated)      0.881    -0.771    grapher/track_viewer/track/vga_clk
    RAMB18_X0Y41         RAMB18E1                                     r  grapher/track_viewer/track/BRAM_reg/CLKARDCLK
                         clock pessimism              0.525    -0.246    
    RAMB18_X0Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.063    grapher/track_viewer/track/BRAM_reg
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.021    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk_maker/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         15.385      11.501     DSP48_X0Y40      g1/i_opp_y_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clk_maker/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.692       6.442      SLICE_X10Y92     transmit_buffer/BRAM_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.692       6.442      SLICE_X10Y92     transmit_buffer/BRAM_reg_0_1_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  eth_clk_clk_wiz_0

Setup :          106  Failing Endpoints,  Worst Slack       -0.940ns,  Total Violation      -81.810ns
Hold  :           17  Failing Endpoints,  Worst Slack       -0.123ns,  Total Violation       -0.742ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.940ns  (required time - arrival time)
  Source:                 eth_buffer/output_register.doutb_reg_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_buffer/output_register.doutb_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by eth_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (eth_clk_clk_wiz_0 rise@140.000ns - vga_clk_clk_wiz_0 rise@138.462ns)
  Data Path Delay:        1.543ns  (logic 0.580ns (37.589%)  route 0.963ns (62.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 138.430 - 140.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 137.483 - 138.462 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                    138.462   138.462 r  
    E3                                                0.000   138.462 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   138.462    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   139.943 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233   141.176    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.154   134.022 r  clk_maker/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.719   135.741    clk_maker/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   135.837 r  clk_maker/clkout2_buf/O
                         net (fo=479, estimated)      1.646   137.483    eth_buffer/vga_clk
    SLICE_X15Y94         FDRE                                         r  eth_buffer/output_register.doutb_reg_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.456   137.939 r  eth_buffer/output_register.doutb_reg_reg[3]_replica/Q
                         net (fo=1, estimated)        0.305   138.244    eth_buffer/Q[0]_repN
    SLICE_X14Y93         LUT2 (Prop_lut2_I1_O)        0.124   138.368 r  eth_buffer/BRAM_reg_i_1__5/O
                         net (fo=107, estimated)      0.658   139.026    vga_buffer/sys_rst
    SLICE_X10Y94         FDRE                                         r  vga_buffer/output_register.doutb_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_clk_wiz_0 rise edge)
                                                    140.000   140.000 r  
    E3                                                0.000   140.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   140.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   141.411 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171   142.583    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.404   135.179 r  clk_maker/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.633   136.812    clk_maker/eth_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   136.903 r  clk_maker/clkout1_buf/O
                         net (fo=1075, estimated)     1.527   138.430    vga_buffer/eth_clk
    SLICE_X10Y94         FDRE                                         r  vga_buffer/output_register.doutb_reg_reg[13]/C
                         clock pessimism              0.382   138.812    
                         clock uncertainty           -0.201   138.611    
    SLICE_X10Y94         FDRE (Setup_fdre_C_R)       -0.524   138.087    vga_buffer/output_register.doutb_reg_reg[13]
  -------------------------------------------------------------------
                         required time                        138.087    
                         arrival time                        -139.026    
  -------------------------------------------------------------------
                         slack                                 -0.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.123ns  (arrival time - required time)
  Source:                 transmit_buffer/BRAM_reg_0_1_18_23/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            transmit_buffer/ram_data_b_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.386ns (82.742%)  route 0.081ns (17.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.769    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.648    -1.878 r  clk_maker/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.725    -1.154    clk_maker/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_maker/clkout2_buf/O
                         net (fo=479, estimated)      0.574    -0.554    transmit_buffer/BRAM_reg_0_1_18_23/WCLK
    SLICE_X8Y95          RAMD32                                       r  transmit_buffer/BRAM_reg_0_1_18_23/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386    -0.168 r  transmit_buffer/BRAM_reg_0_1_18_23/RAMC_D1/O
                         net (fo=1, estimated)        0.081    -0.087    transmit_buffer/ram_data_a0[23]
    SLICE_X9Y95          FDRE                                         r  transmit_buffer/ram_data_b_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     0.985    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.429    -2.444 r  clk_maker/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.763    -1.681    clk_maker/eth_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  clk_maker/clkout1_buf/O
                         net (fo=1075, estimated)     0.845    -0.807    transmit_buffer/eth_clk
    SLICE_X9Y95          FDRE                                         r  transmit_buffer/ram_data_b_reg[23]/C
                         clock pessimism              0.566    -0.242    
                         clock uncertainty            0.201    -0.040    
    SLICE_X9Y95          FDRE (Hold_fdre_C_D)         0.076     0.036    transmit_buffer/ram_data_b_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                 -0.123    





---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :           13  Failing Endpoints,  Worst Slack       -0.834ns,  Total Violation       -9.365ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.058ns,  Total Violation       -0.204ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.834ns  (required time - arrival time)
  Source:                 eth_buffer/BRAM_reg_0_1_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by eth_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_buffer/ram_data_b_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (vga_clk_clk_wiz_0 rise@61.538ns - eth_clk_clk_wiz_0 rise@60.000ns)
  Data Path Delay:        1.690ns  (logic 1.343ns (79.467%)  route 0.347ns (20.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 60.046 - 61.538 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 59.100 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_clk_wiz_0 rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    60.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    61.482 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233    62.715    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.154    55.561 r  clk_maker/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.719    57.280    clk_maker/eth_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    57.376 r  clk_maker/clkout1_buf/O
                         net (fo=1075, estimated)     1.724    59.100    eth_buffer/BRAM_reg_0_1_12_17/WCLK
    SLICE_X6Y95          RAMD32                                       r  eth_buffer/BRAM_reg_0_1_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343    60.443 r  eth_buffer/BRAM_reg_0_1_12_17/RAMB/O
                         net (fo=1, estimated)        0.347    60.790    eth_buffer/ram_data_a0[14]
    SLICE_X3Y96          FDRE                                         r  eth_buffer/ram_data_b_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     61.538    61.538 r  
    E3                                                0.000    61.538 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    61.538    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    62.950 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    64.121    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.404    56.717 r  clk_maker/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.633    58.350    clk_maker/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    58.441 r  clk_maker/clkout2_buf/O
                         net (fo=479, estimated)      1.605    60.046    eth_buffer/vga_clk
    SLICE_X3Y96          FDRE                                         r  eth_buffer/ram_data_b_reg[14]/C
                         clock pessimism              0.382    60.428    
                         clock uncertainty           -0.201    60.227    
    SLICE_X3Y96          FDRE (Setup_fdre_C_D)       -0.271    59.956    eth_buffer/ram_data_b_reg[14]
  -------------------------------------------------------------------
                         required time                         59.956    
                         arrival time                         -60.790    
  -------------------------------------------------------------------
                         slack                                 -0.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.058ns  (arrival time - required time)
  Source:                 eth_buffer/BRAM_reg_0_1_12_17/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by eth_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_buffer/ram_data_b_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - eth_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.388ns (73.610%)  route 0.139ns (26.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.769    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.648    -1.878 r  clk_maker/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.725    -1.154    clk_maker/eth_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_maker/clkout1_buf/O
                         net (fo=1075, estimated)     0.602    -0.526    eth_buffer/BRAM_reg_0_1_12_17/WCLK
    SLICE_X6Y95          RAMD32                                       r  eth_buffer/BRAM_reg_0_1_12_17/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388    -0.138 r  eth_buffer/BRAM_reg_0_1_12_17/RAMB_D1/O
                         net (fo=1, estimated)        0.139     0.001    eth_buffer/ram_data_a0[15]
    SLICE_X7Y95          FDRE                                         r  eth_buffer/ram_data_b_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     0.985    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.429    -2.444 r  clk_maker/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.763    -1.681    clk_maker/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  clk_maker/clkout2_buf/O
                         net (fo=479, estimated)      0.873    -0.779    eth_buffer/vga_clk
    SLICE_X7Y95          FDRE                                         r  eth_buffer/ram_data_b_reg[15]/C
                         clock pessimism              0.566    -0.214    
                         clock uncertainty            0.201    -0.012    
    SLICE_X7Y95          FDRE (Hold_fdre_C_D)         0.072     0.060    eth_buffer/ram_data_b_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                 -0.058    





