#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Oct 31 00:00:57 2022
# Process ID: 3260
# Current directory: C:/Users/alexh/Documents/Xilinx/VgaTerminal/VgaTerminal.runs/synth_1
# Command line: vivado.exe -log Uart.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Uart.tcl
# Log file: C:/Users/alexh/Documents/Xilinx/VgaTerminal/VgaTerminal.runs/synth_1/Uart.vds
# Journal file: C:/Users/alexh/Documents/Xilinx/VgaTerminal/VgaTerminal.runs/synth_1\vivado.jou
# Running On: DESKTOP-M1DSM0F, OS: Windows, CPU Frequency: 2808 MHz, CPU Physical cores: 4, Host memory: 8470 MB
#-----------------------------------------------------------
source Uart.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1293.863 ; gain = 10.516
Command: read_checkpoint -auto_incremental -incremental C:/Users/alexh/Documents/Xilinx/VgaTerminal/VgaTerminal.srcs/utils_1/imports/synth_1/StreamBuffer.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/alexh/Documents/Xilinx/VgaTerminal/VgaTerminal.srcs/utils_1/imports/synth_1/StreamBuffer.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Uart -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15572
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1293.863 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Uart' [C:/Users/alexh/Documents/Xilinx/VgaTerminal/VgaTerminal.srcs/sources_1/new/Uart.vhd:29]
	Parameter N bound to: 1302 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivN' declared at 'C:/Users/alexh/Documents/Xilinx/VgaTerminal/VgaTerminal.srcs/sources_1/imports/new/ClockDivN.vhd:11' bound to instance 'clk_div' of component 'ClockDivN' [C:/Users/alexh/Documents/Xilinx/VgaTerminal/VgaTerminal.srcs/sources_1/new/Uart.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ClockDivN' [C:/Users/alexh/Documents/Xilinx/VgaTerminal/VgaTerminal.srcs/sources_1/imports/new/ClockDivN.vhd:20]
	Parameter N bound to: 1302 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockDivN' (0#1) [C:/Users/alexh/Documents/Xilinx/VgaTerminal/VgaTerminal.srcs/sources_1/imports/new/ClockDivN.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'Uart' (0#1) [C:/Users/alexh/Documents/Xilinx/VgaTerminal/VgaTerminal.srcs/sources_1/new/Uart.vhd:29]
WARNING: [Synth 8-3848] Net rxd_out in module/entity Uart does not have driver. [C:/Users/alexh/Documents/Xilinx/VgaTerminal/VgaTerminal.srcs/sources_1/new/Uart.vhd:12]
WARNING: [Synth 8-3848] Net cts in module/entity Uart does not have driver. [C:/Users/alexh/Documents/Xilinx/VgaTerminal/VgaTerminal.srcs/sources_1/new/Uart.vhd:12]
WARNING: [Synth 8-3848] Net s_tready in module/entity Uart does not have driver. [C:/Users/alexh/Documents/Xilinx/VgaTerminal/VgaTerminal.srcs/sources_1/new/Uart.vhd:15]
WARNING: [Synth 8-7129] Port rxd_out in module Uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port cts in module Uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_tready in module Uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port rts in module Uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_tvalid in module Uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_tdata[7] in module Uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_tdata[6] in module Uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_tdata[5] in module Uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_tdata[4] in module Uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_tdata[3] in module Uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_tdata[2] in module Uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_tdata[1] in module Uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_tdata[0] in module Uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_tready in module Uart is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1293.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1293.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1293.863 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1293.863 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/alexh/Documents/Xilinx/VgaTerminal/VgaTerminal.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/alexh/Documents/Xilinx/VgaTerminal/VgaTerminal.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alexh/Documents/Xilinx/VgaTerminal/VgaTerminal.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/alexh/Documents/Xilinx/VgaTerminal/VgaTerminal.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK100MHZ]'. [C:/Users/alexh/Documents/Xilinx/VgaTerminal/VgaTerminal.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [C:/Users/alexh/Documents/Xilinx/VgaTerminal/VgaTerminal.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alexh/Documents/Xilinx/VgaTerminal/VgaTerminal.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_TXD_IN'. [C:/Users/alexh/Documents/Xilinx/VgaTerminal/VgaTerminal.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alexh/Documents/Xilinx/VgaTerminal/VgaTerminal.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_RXD_OUT'. [C:/Users/alexh/Documents/Xilinx/VgaTerminal/VgaTerminal.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alexh/Documents/Xilinx/VgaTerminal/VgaTerminal.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_CTS'. [C:/Users/alexh/Documents/Xilinx/VgaTerminal/VgaTerminal.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alexh/Documents/Xilinx/VgaTerminal/VgaTerminal.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_RTS'. [C:/Users/alexh/Documents/Xilinx/VgaTerminal/VgaTerminal.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:222]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alexh/Documents/Xilinx/VgaTerminal/VgaTerminal.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:222]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_CLK'. [C:/Users/alexh/Documents/Xilinx/VgaTerminal/VgaTerminal.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:226]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alexh/Documents/Xilinx/VgaTerminal/VgaTerminal.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:226]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_DATA'. [C:/Users/alexh/Documents/Xilinx/VgaTerminal/VgaTerminal.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alexh/Documents/Xilinx/VgaTerminal/VgaTerminal.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/alexh/Documents/Xilinx/VgaTerminal/VgaTerminal.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1295.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1295.785 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1295.785 ; gain = 1.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1295.785 ; gain = 1.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1295.785 ; gain = 1.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Users/alexh/Documents/Xilinx/VgaTerminal/VgaTerminal.srcs/utils_1/imports/synth_1/StreamBuffer.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1295.785 ; gain = 1.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1295.785 ; gain = 1.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1295.785 ; gain = 1.922
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   11 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port rxd_out in module Uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port cts in module Uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_tready in module Uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port rts in module Uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_tvalid in module Uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_tdata[7] in module Uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_tdata[6] in module Uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_tdata[5] in module Uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_tdata[4] in module Uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_tdata[3] in module Uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_tdata[2] in module Uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_tdata[1] in module Uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_tdata[0] in module Uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_tready in module Uart is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1295.785 ; gain = 1.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1295.785 ; gain = 1.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1295.785 ; gain = 1.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1311.094 ; gain = 17.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1317.855 ; gain = 23.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1317.855 ; gain = 23.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1317.855 ; gain = 23.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1317.855 ; gain = 23.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1317.855 ; gain = 23.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1317.855 ; gain = 23.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     2|
|3     |LUT2  |     3|
|4     |LUT3  |     6|
|5     |LUT4  |     7|
|6     |LUT5  |     7|
|7     |LUT6  |    11|
|8     |FDRE  |    36|
|9     |IBUF  |     3|
|10    |OBUF  |     9|
|11    |OBUFT |     3|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1317.855 ; gain = 23.992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 1317.855 ; gain = 22.070
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1317.855 ; gain = 23.992
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1329.887 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1336.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ed418e09
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 41 Warnings, 10 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1336.543 ; gain = 42.680
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/alexh/Documents/Xilinx/VgaTerminal/VgaTerminal.runs/synth_1/Uart.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Uart_utilization_synth.rpt -pb Uart_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 31 00:01:47 2022...
