Here is the verilog code for the described counter design:

```verilog
module counter_12 (
    input rst_n,
    input clk,
    input valid_count,
    output reg [3:0] out
);

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        out <= 4'b0000; // Reset to 0
    end else begin
        if (valid_count) begin
            if (out == 4'd11) begin
                out <= 4'b0000; // Wrap around
            end else begin
                out <= out + 1; // Increment count
            end
        end
    end
end

endmodule
```

This verilog module `counter_12` implements the specified counter design that counts from 4 'b0000 to 4 'd11 based on the `valid_count` signal. The counter is reset to 0 when the `rst_n` signal is active. The count increments on each clock cycle when `valid_count` is high, and it wraps around to 0 if it reaches the maximum value of 11.