Source Block: verilog-ethernet/rtl/eth_phy_10g_rx_if.v@153:173@HdlStmProcess
    .state_out(prbs31_state)
);

integer i;

always @* begin
    rx_error_count_1_temp = 0;
    rx_error_count_2_temp = 0;
    for (i = 0; i < DATA_WIDTH; i = i + 1) begin
        if (i & 1) begin
            rx_error_count_1_temp = rx_error_count_1_temp + prbs31_data[i];
        end else begin
            rx_error_count_2_temp = rx_error_count_2_temp + prbs31_data[i];
        end
    end
end

always @(posedge clk) begin
    scrambler_state_reg <= scrambler_state;

    encoded_rx_data_reg <= SCRAMBLER_DISABLE ? serdes_rx_data_int : descrambled_rx_data;

Diff Content:
- 161     for (i = 0; i < DATA_WIDTH; i = i + 1) begin
+ 161     for (i = 0; i < DATA_WIDTH+HDR_WIDTH; i = i + 1) begin

Clone Blocks:
