<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1567</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:8px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1567-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1567.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:754px;white-space:nowrap" class="ft00">Vol. 3C&#160;35-287</p>
<p style="position:absolute;top:47px;left:633px;white-space:nowrap" class="ft01">MODEL-SPECIFIC REGISTERS (MSRS)</p>
<p style="position:absolute;top:189px;left:546px;white-space:nowrap" class="ft02">When&#160;this flag&#160;is set and&#160;the&#160;processor&#160;is in&#160;the&#160;</p>
<p style="position:absolute;top:205px;left:546px;white-space:nowrap" class="ft02">stop-clock state (STPCLK# is&#160;asserted), asserting&#160;</p>
<p style="position:absolute;top:222px;left:546px;white-space:nowrap" class="ft02">the&#160;FERR# pin signals to&#160;the processor&#160;that&#160;an&#160;</p>
<p style="position:absolute;top:238px;left:546px;white-space:nowrap" class="ft02">interrupt&#160;(such as, INIT#,&#160;BINIT#,&#160;INTR, NMI, SMI#,&#160;</p>
<p style="position:absolute;top:254px;left:546px;white-space:nowrap" class="ft02">or RESET#) is&#160;pending and&#160;that&#160;the processor&#160;</p>
<p style="position:absolute;top:271px;left:546px;white-space:nowrap" class="ft02">should&#160;return&#160;to&#160;normal operation to&#160;handle the&#160;</p>
<p style="position:absolute;top:288px;left:546px;white-space:nowrap" class="ft05">interrupt.<br/>This&#160;flag&#160;does&#160;not affect the&#160;normal operation of&#160;</p>
<p style="position:absolute;top:328px;left:546px;white-space:nowrap" class="ft02">the&#160;FERR# pin (to indicate&#160;an&#160;unmasked&#160;floating-</p>
<p style="position:absolute;top:344px;left:546px;white-space:nowrap" class="ft02">point error) when the STPCLK# pin is&#160;not&#160;</p>
<p style="position:absolute;top:361px;left:546px;white-space:nowrap" class="ft02">asserted.</p>
<p style="position:absolute;top:385px;left:204px;white-space:nowrap" class="ft02">11</p>
<p style="position:absolute;top:385px;left:546px;white-space:nowrap" class="ft02">Branch&#160;Trace Storage Unavailable&#160;</p>
<p style="position:absolute;top:402px;left:546px;white-space:nowrap" class="ft07">(BTS_UNAVILABLE) (R)<br/>See<a href="o_fe12b1e2a880e0ce-1283.html">&#160;Table&#160;35-2.<br/></a>When&#160;set,&#160;the processor&#160;does&#160;not support branch&#160;</p>
<p style="position:absolute;top:460px;left:546px;white-space:nowrap" class="ft02">trace storage (BTS); when&#160;clear,&#160;BTS&#160;is supported.</p>
<p style="position:absolute;top:484px;left:204px;white-space:nowrap" class="ft02">12</p>
<p style="position:absolute;top:484px;left:546px;white-space:nowrap" class="ft02">PEBS_UNAVILABLE: Processor Event Based&#160;</p>
<p style="position:absolute;top:501px;left:546px;white-space:nowrap" class="ft07">Sampling Unavailable (R)<br/>See<a href="o_fe12b1e2a880e0ce-1283.html">&#160;Table&#160;35-2.<br/></a>When&#160;set,&#160;the processor&#160;does&#160;not support&#160;</p>
<p style="position:absolute;top:559px;left:546px;white-space:nowrap" class="ft02">processor event-based sampling&#160;(PEBS); when&#160;</p>
<p style="position:absolute;top:576px;left:546px;white-space:nowrap" class="ft02">clear,&#160;PEBS&#160;is&#160;supported.</p>
<p style="position:absolute;top:600px;left:204px;white-space:nowrap" class="ft02">13</p>
<p style="position:absolute;top:600px;left:383px;white-space:nowrap" class="ft02">3</p>
<p style="position:absolute;top:600px;left:546px;white-space:nowrap" class="ft06">TM2 Enable&#160;(R/W)<br/>When this bit&#160;is set (1)&#160;and the thermal sensor&#160;</p>
<p style="position:absolute;top:637px;left:546px;white-space:nowrap" class="ft02">indicates that&#160;the die temperature is at&#160;the pre-</p>
<p style="position:absolute;top:654px;left:546px;white-space:nowrap" class="ft02">determined&#160;threshold, the&#160;Thermal Monitor 2&#160;</p>
<p style="position:absolute;top:670px;left:546px;white-space:nowrap" class="ft02">mechanism is engaged.&#160;TM2&#160;will reduce&#160;the bus to&#160;</p>
<p style="position:absolute;top:687px;left:546px;white-space:nowrap" class="ft02">core&#160;ratio&#160;and&#160;voltage&#160;according&#160;to&#160;the&#160;value&#160;last&#160;</p>
<p style="position:absolute;top:703px;left:546px;white-space:nowrap" class="ft05">written to&#160;MSR_THERM2_CTL&#160;bits&#160;15:0.<br/>When&#160;this&#160;bit is&#160;clear&#160;(0,&#160;default),&#160;the processor&#160;</p>
<p style="position:absolute;top:744px;left:546px;white-space:nowrap" class="ft02">does&#160;not change the VID signals or the bus to&#160;core&#160;</p>
<p style="position:absolute;top:760px;left:546px;white-space:nowrap" class="ft02">ratio when the processor enters&#160;a thermal&#160;</p>
<p style="position:absolute;top:777px;left:546px;white-space:nowrap" class="ft08">managed state.<br/>If the TM2 feature flag (ECX[8]) is not set to&#160;1&#160;</p>
<p style="position:absolute;top:817px;left:546px;white-space:nowrap" class="ft02">after&#160;executing CPUID with EAX&#160;= 1,&#160;then this&#160;</p>
<p style="position:absolute;top:834px;left:546px;white-space:nowrap" class="ft02">feature is not supported and BIOS must&#160;not alter&#160;</p>
<p style="position:absolute;top:850px;left:546px;white-space:nowrap" class="ft02">the contents&#160;of&#160;this bit&#160;location. The processor is&#160;</p>
<p style="position:absolute;top:867px;left:546px;white-space:nowrap" class="ft02">operating out of&#160;spec&#160;if&#160;both this bit and the TM1&#160;</p>
<p style="position:absolute;top:883px;left:546px;white-space:nowrap" class="ft02">bit are set to&#160;disabled states.</p>
<p style="position:absolute;top:907px;left:204px;white-space:nowrap" class="ft02">17:14</p>
<p style="position:absolute;top:907px;left:546px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:931px;left:204px;white-space:nowrap" class="ft02">18&#160;</p>
<p style="position:absolute;top:931px;left:383px;white-space:nowrap" class="ft02">3, 4, 6</p>
<p style="position:absolute;top:931px;left:546px;white-space:nowrap" class="ft07">ENABLE&#160;MONITOR FSM&#160;(R/W)<br/>See<a href="o_fe12b1e2a880e0ce-1283.html">&#160;Table&#160;35-2.</a></p>
<p style="position:absolute;top:976px;left:204px;white-space:nowrap" class="ft02">19</p>
<p style="position:absolute;top:976px;left:546px;white-space:nowrap" class="ft07">Adjacent&#160;Cache Line Prefetch&#160;Disable&#160;(R/W)&#160;<br/>When set to&#160;1, the processor fetches&#160;the cache&#160;</p>
<p style="position:absolute;top:1014px;left:546px;white-space:nowrap" class="ft02">line of&#160;the 128-byte sector containing currently&#160;</p>
<p style="position:absolute;top:1030px;left:546px;white-space:nowrap" class="ft02">required data. When set to&#160;0, the processor&#160;</p>
<p style="position:absolute;top:1047px;left:546px;white-space:nowrap" class="ft02">fetches both cache lines in the sector.</p>
<p style="position:absolute;top:100px;left:203px;white-space:nowrap" class="ft03">Table 35-41. &#160;MSRs in the Pentium® 4&#160;and Intel® Xeon® Processors&#160;&#160;(Contd.)</p>
<p style="position:absolute;top:124px;left:95px;white-space:nowrap" class="ft02">Register&#160;</p>
<p style="position:absolute;top:141px;left:96px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:124px;left:230px;white-space:nowrap" class="ft02">Register&#160;Name</p>
<p style="position:absolute;top:141px;left:226px;white-space:nowrap" class="ft02">Fields&#160;and&#160;Flags</p>
<p style="position:absolute;top:124px;left:395px;white-space:nowrap" class="ft02">Model&#160;</p>
<p style="position:absolute;top:141px;left:397px;white-space:nowrap" class="ft02">Avail-</p>
<p style="position:absolute;top:157px;left:395px;white-space:nowrap" class="ft02">ability</p>
<p style="position:absolute;top:124px;left:472px;white-space:nowrap" class="ft02">Shared/</p>
<p style="position:absolute;top:141px;left:470px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:138px;left:513px;white-space:nowrap" class="ft04"><i>1</i></p>
<p style="position:absolute;top:141px;left:644px;white-space:nowrap" class="ft02">Bit&#160;Description</p>
<p style="position:absolute;top:164px;left:82px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:164px;left:136px;white-space:nowrap" class="ft02">Dec</p>
</div>
</body>
</html>
