#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Mar 19 20:59:47 2022
# Process ID: 18916
# Current directory: C:/Users/nicks/Documents/Project4_Hangman/Hangman/Hangman.runs/synth_1
# Command line: vivado.exe -log Top_Level_Hangman.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Level_Hangman.tcl
# Log file: C:/Users/nicks/Documents/Project4_Hangman/Hangman/Hangman.runs/synth_1/Top_Level_Hangman.vds
# Journal file: C:/Users/nicks/Documents/Project4_Hangman/Hangman/Hangman.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top_Level_Hangman.tcl -notrace
Command: synth_design -top Top_Level_Hangman -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3840
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1011.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_Level_Hangman' [C:/Users/nicks/Documents/Project4_Hangman/Hangman/Hangman.srcs/sources_1/new/Top_Level_PS2_TEST.vhd:14]
INFO: [Synth 8-3491] module 'ila_0' declared at 'C:/Users/nicks/Documents/Project4_Hangman/Hangman/Hangman.runs/synth_1/.Xil/Vivado-18916-DESKTOP-OJ12GV1/realtime/ila_0_stub.vhdl:5' bound to instance 'ila' of component 'ila_0' [C:/Users/nicks/Documents/Project4_Hangman/Hangman/Hangman.srcs/sources_1/new/Top_Level_PS2_TEST.vhd:163]
INFO: [Synth 8-638] synthesizing module 'ila_0' [C:/Users/nicks/Documents/Project4_Hangman/Hangman/Hangman.runs/synth_1/.Xil/Vivado-18916-DESKTOP-OJ12GV1/realtime/ila_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'uart' declared at 'C:/Users/nicks/Documents/Project4_Hangman/Hangman/Hangman.srcs/sources_1/imports/Project4_Hangman/uart.vhd:12' bound to instance 'INST_UART' of component 'uart' [C:/Users/nicks/Documents/Project4_Hangman/Hangman/Hangman.srcs/sources_1/new/Top_Level_PS2_TEST.vhd:194]
INFO: [Synth 8-638] synthesizing module 'uart' [C:/Users/nicks/Documents/Project4_Hangman/Hangman/Hangman.srcs/sources_1/imports/Project4_Hangman/uart.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'uart' (1#1) [C:/Users/nicks/Documents/Project4_Hangman/Hangman/Hangman.srcs/sources_1/imports/Project4_Hangman/uart.vhd:31]
	Parameter clk_freq bound to: 125000000 - type: integer 
	Parameter ps2_debounce_counter_size bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ps2_keyboard_to_ascii' declared at 'C:/Users/nicks/Documents/Project4_Hangman/Hangman/Hangman.srcs/sources_1/imports/Downloads/ps2_keyboard_to_ascii.vhd:26' bound to instance 'INST_PS2_Keyboard' of component 'ps2_keyboard_to_ascii' [C:/Users/nicks/Documents/Project4_Hangman/Hangman/Hangman.srcs/sources_1/new/Top_Level_PS2_TEST.vhd:212]
INFO: [Synth 8-638] synthesizing module 'ps2_keyboard_to_ascii' [C:/Users/nicks/Documents/Project4_Hangman/Hangman/Hangman.srcs/sources_1/imports/Downloads/ps2_keyboard_to_ascii.vhd:38]
	Parameter clk_freq bound to: 125000000 - type: integer 
	Parameter ps2_debounce_counter_size bound to: 9 - type: integer 
	Parameter clk_freq bound to: 125000000 - type: integer 
	Parameter debounce_counter_size bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ps2_keyboard' declared at 'C:/Users/nicks/Documents/Project4_Hangman/Hangman/Hangman.srcs/sources_1/imports/Downloads/ps2_keyboard.vhd:26' bound to instance 'ps2_keyboard_0' of component 'ps2_keyboard' [C:/Users/nicks/Documents/Project4_Hangman/Hangman/Hangman.srcs/sources_1/imports/Downloads/ps2_keyboard_to_ascii.vhd:69]
INFO: [Synth 8-638] synthesizing module 'ps2_keyboard' [C:/Users/nicks/Documents/Project4_Hangman/Hangman/Hangman.srcs/sources_1/imports/Downloads/ps2_keyboard.vhd:38]
	Parameter clk_freq bound to: 125000000 - type: integer 
	Parameter debounce_counter_size bound to: 9 - type: integer 
	Parameter counter_size bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/nicks/Documents/Project4_Hangman/Hangman/Hangman.srcs/sources_1/imports/Downloads/debounce.vhd:27' bound to instance 'debounce_ps2_clk' of component 'debounce' [C:/Users/nicks/Documents/Project4_Hangman/Hangman/Hangman.srcs/sources_1/imports/Downloads/ps2_keyboard.vhd:67]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/nicks/Documents/Project4_Hangman/Hangman/Hangman.srcs/sources_1/imports/Downloads/debounce.vhd:36]
	Parameter counter_size bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [C:/Users/nicks/Documents/Project4_Hangman/Hangman/Hangman.srcs/sources_1/imports/Downloads/debounce.vhd:36]
	Parameter counter_size bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/nicks/Documents/Project4_Hangman/Hangman/Hangman.srcs/sources_1/imports/Downloads/debounce.vhd:27' bound to instance 'debounce_ps2_data' of component 'debounce' [C:/Users/nicks/Documents/Project4_Hangman/Hangman/Hangman.srcs/sources_1/imports/Downloads/ps2_keyboard.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'ps2_keyboard' (3#1) [C:/Users/nicks/Documents/Project4_Hangman/Hangman/Hangman.srcs/sources_1/imports/Downloads/ps2_keyboard.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ps2_keyboard_to_ascii' (4#1) [C:/Users/nicks/Documents/Project4_Hangman/Hangman/Hangman.srcs/sources_1/imports/Downloads/ps2_keyboard_to_ascii.vhd:38]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'INST_UART'. This will prevent further optimization [C:/Users/nicks/Documents/Project4_Hangman/Hangman/Hangman.srcs/sources_1/new/Top_Level_PS2_TEST.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'Top_Level_Hangman' (5#1) [C:/Users/nicks/Documents/Project4_Hangman/Hangman/Hangman.srcs/sources_1/new/Top_Level_PS2_TEST.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1011.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1011.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1011.891 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1011.891 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/nicks/Documents/Project4_Hangman/Hangman/Hangman.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila'
Finished Parsing XDC File [c:/Users/nicks/Documents/Project4_Hangman/Hangman/Hangman.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila'
Parsing XDC File [C:/Users/nicks/Documents/Project4_Hangman/Hangman/Hangman.srcs/constrs_1/new/Cora-Z7-07S-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led0_b'. [C:/Users/nicks/Documents/Project4_Hangman/Hangman/Hangman.srcs/constrs_1/new/Cora-Z7-07S-Master.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'led0_g'. [C:/Users/nicks/Documents/Project4_Hangman/Hangman/Hangman.srcs/constrs_1/new/Cora-Z7-07S-Master.xdc:12]
Finished Parsing XDC File [C:/Users/nicks/Documents/Project4_Hangman/Hangman/Hangman.srcs/constrs_1/new/Cora-Z7-07S-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/nicks/Documents/Project4_Hangman/Hangman/Hangman.srcs/constrs_1/new/Cora-Z7-07S-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Top_Level_Hangman_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/nicks/Documents/Project4_Hangman/Hangman/Hangman.srcs/constrs_1/new/Cora-Z7-07S-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Level_Hangman_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Level_Hangman_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1030.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1030.871 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ila' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1038.473 ; gain = 26.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1038.473 ; gain = 26.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ila. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1038.473 ; gain = 26.582
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ps2_keyboard_to_ascii'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                               00 |                               00
                new_code |                               01 |                               01
               translate |                               10 |                               10
                  output |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ps2_keyboard_to_ascii'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1038.473 ; gain = 26.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 22    
	   3 Input    8 Bit        Muxes := 1     
	  22 Input    8 Bit        Muxes := 4     
	  35 Input    8 Bit        Muxes := 1     
	   7 Input    8 Bit        Muxes := 1     
	  27 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 2     
	  34 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   7 Input    3 Bit        Muxes := 1     
	  33 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 47    
	   5 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1038.473 ; gain = 26.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1038.473 ; gain = 26.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1046.047 ; gain = 34.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1056.098 ; gain = 44.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1056.098 ; gain = 44.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1056.098 ; gain = 44.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1056.098 ; gain = 44.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1056.098 ; gain = 44.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1056.098 ; gain = 44.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1056.098 ; gain = 44.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |ila_0_bbox |     1|
|2     |BUFG       |     1|
|3     |LUT1       |     2|
|4     |LUT2       |    10|
|5     |LUT3       |    10|
|6     |LUT4       |    22|
|7     |LUT5       |    23|
|8     |LUT6       |    24|
|9     |FDRE       |    72|
|10    |FDSE       |     1|
|11    |IBUF       |     9|
|12    |OBUF       |     2|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1056.098 ; gain = 44.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1056.098 ; gain = 17.625
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1056.098 ; gain = 44.207
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1063.910 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1066.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1066.723 ; gain = 54.832
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/Users/nicks/Documents/Project4_Hangman/Hangman/Hangman.runs/synth_1/Top_Level_Hangman.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Level_Hangman_utilization_synth.rpt -pb Top_Level_Hangman_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar 19 21:00:19 2022...
