<interfaceDefinition version='1.2' language='verilog' kind='module' name='DM'>
    <portList>

      <port name='clk' direction='input' type='' kind=''> </port>
      <port name='we' direction='input' type='' kind=''> </port>
      <port name='addr' direction='input' type='[11:2]' kind='array' packedDimension='[11:2]'> </port>
      <port name='in_d' direction='input' type='[31:0]' kind='array' packedDimension='[31:0]'> </port>
      <port name='out_d' direction='output' type='[31:0]' kind='regvector' packedDimension='[31:0]'> </port>

    </portList>
</interfaceDefinition>
