<stg><name>selectionSort</name>


<trans_list>

<trans id="77" from="1" to="2">
<condition id="27">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="1" to="9">
<condition id="46">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="2" to="3">
<condition id="28">
<or_exp><and_exp><literal name="flagFill_load" val="0"/>
<literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="2" to="8">
<condition id="41">
<or_exp><and_exp><literal name="flagFill_load" val="1"/>
</and_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="3" to="4">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="4" to="5">
<condition id="33">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="4" to="6">
<condition id="32">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="5" to="4">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="6" to="7">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="7" to="2">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="8" to="9">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i16 %dataIn) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i8 %posOutData) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i16 0) nounwind, !map !10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @selectionSort_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %posOutData_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %posOutData) nounwind

]]></node>
<StgValue><ssdm name="posOutData_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %dataIn_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %dataIn) nounwind

]]></node>
<StgValue><ssdm name="dataIn_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="32">
<![CDATA[
:6  %count_load = load i32* @count, align 4

]]></node>
<StgValue><ssdm name="count_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %count_load, i32 8, i32 31)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
:8  %icmp = icmp slt i24 %tmp, 1

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp, label %1, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="1" op_0_bw="1">
<![CDATA[
:0  %flagFill_load = load i1* @flagFill, align 1

]]></node>
<StgValue><ssdm name="flagFill_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %flagFill_load, label %._crit_edge, label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_1 = sext i32 %count_load to i64

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr = getelementptr inbounds [256 x i16]* @A, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:2  store i16 %dataIn_read, i16* %A_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_2 = add nsw i32 %count_load, 1

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %tmp_2, i32* @count, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="flagFill_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:0  %i_i = phi i8 [ %i, %4 ], [ 0, %2 ]

]]></node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="flagFill_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="16" op_0_bw="8">
<![CDATA[
.preheader:1  %i_i_cast1 = zext i8 %i_i to i16

]]></node>
<StgValue><ssdm name="i_i_cast1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="flagFill_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:2  %exitcond1_i = icmp eq i8 %i_i, -1

]]></node>
<StgValue><ssdm name="exitcond1_i"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="flagFill_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 255, i64 255, i64 255) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="flagFill_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:4  %i = add i8 %i_i, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="flagFill_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond1_i, label %selectionAlgorithm.exit, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="flagFill_load" val="0"/>
<literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="64" op_0_bw="8">
<![CDATA[
:0  %tmp_i = zext i8 %i_i to i64

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="flagFill_load" val="0"/>
<literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_1 = getelementptr [256 x i16]* @A, i64 0, i64 %tmp_i

]]></node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="flagFill_load" val="0"/>
<literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="16" op_0_bw="8">
<![CDATA[
:2  %temp = load i16* %A_addr_1, align 2

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="flagFill_load" val="0"/>
<literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
selectionAlgorithm.exit:0  store i1 true, i1* @flagFill, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="flagFill_load" val="0"/>
<literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="0">
<![CDATA[
selectionAlgorithm.exit:1  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="flagFill_load" val="1"/>
</and_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge:0  %mem_index_gep5_cast = sext i8 %posOutData_read to i11

]]></node>
<StgValue><ssdm name="mem_index_gep5_cast"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="flagFill_load" val="1"/>
</and_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge:1  %adjSize = zext i11 %mem_index_gep5_cast to i64

]]></node>
<StgValue><ssdm name="adjSize"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="flagFill_load" val="1"/>
</and_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge:2  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %posOutData_read, i32 7)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="flagFill_load" val="1"/>
</and_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:3  %gepindex2 = select i1 %tmp_3, i64 255, i64 %adjSize

]]></node>
<StgValue><ssdm name="gepindex2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="flagFill_load" val="1"/>
</and_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:4  %A_addr_4 = getelementptr [256 x i16]* @A, i64 0, i64 %gepindex2

]]></node>
<StgValue><ssdm name="A_addr_4"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="flagFill_load" val="1"/>
</and_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge:5  %A_load_3 = load i16* %A_addr_4, align 2

]]></node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="16" op_0_bw="8">
<![CDATA[
:2  %temp = load i16* %A_addr_1, align 2

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="16">
<![CDATA[
:3  %min = sext i16 %temp to i32

]]></node>
<StgValue><ssdm name="min"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="8">
<![CDATA[
:4  %index_min = zext i8 %i_i to i32

]]></node>
<StgValue><ssdm name="index_min"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.backedge.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.backedge.i:0  %min1_i = phi i32 [ %min, %3 ], [ %min_1_i_min1_i, %.backedge.i.backedge ]

]]></node>
<StgValue><ssdm name="min1_i"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.backedge.i:1  %j_0_in_i = phi i16 [ %i_i_cast1, %3 ], [ %j, %.backedge.i.backedge ]

]]></node>
<StgValue><ssdm name="j_0_in_i"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.backedge.i:2  %index_min1_i = phi i32 [ %index_min, %3 ], [ %index_min_1_i_index_min1_i, %.backedge.i.backedge ]

]]></node>
<StgValue><ssdm name="index_min1_i"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.backedge.i:3  %j = add i16 %j_0_in_i, 1

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.backedge.i:4  %exitcond_i = icmp eq i16 %j_0_in_i, 255

]]></node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.backedge.i:5  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 255, i64 0) nounwind

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.backedge.i:6  br i1 %exitcond_i, label %4, label %.backedge.i.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="64" op_0_bw="16">
<![CDATA[
.backedge.i.backedge:0  %tmp_9_i = sext i16 %j to i64

]]></node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.backedge.i.backedge:1  %A_addr_3 = getelementptr [256 x i16]* @A, i64 0, i64 %tmp_9_i

]]></node>
<StgValue><ssdm name="A_addr_3"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="16" op_0_bw="8">
<![CDATA[
.backedge.i.backedge:2  %A_load_1 = load i16* %A_addr_3, align 2

]]></node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_7_i = zext i32 %index_min1_i to i64

]]></node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_2 = getelementptr [256 x i16]* @A, i64 0, i64 %tmp_7_i

]]></node>
<StgValue><ssdm name="A_addr_2"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="16" op_0_bw="8">
<![CDATA[
:2  %A_load = load i16* %A_addr_2, align 2

]]></node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="62" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="16" op_0_bw="8">
<![CDATA[
.backedge.i.backedge:2  %A_load_1 = load i16* %A_addr_3, align 2

]]></node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="16">
<![CDATA[
.backedge.i.backedge:3  %min_1 = sext i16 %A_load_1 to i32

]]></node>
<StgValue><ssdm name="min_1"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge.i.backedge:4  %tmp_i_5 = icmp ult i32 %min_1, %min1_i

]]></node>
<StgValue><ssdm name="tmp_i_5"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="16">
<![CDATA[
.backedge.i.backedge:5  %index_min_1 = sext i16 %j to i32

]]></node>
<StgValue><ssdm name="index_min_1"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.backedge.i.backedge:6  %min_1_i_min1_i = select i1 %tmp_i_5, i32 %min_1, i32 %min1_i

]]></node>
<StgValue><ssdm name="min_1_i_min1_i"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.backedge.i.backedge:7  %index_min_1_i_index_min1_i = select i1 %tmp_i_5, i32 %index_min_1, i32 %index_min1_i

]]></node>
<StgValue><ssdm name="index_min_1_i_index_min1_i"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0">
<![CDATA[
.backedge.i.backedge:8  br label %.backedge.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="69" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="16" op_0_bw="8">
<![CDATA[
:2  %A_load = load i16* %A_addr_2, align 2

]]></node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:3  store i16 %A_load, i16* %A_addr_1, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="71" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:4  store i16 %temp, i16* %A_addr_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="73" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge:5  %A_load_3 = load i16* %A_addr_4, align 2

]]></node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:6  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="75" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %p_0 = phi i16 [ 0, %1 ], [ %A_load_3, %._crit_edge ]

]]></node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="16">
<![CDATA[
:1  ret i16 %p_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
