$date
	Wed Oct 23 20:49:21 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module One_To_Many_LFSR_t $end
$var wire 8 ! out [7:0] $end
$var reg 1 " clk $end
$var reg 1 # rst_n $end
$scope module one2mlfsr $end
$var wire 1 " clk $end
$var wire 1 # rst_n $end
$var reg 8 $ out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
1#
0"
bx !
$end
#5000
1"
#10000
0#
0"
#15000
b10111101 !
b10111101 $
1"
#20000
1#
0"
#25000
b1100111 !
b1100111 $
1"
#30000
0"
#35000
b11001110 !
b11001110 $
1"
#40000
0"
#45000
b10000001 !
b10000001 $
1"
#50000
0"
#55000
b11111 !
b11111 $
1"
#60000
0"
#65000
b111110 !
b111110 $
1"
#70000
0"
#75000
b1111100 !
b1111100 $
1"
#80000
0"
#85000
b11111000 !
b11111000 $
1"
#90000
0"
#95000
b11101101 !
b11101101 $
1"
#100000
0"
#105000
b11000111 !
b11000111 $
1"
#110000
0"
#115000
b10010011 !
b10010011 $
1"
#120000
0"
#125000
b111011 !
b111011 $
1"
#130000
0"
#135000
b1110110 !
b1110110 $
1"
#140000
0"
#145000
b11101100 !
b11101100 $
1"
#150000
0"
#155000
b11000101 !
b11000101 $
1"
#160000
0"
#165000
b10010111 !
b10010111 $
1"
#170000
0"
#175000
b110011 !
b110011 $
1"
#180000
0"
