{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604675662275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604675662285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 06 09:14:22 2020 " "Processing started: Fri Nov 06 09:14:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604675662285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675662285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProyectoGrupal -c ProyectoGrupal " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProyectoGrupal -c ProyectoGrupal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675662285 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604675662796 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604675662796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675672530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675672530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/processor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/processor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "tests/processor_tb.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/tests/processor_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675672532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675672532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/unidadlogicoaritmeticatest.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/unidadlogicoaritmeticatest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadLogicoAritmeticaTest " "Found entity 1: UnidadLogicoAritmeticaTest" {  } { { "ALU/UnidadLogicoAritmeticaTest.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ALU/UnidadLogicoAritmeticaTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675672534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675672534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/unidadlogicoaritmetica.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/unidadlogicoaritmetica.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadLogicoAritmetica " "Found entity 1: UnidadLogicoAritmetica" {  } { { "ALU/UnidadLogicoAritmetica.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ALU/UnidadLogicoAritmetica.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675672536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675672536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/banderas/negativo.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/banderas/negativo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Negativo " "Found entity 1: Negativo" {  } { { "ALU/Banderas/Negativo.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ALU/Banderas/Negativo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675672538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675672538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/banderas/desborde.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/banderas/desborde.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Desborde " "Found entity 1: Desborde" {  } { { "ALU/Banderas/Desborde.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ALU/Banderas/Desborde.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675672540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675672540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/banderas/cero.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/banderas/cero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Cero " "Found entity 1: Cero" {  } { { "ALU/Banderas/Cero.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ALU/Banderas/Cero.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675672542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675672542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/banderas/acarreo.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/banderas/acarreo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Acarreo " "Found entity 1: Acarreo" {  } { { "ALU/Banderas/Acarreo.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ALU/Banderas/Acarreo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675672544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675672544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/modulos/mux8alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/modulos/mux8alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8ALU " "Found entity 1: Mux8ALU" {  } { { "ALU/Modulos/Mux8ALU.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ALU/Modulos/Mux8ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675672546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675672546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/desplazamientoderecha.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/desplazamientoderecha.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DesplazamientoDerecha " "Found entity 1: DesplazamientoDerecha" {  } { { "ALU/Operaciones/DesplazamientoDerecha.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ALU/Operaciones/DesplazamientoDerecha.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675672548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675672548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/suma.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/suma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Suma " "Found entity 1: Suma" {  } { { "ALU/Operaciones/Suma.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ALU/Operaciones/Suma.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675672550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675672550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/resta.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/resta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Resta " "Found entity 1: Resta" {  } { { "ALU/Operaciones/Resta.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ALU/Operaciones/Resta.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675672552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675672552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/multiplicacion.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/multiplicacion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicacion " "Found entity 1: Multiplicacion" {  } { { "ALU/Operaciones/Multiplicacion.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ALU/Operaciones/Multiplicacion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675672554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675672554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Modulo " "Found entity 1: Modulo" {  } { { "ALU/Operaciones/Modulo.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ALU/Operaciones/Modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675672556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675672556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender/extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file extender/extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender/Extender.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Extender/Extender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675672558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675672558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender/extendertest.sv 1 1 " "Found 1 design units, including 1 entities, in source file extender/extendertest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExtenderTest " "Found entity 1: ExtenderTest" {  } { { "Extender/ExtenderTest.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Extender/ExtenderTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675672559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675672559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit/controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit/controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit/ControlUnit.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ControlUnit/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675672561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675672561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoders/extenddeco.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoders/extenddeco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExtendDeco " "Found entity 1: ExtendDeco" {  } { { "Decoders/ExtendDeco.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Decoders/ExtendDeco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675672563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675672563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoders/controlunitdeco.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoders/controlunitdeco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnitDeco " "Found entity 1: ControlUnitDeco" {  } { { "Decoders/ControlUnitDeco.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Decoders/ControlUnitDeco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675672565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675672565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/pipelinewb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/pipelinewb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineWB " "Found entity 1: PipelineWB" {  } { { "Pipeline/PipelineWB.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Pipeline/PipelineWB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675672567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675672567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/pipelinemem.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/pipelinemem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineMem " "Found entity 1: PipelineMem" {  } { { "Pipeline/PipelineMem.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Pipeline/PipelineMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675672569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675672569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/pipelineex.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/pipelineex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineEx " "Found entity 1: PipelineEx" {  } { { "Pipeline/PipelineEx.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Pipeline/PipelineEx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675672571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675672571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/pipelinedecode.sv 0 0 " "Found 0 design units, including 0 entities, in source file pipeline/pipelinedecode.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675672572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorias/registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file memorias/registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "Memorias/RegisterFile.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/RegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675672574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675672574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorias/instructionmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memorias/instructionmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "Memorias/InstructionMemory.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/InstructionMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675672576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675672576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorias/datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memorias/datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "Memorias/DataMemory.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/DataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675672578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675672578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorias/registerfiletest.sv 1 1 " "Found 1 design units, including 1 entities, in source file memorias/registerfiletest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFileTest " "Found entity 1: RegisterFileTest" {  } { { "Memorias/RegisterFileTest.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/RegisterFileTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675672580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675672580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorias/datamemorytest.sv 1 1 " "Found 1 design units, including 1 entities, in source file memorias/datamemorytest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemoryTest " "Found entity 1: DataMemoryTest" {  } { { "Memorias/DataMemoryTest.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/DataMemoryTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675672582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675672582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorias/instructionmemorytest.sv 1 1 " "Found 1 design units, including 1 entities, in source file memorias/instructionmemorytest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemoryTest " "Found entity 1: InstructionMemoryTest" {  } { { "Memorias/InstructionMemoryTest.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/InstructionMemoryTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675672584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675672584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxes/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "Muxes/Mux2.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Muxes/Mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675672586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675672586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit/condunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit/condunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condUnit " "Found entity 1: condUnit" {  } { { "ControlUnit/condUnit.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ControlUnit/condUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675672589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675672589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fliflops/flipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file fliflops/flipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop " "Found entity 1: FlipFlop" {  } { { "Fliflops/FlipFlop.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Fliflops/FlipFlop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675672591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675672591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/ctrlunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/ctrlunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrlunit_tb " "Found entity 1: ctrlunit_tb" {  } { { "tests/ctrlunit_tb.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/tests/ctrlunit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604675672593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675672593 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "imme processor.sv(25) " "Verilog HDL Implicit Net warning at processor.sv(25): created implicit net for \"imme\"" {  } { { "processor.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/processor.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675672594 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor.sv(15) " "Verilog HDL Instantiation warning at processor.sv(15): instance has no name" {  } { { "processor.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/processor.sv" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1604675672594 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor.sv(17) " "Verilog HDL Instantiation warning at processor.sv(17): instance has no name" {  } { { "processor.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/processor.sv" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1604675672595 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor.sv(19) " "Verilog HDL Instantiation warning at processor.sv(19): instance has no name" {  } { { "processor.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/processor.sv" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1604675672595 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604675672670 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "imme processor.sv(25) " "Verilog HDL or VHDL warning at processor.sv(25): object \"imme\" assigned a value but never read" {  } { { "processor.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/processor.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604675672678 "|processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 1 processor.sv(25) " "Verilog HDL assignment warning at processor.sv(25): truncated value with size 27 to match size of target (1)" {  } { { "processor.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/processor.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604675672681 "|processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:ctrlunit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:ctrlunit\"" {  } { { "processor.sv" "ctrlunit" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/processor.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675672728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnitDeco ControlUnit:ctrlunit\|ControlUnitDeco:ALUDeco " "Elaborating entity \"ControlUnitDeco\" for hierarchy \"ControlUnit:ctrlunit\|ControlUnitDeco:ALUDeco\"" {  } { { "ControlUnit/ControlUnit.sv" "ALUDeco" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ControlUnit/ControlUnit.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675672730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtendDeco ControlUnit:ctrlunit\|ExtendDeco:ExtDeco " "Elaborating entity \"ExtendDeco\" for hierarchy \"ControlUnit:ctrlunit\|ExtendDeco:ExtDeco\"" {  } { { "ControlUnit/ControlUnit.sv" "ExtDeco" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ControlUnit/ControlUnit.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675672732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelineEx PipelineEx:comb_4 " "Elaborating entity \"PipelineEx\" for hierarchy \"PipelineEx:comb_4\"" {  } { { "processor.sv" "comb_4" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/processor.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675672734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelineMem PipelineMem:comb_5 " "Elaborating entity \"PipelineMem\" for hierarchy \"PipelineMem:comb_5\"" {  } { { "processor.sv" "comb_5" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/processor.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675672739 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PipelineMem.sv(7) " "Verilog HDL assignment warning at PipelineMem.sv(7): truncated value with size 32 to match size of target (4)" {  } { { "Pipeline/PipelineMem.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Pipeline/PipelineMem.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604675672740 "|processor|PipelineMem:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PipelineMem.sv(15) " "Verilog HDL assignment warning at PipelineMem.sv(15): truncated value with size 32 to match size of target (4)" {  } { { "Pipeline/PipelineMem.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Pipeline/PipelineMem.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604675672741 "|processor|PipelineMem:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelineWB PipelineWB:comb_6 " "Elaborating entity \"PipelineWB\" for hierarchy \"PipelineWB:comb_6\"" {  } { { "processor.sv" "comb_6" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/processor.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675672741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:InsMem " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:InsMem\"" {  } { { "processor.sv" "InsMem" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/processor.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675672744 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "52 0 127 InstructionMemory.sv(7) " "Verilog HDL warning at InstructionMemory.sv(7): number of words (52) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "Memorias/InstructionMemory.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/InstructionMemory.sv" 7 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1604675672747 "|processor|InstructionMemory:InsMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 InstructionMemory.sv(4) " "Net \"ROM.data_a\" at InstructionMemory.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/InstructionMemory.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/InstructionMemory.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1604675672754 "|processor|InstructionMemory:InsMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 InstructionMemory.sv(4) " "Net \"ROM.waddr_a\" at InstructionMemory.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/InstructionMemory.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/InstructionMemory.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1604675672754 "|processor|InstructionMemory:InsMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 InstructionMemory.sv(4) " "Net \"ROM.we_a\" at InstructionMemory.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/InstructionMemory.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/Memorias/InstructionMemory.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1604675672754 "|processor|InstructionMemory:InsMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop FlipFlop:ffPC " "Elaborating entity \"FlipFlop\" for hierarchy \"FlipFlop:ffPC\"" {  } { { "processor.sv" "ffPC" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/processor.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675672784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:regFile " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:regFile\"" {  } { { "processor.sv" "regFile" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/processor.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675672808 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1604675673302 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604675673763 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604675673763 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "processor.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/processor.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604675674011 "|processor|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "processor.sv" "" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/processor.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604675674011 "|processor|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1604675674011 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604675674012 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604675674012 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604675674012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604675674084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 06 09:14:34 2020 " "Processing ended: Fri Nov 06 09:14:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604675674084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604675674084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604675674084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604675674084 ""}
