Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.1 (win64) Build 4081461 Thu Dec 14 12:24:51 MST 2023
| Date         : Sat Apr 13 15:24:30 2024
| Host         : jeffrey_win11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pl_led_timing_summary_routed.rpt -pb pl_led_timing_summary_routed.pb -rpx pl_led_timing_summary_routed.rpx -warn_on_violation
| Design       : pl_led
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.578        0.000                      0                   34        0.214        0.000                      0                   34        9.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            16.578        0.000                      0                   34        0.214        0.000                      0                   34        9.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       16.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.578ns  (required time - arrival time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.800ns (25.825%)  route 2.298ns (74.175%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 24.557 - 20.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.746     5.133    sys_clk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.348     5.481 f  cnt_reg[12]/Q
                         net (fo=3, routed)           0.598     6.080    cnt[12]
    SLICE_X111Y101       LUT4 (Prop_lut4_I1_O)        0.242     6.322 f  cnt[25]_i_5/O
                         net (fo=1, routed)           0.509     6.831    cnt[25]_i_5_n_0
    SLICE_X111Y102       LUT6 (Prop_lut6_I2_O)        0.105     6.936 r  cnt[25]_i_3/O
                         net (fo=26, routed)          1.190     8.126    cnt[25]_i_3_n_0
    SLICE_X111Y99        LUT4 (Prop_lut4_I1_O)        0.105     8.231 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     8.231    p_0_in[0]
    SLICE_X111Y99        FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.415    24.557    sys_clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  cnt_reg[0]/C
                         clock pessimism              0.258    24.814    
                         clock uncertainty           -0.035    24.779    
    SLICE_X111Y99        FDCE (Setup_fdce_C_D)        0.030    24.809    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         24.809    
                         arrival time                          -8.231    
  -------------------------------------------------------------------
                         slack                                 16.578    

Slack (MET) :             16.578ns  (required time - arrival time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.800ns (25.809%)  route 2.300ns (74.191%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 24.557 - 20.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.746     5.133    sys_clk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.348     5.481 f  cnt_reg[12]/Q
                         net (fo=3, routed)           0.598     6.080    cnt[12]
    SLICE_X111Y101       LUT4 (Prop_lut4_I1_O)        0.242     6.322 f  cnt[25]_i_5/O
                         net (fo=1, routed)           0.509     6.831    cnt[25]_i_5_n_0
    SLICE_X111Y102       LUT6 (Prop_lut6_I2_O)        0.105     6.936 r  cnt[25]_i_3/O
                         net (fo=26, routed)          1.192     8.128    cnt[25]_i_3_n_0
    SLICE_X111Y99        LUT4 (Prop_lut4_I1_O)        0.105     8.233 r  cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     8.233    cnt[4]_i_1_n_0
    SLICE_X111Y99        FDCE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.415    24.557    sys_clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  cnt_reg[4]/C
                         clock pessimism              0.258    24.814    
                         clock uncertainty           -0.035    24.779    
    SLICE_X111Y99        FDCE (Setup_fdce_C_D)        0.032    24.811    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         24.811    
                         arrival time                          -8.233    
  -------------------------------------------------------------------
                         slack                                 16.578    

Slack (MET) :             16.580ns  (required time - arrival time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.800ns (25.825%)  route 2.298ns (74.175%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 24.557 - 20.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.746     5.133    sys_clk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.348     5.481 f  cnt_reg[12]/Q
                         net (fo=3, routed)           0.598     6.080    cnt[12]
    SLICE_X111Y101       LUT4 (Prop_lut4_I1_O)        0.242     6.322 f  cnt[25]_i_5/O
                         net (fo=1, routed)           0.509     6.831    cnt[25]_i_5_n_0
    SLICE_X111Y102       LUT6 (Prop_lut6_I2_O)        0.105     6.936 r  cnt[25]_i_3/O
                         net (fo=26, routed)          1.190     8.126    cnt[25]_i_3_n_0
    SLICE_X111Y99        LUT4 (Prop_lut4_I1_O)        0.105     8.231 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     8.231    cnt[2]_i_1_n_0
    SLICE_X111Y99        FDCE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.415    24.557    sys_clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  cnt_reg[2]/C
                         clock pessimism              0.258    24.814    
                         clock uncertainty           -0.035    24.779    
    SLICE_X111Y99        FDCE (Setup_fdce_C_D)        0.032    24.811    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         24.811    
                         arrival time                          -8.231    
  -------------------------------------------------------------------
                         slack                                 16.580    

Slack (MET) :             16.602ns  (required time - arrival time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.813ns (26.119%)  route 2.300ns (73.881%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 24.557 - 20.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.746     5.133    sys_clk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.348     5.481 f  cnt_reg[12]/Q
                         net (fo=3, routed)           0.598     6.080    cnt[12]
    SLICE_X111Y101       LUT4 (Prop_lut4_I1_O)        0.242     6.322 f  cnt[25]_i_5/O
                         net (fo=1, routed)           0.509     6.831    cnt[25]_i_5_n_0
    SLICE_X111Y102       LUT6 (Prop_lut6_I2_O)        0.105     6.936 r  cnt[25]_i_3/O
                         net (fo=26, routed)          1.192     8.128    cnt[25]_i_3_n_0
    SLICE_X111Y99        LUT4 (Prop_lut4_I1_O)        0.118     8.246 r  cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     8.246    cnt[5]_i_1_n_0
    SLICE_X111Y99        FDCE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.415    24.557    sys_clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  cnt_reg[5]/C
                         clock pessimism              0.258    24.814    
                         clock uncertainty           -0.035    24.779    
    SLICE_X111Y99        FDCE (Setup_fdce_C_D)        0.069    24.848    cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         24.848    
                         arrival time                          -8.246    
  -------------------------------------------------------------------
                         slack                                 16.602    

Slack (MET) :             16.607ns  (required time - arrival time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.810ns (26.064%)  route 2.298ns (73.936%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 24.557 - 20.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.746     5.133    sys_clk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.348     5.481 f  cnt_reg[12]/Q
                         net (fo=3, routed)           0.598     6.080    cnt[12]
    SLICE_X111Y101       LUT4 (Prop_lut4_I1_O)        0.242     6.322 f  cnt[25]_i_5/O
                         net (fo=1, routed)           0.509     6.831    cnt[25]_i_5_n_0
    SLICE_X111Y102       LUT6 (Prop_lut6_I2_O)        0.105     6.936 r  cnt[25]_i_3/O
                         net (fo=26, routed)          1.190     8.126    cnt[25]_i_3_n_0
    SLICE_X111Y99        LUT4 (Prop_lut4_I1_O)        0.115     8.241 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     8.241    cnt[1]_i_1_n_0
    SLICE_X111Y99        FDCE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.415    24.557    sys_clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  cnt_reg[1]/C
                         clock pessimism              0.258    24.814    
                         clock uncertainty           -0.035    24.779    
    SLICE_X111Y99        FDCE (Setup_fdce_C_D)        0.069    24.848    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         24.848    
                         arrival time                          -8.241    
  -------------------------------------------------------------------
                         slack                                 16.607    

Slack (MET) :             16.607ns  (required time - arrival time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.810ns (26.064%)  route 2.298ns (73.936%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 24.557 - 20.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.746     5.133    sys_clk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.348     5.481 f  cnt_reg[12]/Q
                         net (fo=3, routed)           0.598     6.080    cnt[12]
    SLICE_X111Y101       LUT4 (Prop_lut4_I1_O)        0.242     6.322 f  cnt[25]_i_5/O
                         net (fo=1, routed)           0.509     6.831    cnt[25]_i_5_n_0
    SLICE_X111Y102       LUT6 (Prop_lut6_I2_O)        0.105     6.936 r  cnt[25]_i_3/O
                         net (fo=26, routed)          1.190     8.126    cnt[25]_i_3_n_0
    SLICE_X111Y99        LUT4 (Prop_lut4_I1_O)        0.115     8.241 r  cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     8.241    cnt[3]_i_1_n_0
    SLICE_X111Y99        FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.415    24.557    sys_clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  cnt_reg[3]/C
                         clock pessimism              0.258    24.814    
                         clock uncertainty           -0.035    24.779    
    SLICE_X111Y99        FDCE (Setup_fdce_C_D)        0.069    24.848    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         24.848    
                         arrival time                          -8.241    
  -------------------------------------------------------------------
                         slack                                 16.607    

Slack (MET) :             16.612ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 1.959ns (57.152%)  route 1.469ns (42.848%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 24.711 - 20.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.576     4.963    sys_clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDCE (Prop_fdce_C_Q)         0.348     5.311 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.674     5.985    cnt[1]
    SLICE_X110Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.682     6.667 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.667    cnt_reg[4]_i_2_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.765 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.766    cnt_reg[8]_i_2_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.864 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.864    cnt_reg[12]_i_2_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.962 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.962    cnt_reg[16]_i_2_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.060 r  cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.060    cnt_reg[20]_i_2_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.158 r  cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.158    cnt_reg[24]_i_2_n_0
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.338 r  cnt_reg[25]_i_4/O[0]
                         net (fo=1, routed)           0.794     8.132    cnt0[25]
    SLICE_X111Y103       LUT4 (Prop_lut4_I3_O)        0.259     8.391 r  cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     8.391    cnt[25]_i_1_n_0
    SLICE_X111Y103       FDCE                                         r  cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.570    24.711    sys_clk_IBUF_BUFG
    SLICE_X111Y103       FDCE                                         r  cnt_reg[25]/C
                         clock pessimism              0.258    24.969    
                         clock uncertainty           -0.035    24.934    
    SLICE_X111Y103       FDCE (Setup_fdce_C_D)        0.069    25.003    cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         25.003    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                 16.612    

Slack (MET) :             16.632ns  (required time - arrival time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 0.800ns (26.259%)  route 2.247ns (73.741%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 24.557 - 20.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.746     5.133    sys_clk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.348     5.481 f  cnt_reg[12]/Q
                         net (fo=3, routed)           0.598     6.080    cnt[12]
    SLICE_X111Y101       LUT4 (Prop_lut4_I1_O)        0.242     6.322 f  cnt[25]_i_5/O
                         net (fo=1, routed)           0.509     6.831    cnt[25]_i_5_n_0
    SLICE_X111Y102       LUT6 (Prop_lut6_I2_O)        0.105     6.936 r  cnt[25]_i_3/O
                         net (fo=26, routed)          1.139     8.075    cnt[25]_i_3_n_0
    SLICE_X111Y99        LUT4 (Prop_lut4_I1_O)        0.105     8.180 r  cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     8.180    cnt[7]_i_1_n_0
    SLICE_X111Y99        FDCE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.415    24.557    sys_clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  cnt_reg[7]/C
                         clock pessimism              0.258    24.814    
                         clock uncertainty           -0.035    24.779    
    SLICE_X111Y99        FDCE (Setup_fdce_C_D)        0.033    24.812    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         24.812    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                 16.632    

Slack (MET) :             16.649ns  (required time - arrival time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.066ns  (logic 0.819ns (26.716%)  route 2.247ns (73.284%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 24.557 - 20.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.746     5.133    sys_clk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.348     5.481 f  cnt_reg[12]/Q
                         net (fo=3, routed)           0.598     6.080    cnt[12]
    SLICE_X111Y101       LUT4 (Prop_lut4_I1_O)        0.242     6.322 f  cnt[25]_i_5/O
                         net (fo=1, routed)           0.509     6.831    cnt[25]_i_5_n_0
    SLICE_X111Y102       LUT6 (Prop_lut6_I2_O)        0.105     6.936 r  cnt[25]_i_3/O
                         net (fo=26, routed)          1.139     8.075    cnt[25]_i_3_n_0
    SLICE_X111Y99        LUT4 (Prop_lut4_I1_O)        0.124     8.199 r  cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     8.199    cnt[8]_i_1_n_0
    SLICE_X111Y99        FDCE                                         r  cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.415    24.557    sys_clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  cnt_reg[8]/C
                         clock pessimism              0.258    24.814    
                         clock uncertainty           -0.035    24.779    
    SLICE_X111Y99        FDCE (Setup_fdce_C_D)        0.069    24.848    cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         24.848    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                 16.649    

Slack (MET) :             16.831ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 1.839ns (58.012%)  route 1.331ns (41.988%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 24.711 - 20.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.576     4.963    sys_clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDCE (Prop_fdce_C_Q)         0.348     5.311 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.674     5.985    cnt[1]
    SLICE_X110Y98        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.682     6.667 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.667    cnt_reg[4]_i_2_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.765 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.766    cnt_reg[8]_i_2_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.864 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.864    cnt_reg[12]_i_2_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.962 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.962    cnt_reg[16]_i_2_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.227 r  cnt_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.657     7.883    cnt0[18]
    SLICE_X111Y103       LUT4 (Prop_lut4_I3_O)        0.250     8.133 r  cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     8.133    cnt[18]_i_1_n_0
    SLICE_X111Y103       FDCE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.570    24.711    sys_clk_IBUF_BUFG
    SLICE_X111Y103       FDCE                                         r  cnt_reg[18]/C
                         clock pessimism              0.258    24.969    
                         clock uncertainty           -0.035    24.934    
    SLICE_X111Y103       FDCE (Setup_fdce_C_D)        0.030    24.964    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         24.964    
                         arrival time                          -8.133    
  -------------------------------------------------------------------
                         slack                                 16.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.230ns (45.381%)  route 0.277ns (54.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.718     1.684    sys_clk_IBUF_BUFG
    SLICE_X111Y103       FDCE                                         r  cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.128     1.812 f  cnt_reg[24]/Q
                         net (fo=28, routed)          0.277     2.089    cnt[24]
    SLICE_X111Y99        LUT4 (Prop_lut4_I2_O)        0.102     2.191 r  cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.191    cnt[3]_i_1_n_0
    SLICE_X111Y99        FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.909     2.123    sys_clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.253     1.870    
    SLICE_X111Y99        FDCE (Hold_fdce_C_D)         0.107     1.977    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.226ns (44.947%)  route 0.277ns (55.053%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.718     1.684    sys_clk_IBUF_BUFG
    SLICE_X111Y103       FDCE                                         r  cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.128     1.812 f  cnt_reg[24]/Q
                         net (fo=28, routed)          0.277     2.089    cnt[24]
    SLICE_X111Y99        LUT4 (Prop_lut4_I2_O)        0.098     2.187 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.187    cnt[2]_i_1_n_0
    SLICE_X111Y99        FDCE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.909     2.123    sys_clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  cnt_reg[2]/C
                         clock pessimism             -0.253     1.870    
    SLICE_X111Y99        FDCE (Hold_fdce_C_D)         0.092     1.962    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.229ns (65.105%)  route 0.123ns (34.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.718     1.684    sys_clk_IBUF_BUFG
    SLICE_X111Y103       FDCE                                         r  cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.128     1.812 f  cnt_reg[24]/Q
                         net (fo=28, routed)          0.123     1.935    cnt[24]
    SLICE_X111Y103       LUT4 (Prop_lut4_I2_O)        0.101     2.036 r  cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     2.036    cnt[21]_i_1_n_0
    SLICE_X111Y103       FDCE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.994     2.208    sys_clk_IBUF_BUFG
    SLICE_X111Y103       FDCE                                         r  cnt_reg[21]/C
                         clock pessimism             -0.524     1.684    
    SLICE_X111Y103       FDCE (Hold_fdce_C_D)         0.107     1.791    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.230ns (65.020%)  route 0.124ns (34.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.718     1.684    sys_clk_IBUF_BUFG
    SLICE_X111Y103       FDCE                                         r  cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.128     1.812 f  cnt_reg[24]/Q
                         net (fo=28, routed)          0.124     1.936    cnt[24]
    SLICE_X111Y103       LUT4 (Prop_lut4_I2_O)        0.102     2.038 r  cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     2.038    cnt[25]_i_1_n_0
    SLICE_X111Y103       FDCE                                         r  cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.994     2.208    sys_clk_IBUF_BUFG
    SLICE_X111Y103       FDCE                                         r  cnt_reg[25]/C
                         clock pessimism             -0.524     1.684    
    SLICE_X111Y103       FDCE (Hold_fdce_C_D)         0.107     1.791    cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.226ns (64.805%)  route 0.123ns (35.195%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.718     1.684    sys_clk_IBUF_BUFG
    SLICE_X111Y103       FDCE                                         r  cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.128     1.812 f  cnt_reg[24]/Q
                         net (fo=28, routed)          0.123     1.935    cnt[24]
    SLICE_X111Y103       LUT4 (Prop_lut4_I2_O)        0.098     2.033 r  cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     2.033    cnt[18]_i_1_n_0
    SLICE_X111Y103       FDCE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.994     2.208    sys_clk_IBUF_BUFG
    SLICE_X111Y103       FDCE                                         r  cnt_reg[18]/C
                         clock pessimism             -0.524     1.684    
    SLICE_X111Y103       FDCE (Hold_fdce_C_D)         0.091     1.775    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.226ns (64.620%)  route 0.124ns (35.380%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.718     1.684    sys_clk_IBUF_BUFG
    SLICE_X111Y103       FDCE                                         r  cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.128     1.812 f  cnt_reg[24]/Q
                         net (fo=28, routed)          0.124     1.936    cnt[24]
    SLICE_X111Y103       LUT4 (Prop_lut4_I2_O)        0.098     2.034 r  cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     2.034    cnt[22]_i_1_n_0
    SLICE_X111Y103       FDCE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.994     2.208    sys_clk_IBUF_BUFG
    SLICE_X111Y103       FDCE                                         r  cnt_reg[22]/C
                         clock pessimism             -0.524     1.684    
    SLICE_X111Y103       FDCE (Hold_fdce_C_D)         0.092     1.776    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.637     1.603    sys_clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDCE (Prop_fdce_C_Q)         0.141     1.744 f  cnt_reg[0]/Q
                         net (fo=2, routed)           0.167     1.911    cnt[0]
    SLICE_X111Y99        LUT4 (Prop_lut4_I3_O)        0.045     1.956 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.956    p_0_in[0]
    SLICE_X111Y99        FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.909     2.123    sys_clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.520     1.603    
    SLICE_X111Y99        FDCE (Hold_fdce_C_D)         0.091     1.694    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 pl_led_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl_led_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.565%)  route 0.174ns (45.435%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.719     1.685    sys_clk_IBUF_BUFG
    SLICE_X112Y101       FDCE                                         r  pl_led_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.164     1.849 f  pl_led_reg_reg[2]/Q
                         net (fo=2, routed)           0.174     2.023    pl_led_OBUF[2]
    SLICE_X112Y101       LUT1 (Prop_lut1_I0_O)        0.045     2.068 r  pl_led_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.068    p_1_in[2]
    SLICE_X112Y101       FDCE                                         r  pl_led_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.995     2.209    sys_clk_IBUF_BUFG
    SLICE_X112Y101       FDCE                                         r  pl_led_reg_reg[2]/C
                         clock pessimism             -0.524     1.685    
    SLICE_X112Y101       FDCE (Hold_fdce_C_D)         0.120     1.805    pl_led_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 pl_led_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl_led_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.553%)  route 0.174ns (45.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.718     1.684    sys_clk_IBUF_BUFG
    SLICE_X112Y103       FDCE                                         r  pl_led_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDCE (Prop_fdce_C_Q)         0.164     1.848 f  pl_led_reg_reg[1]/Q
                         net (fo=2, routed)           0.174     2.022    pl_led_OBUF[1]
    SLICE_X112Y103       LUT1 (Prop_lut1_I0_O)        0.045     2.067 r  pl_led_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.067    p_1_in[1]
    SLICE_X112Y103       FDCE                                         r  pl_led_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.994     2.208    sys_clk_IBUF_BUFG
    SLICE_X112Y103       FDCE                                         r  pl_led_reg_reg[1]/C
                         clock pessimism             -0.524     1.684    
    SLICE_X112Y103       FDCE (Hold_fdce_C_D)         0.120     1.804    pl_led_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.232ns (60.701%)  route 0.150ns (39.299%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.718     1.684    sys_clk_IBUF_BUFG
    SLICE_X111Y103       FDCE                                         r  cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.128     1.812 f  cnt_reg[25]/Q
                         net (fo=28, routed)          0.150     1.962    cnt[25]
    SLICE_X111Y103       LUT4 (Prop_lut4_I0_O)        0.104     2.066 r  cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     2.066    cnt[24]_i_1_n_0
    SLICE_X111Y103       FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.994     2.208    sys_clk_IBUF_BUFG
    SLICE_X111Y103       FDCE                                         r  cnt_reg[24]/C
                         clock pessimism             -0.524     1.684    
    SLICE_X111Y103       FDCE (Hold_fdce_C_D)         0.107     1.791    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X111Y99   cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X111Y101  cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X111Y100  cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X111Y100  cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X111Y101  cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X111Y102  cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X111Y101  cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X111Y101  cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X111Y102  cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y99   cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y99   cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y101  cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y101  cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y100  cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y100  cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y100  cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y100  cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y101  cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y101  cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y99   cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y99   cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y101  cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y101  cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y100  cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y100  cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y100  cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y100  cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y101  cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y101  cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pl_led_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.143ns  (logic 3.761ns (73.134%)  route 1.382ns (26.866%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.746     5.133    sys_clk_IBUF_BUFG
    SLICE_X112Y103       FDCE                                         r  pl_led_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDCE (Prop_fdce_C_Q)         0.433     5.566 r  pl_led_reg_reg[1]/Q
                         net (fo=2, routed)           1.382     6.948    pl_led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.328    10.276 r  pl_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.276    pl_led[1]
    M15                                                               r  pl_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl_led_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.136ns  (logic 3.760ns (73.197%)  route 1.377ns (26.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.746     5.133    sys_clk_IBUF_BUFG
    SLICE_X112Y103       FDCE                                         r  pl_led_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDCE (Prop_fdce_C_Q)         0.433     5.566 r  pl_led_reg_reg[0]/Q
                         net (fo=2, routed)           1.377     6.943    pl_led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.327    10.270 r  pl_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.270    pl_led[0]
    M14                                                               r  pl_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl_led_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.101ns  (logic 3.706ns (72.653%)  route 1.395ns (27.347%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.746     5.133    sys_clk_IBUF_BUFG
    SLICE_X112Y101       FDCE                                         r  pl_led_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.433     5.566 r  pl_led_reg_reg[2]/Q
                         net (fo=2, routed)           1.395     6.961    pl_led_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.273    10.235 r  pl_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.235    pl_led[2]
    K16                                                               r  pl_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl_led_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.963ns  (logic 3.699ns (74.523%)  route 1.264ns (25.477%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.746     5.133    sys_clk_IBUF_BUFG
    SLICE_X112Y101       FDCE                                         r  pl_led_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.433     5.566 r  pl_led_reg_reg[3]/Q
                         net (fo=2, routed)           1.264     6.831    pl_led_OBUF[3]
    J16                  OBUF (Prop_obuf_I_O)         3.266    10.096 r  pl_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.096    pl_led[3]
    J16                                                               r  pl_led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pl_led_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.669ns  (logic 1.385ns (82.962%)  route 0.284ns (17.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.719     1.685    sys_clk_IBUF_BUFG
    SLICE_X112Y101       FDCE                                         r  pl_led_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.164     1.849 r  pl_led_reg_reg[3]/Q
                         net (fo=2, routed)           0.284     2.134    pl_led_OBUF[3]
    J16                  OBUF (Prop_obuf_I_O)         1.221     3.355 r  pl_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.355    pl_led[3]
    J16                                                               r  pl_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl_led_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.723ns  (logic 1.392ns (80.793%)  route 0.331ns (19.207%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.719     1.685    sys_clk_IBUF_BUFG
    SLICE_X112Y101       FDCE                                         r  pl_led_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.164     1.849 r  pl_led_reg_reg[2]/Q
                         net (fo=2, routed)           0.331     2.180    pl_led_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.228     3.409 r  pl_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.409    pl_led[2]
    K16                                                               r  pl_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl_led_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.782ns  (logic 1.447ns (81.215%)  route 0.335ns (18.785%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.718     1.684    sys_clk_IBUF_BUFG
    SLICE_X112Y103       FDCE                                         r  pl_led_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDCE (Prop_fdce_C_Q)         0.164     1.848 r  pl_led_reg_reg[1]/Q
                         net (fo=2, routed)           0.335     2.183    pl_led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.283     3.466 r  pl_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.466    pl_led[1]
    M15                                                               r  pl_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl_led_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.785ns  (logic 1.445ns (80.971%)  route 0.340ns (19.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.718     1.684    sys_clk_IBUF_BUFG
    SLICE_X112Y103       FDCE                                         r  pl_led_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDCE (Prop_fdce_C_Q)         0.164     1.848 r  pl_led_reg_reg[0]/Q
                         net (fo=2, routed)           0.340     2.188    pl_led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.469 r  pl_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.469    pl_led[0]
    M14                                                               r  pl_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.851ns  (logic 1.556ns (40.407%)  route 2.295ns (59.593%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.137     2.588    rst_n_IBUF
    SLICE_X112Y107       LUT1 (Prop_lut1_I0_O)        0.105     2.693 f  cnt[25]_i_2/O
                         net (fo=30, routed)          1.158     3.851    cnt[25]_i_2_n_0
    SLICE_X111Y99        FDCE                                         f  cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.415     4.557    sys_clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  cnt_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.851ns  (logic 1.556ns (40.407%)  route 2.295ns (59.593%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.137     2.588    rst_n_IBUF
    SLICE_X112Y107       LUT1 (Prop_lut1_I0_O)        0.105     2.693 f  cnt[25]_i_2/O
                         net (fo=30, routed)          1.158     3.851    cnt[25]_i_2_n_0
    SLICE_X111Y99        FDCE                                         f  cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.415     4.557    sys_clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  cnt_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.851ns  (logic 1.556ns (40.407%)  route 2.295ns (59.593%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.137     2.588    rst_n_IBUF
    SLICE_X112Y107       LUT1 (Prop_lut1_I0_O)        0.105     2.693 f  cnt[25]_i_2/O
                         net (fo=30, routed)          1.158     3.851    cnt[25]_i_2_n_0
    SLICE_X111Y99        FDCE                                         f  cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.415     4.557    sys_clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  cnt_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.851ns  (logic 1.556ns (40.407%)  route 2.295ns (59.593%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.137     2.588    rst_n_IBUF
    SLICE_X112Y107       LUT1 (Prop_lut1_I0_O)        0.105     2.693 f  cnt[25]_i_2/O
                         net (fo=30, routed)          1.158     3.851    cnt[25]_i_2_n_0
    SLICE_X111Y99        FDCE                                         f  cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.415     4.557    sys_clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  cnt_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.851ns  (logic 1.556ns (40.407%)  route 2.295ns (59.593%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.137     2.588    rst_n_IBUF
    SLICE_X112Y107       LUT1 (Prop_lut1_I0_O)        0.105     2.693 f  cnt[25]_i_2/O
                         net (fo=30, routed)          1.158     3.851    cnt[25]_i_2_n_0
    SLICE_X111Y99        FDCE                                         f  cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.415     4.557    sys_clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  cnt_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.851ns  (logic 1.556ns (40.407%)  route 2.295ns (59.593%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.137     2.588    rst_n_IBUF
    SLICE_X112Y107       LUT1 (Prop_lut1_I0_O)        0.105     2.693 f  cnt[25]_i_2/O
                         net (fo=30, routed)          1.158     3.851    cnt[25]_i_2_n_0
    SLICE_X111Y99        FDCE                                         f  cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.415     4.557    sys_clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  cnt_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.851ns  (logic 1.556ns (40.407%)  route 2.295ns (59.593%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.137     2.588    rst_n_IBUF
    SLICE_X112Y107       LUT1 (Prop_lut1_I0_O)        0.105     2.693 f  cnt[25]_i_2/O
                         net (fo=30, routed)          1.158     3.851    cnt[25]_i_2_n_0
    SLICE_X111Y99        FDCE                                         f  cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.415     4.557    sys_clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  cnt_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.851ns  (logic 1.556ns (40.407%)  route 2.295ns (59.593%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.137     2.588    rst_n_IBUF
    SLICE_X112Y107       LUT1 (Prop_lut1_I0_O)        0.105     2.693 f  cnt[25]_i_2/O
                         net (fo=30, routed)          1.158     3.851    cnt[25]_i_2_n_0
    SLICE_X111Y99        FDCE                                         f  cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.415     4.557    sys_clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  cnt_reg[8]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.838ns  (logic 1.556ns (40.547%)  route 2.282ns (59.453%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.137     2.588    rst_n_IBUF
    SLICE_X112Y107       LUT1 (Prop_lut1_I0_O)        0.105     2.693 f  cnt[25]_i_2/O
                         net (fo=30, routed)          1.145     3.838    cnt[25]_i_2_n_0
    SLICE_X111Y100       FDCE                                         f  cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.570     4.711    sys_clk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  cnt_reg[11]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.838ns  (logic 1.556ns (40.547%)  route 2.282ns (59.453%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.137     2.588    rst_n_IBUF
    SLICE_X112Y107       LUT1 (Prop_lut1_I0_O)        0.105     2.693 f  cnt[25]_i_2/O
                         net (fo=30, routed)          1.145     3.838    cnt[25]_i_2_n_0
    SLICE_X111Y100       FDCE                                         f  cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.570     4.711    sys_clk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  cnt_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            pl_led_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.333ns (30.772%)  route 0.748ns (69.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.798    rst_n_IBUF
    SLICE_X112Y107       LUT1 (Prop_lut1_I0_O)        0.045     0.843 f  cnt[25]_i_2/O
                         net (fo=30, routed)          0.238     1.081    cnt[25]_i_2_n_0
    SLICE_X112Y103       FDCE                                         f  pl_led_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.994     2.208    sys_clk_IBUF_BUFG
    SLICE_X112Y103       FDCE                                         r  pl_led_reg_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            pl_led_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.333ns (30.772%)  route 0.748ns (69.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.798    rst_n_IBUF
    SLICE_X112Y107       LUT1 (Prop_lut1_I0_O)        0.045     0.843 f  cnt[25]_i_2/O
                         net (fo=30, routed)          0.238     1.081    cnt[25]_i_2_n_0
    SLICE_X112Y103       FDCE                                         f  pl_led_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.994     2.208    sys_clk_IBUF_BUFG
    SLICE_X112Y103       FDCE                                         r  pl_led_reg_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.333ns (28.043%)  route 0.853ns (71.957%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.798    rst_n_IBUF
    SLICE_X112Y107       LUT1 (Prop_lut1_I0_O)        0.045     0.843 f  cnt[25]_i_2/O
                         net (fo=30, routed)          0.343     1.186    cnt[25]_i_2_n_0
    SLICE_X111Y102       FDCE                                         f  cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.995     2.209    sys_clk_IBUF_BUFG
    SLICE_X111Y102       FDCE                                         r  cnt_reg[14]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.333ns (28.043%)  route 0.853ns (71.957%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.798    rst_n_IBUF
    SLICE_X112Y107       LUT1 (Prop_lut1_I0_O)        0.045     0.843 f  cnt[25]_i_2/O
                         net (fo=30, routed)          0.343     1.186    cnt[25]_i_2_n_0
    SLICE_X111Y102       FDCE                                         f  cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.995     2.209    sys_clk_IBUF_BUFG
    SLICE_X111Y102       FDCE                                         r  cnt_reg[17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.333ns (28.043%)  route 0.853ns (71.957%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.798    rst_n_IBUF
    SLICE_X112Y107       LUT1 (Prop_lut1_I0_O)        0.045     0.843 f  cnt[25]_i_2/O
                         net (fo=30, routed)          0.343     1.186    cnt[25]_i_2_n_0
    SLICE_X111Y102       FDCE                                         f  cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.995     2.209    sys_clk_IBUF_BUFG
    SLICE_X111Y102       FDCE                                         r  cnt_reg[19]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.333ns (28.043%)  route 0.853ns (71.957%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.798    rst_n_IBUF
    SLICE_X112Y107       LUT1 (Prop_lut1_I0_O)        0.045     0.843 f  cnt[25]_i_2/O
                         net (fo=30, routed)          0.343     1.186    cnt[25]_i_2_n_0
    SLICE_X111Y102       FDCE                                         f  cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.995     2.209    sys_clk_IBUF_BUFG
    SLICE_X111Y102       FDCE                                         r  cnt_reg[20]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            pl_led_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.314ns  (logic 0.333ns (25.316%)  route 0.981ns (74.684%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.798    rst_n_IBUF
    SLICE_X112Y107       LUT1 (Prop_lut1_I0_O)        0.045     0.843 f  cnt[25]_i_2/O
                         net (fo=30, routed)          0.470     1.314    cnt[25]_i_2_n_0
    SLICE_X112Y101       FDCE                                         f  pl_led_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.995     2.209    sys_clk_IBUF_BUFG
    SLICE_X112Y101       FDCE                                         r  pl_led_reg_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            pl_led_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.314ns  (logic 0.333ns (25.316%)  route 0.981ns (74.684%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.798    rst_n_IBUF
    SLICE_X112Y107       LUT1 (Prop_lut1_I0_O)        0.045     0.843 f  cnt[25]_i_2/O
                         net (fo=30, routed)          0.470     1.314    cnt[25]_i_2_n_0
    SLICE_X112Y101       FDCE                                         f  pl_led_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.995     2.209    sys_clk_IBUF_BUFG
    SLICE_X112Y101       FDCE                                         r  pl_led_reg_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.327ns  (logic 0.333ns (25.065%)  route 0.994ns (74.935%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.798    rst_n_IBUF
    SLICE_X112Y107       LUT1 (Prop_lut1_I0_O)        0.045     0.843 f  cnt[25]_i_2/O
                         net (fo=30, routed)          0.484     1.327    cnt[25]_i_2_n_0
    SLICE_X111Y103       FDCE                                         f  cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.994     2.208    sys_clk_IBUF_BUFG
    SLICE_X111Y103       FDCE                                         r  cnt_reg[18]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.327ns  (logic 0.333ns (25.065%)  route 0.994ns (74.935%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N15                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.798    rst_n_IBUF
    SLICE_X112Y107       LUT1 (Prop_lut1_I0_O)        0.045     0.843 f  cnt[25]_i_2/O
                         net (fo=30, routed)          0.484     1.327    cnt[25]_i_2_n_0
    SLICE_X111Y103       FDCE                                         f  cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.994     2.208    sys_clk_IBUF_BUFG
    SLICE_X111Y103       FDCE                                         r  cnt_reg[21]/C





