Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Dec  6 10:51:43 2024
| Host         : eecs-digital-10 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -file obj/post_synth_timing_summary.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (25)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.029     -163.368                     65                 2459       -0.389      -12.565                     65                 2459        0.538        0.000                       0                   703  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
gclk                   {0.000 5.000}        10.000          100.000         
  clk_100_cw_fast      {0.000 5.000}        10.000          100.000         
    clk_pixel_cw_hdmi  {0.000 6.734}        13.468          74.250          
    clk_tmds_cw_hdmi   {0.000 1.347}        2.694           371.250         
    clkfbout_cw_hdmi   {0.000 25.000}       50.000          20.000          
  clk_camera_cw_fast   {0.000 2.500}        5.000           200.000         
  clk_mig_cw_fast      {0.000 2.500}        5.000           200.000         
  clk_xc_cw_fast       {0.000 20.000}       40.000          25.000          
  clkfbout_cw_fast     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_100_cw_fast                                                                                                                                                        3.000        0.000                       0                     3  
    clk_pixel_cw_hdmi        6.951        0.000                      0                 1939        0.070        0.000                      0                 1939        6.234        0.000                       0                   485  
    clk_tmds_cw_hdmi                                                                                                                                                     0.538        0.000                       0                     2  
    clkfbout_cw_hdmi                                                                                                                                                    47.845        0.000                       0                     3  
  clk_camera_cw_fast         0.150        0.000                      0                  455        0.132        0.000                      0                  455        2.000        0.000                       0                   202  
  clk_mig_cw_fast                                                                                                                                                        2.845        0.000                       0                     2  
  clk_xc_cw_fast                                                                                                                                                        37.845        0.000                       0                     2  
  clkfbout_cw_fast                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_camera_cw_fast  clk_pixel_cw_hdmi        -3.029     -163.368                     65                   65       -0.389      -12.565                     65                   65  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751                wizard_migcam/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633               wizard_migcam/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000                wizard_migcam/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000                wizard_migcam/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_cw_fast
  To Clock:  clk_100_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_cw_fast
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845                wizard_migcam/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               wizard_hdmi/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                wizard_hdmi/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                wizard_hdmi/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_cw_hdmi
  To Clock:  clk_pixel_cw_hdmi

Setup :            0  Failing Endpoints,  Worst Slack        6.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.951ns  (required time - arrival time)
  Source:                 com_m/total_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            com_m/FSM_sequential_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        6.206ns  (logic 2.145ns (34.563%)  route 4.061ns (65.437%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.753ns = ( 10.715 - 13.468 ) 
    Source Clock Delay      (SCD):    -3.066ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.066    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.615    -4.549 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803    -3.746    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.096    -3.650 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, unplaced)         0.584    -3.066    wizard_hdmi/clk_100
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.483    -4.549 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803    -3.746    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.096    -3.650 r  wizard_hdmi/clkout1_buf/O
                         net (fo=483, unplaced)       0.584    -3.066    com_m/clk_pixel
                         FDRE                                         r  com_m/total_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478    -2.588 r  com_m/total_reg[1]/Q
                         net (fo=3, unplaced)         0.878    -1.710    com_m/total_reg_n_0_[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -1.053 r  com_m/total_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    -1.053    com_m/total_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    -0.722 r  com_m/total_reg[7]_i_1/O[3]
                         net (fo=2, unplaced)         0.841     0.119    com_m/total_reg[7]_i_1_n_4
                         LUT4 (Prop_lut4_I1_O)        0.307     0.426 r  com_m/divider_valid_in_i_6/O
                         net (fo=1, unplaced)         0.941     1.367    com_m/divider_valid_in_i_6_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     1.491 r  com_m/divider_valid_in_i_4/O
                         net (fo=1, unplaced)         0.941     2.432    com_m/divider_valid_in_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     2.556 r  com_m/divider_valid_in_i_2/O
                         net (fo=2, unplaced)         0.460     3.016    com_m/divider_valid_in_i_2_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124     3.140 r  com_m/FSM_sequential_state_i_1/O
                         net (fo=1, unplaced)         0.000     3.140    com_m/FSM_sequential_state_i_1_n_0
                         FDRE                                         r  com_m/FSM_sequential_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    15.318    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.896     9.423 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    10.185    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.091    10.276 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, unplaced)         0.439    10.715    wizard_hdmi/clk_100
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     9.423 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    10.185    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.091    10.276 r  wizard_hdmi/clkout1_buf/O
                         net (fo=483, unplaced)       0.439    10.715    com_m/clk_pixel
                         FDRE                                         r  com_m/FSM_sequential_state_reg/C
                         clock pessimism             -0.458    10.257    
                         clock uncertainty           -0.210    10.047    
                         FDRE (Setup_fdre_C_D)        0.044    10.091    com_m/FSM_sequential_state_reg
  -------------------------------------------------------------------
                         required time                         10.091    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  6.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 com_m/sum_x_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            com_m/sum_x_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_cw_hdmi rise@0.000ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.364    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.720    -1.357 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338    -1.018    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.026    -0.992 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, unplaced)         0.114    -0.878    wizard_hdmi/clk_100
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.478    -1.357 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338    -1.018    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.026    -0.992 r  wizard_hdmi/clkout1_buf/O
                         net (fo=483, unplaced)       0.114    -0.878    com_m/clk_pixel
                         FDRE                                         r  com_m/sum_x_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.731 r  com_m/sum_x_reg[10]/Q
                         net (fo=3, unplaced)         0.089    -0.643    com_m/sum_x_reg_n_0_[10]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092    -0.551 r  com_m/sum_x_reg[11]_i_1/O[3]
                         net (fo=2, unplaced)         0.000    -0.551    com_m/sum_x_reg[11]_i_1_n_4
                         FDRE                                         r  com_m/sum_x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.886    -1.190 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -0.833    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.029    -0.804 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, unplaced)         0.259    -0.545    wizard_hdmi/clk_100
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.644    -1.190 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -0.833    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.029    -0.804 r  wizard_hdmi/clkout1_buf/O
                         net (fo=483, unplaced)       0.259    -0.545    com_m/clk_pixel
                         FDRE                                         r  com_m/sum_x_reg[11]/C
                         clock pessimism             -0.188    -0.733    
                         FDRE (Hold_fdre_C_D)         0.113    -0.620    com_m/sum_x_reg[11]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                          -0.551    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_cw_hdmi
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         13.468      9.584                rgbtoycrcb_m/cbg_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892              wizard_hdmi/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234                addra_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234                addra_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_cw_hdmi
  To Clock:  clk_tmds_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_cw_hdmi
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538                wizard_hdmi/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666              wizard_hdmi/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_hdmi
  To Clock:  clkfbout_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_hdmi
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845               wizard_hdmi/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000               wizard_hdmi/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_camera_cw_fast
  To Clock:  clk_camera_cw_fast

Setup :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 crw/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crw/sccb_c/data_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_camera_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_camera_cw_fast rise@5.000ns - clk_camera_cw_fast rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 1.145ns (28.057%)  route 2.936ns (71.943%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.753ns = ( 2.247 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.066ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.066    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.615    -4.549 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.803    -3.746    wizard_migcam/clk_camera_cw_fast
                         BUFG (Prop_bufg_I_O)         0.096    -3.650 r  wizard_migcam/clkout3_buf/O
                         net (fo=200, unplaced)       0.584    -3.066    crw/clk_camera
                         FDRE                                         r  crw/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478    -2.588 f  crw/FSM_onehot_state_reg[1]/Q
                         net (fo=11, unplaced)        0.852    -1.736    crw/sccb_c/Q[1]
                         LUT5 (Prop_lut5_I0_O)        0.295    -1.441 r  crw/sccb_c/FSM_onehot_state[8]_i_3/O
                         net (fo=4, unplaced)         0.473    -0.968    crw/sccb_c/FSM_onehot_state_reg[1]
                         LUT5 (Prop_lut5_I4_O)        0.124    -0.844 r  crw/sccb_c/FSM_onehot_state_reg[8]_i_2/O
                         net (fo=4, unplaced)         0.473    -0.371    crw/sccb_c/FSM_onehot_state_reg[8]_i_2_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    -0.247 r  crw/sccb_c/data_reg[7]_i_2/O
                         net (fo=10, unplaced)        0.492     0.245    crw/sccb_c/data_reg[7]_i_2_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     0.369 r  crw/sccb_c/data_reg[7]_i_1/O
                         net (fo=8, unplaced)         0.646     1.015    crw/sccb_c/data_reg[7]_i_1_n_0
                         FDRE                                         r  crw/sccb_c/data_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_camera_cw_fast rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    wizard_migcam/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     6.850    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -5.896     0.955 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.763     1.717    wizard_migcam/clk_camera_cw_fast
                         BUFG (Prop_bufg_I_O)         0.091     1.808 r  wizard_migcam/clkout3_buf/O
                         net (fo=200, unplaced)       0.439     2.247    crw/sccb_c/clk_camera
                         FDRE                                         r  crw/sccb_c/data_reg_reg[0]/C
                         clock pessimism             -0.458     1.789    
                         clock uncertainty           -0.067     1.722    
                         FDRE (Setup_fdre_C_R)       -0.557     1.165    crw/sccb_c/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          1.165    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                  0.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 recent_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cr_init_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_camera_cw_fast
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_camera_cw_fast rise@0.000ns - clk_camera_cw_fast rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.364    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.720    -1.357 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.338    -1.018    wizard_migcam/clk_camera_cw_fast
                         BUFG (Prop_bufg_I_O)         0.026    -0.992 r  wizard_migcam/clkout3_buf/O
                         net (fo=200, unplaced)       0.114    -0.878    clk_camera
                         FDSE                                         r  recent_reset_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.147    -0.731 r  recent_reset_reg/Q
                         net (fo=1, unplaced)         0.131    -0.600    crw/recent_reset
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.502 r  crw/cr_init_valid_i_1/O
                         net (fo=1, unplaced)         0.000    -0.502    crw_n_4
                         FDRE                                         r  cr_init_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.886    -1.190 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.356    -0.833    wizard_migcam/clk_camera_cw_fast
                         BUFG (Prop_bufg_I_O)         0.029    -0.804 r  wizard_migcam/clkout3_buf/O
                         net (fo=200, unplaced)       0.259    -0.545    clk_camera
                         FDRE                                         r  cr_init_valid_reg/C
                         clock pessimism             -0.188    -0.733    
                         FDRE (Hold_fdre_C_D)         0.099    -0.634    cr_init_valid_reg
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_camera_cw_fast
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056                registers/BRAM_reg/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT2   n/a            160.000       5.000       155.000              wizard_migcam/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000                cam_hsync_buf_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000                cam_hsync_buf_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_mig_cw_fast
  To Clock:  clk_mig_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mig_cw_fast
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845                wizard_migcam/clkout2_buf/I
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000              wizard_migcam/plle2_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_xc_cw_fast
  To Clock:  clk_xc_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_xc_cw_fast
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         40.000      37.845               wizard_migcam/clkout4_buf/I
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       40.000      120.000              wizard_migcam/plle2_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_fast
  To Clock:  clkfbout_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_fast
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845                wizard_migcam/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        10.000      42.633               wizard_migcam/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_camera_cw_fast
  To Clock:  clk_pixel_cw_hdmi

Setup :           65  Failing Endpoints,  Worst Slack       -3.029ns,  Total Violation     -163.368ns
Hold  :           65  Failing Endpoints,  Worst Slack       -0.389ns,  Total Violation      -12.565ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.029ns  (required time - arrival time)
  Source:                 nolabel_line114/pixel_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            addra_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.017ns  (clk_pixel_cw_hdmi rise@835.017ns - clk_camera_cw_fast rise@835.000ns)
  Data Path Delay:        2.135ns  (logic 0.773ns (36.206%)  route 1.362ns (63.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.753ns = ( 832.264 - 835.017 ) 
    Source Clock Delay      (SCD):    -3.066ns = ( 831.934 - 835.000 ) 
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                    835.000   835.000 r  
    E3                                                0.000   835.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   835.000    wizard_migcam/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   836.482 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584   837.066    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.615   830.451 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.803   831.254    wizard_migcam/clk_camera_cw_fast
                         BUFG (Prop_bufg_I_O)         0.096   831.350 r  wizard_migcam/clkout3_buf/O
                         net (fo=200, unplaced)       0.584   831.934    nolabel_line114/clk_camera
                         FDRE                                         r  nolabel_line114/pixel_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478   832.412 r  nolabel_line114/pixel_valid_out_reg/Q
                         net (fo=2, unplaced)         0.817   833.229    nolabel_line114/camera_valid
                         LUT5 (Prop_lut5_I0_O)        0.295   833.524 r  nolabel_line114/valid_camera_mem_i_1/O
                         net (fo=33, unplaced)        0.545   834.069    addra0
                         FDRE                                         r  addra_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                    835.017   835.017 r  
    E3                                                0.000   835.017 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   835.017    wizard_migcam/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   836.428 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   836.867    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.896   830.971 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763   831.734    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.091   831.825 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, unplaced)         0.439   832.264    wizard_hdmi/clk_100
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293   830.971 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763   831.734    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.091   831.825 r  wizard_hdmi/clkout1_buf/O
                         net (fo=483, unplaced)       0.439   832.264    clk_pixel
                         FDRE                                         r  addra_reg[0]/C
                         clock pessimism             -0.504   831.761    
                         clock uncertainty           -0.518   831.242    
                         FDRE (Setup_fdre_C_CE)      -0.202   831.040    addra_reg[0]
  -------------------------------------------------------------------
                         required time                        831.040    
                         arrival time                        -834.069    
  -------------------------------------------------------------------
                         slack                                 -3.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.389ns  (arrival time - required time)
  Source:                 nolabel_line114/pixel_vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            valid_camera_mem_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_cw_hdmi rise@0.000ns - clk_camera_cw_fast rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.245ns (62.148%)  route 0.149ns (37.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.364    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.720    -1.357 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.338    -1.018    wizard_migcam/clk_camera_cw_fast
                         BUFG (Prop_bufg_I_O)         0.026    -0.992 r  wizard_migcam/clkout3_buf/O
                         net (fo=200, unplaced)       0.114    -0.878    nolabel_line114/clk_camera
                         FDRE                                         r  nolabel_line114/pixel_vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.731 f  nolabel_line114/pixel_vcount_out_reg[1]/Q
                         net (fo=10, unplaced)        0.149    -0.582    nolabel_line114/camera_vcount[1]
                         LUT5 (Prop_lut5_I4_O)        0.098    -0.484 r  nolabel_line114/valid_camera_mem_i_1/O
                         net (fo=33, unplaced)        0.000    -0.484    addra0
                         FDRE                                         r  valid_camera_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.886    -1.190 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -0.833    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.029    -0.804 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, unplaced)         0.259    -0.545    wizard_hdmi/clk_100
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.644    -1.190 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -0.833    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.029    -0.804 r  wizard_hdmi/clkout1_buf/O
                         net (fo=483, unplaced)       0.259    -0.545    clk_pixel
                         FDRE                                         r  valid_camera_mem_reg/C
                         clock pessimism             -0.167    -0.713    
                         clock uncertainty            0.518    -0.194    
                         FDRE (Hold_fdre_C_D)         0.099    -0.095    valid_camera_mem_reg
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                 -0.389    





