// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright 2016 Freescale Semiconductor, Inc.
 * Copyright 2017-2018 NXP
 *   Dong Aisheng <aisheng.dong@nxp.com>
 */

/dts-v1/;

#include "imx7ulp.dtsi"

/ {
	model = "NXP i.MX7ULP EVK";
	compatible = "fsl,imx7ulp-evk", "fsl,imx7ulp";

	chosen {
		stdout-path = &lpuart4;
	};

	memory@60000000 {
		device_type = "memory";
		reg = <0x60000000 0x40000000>;
	};

	backlight: backlight {
		compatible = "gpio-backlight";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_backlight>;
		gpios = <&gpio_ptf 2 GPIO_ACTIVE_HIGH>;
		default-on;
		status = "okay";
	};

	mipi_dsi_reset: mipi-dsi-reset {
		compatible = "gpio-reset";
		reset-gpios = <&gpio_ptc 19 GPIO_ACTIVE_LOW>;
		reset-delay-us = <1000>;
		#reset-cells = <0>;
	};

	dsi_host: dsi-host {
		compatible = "northwest,mipi-dsi";
		status = "okay";
	};

	hx8394f_panel {
		compatible = "rocktech,hx8394f";
		himax,dsi-lanes = <2>;
		reset-gpios = <&gpio_ptc 19 GPIO_ACTIVE_LOW>;
		backlight = <&backlight>;
		status = "okay";

		port {
			hx8394f_from_dsim: endpoint {
				remote-endpoint = <&dsim_to_hx8394f>;
			};
		};
	};

	regulators {
		compatible = "simple-bus";
		#address-cell = <1>;
		#size-cells = <0>;

		reg_usb_otg1_vbus: regulator-usb-otg1-vbus {
			compatible = "regulator-fixed";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <&pinctrl_usbotg1_vbus>;
			pinctrl-1 = <&pinctrl_usbotg1_vbus>;
			regulator-name = "usb_otg1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio_ptc 0 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};

		reg_vsd_3v3: regulator-vsd-3v3 {
			compatible = "regulator-fixed";
			regulator-name = "VSD_3V3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_usdhc0_rst>;
			gpio = <&gpio_ptd 0 GPIO_ACTIVE_HIGH>;
			off-on-delay-us = <20000>;
			enable-active-high;
		};
	};
};

&lpspi3 {
	fsl,spi-num-chipselects = <1>;
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpspi3>;
	pinctrl-1 = <&pinctrl_lpspi3>;
	cs-gpios = <&gpio_ptf 19 GPIO_ACTIVE_LOW>, <0>, <0>, <0>;
	spi-max-frequency = <1000000>;
	status = "okay";
};

&lpi2c5 {
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <100000>;
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpi2c5>;
	pinctrl-1 = <&pinctrl_lpi2c5>;
	status = "okay";

	adv7535: adv7535@3d {
		compatible = "adi,adv7535";
		reg = <0x3d>; /* PD pin is low */
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_dsi_hdmi>;
		interrupt-parent = <&gpio_ptc>;
		interrupts = <18 IRQ_TYPE_EDGE_FALLING>;
		video-mode = <1>; /*
				   * Only support CEA modes.
				   * Reference mxc_edid.c
				   */
		dsi-traffic-mode = <0>;
		bpp = <24>;
		status = "disabled";
	};
};

&lcdif {
	#address-cells = <1>;
	#size-cells = <0>;
	status = "okay";
	display = <&display0>;

	display0: display@0 {
		bits-per-pixel = <24>;
		bus-width = <24>;
	};

	lcdif_disp0: port@0 {
		reg = <0>;

		lcdif_to_dsim: endpoint {
			remote-endpoint = <&dsim_from_lcdif>;
		};
	};
};

&lpuart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpuart4>;
	status = "okay";
};

&mipi_dsi {
	#address-cells = <1>;
	#size-cells = <0>;
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_mipi_dsi_reset>;
	pinctrl-1 = <&pinctrl_mipi_dsi_reset>;
	lcd_panel = "TRULY-WVGA-TFT3P5581E";
	resets = <&mipi_dsi_reset>;
	status = "okay";

	port@0 {
		dsim_from_lcdif: endpoint {
			remote-endpoint = <&lcdif_to_dsim>;
		};
	};

	port@1 {
		dsim_to_hx8394f: endpoint {
			remote-endpoint = <&hx8394f_from_dsim>;
		};
	};
};

&usbotg1 {
	vbus-supply = <&reg_usb_otg1_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg1_id>;
	srp-disable;
	hnp-disable;
	adp-disable;
	disable-over-current;
	status = "okay";
};

&usbphy1 {
	fsl,tx-d-cal = <106>;
};

&usdhc0 {
	assigned-clocks = <&scg1 IMX7ULP_CLK_APLL_PFD1>, <&pcc2 IMX7ULP_CLK_USDHC0>;
	assigned-clock-parents = <0>, <&scg1 IMX7ULP_CLK_APLL_PFD1>;
	assigned-clock-rates = <0>, <352800000>;
	pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep";
	pinctrl-0 = <&pinctrl_usdhc0>;
	pinctrl-1 = <&pinctrl_usdhc0>;
	pinctrl-2 = <&pinctrl_usdhc0>;
	pinctrl-3 = <&pinctrl_usdhc0>;
	fsl,delay-line = <15>;
	cd-gpios = <&gpio_ptc 10 GPIO_ACTIVE_LOW>;
	vmmc-supply = <&reg_vsd_3v3>;
	status = "okay";
};

&iomuxc1 {
	pinctrl_lpi2c5: lpi2c5grp {
		fsl,pins = <
			IMX7ULP_PAD_PTC4__LPI2C5_SCL	0x27
			IMX7ULP_PAD_PTC5__LPI2C5_SDA	0x27
		>;
	};

	pinctrl_mipi_dsi_reset: mipi_dsi_reset_grp {
		fsl,pins = <
			IMX7ULP_PAD_PTC19__PTC19	0x20003
		>;
	};

	pinctrl_lpuart4: lpuart4grp {
		fsl,pins = <
			IMX7ULP_PAD_PTC3__LPUART4_RX	0x3
			IMX7ULP_PAD_PTC2__LPUART4_TX	0x3
		>;
		bias-pull-up;
	};

	pinctrl_backlight: backlight_grp {
		fsl,pins = <
			IMX7ULP_PAD_PTF2__PTF2      0x20000
		>;
	};

	pinctrl_lpspi3: lpspi3grp {
		fsl,pins = <
			IMX7ULP_PAD_PTF16__LPSPI3_SIN	0x0
			IMX7ULP_PAD_PTF17__LPSPI3_SOUT	0x0
			IMX7ULP_PAD_PTF18__LPSPI3_SCK	0x0
			IMX7ULP_PAD_PTF19__PTF19        0x0
		>;
	};

	pinctrl_usbotg1_vbus: otg1vbusgrp {
		fsl,pins = <
			IMX7ULP_PAD_PTC0__PTC0		0x20000
		>;
	};

	pinctrl_usbotg1_id: otg1idgrp {
		fsl,pins = <
			IMX7ULP_PAD_PTC13__USB0_ID	0x10003
		>;
	};

	pinctrl_usdhc0: usdhc0grp {
		fsl,pins = <
			IMX7ULP_PAD_PTD1__SDHC0_CMD	0x43
			IMX7ULP_PAD_PTD2__SDHC0_CLK	0x40
			IMX7ULP_PAD_PTD7__SDHC0_D3	0x43
			IMX7ULP_PAD_PTD8__SDHC0_D2	0x43
			IMX7ULP_PAD_PTD9__SDHC0_D1	0x43
			IMX7ULP_PAD_PTD10__SDHC0_D0	0x43
			IMX7ULP_PAD_PTC10__PTC10	0x3	/* CD */
		>;
	};

	pinctrl_usdhc0_8bit: usdhc0grp_8bit {
		fsl,pins = <
			IMX7ULP_PAD_PTD1__SDHC0_CMD     0x43
			IMX7ULP_PAD_PTD2__SDHC0_CLK     0x10042
			IMX7ULP_PAD_PTD3__SDHC0_D7      0x43
			IMX7ULP_PAD_PTD4__SDHC0_D6      0x43
			IMX7ULP_PAD_PTD5__SDHC0_D5      0x43
			IMX7ULP_PAD_PTD6__SDHC0_D4      0x43
			IMX7ULP_PAD_PTD7__SDHC0_D3      0x43
			IMX7ULP_PAD_PTD8__SDHC0_D2      0x43
			IMX7ULP_PAD_PTD9__SDHC0_D1      0x43
			IMX7ULP_PAD_PTD10__SDHC0_D0     0x43
			IMX7ULP_PAD_PTD11__SDHC0_DQS    0x42
		>;
	};

	pinctrl_usdhc0_rst: usdhc0-gpio-rst-grp {
		fsl,pins = <
			IMX7ULP_PAD_PTD0__PTD0		0x3
		>;
	};

	pinctrl_dsi_hdmi: dsi_hdmi_grp {
		fsl,pins = <
			IMX7ULP_PAD_PTC18__PTC18	0x10003	/* DSI_HDMI_INT */
		>;
	};
};
