00080000 A DRAM_BST_START
00080528 T __postreloc_ram_start
00080528 T start_post_relocate
00080534 T nand_load_bld
00080578 t nand_jump_to_bld
00080588 t do_nand_bld
0008059c t nand_512
000805c0 t nand_2k
000805d8 t done_size_setup
000805f0 t set_6bit_ecc
00080608 t set_8bit_ecc
0008061c t done_ecc
00080624 t start_load_bld
00080650 t nand_load_block_loop
00080660 t start_loading_good_block
00080678 t nand_load_next_block
00080680 t nand_check_block
00080688 t nand_check_block_loop
000806b4 t nand_load_block
000806e0 t _controlreg_main_area
000806e8 t _controlreg_spare_area
000806f0 t _done_controlreg
00080728 t _dma_fifo_dsm_done
00080740 t set_main_dma_burst
0008074c t set_spare_dma_burst
00080754 t done_set_dma_burst
00080758 t flash_no_fixup
00080768 t set_main_fiodma_burst
00080774 t set_spare_fiodma_burst
0008077c t set_fiodma_dsm_burst
00080794 t done_set_fiodma_burst
00080798 t _wait_nand_cmd_done
000807a8 t _wait_nand_fiodma_done
000807c4 t _wait_nand_dma_done
000807f0 t eot_nand
000807f4 t RT_NAND_BYTES_PER_BLOCK
000807f8 t RT_NAND_CONTROL
000807fc t RT_FIO_DSM_BUFFER
00080800 t NAND_BB_MARKER_OFFSET_RAM
00080804 t FIO_CTR_MAIN
00080808 t DMA_CHANX_CTR
0008080c t FIO_DMACTR
00080810 t RT_NAND_ECC_BITS
00080838 T __postreloc_ram_end
00090000 A DRAM_TO_BOOT
ffff0000 A BOOT_BST_START
ffff0004 t chipname
ffff000c t version
ffff0010 d dram_delay1_param
ffff0010 d dram_params_table
ffff0014 d dram_cfg_param
ffff0018 d dram_timing1_param
ffff001c d dram_timing2_param
ffff0020 d dram_timing3_param
ffff0024 d por_delay_param
ffff0028 d dram_mode_reg0_param
ffff0028 d modereg_reset_lpddr2_param
ffff002c d dram_mode_reg1_param
ffff0030 d dram_mode_reg2_param
ffff0034 d dram_mode_reg3_param
ffff0034 d reset_delay_lpddr2_param
ffff0038 d dram_self_ref_param
ffff003c d dram_dqs_sync
ffff0040 d dram_pad_term
ffff0044 d dram_zq_calibration
ffff0048 d dram_delay2_param
ffff004c d pll_ddr_ctrl_param
ffff0050 d pll_ddr_ctrl2_param
ffff0054 d pll_ddr_ctrl3_param
ffff0058 d dram_dll0_param
ffff005c d dram_dll1_param
ffff0060 d dram_dll2_param
ffff0064 d dram_dll3_param
ffff0068 d dram_ctrl_sel_0_param
ffff006c d dram_ctrl_sel_1_param
ffff0070 d dram_ctrl_sel_2_param
ffff0074 d dram_ctrl_sel_3_param
ffff0078 d dram_ctrl_sel_misc_param
ffff007c d dram_byte_map
ffff0080 d dram_dqs_sync_prertt
ffff0084 d dram_zq_calibration_prertt
ffff0088 d dram_delay3_param
ffff008c d dram_rsvd_space
ffff0090 d pll_program_delay
ffff0094 d dll_program_delay
ffff0098 d cg_ddr_init_param
ffff009c d cg_ddr_normal_param
ffff00a0 d dll_reset_delay
ffff00a4 D amboot_bld_ram_start
ffff00a8 D amboot_bld_media_start
ffff00ac D amboot_bld_media_size
ffff00b0 D nand_flash_timing0
ffff00b4 D nand_flash_timing1
ffff00b8 D nand_flash_timing2
ffff00bc D nand_flash_timing3
ffff00c0 D nand_flash_timing4
ffff00c4 D nand_flash_timing5
ffff00c8 D pll_core_ctrl_param
ffff00cc D pll_idsp_ctrl_param
ffff00d0 D pll_cortex_ctrl_param
ffff00d4 D pll_cortex_frac_param
ffff00d8 D scaler_misc
ffff00dc d end_dram_table
ffff00dc T memsetup
ffff00dc D __table_end
ffff00e2 t self_refresh_check
ffff010e t disconnect_dram_reset
ffff0128 t set_rct_pll
ffff0128 t sr_check_exit
ffff017e t setup_dram_dll
ffff028c t LOOP_MR0
ffff0298 t set_dram_mode
ffff02a4 t set_init_ctl
ffff030c T rct_delay_proc
ffff0312 t rct_timer_read
ffff031a T loop_delay_proc
ffff0322 T rct_pll_set_value
ffff0354 T start
ffff0410 t relocate
ffff0420 t relocate_2ndstage
ffff043c t dram_arbiter_cfg
ffff049c t copy_loop
ffff04f0 T self_refresh_jump
ffff0520 t sr_jump_exit
ffff0528 A __postreloc_start
ffff0838 A __postreloc_end
