// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module GenerateProof_seed_gen (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        iv_val,
        com_strm_din,
        com_strm_full_n,
        com_strm_write,
        leaf_strm_dout,
        leaf_strm_empty_n,
        leaf_strm_read,
        leaf_strm_num_data_valid,
        leaf_strm_fifo_cap,
        seed_strm_din,
        seed_strm_full_n,
        seed_strm_write,
        com_strm_cp_din,
        com_strm_cp_full_n,
        com_strm_cp_write,
        com_strm_cp_num_data_valid,
        com_strm_cp_fifo_cap
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [127:0] iv_val;
output  [127:0] com_strm_din;
input   com_strm_full_n;
output   com_strm_write;
input  [127:0] leaf_strm_dout;
input   leaf_strm_empty_n;
output   leaf_strm_read;
input  [2:0] leaf_strm_num_data_valid;
input  [2:0] leaf_strm_fifo_cap;
output  [127:0] seed_strm_din;
input   seed_strm_full_n;
output   seed_strm_write;
output  [127:0] com_strm_cp_din;
input   com_strm_cp_full_n;
output   com_strm_cp_write;
input  [2:0] com_strm_cp_num_data_valid;
input  [2:0] com_strm_cp_fifo_cap;

reg ap_done;
reg ap_idle;
reg start_write;
reg com_strm_write;
reg leaf_strm_read;
reg seed_strm_write;
reg com_strm_cp_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    com_strm_blk_n;
wire    ap_CS_fsm_state8;
reg    leaf_strm_blk_n;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln51_fu_220_p2;
reg    seed_strm_blk_n;
reg    com_strm_cp_blk_n;
wire   [63:0] trunc_ln27_fu_200_p1;
reg   [63:0] trunc_ln27_reg_319;
reg    ap_block_state1;
reg   [63:0] tmp_s_reg_324;
reg   [63:0] tmp_55_reg_332;
reg   [0:0] endMsgLenStrm_din;
wire    endMsgLenStrm_full_n;
reg    endMsgLenStrm_write;
reg   [63:0] msgStrm_din;
wire    msgStrm_full_n;
reg    msgStrm_write;
wire    msgLenStrm_full_n;
reg    msgLenStrm_write;
reg    ap_block_state2;
wire    grp_shakeXOF_32u_s_fu_184_ap_start;
wire    grp_shakeXOF_32u_s_fu_184_ap_done;
wire    grp_shakeXOF_32u_s_fu_184_ap_idle;
wire    grp_shakeXOF_32u_s_fu_184_ap_ready;
wire    grp_shakeXOF_32u_s_fu_184_msgStrm_read;
wire    grp_shakeXOF_32u_s_fu_184_msgLenStrm_read;
wire    grp_shakeXOF_32u_s_fu_184_endMsgLenStrm_read;
wire   [255:0] grp_shakeXOF_32u_s_fu_184_digestStrm_din;
wire    grp_shakeXOF_32u_s_fu_184_digestStrm_write;
wire   [0:0] grp_shakeXOF_32u_s_fu_184_endDigestStrm_din;
wire    grp_shakeXOF_32u_s_fu_184_endDigestStrm_write;
wire    grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_start;
wire    grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_done;
wire    grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_idle;
wire    grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_ready;
wire    grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_endMsgLenStrm_read;
reg    grp_shakeXOF_32u_s_fu_184_ap_start_reg;
wire    ap_CS_fsm_state6;
wire   [63:0] msgStrm_dout;
wire    msgStrm_empty_n;
reg    msgStrm_read;
wire    ap_CS_fsm_state7;
wire   [127:0] msgLenStrm_dout;
wire    msgLenStrm_empty_n;
reg    msgLenStrm_read;
wire   [0:0] endMsgLenStrm_dout;
wire    endMsgLenStrm_empty_n;
reg    endMsgLenStrm_read;
wire    digestStrm_full_n;
reg    digestStrm_write;
wire    endDigestStrm_full_n;
reg    endDigestStrm_write;
reg    grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_start_reg;
wire   [255:0] digestStrm_dout;
wire    digestStrm_empty_n;
reg    digestStrm_read;
wire   [0:0] endDigestStrm_dout;
wire    endDigestStrm_empty_n;
reg    endDigestStrm_read;
reg    ap_block_state8_ignore_call17;
wire    ap_CS_fsm_state9;
reg   [1:0] i_02_fu_96;
wire   [1:0] i_6_fu_226_p2;
wire    ap_CS_fsm_state3;
reg    ap_block_state3;
wire   [63:0] trunc_ln25_fu_232_p1;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg    ap_block_state8;
wire   [127:0] trunc_ln48_fu_275_p1;
reg   [8:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 9'd1;
#0 grp_shakeXOF_32u_s_fu_184_ap_start_reg = 1'b0;
#0 grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_start_reg = 1'b0;
#0 i_02_fu_96 = 2'd0;
end

GenerateProof_shakeXOF_32u_s grp_shakeXOF_32u_s_fu_184(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_shakeXOF_32u_s_fu_184_ap_start),
    .ap_done(grp_shakeXOF_32u_s_fu_184_ap_done),
    .ap_idle(grp_shakeXOF_32u_s_fu_184_ap_idle),
    .ap_ready(grp_shakeXOF_32u_s_fu_184_ap_ready),
    .msgStrm_dout(msgStrm_dout),
    .msgStrm_empty_n(msgStrm_empty_n),
    .msgStrm_read(grp_shakeXOF_32u_s_fu_184_msgStrm_read),
    .msgLenStrm_dout(msgLenStrm_dout),
    .msgLenStrm_empty_n(msgLenStrm_empty_n),
    .msgLenStrm_read(grp_shakeXOF_32u_s_fu_184_msgLenStrm_read),
    .endMsgLenStrm_dout(endMsgLenStrm_dout),
    .endMsgLenStrm_empty_n(endMsgLenStrm_empty_n),
    .endMsgLenStrm_read(grp_shakeXOF_32u_s_fu_184_endMsgLenStrm_read),
    .digestStrm_din(grp_shakeXOF_32u_s_fu_184_digestStrm_din),
    .digestStrm_full_n(digestStrm_full_n),
    .digestStrm_write(grp_shakeXOF_32u_s_fu_184_digestStrm_write),
    .endDigestStrm_din(grp_shakeXOF_32u_s_fu_184_endDigestStrm_din),
    .endDigestStrm_full_n(endDigestStrm_full_n),
    .endDigestStrm_write(grp_shakeXOF_32u_s_fu_184_endDigestStrm_write)
);

GenerateProof_seed_gen_Pipeline_DRAIN_ENDMSGLEN grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_start),
    .ap_done(grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_done),
    .ap_idle(grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_idle),
    .ap_ready(grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_ready),
    .endMsgLenStrm_dout(endMsgLenStrm_dout),
    .endMsgLenStrm_empty_n(endMsgLenStrm_empty_n),
    .endMsgLenStrm_read(grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_endMsgLenStrm_read)
);

GenerateProof_fifo_w64_d4_S msgStrm_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(msgStrm_din),
    .if_full_n(msgStrm_full_n),
    .if_write(msgStrm_write),
    .if_dout(msgStrm_dout),
    .if_empty_n(msgStrm_empty_n),
    .if_read(msgStrm_read)
);

GenerateProof_fifo_w128_d2_S msgLenStrm_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(128'd32),
    .if_full_n(msgLenStrm_full_n),
    .if_write(msgLenStrm_write),
    .if_dout(msgLenStrm_dout),
    .if_empty_n(msgLenStrm_empty_n),
    .if_read(msgLenStrm_read)
);

GenerateProof_fifo_w1_d2_S endMsgLenStrm_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(endMsgLenStrm_din),
    .if_full_n(endMsgLenStrm_full_n),
    .if_write(endMsgLenStrm_write),
    .if_dout(endMsgLenStrm_dout),
    .if_empty_n(endMsgLenStrm_empty_n),
    .if_read(endMsgLenStrm_read)
);

GenerateProof_fifo_w256_d2_S digestStrm_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_shakeXOF_32u_s_fu_184_digestStrm_din),
    .if_full_n(digestStrm_full_n),
    .if_write(digestStrm_write),
    .if_dout(digestStrm_dout),
    .if_empty_n(digestStrm_empty_n),
    .if_read(digestStrm_read)
);

GenerateProof_fifo_w1_d2_S endDigestStrm_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_shakeXOF_32u_s_fu_184_endDigestStrm_din),
    .if_full_n(endDigestStrm_full_n),
    .if_write(endDigestStrm_write),
    .if_dout(endDigestStrm_dout),
    .if_empty_n(endDigestStrm_empty_n),
    .if_read(endDigestStrm_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_state2) & (icmp_ln51_fu_220_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state8_ignore_call17) & (1'b1 == ap_CS_fsm_state8))) begin
            grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_start_reg <= 1'b1;
        end else if ((grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_ready == 1'b1)) begin
            grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_shakeXOF_32u_s_fu_184_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_shakeXOF_32u_s_fu_184_ap_start_reg <= 1'b1;
        end else if ((grp_shakeXOF_32u_s_fu_184_ap_ready == 1'b1)) begin
            grp_shakeXOF_32u_s_fu_184_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_02_fu_96 <= 2'd0;
    end else if (((1'b0 == ap_block_state2) & (icmp_ln51_fu_220_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_02_fu_96 <= i_6_fu_226_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state2) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_55_reg_332 <= {{leaf_strm_dout[127:64]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_s_reg_324 <= {{iv_val[127:64]}};
        trunc_ln27_reg_319 <= trunc_ln27_fu_200_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state3)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((msgStrm_full_n == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((msgStrm_full_n == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_shakeXOF_32u_s_fu_184_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state8)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2) & (icmp_ln51_fu_220_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        com_strm_blk_n = com_strm_full_n;
    end else begin
        com_strm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        com_strm_cp_blk_n = com_strm_cp_full_n;
    end else begin
        com_strm_cp_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state8) & (1'b1 == ap_CS_fsm_state8))) begin
        com_strm_cp_write = 1'b1;
    end else begin
        com_strm_cp_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state8) & (1'b1 == ap_CS_fsm_state8))) begin
        com_strm_write = 1'b1;
    end else begin
        com_strm_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state8) & (1'b1 == ap_CS_fsm_state8))) begin
        digestStrm_read = 1'b1;
    end else begin
        digestStrm_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        digestStrm_write = grp_shakeXOF_32u_s_fu_184_digestStrm_write;
    end else begin
        digestStrm_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state8) & (1'b1 == ap_CS_fsm_state8))) begin
        endDigestStrm_read = 1'b1;
    end else begin
        endDigestStrm_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        endDigestStrm_write = grp_shakeXOF_32u_s_fu_184_endDigestStrm_write;
    end else begin
        endDigestStrm_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3) & (1'b1 == ap_CS_fsm_state3))) begin
        endMsgLenStrm_din = 1'd1;
    end else if (((1'b0 == ap_block_state2) & (icmp_ln51_fu_220_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        endMsgLenStrm_din = 1'd0;
    end else begin
        endMsgLenStrm_din = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        endMsgLenStrm_read = grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_endMsgLenStrm_read;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        endMsgLenStrm_read = grp_shakeXOF_32u_s_fu_184_endMsgLenStrm_read;
    end else begin
        endMsgLenStrm_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state3) & (1'b1 == ap_CS_fsm_state3)) | ((1'b0 == ap_block_state2) & (icmp_ln51_fu_220_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        endMsgLenStrm_write = 1'b1;
    end else begin
        endMsgLenStrm_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2) & (icmp_ln51_fu_220_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln51_fu_220_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        leaf_strm_blk_n = leaf_strm_empty_n;
    end else begin
        leaf_strm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2) & (icmp_ln51_fu_220_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        leaf_strm_read = 1'b1;
    end else begin
        leaf_strm_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        msgLenStrm_read = grp_shakeXOF_32u_s_fu_184_msgLenStrm_read;
    end else begin
        msgLenStrm_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2) & (icmp_ln51_fu_220_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        msgLenStrm_write = 1'b1;
    end else begin
        msgLenStrm_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (msgStrm_full_n == 1'b1))) begin
        msgStrm_din = tmp_s_reg_324;
    end else if (((1'b1 == ap_CS_fsm_state4) & (msgStrm_full_n == 1'b1))) begin
        msgStrm_din = trunc_ln27_reg_319;
    end else if (((1'b0 == ap_block_state3) & (1'b1 == ap_CS_fsm_state3))) begin
        msgStrm_din = tmp_55_reg_332;
    end else if (((1'b0 == ap_block_state2) & (icmp_ln51_fu_220_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        msgStrm_din = trunc_ln25_fu_232_p1;
    end else begin
        msgStrm_din = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        msgStrm_read = grp_shakeXOF_32u_s_fu_184_msgStrm_read;
    end else begin
        msgStrm_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (msgStrm_full_n == 1'b1)) | ((1'b1 == ap_CS_fsm_state4) & (msgStrm_full_n == 1'b1)) | ((1'b0 == ap_block_state3) & (1'b1 == ap_CS_fsm_state3)) | ((1'b0 == ap_block_state2) & (icmp_ln51_fu_220_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        msgStrm_write = 1'b1;
    end else begin
        msgStrm_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        seed_strm_blk_n = seed_strm_full_n;
    end else begin
        seed_strm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state8) & (1'b1 == ap_CS_fsm_state8))) begin
        seed_strm_write = 1'b1;
    end else begin
        seed_strm_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2) & (icmp_ln51_fu_220_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((1'b0 == ap_block_state2) & (icmp_ln51_fu_220_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b0 == ap_block_state3) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (msgStrm_full_n == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (msgStrm_full_n == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (grp_shakeXOF_32u_s_fu_184_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b0 == ap_block_state8) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state2 = (((icmp_ln51_fu_220_p2 == 1'd0) & (leaf_strm_empty_n == 1'b0)) | ((icmp_ln51_fu_220_p2 == 1'd0) & (msgLenStrm_full_n == 1'b0)) | ((icmp_ln51_fu_220_p2 == 1'd0) & (msgStrm_full_n == 1'b0)) | ((icmp_ln51_fu_220_p2 == 1'd0) & (endMsgLenStrm_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state3 = ((msgStrm_full_n == 1'b0) | (endMsgLenStrm_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state8 = ((com_strm_cp_full_n == 1'b0) | (seed_strm_full_n == 1'b0) | (com_strm_full_n == 1'b0) | (endDigestStrm_empty_n == 1'b0) | (digestStrm_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state8_ignore_call17 = ((com_strm_cp_full_n == 1'b0) | (seed_strm_full_n == 1'b0) | (com_strm_full_n == 1'b0) | (endDigestStrm_empty_n == 1'b0) | (digestStrm_empty_n == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign com_strm_cp_din = trunc_ln48_fu_275_p1;

assign com_strm_din = trunc_ln48_fu_275_p1;

assign grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_start = grp_seed_gen_Pipeline_DRAIN_ENDMSGLEN_fu_195_ap_start_reg;

assign grp_shakeXOF_32u_s_fu_184_ap_start = grp_shakeXOF_32u_s_fu_184_ap_start_reg;

assign i_6_fu_226_p2 = (i_02_fu_96 + 2'd1);

assign icmp_ln51_fu_220_p2 = ((i_02_fu_96 == 2'd2) ? 1'b1 : 1'b0);

assign seed_strm_din = {{digestStrm_dout[255:128]}};

assign start_out = real_start;

assign trunc_ln25_fu_232_p1 = leaf_strm_dout[63:0];

assign trunc_ln27_fu_200_p1 = iv_val[63:0];

assign trunc_ln48_fu_275_p1 = digestStrm_dout[127:0];

endmodule //GenerateProof_seed_gen
