{
  "module_name": "saa711x_regs.h",
  "hash_id": "67b14f25a021d330708ec6b5fbdf651c42a640960082e46b5efcc88b87bcaf4c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/i2c/saa711x_regs.h",
  "human_readable_source": " \n \n\n#define R_00_CHIP_VERSION                             0x00\n \n\t \n#define R_01_INC_DELAY                                0x01\n#define R_02_INPUT_CNTL_1                             0x02\n#define R_03_INPUT_CNTL_2                             0x03\n#define R_04_INPUT_CNTL_3                             0x04\n#define R_05_INPUT_CNTL_4                             0x05\n\t \n#define R_06_H_SYNC_START                             0x06\n#define R_07_H_SYNC_STOP                              0x07\n#define R_08_SYNC_CNTL                                0x08\n#define R_09_LUMA_CNTL                                0x09\n#define R_0A_LUMA_BRIGHT_CNTL                         0x0a\n#define R_0B_LUMA_CONTRAST_CNTL                       0x0b\n#define R_0C_CHROMA_SAT_CNTL                          0x0c\n#define R_0D_CHROMA_HUE_CNTL                          0x0d\n#define R_0E_CHROMA_CNTL_1                            0x0e\n#define R_0F_CHROMA_GAIN_CNTL                         0x0f\n#define R_10_CHROMA_CNTL_2                            0x10\n#define R_11_MODE_DELAY_CNTL                          0x11\n#define R_12_RT_SIGNAL_CNTL                           0x12\n#define R_13_RT_X_PORT_OUT_CNTL                       0x13\n#define R_14_ANAL_ADC_COMPAT_CNTL                     0x14\n#define R_15_VGATE_START_FID_CHG                      0x15\n#define R_16_VGATE_STOP                               0x16\n#define R_17_MISC_VGATE_CONF_AND_MSB                  0x17\n#define R_18_RAW_DATA_GAIN_CNTL                       0x18\n#define R_19_RAW_DATA_OFF_CNTL                        0x19\n#define R_1A_COLOR_KILL_LVL_CNTL                      0x1a\n#define R_1B_MISC_TVVCRDET                            0x1b\n#define R_1C_ENHAN_COMB_CTRL1                         0x1c\n#define R_1D_ENHAN_COMB_CTRL2                         0x1d\n#define R_1E_STATUS_BYTE_1_VD_DEC                     0x1e\n#define R_1F_STATUS_BYTE_2_VD_DEC                     0x1f\n\n \n#define R_23_INPUT_CNTL_5                             0x23\n#define R_24_INPUT_CNTL_6                             0x24\n#define R_25_INPUT_CNTL_7                             0x25\n#define R_29_COMP_DELAY                               0x29\n#define R_2A_COMP_BRIGHT_CNTL                         0x2a\n#define R_2B_COMP_CONTRAST_CNTL                       0x2b\n#define R_2C_COMP_SAT_CNTL                            0x2c\n#define R_2D_INTERRUPT_MASK_1                         0x2d\n#define R_2E_INTERRUPT_MASK_2                         0x2e\n#define R_2F_INTERRUPT_MASK_3                         0x2f\n\n \n#define R_30_AUD_MAST_CLK_CYCLES_PER_FIELD            0x30\n#define R_34_AUD_MAST_CLK_NOMINAL_INC                 0x34\n#define R_38_CLK_RATIO_AMXCLK_TO_ASCLK                0x38\n#define R_39_CLK_RATIO_ASCLK_TO_ALRCLK                0x39\n#define R_3A_AUD_CLK_GEN_BASIC_SETUP                  0x3a\n\n \n#define R_40_SLICER_CNTL_1                            0x40\n#define R_41_LCR_BASE                                 0x41\n#define R_58_PROGRAM_FRAMING_CODE                     0x58\n#define R_59_H_OFF_FOR_SLICER                         0x59\n#define R_5A_V_OFF_FOR_SLICER                         0x5a\n#define R_5B_FLD_OFF_AND_MSB_FOR_H_AND_V_OFF          0x5b\n#define R_5D_DID                                      0x5d\n#define R_5E_SDID                                     0x5e\n#define R_60_SLICER_STATUS_BYTE_0                     0x60\n#define R_61_SLICER_STATUS_BYTE_1                     0x61\n#define R_62_SLICER_STATUS_BYTE_2                     0x62\n\n \n\t \n#define R_80_GLOBAL_CNTL_1                            0x80\n#define R_81_V_SYNC_FLD_ID_SRC_SEL_AND_RETIMED_V_F    0x81\n#define R_83_X_PORT_I_O_ENA_AND_OUT_CLK               0x83\n#define R_84_I_PORT_SIGNAL_DEF                        0x84\n#define R_85_I_PORT_SIGNAL_POLAR                      0x85\n#define R_86_I_PORT_FIFO_FLAG_CNTL_AND_ARBIT          0x86\n#define R_87_I_PORT_I_O_ENA_OUT_CLK_AND_GATED         0x87\n#define R_88_POWER_SAVE_ADC_PORT_CNTL                 0x88\n#define R_8F_STATUS_INFO_SCALER                       0x8f\n\t \n\t\t \n#define R_90_A_TASK_HANDLING_CNTL                     0x90\n#define R_91_A_X_PORT_FORMATS_AND_CONF                0x91\n#define R_92_A_X_PORT_INPUT_REFERENCE_SIGNAL          0x92\n#define R_93_A_I_PORT_OUTPUT_FORMATS_AND_CONF         0x93\n#define R_94_A_HORIZ_INPUT_WINDOW_START               0x94\n#define R_95_A_HORIZ_INPUT_WINDOW_START_MSB           0x95\n#define R_96_A_HORIZ_INPUT_WINDOW_LENGTH              0x96\n#define R_97_A_HORIZ_INPUT_WINDOW_LENGTH_MSB          0x97\n#define R_98_A_VERT_INPUT_WINDOW_START                0x98\n#define R_99_A_VERT_INPUT_WINDOW_START_MSB            0x99\n#define R_9A_A_VERT_INPUT_WINDOW_LENGTH               0x9a\n#define R_9B_A_VERT_INPUT_WINDOW_LENGTH_MSB           0x9b\n#define R_9C_A_HORIZ_OUTPUT_WINDOW_LENGTH             0x9c\n#define R_9D_A_HORIZ_OUTPUT_WINDOW_LENGTH_MSB         0x9d\n#define R_9E_A_VERT_OUTPUT_WINDOW_LENGTH              0x9e\n#define R_9F_A_VERT_OUTPUT_WINDOW_LENGTH_MSB          0x9f\n\t\t \n#define R_A0_A_HORIZ_PRESCALING                       0xa0\n#define R_A1_A_ACCUMULATION_LENGTH                    0xa1\n#define R_A2_A_PRESCALER_DC_GAIN_AND_FIR_PREFILTER    0xa2\n#define R_A4_A_LUMA_BRIGHTNESS_CNTL                   0xa4\n#define R_A5_A_LUMA_CONTRAST_CNTL                     0xa5\n#define R_A6_A_CHROMA_SATURATION_CNTL                 0xa6\n\t\t \n#define R_A8_A_HORIZ_LUMA_SCALING_INC                 0xa8\n#define R_A9_A_HORIZ_LUMA_SCALING_INC_MSB             0xa9\n#define R_AA_A_HORIZ_LUMA_PHASE_OFF                   0xaa\n#define R_AC_A_HORIZ_CHROMA_SCALING_INC               0xac\n#define R_AD_A_HORIZ_CHROMA_SCALING_INC_MSB           0xad\n#define R_AE_A_HORIZ_CHROMA_PHASE_OFF                 0xae\n#define R_AF_A_HORIZ_CHROMA_PHASE_OFF_MSB             0xaf\n\t\t \n#define R_B0_A_VERT_LUMA_SCALING_INC                  0xb0\n#define R_B1_A_VERT_LUMA_SCALING_INC_MSB              0xb1\n#define R_B2_A_VERT_CHROMA_SCALING_INC                0xb2\n#define R_B3_A_VERT_CHROMA_SCALING_INC_MSB            0xb3\n#define R_B4_A_VERT_SCALING_MODE_CNTL                 0xb4\n#define R_B8_A_VERT_CHROMA_PHASE_OFF_00               0xb8\n#define R_B9_A_VERT_CHROMA_PHASE_OFF_01               0xb9\n#define R_BA_A_VERT_CHROMA_PHASE_OFF_10               0xba\n#define R_BB_A_VERT_CHROMA_PHASE_OFF_11               0xbb\n#define R_BC_A_VERT_LUMA_PHASE_OFF_00                 0xbc\n#define R_BD_A_VERT_LUMA_PHASE_OFF_01                 0xbd\n#define R_BE_A_VERT_LUMA_PHASE_OFF_10                 0xbe\n#define R_BF_A_VERT_LUMA_PHASE_OFF_11                 0xbf\n\t \n\t\t \n#define R_C0_B_TASK_HANDLING_CNTL                     0xc0\n#define R_C1_B_X_PORT_FORMATS_AND_CONF                0xc1\n#define R_C2_B_INPUT_REFERENCE_SIGNAL_DEFINITION      0xc2\n#define R_C3_B_I_PORT_FORMATS_AND_CONF                0xc3\n#define R_C4_B_HORIZ_INPUT_WINDOW_START               0xc4\n#define R_C5_B_HORIZ_INPUT_WINDOW_START_MSB           0xc5\n#define R_C6_B_HORIZ_INPUT_WINDOW_LENGTH              0xc6\n#define R_C7_B_HORIZ_INPUT_WINDOW_LENGTH_MSB          0xc7\n#define R_C8_B_VERT_INPUT_WINDOW_START                0xc8\n#define R_C9_B_VERT_INPUT_WINDOW_START_MSB            0xc9\n#define R_CA_B_VERT_INPUT_WINDOW_LENGTH               0xca\n#define R_CB_B_VERT_INPUT_WINDOW_LENGTH_MSB           0xcb\n#define R_CC_B_HORIZ_OUTPUT_WINDOW_LENGTH             0xcc\n#define R_CD_B_HORIZ_OUTPUT_WINDOW_LENGTH_MSB         0xcd\n#define R_CE_B_VERT_OUTPUT_WINDOW_LENGTH              0xce\n#define R_CF_B_VERT_OUTPUT_WINDOW_LENGTH_MSB          0xcf\n\t\t \n#define R_D0_B_HORIZ_PRESCALING                       0xd0\n#define R_D1_B_ACCUMULATION_LENGTH                    0xd1\n#define R_D2_B_PRESCALER_DC_GAIN_AND_FIR_PREFILTER    0xd2\n#define R_D4_B_LUMA_BRIGHTNESS_CNTL                   0xd4\n#define R_D5_B_LUMA_CONTRAST_CNTL                     0xd5\n#define R_D6_B_CHROMA_SATURATION_CNTL                 0xd6\n\t\t \n#define R_D8_B_HORIZ_LUMA_SCALING_INC                 0xd8\n#define R_D9_B_HORIZ_LUMA_SCALING_INC_MSB             0xd9\n#define R_DA_B_HORIZ_LUMA_PHASE_OFF                   0xda\n#define R_DC_B_HORIZ_CHROMA_SCALING                   0xdc\n#define R_DD_B_HORIZ_CHROMA_SCALING_MSB               0xdd\n#define R_DE_B_HORIZ_PHASE_OFFSET_CRHOMA              0xde\n\t\t \n#define R_E0_B_VERT_LUMA_SCALING_INC                  0xe0\n#define R_E1_B_VERT_LUMA_SCALING_INC_MSB              0xe1\n#define R_E2_B_VERT_CHROMA_SCALING_INC                0xe2\n#define R_E3_B_VERT_CHROMA_SCALING_INC_MSB            0xe3\n#define R_E4_B_VERT_SCALING_MODE_CNTL                 0xe4\n#define R_E8_B_VERT_CHROMA_PHASE_OFF_00               0xe8\n#define R_E9_B_VERT_CHROMA_PHASE_OFF_01               0xe9\n#define R_EA_B_VERT_CHROMA_PHASE_OFF_10               0xea\n#define R_EB_B_VERT_CHROMA_PHASE_OFF_11               0xeb\n#define R_EC_B_VERT_LUMA_PHASE_OFF_00                 0xec\n#define R_ED_B_VERT_LUMA_PHASE_OFF_01                 0xed\n#define R_EE_B_VERT_LUMA_PHASE_OFF_10                 0xee\n#define R_EF_B_VERT_LUMA_PHASE_OFF_11                 0xef\n\n \n#define R_F0_LFCO_PER_LINE                            0xf0\n#define R_F1_P_I_PARAM_SELECT                         0xf1\n#define R_F2_NOMINAL_PLL2_DTO                         0xf2\n#define R_F3_PLL_INCREMENT                            0xf3\n#define R_F4_PLL2_STATUS                              0xf4\n#define R_F5_PULSGEN_LINE_LENGTH                      0xf5\n#define R_F6_PULSE_A_POS_LSB_AND_PULSEGEN_CONFIG      0xf6\n#define R_F7_PULSE_A_POS_MSB                          0xf7\n#define R_F8_PULSE_B_POS                              0xf8\n#define R_F9_PULSE_B_POS_MSB                          0xf9\n#define R_FA_PULSE_C_POS                              0xfa\n#define R_FB_PULSE_C_POS_MSB                          0xfb\n#define R_FF_S_PLL_MAX_PHASE_ERR_THRESH_NUM_LINES     0xff\n\n \n#define SAA7113_R_08_HTC_OFFSET 3\n#define SAA7113_R_08_HTC_MASK (0x3 << SAA7113_R_08_HTC_OFFSET)\n#define SAA7113_R_08_FSEL 0x40\n#define SAA7113_R_08_AUFD 0x80\n\n#define SAA7113_R_10_VRLN_OFFSET 3\n#define SAA7113_R_10_VRLN_MASK (0x1 << SAA7113_R_10_VRLN_OFFSET)\n#define SAA7113_R_10_OFTS_OFFSET 6\n#define SAA7113_R_10_OFTS_MASK (0x3 << SAA7113_R_10_OFTS_OFFSET)\n\n#define SAA7113_R_12_RTS0_OFFSET 0\n#define SAA7113_R_12_RTS0_MASK (0xf << SAA7113_R_12_RTS0_OFFSET)\n#define SAA7113_R_12_RTS1_OFFSET 4\n#define SAA7113_R_12_RTS1_MASK (0xf << SAA7113_R_12_RTS1_OFFSET)\n\n#define SAA7113_R_13_ADLSB_OFFSET 7\n#define SAA7113_R_13_ADLSB_MASK (0x1 << SAA7113_R_13_ADLSB_OFFSET)\n\n#if 0\n \nstruct saa711x_reg_descr {\n\tu8 reg;\n\tint count;\n\tchar *name;\n};\n\nstruct saa711x_reg_descr saa711x_regs[] = {\n\t \n\t{R_00_CHIP_VERSION,1,\n\t \"Chip version\"},\n\n\t \n\n\t \n\t{R_01_INC_DELAY,1,\n\t \"Increment delay\"},\n\t{R_02_INPUT_CNTL_1,1,\n\t \"Analog input control 1\"},\n\t{R_03_INPUT_CNTL_2,1,\n\t \"Analog input control 2\"},\n\t{R_04_INPUT_CNTL_3,1,\n\t \"Analog input control 3\"},\n\t{R_05_INPUT_CNTL_4,1,\n\t \"Analog input control 4\"},\n\n\t \n\t{R_06_H_SYNC_START,1,\n\t \"Horizontal sync start\"},\n\t{R_07_H_SYNC_STOP,1,\n\t \"Horizontal sync stop\"},\n\t{R_08_SYNC_CNTL,1,\n\t \"Sync control\"},\n\t{R_09_LUMA_CNTL,1,\n\t \"Luminance control\"},\n\t{R_0A_LUMA_BRIGHT_CNTL,1,\n\t \"Luminance brightness control\"},\n\t{R_0B_LUMA_CONTRAST_CNTL,1,\n\t \"Luminance contrast control\"},\n\t{R_0C_CHROMA_SAT_CNTL,1,\n\t \"Chrominance saturation control\"},\n\t{R_0D_CHROMA_HUE_CNTL,1,\n\t \"Chrominance hue control\"},\n\t{R_0E_CHROMA_CNTL_1,1,\n\t \"Chrominance control 1\"},\n\t{R_0F_CHROMA_GAIN_CNTL,1,\n\t \"Chrominance gain control\"},\n\t{R_10_CHROMA_CNTL_2,1,\n\t \"Chrominance control 2\"},\n\t{R_11_MODE_DELAY_CNTL,1,\n\t \"Mode/delay control\"},\n\t{R_12_RT_SIGNAL_CNTL,1,\n\t \"RT signal control\"},\n\t{R_13_RT_X_PORT_OUT_CNTL,1,\n\t \"RT/X port output control\"},\n\t{R_14_ANAL_ADC_COMPAT_CNTL,1,\n\t \"Analog/ADC/compatibility control\"},\n\t{R_15_VGATE_START_FID_CHG,  1,\n\t \"VGATE start FID change\"},\n\t{R_16_VGATE_STOP,1,\n\t \"VGATE stop\"},\n\t{R_17_MISC_VGATE_CONF_AND_MSB,  1,\n\t \"Miscellaneous VGATE configuration and MSBs\"},\n\t{R_18_RAW_DATA_GAIN_CNTL,1,\n\t \"Raw data gain control\",},\n\t{R_19_RAW_DATA_OFF_CNTL,1,\n\t \"Raw data offset control\",},\n\t{R_1A_COLOR_KILL_LVL_CNTL,1,\n\t \"Color Killer Level Control\"},\n\t{ R_1B_MISC_TVVCRDET, 1,\n\t  \"MISC /TVVCRDET\"},\n\t{ R_1C_ENHAN_COMB_CTRL1, 1,\n\t \"Enhanced comb ctrl1\"},\n\t{ R_1D_ENHAN_COMB_CTRL2, 1,\n\t \"Enhanced comb ctrl1\"},\n\t{R_1E_STATUS_BYTE_1_VD_DEC,1,\n\t \"Status byte 1 video decoder\"},\n\t{R_1F_STATUS_BYTE_2_VD_DEC,1,\n\t \"Status byte 2 video decoder\"},\n\n\t \n\t \n\t{R_23_INPUT_CNTL_5,1,\n\t \"Analog input control 5\"},\n\t{R_24_INPUT_CNTL_6,1,\n\t \"Analog input control 6\"},\n\t{R_25_INPUT_CNTL_7,1,\n\t \"Analog input control 7\"},\n\t \n\t{R_29_COMP_DELAY,1,\n\t \"Component delay\"},\n\t{R_2A_COMP_BRIGHT_CNTL,1,\n\t \"Component brightness control\"},\n\t{R_2B_COMP_CONTRAST_CNTL,1,\n\t \"Component contrast control\"},\n\t{R_2C_COMP_SAT_CNTL,1,\n\t \"Component saturation control\"},\n\t{R_2D_INTERRUPT_MASK_1,1,\n\t \"Interrupt mask 1\"},\n\t{R_2E_INTERRUPT_MASK_2,1,\n\t \"Interrupt mask 2\"},\n\t{R_2F_INTERRUPT_MASK_3,1,\n\t \"Interrupt mask 3\"},\n\n\t \n\t{R_30_AUD_MAST_CLK_CYCLES_PER_FIELD,3,\n\t \"Audio master clock cycles per field\"},\n\t \n\t{R_34_AUD_MAST_CLK_NOMINAL_INC,3,\n\t \"Audio master clock nominal increment\"},\n\t \n\t{R_38_CLK_RATIO_AMXCLK_TO_ASCLK,1,\n\t \"Clock ratio AMXCLK to ASCLK\"},\n\t{R_39_CLK_RATIO_ASCLK_TO_ALRCLK,1,\n\t \"Clock ratio ASCLK to ALRCLK\"},\n\t{R_3A_AUD_CLK_GEN_BASIC_SETUP,1,\n\t \"Audio clock generator basic setup\"},\n\t \n\n\t \n\t{R_40_SLICER_CNTL_1,1,\n\t \"Slicer control 1\"},\n\t{R_41_LCR,23,\n\t \"R_41_LCR\"},\n\t{R_58_PROGRAM_FRAMING_CODE,1,\n\t \"Programmable framing code\"},\n\t{R_59_H_OFF_FOR_SLICER,1,\n\t \"Horizontal offset for slicer\"},\n\t{R_5A_V_OFF_FOR_SLICER,1,\n\t \"Vertical offset for slicer\"},\n\t{R_5B_FLD_OFF_AND_MSB_FOR_H_AND_V_OFF,1,\n\t \"Field offset and MSBs for horizontal and vertical offset\"},\n\t{R_5D_DID,1,\n\t \"Header and data identification (R_5D_DID)\"},\n\t{R_5E_SDID,1,\n\t \"Sliced data identification (R_5E_SDID) code\"},\n\t{R_60_SLICER_STATUS_BYTE_0,1,\n\t \"Slicer status byte 0\"},\n\t{R_61_SLICER_STATUS_BYTE_1,1,\n\t \"Slicer status byte 1\"},\n\t{R_62_SLICER_STATUS_BYTE_2,1,\n\t \"Slicer status byte 2\"},\n\t \n\n\t \n\t \n\t{R_80_GLOBAL_CNTL_1,1,\n\t \"Global control 1\"},\n\t{R_81_V_SYNC_FLD_ID_SRC_SEL_AND_RETIMED_V_F,1,\n\t \"Vertical sync and Field ID source selection, retimed V and F signals\"},\n\t \n\t{R_83_X_PORT_I_O_ENA_AND_OUT_CLK,1,\n\t \"X port I/O enable and output clock\"},\n\t{R_84_I_PORT_SIGNAL_DEF,1,\n\t \"I port signal definitions\"},\n\t{R_85_I_PORT_SIGNAL_POLAR,1,\n\t \"I port signal polarities\"},\n\t{R_86_I_PORT_FIFO_FLAG_CNTL_AND_ARBIT,1,\n\t \"I port FIFO flag control and arbitration\"},\n\t{R_87_I_PORT_I_O_ENA_OUT_CLK_AND_GATED,  1,\n\t \"I port I/O enable output clock and gated\"},\n\t{R_88_POWER_SAVE_ADC_PORT_CNTL,1,\n\t \"Power save/ADC port control\"},\n\t \n\t{R_8F_STATUS_INFO_SCALER,1,\n\t \"Status information scaler part\"},\n\n\t \n\t \n\t{R_90_A_TASK_HANDLING_CNTL,1,\n\t \"Task A: Task handling control\"},\n\t{R_91_A_X_PORT_FORMATS_AND_CONF,1,\n\t \"Task A: X port formats and configuration\"},\n\t{R_92_A_X_PORT_INPUT_REFERENCE_SIGNAL,1,\n\t \"Task A: X port input reference signal definition\"},\n\t{R_93_A_I_PORT_OUTPUT_FORMATS_AND_CONF,1,\n\t \"Task A: I port output formats and configuration\"},\n\t{R_94_A_HORIZ_INPUT_WINDOW_START,2,\n\t \"Task A: Horizontal input window start\"},\n\t{R_96_A_HORIZ_INPUT_WINDOW_LENGTH,2,\n\t \"Task A: Horizontal input window length\"},\n\t{R_98_A_VERT_INPUT_WINDOW_START,2,\n\t \"Task A: Vertical input window start\"},\n\t{R_9A_A_VERT_INPUT_WINDOW_LENGTH,2,\n\t \"Task A: Vertical input window length\"},\n\t{R_9C_A_HORIZ_OUTPUT_WINDOW_LENGTH,2,\n\t \"Task A: Horizontal output window length\"},\n\t{R_9E_A_VERT_OUTPUT_WINDOW_LENGTH,2,\n\t \"Task A: Vertical output window length\"},\n\n\t \n\t{R_A0_A_HORIZ_PRESCALING,1,\n\t \"Task A: Horizontal prescaling\"},\n\t{R_A1_A_ACCUMULATION_LENGTH,1,\n\t \"Task A: Accumulation length\"},\n\t{R_A2_A_PRESCALER_DC_GAIN_AND_FIR_PREFILTER,1,\n\t \"Task A: Prescaler DC gain and FIR prefilter\"},\n\t \n\t{R_A4_A_LUMA_BRIGHTNESS_CNTL,1,\n\t \"Task A: Luminance brightness control\"},\n\t{R_A5_A_LUMA_CONTRAST_CNTL,1,\n\t \"Task A: Luminance contrast control\"},\n\t{R_A6_A_CHROMA_SATURATION_CNTL,1,\n\t \"Task A: Chrominance saturation control\"},\n\t \n\n\t \n\t{R_A8_A_HORIZ_LUMA_SCALING_INC,2,\n\t \"Task A: Horizontal luminance scaling increment\"},\n\t{R_AA_A_HORIZ_LUMA_PHASE_OFF,1,\n\t \"Task A: Horizontal luminance phase offset\"},\n\t \n\t{R_AC_A_HORIZ_CHROMA_SCALING_INC,2,\n\t \"Task A: Horizontal chrominance scaling increment\"},\n\t{R_AE_A_HORIZ_CHROMA_PHASE_OFF,1,\n\t \"Task A: Horizontal chrominance phase offset\"},\n\t \n\n\t \n\t{R_B0_A_VERT_LUMA_SCALING_INC,2,\n\t \"Task A: Vertical luminance scaling increment\"},\n\t{R_B2_A_VERT_CHROMA_SCALING_INC,2,\n\t \"Task A: Vertical chrominance scaling increment\"},\n\t{R_B4_A_VERT_SCALING_MODE_CNTL,1,\n\t \"Task A: Vertical scaling mode control\"},\n\t \n\t{R_B8_A_VERT_CHROMA_PHASE_OFF_00,1,\n\t \"Task A: Vertical chrominance phase offset '00'\"},\n\t{R_B9_A_VERT_CHROMA_PHASE_OFF_01,1,\n\t \"Task A: Vertical chrominance phase offset '01'\"},\n\t{R_BA_A_VERT_CHROMA_PHASE_OFF_10,1,\n\t \"Task A: Vertical chrominance phase offset '10'\"},\n\t{R_BB_A_VERT_CHROMA_PHASE_OFF_11,1,\n\t \"Task A: Vertical chrominance phase offset '11'\"},\n\t{R_BC_A_VERT_LUMA_PHASE_OFF_00,1,\n\t \"Task A: Vertical luminance phase offset '00'\"},\n\t{R_BD_A_VERT_LUMA_PHASE_OFF_01,1,\n\t \"Task A: Vertical luminance phase offset '01'\"},\n\t{R_BE_A_VERT_LUMA_PHASE_OFF_10,1,\n\t \"Task A: Vertical luminance phase offset '10'\"},\n\t{R_BF_A_VERT_LUMA_PHASE_OFF_11,1,\n\t \"Task A: Vertical luminance phase offset '11'\"},\n\n\t \n\t \n\t{R_C0_B_TASK_HANDLING_CNTL,1,\n\t \"Task B: Task handling control\"},\n\t{R_C1_B_X_PORT_FORMATS_AND_CONF,1,\n\t \"Task B: X port formats and configuration\"},\n\t{R_C2_B_INPUT_REFERENCE_SIGNAL_DEFINITION,1,\n\t \"Task B: Input reference signal definition\"},\n\t{R_C3_B_I_PORT_FORMATS_AND_CONF,1,\n\t \"Task B: I port formats and configuration\"},\n\t{R_C4_B_HORIZ_INPUT_WINDOW_START,2,\n\t \"Task B: Horizontal input window start\"},\n\t{R_C6_B_HORIZ_INPUT_WINDOW_LENGTH,2,\n\t \"Task B: Horizontal input window length\"},\n\t{R_C8_B_VERT_INPUT_WINDOW_START,2,\n\t \"Task B: Vertical input window start\"},\n\t{R_CA_B_VERT_INPUT_WINDOW_LENGTH,2,\n\t \"Task B: Vertical input window length\"},\n\t{R_CC_B_HORIZ_OUTPUT_WINDOW_LENGTH,2,\n\t \"Task B: Horizontal output window length\"},\n\t{R_CE_B_VERT_OUTPUT_WINDOW_LENGTH,2,\n\t \"Task B: Vertical output window length\"},\n\n\t \n\t{R_D0_B_HORIZ_PRESCALING,1,\n\t \"Task B: Horizontal prescaling\"},\n\t{R_D1_B_ACCUMULATION_LENGTH,1,\n\t \"Task B: Accumulation length\"},\n\t{R_D2_B_PRESCALER_DC_GAIN_AND_FIR_PREFILTER,1,\n\t \"Task B: Prescaler DC gain and FIR prefilter\"},\n\t \n\t{R_D4_B_LUMA_BRIGHTNESS_CNTL,1,\n\t \"Task B: Luminance brightness control\"},\n\t{R_D5_B_LUMA_CONTRAST_CNTL,1,\n\t \"Task B: Luminance contrast control\"},\n\t{R_D6_B_CHROMA_SATURATION_CNTL,1,\n\t \"Task B: Chrominance saturation control\"},\n\t \n\n\t \n\t{R_D8_B_HORIZ_LUMA_SCALING_INC,2,\n\t \"Task B: Horizontal luminance scaling increment\"},\n\t{R_DA_B_HORIZ_LUMA_PHASE_OFF,1,\n\t \"Task B: Horizontal luminance phase offset\"},\n\t \n\t{R_DC_B_HORIZ_CHROMA_SCALING,2,\n\t \"Task B: Horizontal chrominance scaling\"},\n\t{R_DE_B_HORIZ_PHASE_OFFSET_CRHOMA,1,\n\t \"Task B: Horizontal Phase Offset Chroma\"},\n\t \n\n\t \n\t{R_E0_B_VERT_LUMA_SCALING_INC,2,\n\t \"Task B: Vertical luminance scaling increment\"},\n\t{R_E2_B_VERT_CHROMA_SCALING_INC,2,\n\t \"Task B: Vertical chrominance scaling increment\"},\n\t{R_E4_B_VERT_SCALING_MODE_CNTL,1,\n\t \"Task B: Vertical scaling mode control\"},\n\t \n\t{R_E8_B_VERT_CHROMA_PHASE_OFF_00,1,\n\t \"Task B: Vertical chrominance phase offset '00'\"},\n\t{R_E9_B_VERT_CHROMA_PHASE_OFF_01,1,\n\t \"Task B: Vertical chrominance phase offset '01'\"},\n\t{R_EA_B_VERT_CHROMA_PHASE_OFF_10,1,\n\t \"Task B: Vertical chrominance phase offset '10'\"},\n\t{R_EB_B_VERT_CHROMA_PHASE_OFF_11,1,\n\t \"Task B: Vertical chrominance phase offset '11'\"},\n\t{R_EC_B_VERT_LUMA_PHASE_OFF_00,1,\n\t \"Task B: Vertical luminance phase offset '00'\"},\n\t{R_ED_B_VERT_LUMA_PHASE_OFF_01,1,\n\t \"Task B: Vertical luminance phase offset '01'\"},\n\t{R_EE_B_VERT_LUMA_PHASE_OFF_10,1,\n\t \"Task B: Vertical luminance phase offset '10'\"},\n\t{R_EF_B_VERT_LUMA_PHASE_OFF_11,1,\n\t \"Task B: Vertical luminance phase offset '11'\"},\n\n\t \n\t{ R_F0_LFCO_PER_LINE, 1,\n\t  \"LFCO's per line\"},\n\t{ R_F1_P_I_PARAM_SELECT,1,\n\t  \"P-/I- Param. Select., PLL Mode, PLL H-Src., LFCO's per line\"},\n\t{ R_F2_NOMINAL_PLL2_DTO,1,\n\t \"Nominal PLL2 DTO\"},\n\t{R_F3_PLL_INCREMENT,1,\n\t \"PLL2 Increment\"},\n\t{R_F4_PLL2_STATUS,1,\n\t \"PLL2 Status\"},\n\t{R_F5_PULSGEN_LINE_LENGTH,1,\n\t \"Pulsgen. line length\"},\n\t{R_F6_PULSE_A_POS_LSB_AND_PULSEGEN_CONFIG,1,\n\t \"Pulse A Position, Pulsgen Resync., Pulsgen. H-Src., Pulsgen. line length\"},\n\t{R_F7_PULSE_A_POS_MSB,1,\n\t \"Pulse A Position\"},\n\t{R_F8_PULSE_B_POS,2,\n\t \"Pulse B Position\"},\n\t{R_FA_PULSE_C_POS,2,\n\t \"Pulse C Position\"},\n\t \n\t{R_FF_S_PLL_MAX_PHASE_ERR_THRESH_NUM_LINES,1,\n\t \"S_PLL max. phase, error threshold, PLL2 no. of lines, threshold\"},\n};\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}