/*
 * (C) Copyright 2007-2008 Michal Simek
 *
 * Michal SIMEK <monstr@monstr.eu>
 *
 * See file CREDITS for list of people who contributed to this
 * project.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 * MA 02111-1307 USA
 */

/*******************************************************************
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 12.1
* DO NOT EDIT.
*
* Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

* 
* Description: Driver parameters
*
*******************************************************************/

#define STDIN_BASEADDRESS 0x84000000
#define STDOUT_BASEADDRESS 0x84000000

/******************************************************************/

/* Definitions for driver MPMC */
#define XPAR_XMPMC_NUM_INSTANCES 1

/* Definitions for peripheral DDR3_SDRAM */
#define XPAR_DDR3_SDRAM_DEVICE_ID 0
#define XPAR_DDR3_SDRAM_MPMC_CTRL_BASEADDR 0xFFFFFFFF
#define XPAR_DDR3_SDRAM_INCLUDE_ECC_SUPPORT 0
#define XPAR_DDR3_SDRAM_USE_STATIC_PHY 0
#define XPAR_DDR3_SDRAM_PM_ENABLE 0
#define XPAR_DDR3_SDRAM_NUM_PORTS 3
#define XPAR_DDR3_SDRAM_MEM_DATA_WIDTH 16
#define XPAR_DDR3_SDRAM_MEM_PART_NUM_BANK_BITS 3
#define XPAR_DDR3_SDRAM_MEM_PART_NUM_ROW_BITS 13
#define XPAR_DDR3_SDRAM_MEM_PART_NUM_COL_BITS 10
#define XPAR_DDR3_SDRAM_MEM_TYPE DDR3
#define XPAR_DDR3_SDRAM_ECC_SEC_THRESHOLD 1
#define XPAR_DDR3_SDRAM_ECC_DEC_THRESHOLD 1
#define XPAR_DDR3_SDRAM_ECC_PEC_THRESHOLD 1
#define XPAR_DDR3_SDRAM_MEM_DQS_WIDTH 2
#define XPAR_DDR3_SDRAM_MPMC_CLK0_PERIOD_PS 10000


/******************************************************************/


/* Definitions for peripheral DDR3_SDRAM */
#define XPAR_DDR3_SDRAM_MPMC_BASEADDR 0x50000000
#define XPAR_DDR3_SDRAM_MPMC_HIGHADDR 0x57FFFFFF
#define XPAR_DDR3_SDRAM_SDMA_CTRL_BASEADDR 0x84600000
#define XPAR_DDR3_SDRAM_SDMA_CTRL_HIGHADDR 0x8460FFFF
#define XPAR_DDR3_SDRAM_BASEADDR_CTRL0 0x000
#define XPAR_DDR3_SDRAM_HIGHADDR_CTRL0 0x00d
#define XPAR_DDR3_SDRAM_BASEADDR_CTRL2 0x018
#define XPAR_DDR3_SDRAM_HIGHADDR_CTRL2 0x025
#define XPAR_DDR3_SDRAM_BASEADDR_CTRL3 0x026
#define XPAR_DDR3_SDRAM_HIGHADDR_CTRL3 0x02f
#define XPAR_DDR3_SDRAM_BASEADDR_CTRL4 0x030
#define XPAR_DDR3_SDRAM_HIGHADDR_CTRL4 0x03d
#define XPAR_DDR3_SDRAM_BASEADDR_CTRL5 0x03e
#define XPAR_DDR3_SDRAM_HIGHADDR_CTRL5 0x047
#define XPAR_DDR3_SDRAM_BASEADDR_CTRL6 0x048
#define XPAR_DDR3_SDRAM_HIGHADDR_CTRL6 0x05b
#define XPAR_DDR3_SDRAM_BASEADDR_CTRL7 0x05c
#define XPAR_DDR3_SDRAM_HIGHADDR_CTRL7 0x06a
#define XPAR_DDR3_SDRAM_BASEADDR_CTRL8 0x06b
#define XPAR_DDR3_SDRAM_HIGHADDR_CTRL8 0x086
#define XPAR_DDR3_SDRAM_BASEADDR_CTRL9 0x087
#define XPAR_DDR3_SDRAM_HIGHADDR_CTRL9 0x09d
#define XPAR_DDR3_SDRAM_BASEADDR_CTRL10 0x09e
#define XPAR_DDR3_SDRAM_HIGHADDR_CTRL10 0x0a5
#define XPAR_DDR3_SDRAM_BASEADDR_CTRL11 0x0a6
#define XPAR_DDR3_SDRAM_HIGHADDR_CTRL11 0x0ad
#define XPAR_DDR3_SDRAM_BASEADDR_CTRL12 0x0ae
#define XPAR_DDR3_SDRAM_HIGHADDR_CTRL12 0x0b5
#define XPAR_DDR3_SDRAM_BASEADDR_CTRL13 0x0b6
#define XPAR_DDR3_SDRAM_HIGHADDR_CTRL13 0x0bd
#define XPAR_DDR3_SDRAM_BASEADDR_CTRL14 0x0be
#define XPAR_DDR3_SDRAM_HIGHADDR_CTRL14 0x0d0
#define XPAR_DDR3_SDRAM_BASEADDR_CTRL15 0x0d1
#define XPAR_DDR3_SDRAM_HIGHADDR_CTRL15 0x0d8


/******************************************************************/

/* Canonical definitions for peripheral DDR3_SDRAM */
#define XPAR_MPMC_0_DEVICE_ID XPAR_DDR3_SDRAM_DEVICE_ID
#define XPAR_MPMC_0_MPMC_BASEADDR 0x50000000
#define XPAR_MPMC_0_MPMC_HIGHADDR 0x57FFFFFF
#define XPAR_MPMC_0_MPMC_CTRL_BASEADDR 0xFFFFFFFF
#define XPAR_MPMC_0_INCLUDE_ECC_SUPPORT 0
#define XPAR_MPMC_0_USE_STATIC_PHY 0
#define XPAR_MPMC_0_PM_ENABLE 0
#define XPAR_MPMC_0_NUM_PORTS 3
#define XPAR_MPMC_0_MEM_DATA_WIDTH 16
#define XPAR_MPMC_0_MEM_PART_NUM_BANK_BITS 3
#define XPAR_MPMC_0_MEM_PART_NUM_ROW_BITS 13
#define XPAR_MPMC_0_MEM_PART_NUM_COL_BITS 10
#define XPAR_MPMC_0_MEM_TYPE DDR3
#define XPAR_MPMC_0_ECC_SEC_THRESHOLD 1
#define XPAR_MPMC_0_ECC_DEC_THRESHOLD 1
#define XPAR_MPMC_0_ECC_PEC_THRESHOLD 1
#define XPAR_MPMC_0_MEM_DQS_WIDTH 2
#define XPAR_MPMC_0_MPMC_CLK0_PERIOD_PS 10000


/******************************************************************/

/* Definitions for driver GPIO */
#define XPAR_XGPIO_NUM_INSTANCES 3

/* Definitions for peripheral DIP_SWITCHES_4BIT */
#define XPAR_DIP_SWITCHES_4BIT_BASEADDR 0x81440000
#define XPAR_DIP_SWITCHES_4BIT_HIGHADDR 0x8144FFFF
#define XPAR_DIP_SWITCHES_4BIT_DEVICE_ID 0
#define XPAR_DIP_SWITCHES_4BIT_INTERRUPT_PRESENT 0
#define XPAR_DIP_SWITCHES_4BIT_IS_DUAL 0


/* Definitions for peripheral LEDS_4BIT */
#define XPAR_LEDS_4BIT_BASEADDR 0x81420000
#define XPAR_LEDS_4BIT_HIGHADDR 0x8142FFFF
#define XPAR_LEDS_4BIT_DEVICE_ID 1
#define XPAR_LEDS_4BIT_INTERRUPT_PRESENT 0
#define XPAR_LEDS_4BIT_IS_DUAL 0


/* Definitions for peripheral PUSH_BUTTONS_4BIT */
#define XPAR_PUSH_BUTTONS_4BIT_BASEADDR 0x81400000
#define XPAR_PUSH_BUTTONS_4BIT_HIGHADDR 0x8140FFFF
#define XPAR_PUSH_BUTTONS_4BIT_DEVICE_ID 2
#define XPAR_PUSH_BUTTONS_4BIT_INTERRUPT_PRESENT 0
#define XPAR_PUSH_BUTTONS_4BIT_IS_DUAL 0


/******************************************************************/

/* Definitions for driver UARTLITE */
#define XPAR_XUARTLITE_NUM_INSTANCES 1

/* Definitions for peripheral DEBUG_MODULE */
#define XPAR_DEBUG_MODULE_BASEADDR 0x84400000
#define XPAR_DEBUG_MODULE_HIGHADDR 0x8440FFFF
#define XPAR_DEBUG_MODULE_DEVICE_ID 0
#define XPAR_DEBUG_MODULE_BAUDRATE 0
#define XPAR_DEBUG_MODULE_USE_PARITY 0
#define XPAR_DEBUG_MODULE_ODD_PARITY 0
#define XPAR_DEBUG_MODULE_DATA_BITS 0


/******************************************************************/


/* Canonical definitions for peripheral DEBUG_MODULE */
#define XPAR_UARTLITE_0_DEVICE_ID XPAR_DEBUG_MODULE_DEVICE_ID
#define XPAR_UARTLITE_0_BASEADDR 0x84400000
#define XPAR_UARTLITE_0_HIGHADDR 0x8440FFFF
#define XPAR_UARTLITE_0_BAUDRATE 0
#define XPAR_UARTLITE_0_USE_PARITY 0
#define XPAR_UARTLITE_0_ODD_PARITY 0
#define XPAR_UARTLITE_0_DATA_BITS 0
#define XPAR_UARTLITE_0_SIO_CHAN -1


/******************************************************************/

/* Definitions for driver TMRCTR */
#define XPAR_XTMRCTR_NUM_INSTANCES 1

/* Definitions for peripheral DUAL_TIMER_COUNTER */
#define XPAR_DUAL_TIMER_COUNTER_DEVICE_ID 0
#define XPAR_DUAL_TIMER_COUNTER_BASEADDR 0x83C00000
#define XPAR_DUAL_TIMER_COUNTER_HIGHADDR 0x83C0FFFF


/******************************************************************/


/* Canonical definitions for peripheral DUAL_TIMER_COUNTER */
#define XPAR_TMRCTR_0_DEVICE_ID XPAR_DUAL_TIMER_COUNTER_DEVICE_ID
#define XPAR_TMRCTR_0_BASEADDR 0x83C00000
#define XPAR_TMRCTR_0_HIGHADDR 0x83C0FFFF


/******************************************************************/


/* Definitions for peripheral FLASH */
#define XPAR_FLASH_NUM_BANKS_MEM 1


/******************************************************************/

/* Definitions for peripheral FLASH */
#define XPAR_FLASH_MEM0_BASEADDR 0x7C000000
#define XPAR_FLASH_MEM0_HIGHADDR 0x7DFFFFFF

/******************************************************************/

/* Canonical definitions for peripheral FLASH */
#define XPAR_EMC_0_NUM_BANKS_MEM 1
#define XPAR_EMC_0_MEM0_BASEADDR 0x7C000000
#define XPAR_EMC_0_MEM0_HIGHADDR 0x7DFFFFFF

/******************************************************************/

/* Definitions for driver IIC */
#define XPAR_XIIC_NUM_INSTANCES 1

/* Definitions for peripheral IIC_EEPROM */
#define XPAR_IIC_EEPROM_DEVICE_ID 0
#define XPAR_IIC_EEPROM_BASEADDR 0x81600000
#define XPAR_IIC_EEPROM_HIGHADDR 0x8160FFFF
#define XPAR_IIC_EEPROM_TEN_BIT_ADR 0
#define XPAR_IIC_EEPROM_GPO_WIDTH 1


/******************************************************************/

/* Canonical definitions for peripheral IIC_EEPROM */
#define XPAR_IIC_0_DEVICE_ID XPAR_IIC_EEPROM_DEVICE_ID
#define XPAR_IIC_0_BASEADDR 0x81600000
#define XPAR_IIC_0_HIGHADDR 0x8160FFFF
#define XPAR_IIC_0_TEN_BIT_ADR 0
#define XPAR_IIC_0_GPO_WIDTH 1


/******************************************************************/


/* Definitions for peripheral INTERNAL_BRAM */
#define XPAR_INTERNAL_BRAM_BASEADDR 0x41A00000
#define XPAR_INTERNAL_BRAM_HIGHADDR 0x41A07FFF


/* Definitions for peripheral LOCALMEMORY_CNTLR_D */
#define XPAR_LOCALMEMORY_CNTLR_D_BASEADDR 0x00000000
#define XPAR_LOCALMEMORY_CNTLR_D_HIGHADDR 0x00001FFF


/* Definitions for peripheral LOCALMEMORY_CNTLR_I */
#define XPAR_LOCALMEMORY_CNTLR_I_BASEADDR 0x00000000
#define XPAR_LOCALMEMORY_CNTLR_I_HIGHADDR 0x00001FFF


/******************************************************************/

#define XPAR_INTC_MAX_NUM_INTR_INPUTS 8
#define XPAR_XINTC_HAS_IPR 1
#define XPAR_XINTC_USE_DCR 0
/* Definitions for driver INTC */
#define XPAR_XINTC_NUM_INSTANCES 1

/* Definitions for peripheral INTERRUPT_CNTLR */
#define XPAR_INTERRUPT_CNTLR_DEVICE_ID 0
#define XPAR_INTERRUPT_CNTLR_BASEADDR 0x81800000
#define XPAR_INTERRUPT_CNTLR_HIGHADDR 0x8180FFFF
#define XPAR_INTERRUPT_CNTLR_KIND_OF_INTR 0xFFFFFF40


/******************************************************************/

#define XPAR_INTC_SINGLE_BASEADDR 0x81800000
#define XPAR_INTC_SINGLE_HIGHADDR 0x8180FFFF
#define XPAR_INTC_SINGLE_DEVICE_ID XPAR_INTERRUPT_CNTLR_DEVICE_ID
#define XPAR_DDR3_SDRAM_SDMA2_TX_INTOUT_MASK 0X000001
#define XPAR_INTERRUPT_CNTLR_DDR3_SDRAM_SDMA2_TX_INTOUT_INTR 0
#define XPAR_DDR3_SDRAM_SDMA2_RX_INTOUT_MASK 0X000002
#define XPAR_INTERRUPT_CNTLR_DDR3_SDRAM_SDMA2_RX_INTOUT_INTR 1
#define XPAR_SOFT_TEMAC_TEMACINTC0_IRPT_MASK 0X000004
#define XPAR_INTERRUPT_CNTLR_SOFT_TEMAC_TEMACINTC0_IRPT_INTR 2
#define XPAR_IIC_EEPROM_IIC2INTC_IRPT_MASK 0X000008
#define XPAR_INTERRUPT_CNTLR_IIC_EEPROM_IIC2INTC_IRPT_INTR 3
#define XPAR_SPI_FLASH_IP2INTC_IRPT_MASK 0X000010
#define XPAR_INTERRUPT_CNTLR_SPI_FLASH_IP2INTC_IRPT_INTR 4
#define XPAR_SYSACE_COMPACTFLASH_SYSACE_IRQ_MASK 0X000020
#define XPAR_INTERRUPT_CNTLR_SYSACE_COMPACTFLASH_SYSACE_IRQ_INTR 5
#define XPAR_DUAL_TIMER_COUNTER_INTERRUPT_MASK 0X000040
#define XPAR_INTERRUPT_CNTLR_DUAL_TIMER_COUNTER_INTERRUPT_INTR 6
#define XPAR_RS232_UART_1_IP2INTC_IRPT_MASK 0X000080
#define XPAR_INTERRUPT_CNTLR_RS232_UART_1_IP2INTC_IRPT_INTR 7

/******************************************************************/

/* Canonical definitions for peripheral INTERRUPT_CNTLR */
#define XPAR_INTC_0_DEVICE_ID XPAR_INTERRUPT_CNTLR_DEVICE_ID
#define XPAR_INTC_0_BASEADDR 0x81800000
#define XPAR_INTC_0_HIGHADDR 0x8180FFFF
#define XPAR_INTC_0_KIND_OF_INTR 0xFFFFFF40

#define XPAR_INTC_0_MPMC_0_SDMA2_TX_INTOUT_VEC_ID XPAR_INTERRUPT_CNTLR_DDR3_SDRAM_SDMA2_TX_INTOUT_INTR
#define XPAR_INTC_0_MPMC_0_SDMA2_RX_INTOUT_VEC_ID XPAR_INTERRUPT_CNTLR_DDR3_SDRAM_SDMA2_RX_INTOUT_INTR
#define XPAR_INTC_0_LLTEMAC_0_VEC_ID XPAR_INTERRUPT_CNTLR_SOFT_TEMAC_TEMACINTC0_IRPT_INTR
#define XPAR_INTC_0_IIC_0_VEC_ID XPAR_INTERRUPT_CNTLR_IIC_EEPROM_IIC2INTC_IRPT_INTR
#define XPAR_INTC_0_SPI_0_VEC_ID XPAR_INTERRUPT_CNTLR_SPI_FLASH_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_SYSACE_0_VEC_ID XPAR_INTERRUPT_CNTLR_SYSACE_COMPACTFLASH_SYSACE_IRQ_INTR
#define XPAR_INTC_0_TMRCTR_0_VEC_ID XPAR_INTERRUPT_CNTLR_DUAL_TIMER_COUNTER_INTERRUPT_INTR
#define XPAR_INTC_0_UARTNS550_0_VEC_ID XPAR_INTERRUPT_CNTLR_RS232_UART_1_IP2INTC_IRPT_INTR

/******************************************************************/

/* Definitions for driver UARTNS550 */
#define XPAR_XUARTNS550_NUM_INSTANCES 1
#define XPAR_XUARTNS550_CLOCK_HZ 100000000

/* Definitions for peripheral RS232_UART_1 */
#define XPAR_RS232_UART_1_DEVICE_ID 0
#define XPAR_RS232_UART_1_BASEADDR 0x84000000
#define XPAR_RS232_UART_1_HIGHADDR 0x8400FFFF
#define XPAR_RS232_UART_1_CLOCK_FREQ_HZ 100000000


/******************************************************************/

/* Canonical definitions for peripheral RS232_UART_1 */
#define XPAR_UARTNS550_0_DEVICE_ID XPAR_RS232_UART_1_DEVICE_ID
#define XPAR_UARTNS550_0_BASEADDR 0x84000000
#define XPAR_UARTNS550_0_HIGHADDR 0x8400FFFF
#define XPAR_UARTNS550_0_CLOCK_FREQ_HZ XPAR_RS232_UART_1_CLOCK_FREQ_HZ
#define XPAR_UARTNS550_0_SIO_CHAN 0


/******************************************************************/

/* Definitions for driver SPI */
#define XPAR_XSPI_NUM_INSTANCES 1

/* Definitions for peripheral SPI_FLASH */
#define XPAR_SPI_FLASH_DEVICE_ID 0
#define XPAR_SPI_FLASH_BASEADDR 0x83400000
#define XPAR_SPI_FLASH_HIGHADDR 0x8340FFFF
#define XPAR_SPI_FLASH_FIFO_EXIST 1
#define XPAR_SPI_FLASH_SPI_SLAVE_ONLY 0
#define XPAR_SPI_FLASH_NUM_SS_BITS 1
#define XPAR_SPI_FLASH_NUM_TRANSFER_BITS 8


/******************************************************************/


/* Canonical definitions for peripheral SPI_FLASH */
#define XPAR_SPI_0_DEVICE_ID XPAR_SPI_FLASH_DEVICE_ID
#define XPAR_SPI_0_BASEADDR 0x83400000
#define XPAR_SPI_0_HIGHADDR 0x8340FFFF
#define XPAR_SPI_0_FIFO_EXIST 1
#define XPAR_SPI_0_SPI_SLAVE_ONLY 0
#define XPAR_SPI_0_NUM_SS_BITS 1
#define XPAR_SPI_0_NUM_TRANSFER_BITS 8


/******************************************************************/

/* Definitions for driver LLTEMAC */
#define XPAR_XLLTEMAC_NUM_INSTANCES 1

/* Definitions for peripheral SOFT_TEMAC Channel 0 */
#define XPAR_SOFT_TEMAC_CHAN_0_DEVICE_ID 0
#define XPAR_SOFT_TEMAC_CHAN_0_BASEADDR 0x81000000
#define XPAR_SOFT_TEMAC_CHAN_0_HIGHADDR 0x8107FFFF
#define XPAR_SOFT_TEMAC_CHAN_0_TXCSUM 0
#define XPAR_SOFT_TEMAC_CHAN_0_RXCSUM 0
#define XPAR_SOFT_TEMAC_CHAN_0_PHY_TYPE 1
#define XPAR_SOFT_TEMAC_CHAN_0_TXVLAN_TRAN 0
#define XPAR_SOFT_TEMAC_CHAN_0_RXVLAN_TRAN 0
#define XPAR_SOFT_TEMAC_CHAN_0_TXVLAN_TAG 0
#define XPAR_SOFT_TEMAC_CHAN_0_RXVLAN_TAG 0
#define XPAR_SOFT_TEMAC_CHAN_0_TXVLAN_STRP 0
#define XPAR_SOFT_TEMAC_CHAN_0_RXVLAN_STRP 0
#define XPAR_SOFT_TEMAC_CHAN_0_MCAST_EXTEND 0

/* Canonical definitions for peripheral SOFT_TEMAC Channel 0 */
#define XPAR_LLTEMAC_0_DEVICE_ID 0
#define XPAR_LLTEMAC_0_BASEADDR 0x81000000
#define XPAR_LLTEMAC_0_HIGHADDR 0x8107FFFF
#define XPAR_LLTEMAC_0_TXCSUM 0
#define XPAR_LLTEMAC_0_RXCSUM 0
#define XPAR_LLTEMAC_0_PHY_TYPE 1
#define XPAR_LLTEMAC_0_TXVLAN_TRAN 0
#define XPAR_LLTEMAC_0_RXVLAN_TRAN 0
#define XPAR_LLTEMAC_0_TXVLAN_TAG 0
#define XPAR_LLTEMAC_0_RXVLAN_TAG 0
#define XPAR_LLTEMAC_0_TXVLAN_STRP 0
#define XPAR_LLTEMAC_0_RXVLAN_STRP 0
#define XPAR_LLTEMAC_0_MCAST_EXTEND 0
#define XPAR_LLTEMAC_0_INTR 2


/* LocalLink TYPE Enumerations */
#define XPAR_LL_FIFO    1
#define XPAR_LL_DMA     2


/* Canonical LocalLink parameters for SOFT_TEMAC */
#define XPAR_LLTEMAC_0_LLINK_CONNECTED_TYPE XPAR_LL_DMA
#define XPAR_LLTEMAC_0_LLINK_CONNECTED_BASEADDR 0x84600100
#define XPAR_LLTEMAC_0_LLINK_CONNECTED_FIFO_INTR 0xFF
#define XPAR_LLTEMAC_0_LLINK_CONNECTED_DMARX_INTR 1
#define XPAR_LLTEMAC_0_LLINK_CONNECTED_DMATX_INTR 0


/******************************************************************/

#define XPAR_XSYSACE_MEM_WIDTH 8
/* Definitions for driver SYSACE */
#define XPAR_XSYSACE_NUM_INSTANCES 1

/* Definitions for peripheral SYSACE_COMPACTFLASH */
#define XPAR_SYSACE_COMPACTFLASH_DEVICE_ID 0
#define XPAR_SYSACE_COMPACTFLASH_BASEADDR 0x83600000
#define XPAR_SYSACE_COMPACTFLASH_HIGHADDR 0x8360FFFF
#define XPAR_SYSACE_COMPACTFLASH_MEM_WIDTH 8


/******************************************************************/


/* Canonical definitions for peripheral SYSACE_COMPACTFLASH */
#define XPAR_SYSACE_0_DEVICE_ID XPAR_SYSACE_COMPACTFLASH_DEVICE_ID
#define XPAR_SYSACE_0_BASEADDR 0x83600000
#define XPAR_SYSACE_0_HIGHADDR 0x8360FFFF
#define XPAR_SYSACE_0_MEM_WIDTH 8


/******************************************************************/

/* Definitions for bus frequencies */
#define XPAR_CPU_DPLB_FREQ_HZ 100000000
#define XPAR_CPU_IPLB_FREQ_HZ 100000000
/******************************************************************/

/* Canonical definitions for bus frequencies */
#define XPAR_PROC_BUS_0_FREQ_HZ 100000000
/******************************************************************/

#define XPAR_CPU_CORE_CLOCK_FREQ_HZ 100000000
#define XPAR_MICROBLAZE_CORE_CLOCK_FREQ_HZ 100000000

/******************************************************************/


/* Definitions for peripheral MICROBLAZE_0 */
#define XPAR_MICROBLAZE_0_SCO 0
#define XPAR_MICROBLAZE_0_FREQ 100000000
#define XPAR_MICROBLAZE_0_DATA_SIZE 32
#define XPAR_MICROBLAZE_0_DYNAMIC_BUS_SIZING 1
#define XPAR_MICROBLAZE_0_AREA_OPTIMIZED 0
#define XPAR_MICROBLAZE_0_OPTIMIZATION 0
#define XPAR_MICROBLAZE_0_INTERCONNECT 1
#define XPAR_MICROBLAZE_0_DPLB_DWIDTH 32
#define XPAR_MICROBLAZE_0_DPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_0_DPLB_BURST_EN 0
#define XPAR_MICROBLAZE_0_DPLB_P2P 0
#define XPAR_MICROBLAZE_0_IPLB_DWIDTH 32
#define XPAR_MICROBLAZE_0_IPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_0_IPLB_BURST_EN 0
#define XPAR_MICROBLAZE_0_IPLB_P2P 0
#define XPAR_MICROBLAZE_0_D_PLB 1
#define XPAR_MICROBLAZE_0_D_LMB 1
#define XPAR_MICROBLAZE_0_I_PLB 1
#define XPAR_MICROBLAZE_0_I_LMB 1
#define XPAR_MICROBLAZE_0_USE_MSR_INSTR 1
#define XPAR_MICROBLAZE_0_USE_PCMP_INSTR 1
#define XPAR_MICROBLAZE_0_USE_BARREL 1
#define XPAR_MICROBLAZE_0_USE_DIV 0
#define XPAR_MICROBLAZE_0_USE_HW_MUL 1
#define XPAR_MICROBLAZE_0_USE_FPU 0
#define XPAR_MICROBLAZE_0_UNALIGNED_EXCEPTIONS 1
#define XPAR_MICROBLAZE_0_ILL_OPCODE_EXCEPTION 1
#define XPAR_MICROBLAZE_0_IPLB_BUS_EXCEPTION 1
#define XPAR_MICROBLAZE_0_DPLB_BUS_EXCEPTION 1
#define XPAR_MICROBLAZE_0_DIV_ZERO_EXCEPTION 0
#define XPAR_MICROBLAZE_0_FPU_EXCEPTION 0
#define XPAR_MICROBLAZE_0_FSL_EXCEPTION 0
#define XPAR_MICROBLAZE_0_PVR 2
#define XPAR_MICROBLAZE_0_PVR_USER1 0x00
#define XPAR_MICROBLAZE_0_PVR_USER2 0x00000000
#define XPAR_MICROBLAZE_0_DEBUG_ENABLED 1
#define XPAR_MICROBLAZE_0_NUMBER_OF_PC_BRK 1
#define XPAR_MICROBLAZE_0_NUMBER_OF_RD_ADDR_BRK 0
#define XPAR_MICROBLAZE_0_NUMBER_OF_WR_ADDR_BRK 0
#define XPAR_MICROBLAZE_0_INTERRUPT_IS_EDGE 0
#define XPAR_MICROBLAZE_0_EDGE_IS_POSITIVE 1
#define XPAR_MICROBLAZE_0_RESET_MSR 0x00000000
#define XPAR_MICROBLAZE_0_OPCODE_0X0_ILLEGAL 1
#define XPAR_MICROBLAZE_0_FSL_LINKS 0
#define XPAR_MICROBLAZE_0_FSL_DATA_SIZE 32
#define XPAR_MICROBLAZE_0_USE_EXTENDED_FSL_INSTR 0
#define XPAR_MICROBLAZE_0_ICACHE_BASEADDR 0x50000000
#define XPAR_MICROBLAZE_0_ICACHE_HIGHADDR 0x57FFFFFF
#define XPAR_MICROBLAZE_0_USE_ICACHE 1
#define XPAR_MICROBLAZE_0_ALLOW_ICACHE_WR 1
#define XPAR_MICROBLAZE_0_ADDR_TAG_BITS 14
#define XPAR_MICROBLAZE_0_CACHE_BYTE_SIZE 8192
#define XPAR_MICROBLAZE_0_ICACHE_USE_FSL 1
#define XPAR_MICROBLAZE_0_ICACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_0_ICACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_0_ICACHE_INTERFACE 0
#define XPAR_MICROBLAZE_0_ICACHE_VICTIMS 0
#define XPAR_MICROBLAZE_0_ICACHE_STREAMS 0
#define XPAR_MICROBLAZE_0_DCACHE_BASEADDR 0x50000000
#define XPAR_MICROBLAZE_0_DCACHE_HIGHADDR 0x57FFFFFF
#define XPAR_MICROBLAZE_0_USE_DCACHE 1
#define XPAR_MICROBLAZE_0_ALLOW_DCACHE_WR 1
#define XPAR_MICROBLAZE_0_DCACHE_ADDR_TAG 14
#define XPAR_MICROBLAZE_0_DCACHE_BYTE_SIZE 8192
#define XPAR_MICROBLAZE_0_DCACHE_USE_FSL 1
#define XPAR_MICROBLAZE_0_DCACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_0_DCACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_0_DCACHE_INTERFACE 0
#define XPAR_MICROBLAZE_0_DCACHE_USE_WRITEBACK 0
#define XPAR_MICROBLAZE_0_DCACHE_VICTIMS 0
#define XPAR_MICROBLAZE_0_USE_MMU 3
#define XPAR_MICROBLAZE_0_MMU_DTLB_SIZE 4
#define XPAR_MICROBLAZE_0_MMU_ITLB_SIZE 2
#define XPAR_MICROBLAZE_0_MMU_TLB_ACCESS 3
#define XPAR_MICROBLAZE_0_MMU_ZONES 2
#define XPAR_MICROBLAZE_0_USE_INTERRUPT 1
#define XPAR_MICROBLAZE_0_USE_EXT_BRK 1
#define XPAR_MICROBLAZE_0_USE_EXT_NM_BRK 1
#define XPAR_MICROBLAZE_0_USE_BRANCH_TARGET_CACHE 0
#define XPAR_MICROBLAZE_0_BRANCH_TARGET_CACHE_SIZE 0

/******************************************************************/

#define XPAR_CPU_ID 0
#define XPAR_MICROBLAZE_ID 0
#define XPAR_MICROBLAZE_SCO 0
#define XPAR_MICROBLAZE_FREQ 100000000
#define XPAR_MICROBLAZE_DATA_SIZE 32
#define XPAR_MICROBLAZE_DYNAMIC_BUS_SIZING 1
#define XPAR_MICROBLAZE_AREA_OPTIMIZED 0
#define XPAR_MICROBLAZE_OPTIMIZATION 0
#define XPAR_MICROBLAZE_INTERCONNECT 1
#define XPAR_MICROBLAZE_DPLB_DWIDTH 32
#define XPAR_MICROBLAZE_DPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_DPLB_BURST_EN 0
#define XPAR_MICROBLAZE_DPLB_P2P 0
#define XPAR_MICROBLAZE_IPLB_DWIDTH 32
#define XPAR_MICROBLAZE_IPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_IPLB_BURST_EN 0
#define XPAR_MICROBLAZE_IPLB_P2P 0
#define XPAR_MICROBLAZE_D_PLB 1
#define XPAR_MICROBLAZE_D_LMB 1
#define XPAR_MICROBLAZE_I_PLB 1
#define XPAR_MICROBLAZE_I_LMB 1
#define XPAR_MICROBLAZE_USE_MSR_INSTR 1
#define XPAR_MICROBLAZE_USE_PCMP_INSTR 1
#define XPAR_MICROBLAZE_USE_BARREL 1
#define XPAR_MICROBLAZE_USE_DIV 0
#define XPAR_MICROBLAZE_USE_HW_MUL 1
#define XPAR_MICROBLAZE_USE_FPU 0
#define XPAR_MICROBLAZE_UNALIGNED_EXCEPTIONS 1
#define XPAR_MICROBLAZE_ILL_OPCODE_EXCEPTION 1
#define XPAR_MICROBLAZE_IPLB_BUS_EXCEPTION 1
#define XPAR_MICROBLAZE_DPLB_BUS_EXCEPTION 1
#define XPAR_MICROBLAZE_DIV_ZERO_EXCEPTION 0
#define XPAR_MICROBLAZE_FPU_EXCEPTION 0
#define XPAR_MICROBLAZE_FSL_EXCEPTION 0
#define XPAR_MICROBLAZE_PVR 2
#define XPAR_MICROBLAZE_PVR_USER1 0x00
#define XPAR_MICROBLAZE_PVR_USER2 0x00000000
#define XPAR_MICROBLAZE_DEBUG_ENABLED 1
#define XPAR_MICROBLAZE_NUMBER_OF_PC_BRK 1
#define XPAR_MICROBLAZE_NUMBER_OF_RD_ADDR_BRK 0
#define XPAR_MICROBLAZE_NUMBER_OF_WR_ADDR_BRK 0
#define XPAR_MICROBLAZE_INTERRUPT_IS_EDGE 0
#define XPAR_MICROBLAZE_EDGE_IS_POSITIVE 1
#define XPAR_MICROBLAZE_RESET_MSR 0x00000000
#define XPAR_MICROBLAZE_OPCODE_0X0_ILLEGAL 1
#define XPAR_MICROBLAZE_FSL_LINKS 0
#define XPAR_MICROBLAZE_FSL_DATA_SIZE 32
#define XPAR_MICROBLAZE_USE_EXTENDED_FSL_INSTR 0
#define XPAR_MICROBLAZE_ICACHE_BASEADDR 0x50000000
#define XPAR_MICROBLAZE_ICACHE_HIGHADDR 0x57FFFFFF
#define XPAR_MICROBLAZE_USE_ICACHE 1
#define XPAR_MICROBLAZE_ALLOW_ICACHE_WR 1
#define XPAR_MICROBLAZE_ADDR_TAG_BITS 14
#define XPAR_MICROBLAZE_CACHE_BYTE_SIZE 8192
#define XPAR_MICROBLAZE_ICACHE_USE_FSL 1
#define XPAR_MICROBLAZE_ICACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_ICACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_ICACHE_INTERFACE 0
#define XPAR_MICROBLAZE_ICACHE_VICTIMS 0
#define XPAR_MICROBLAZE_ICACHE_STREAMS 0
#define XPAR_MICROBLAZE_DCACHE_BASEADDR 0x50000000
#define XPAR_MICROBLAZE_DCACHE_HIGHADDR 0x57FFFFFF
#define XPAR_MICROBLAZE_USE_DCACHE 1
#define XPAR_MICROBLAZE_ALLOW_DCACHE_WR 1
#define XPAR_MICROBLAZE_DCACHE_ADDR_TAG 14
#define XPAR_MICROBLAZE_DCACHE_BYTE_SIZE 8192
#define XPAR_MICROBLAZE_DCACHE_USE_FSL 1
#define XPAR_MICROBLAZE_DCACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_DCACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_DCACHE_INTERFACE 0
#define XPAR_MICROBLAZE_DCACHE_USE_WRITEBACK 0
#define XPAR_MICROBLAZE_DCACHE_VICTIMS 0
#define XPAR_MICROBLAZE_USE_MMU 3
#define XPAR_MICROBLAZE_MMU_DTLB_SIZE 4
#define XPAR_MICROBLAZE_MMU_ITLB_SIZE 2
#define XPAR_MICROBLAZE_MMU_TLB_ACCESS 3
#define XPAR_MICROBLAZE_MMU_ZONES 2
#define XPAR_MICROBLAZE_USE_INTERRUPT 1
#define XPAR_MICROBLAZE_USE_EXT_BRK 1
#define XPAR_MICROBLAZE_USE_EXT_NM_BRK 1
#define XPAR_MICROBLAZE_USE_BRANCH_TARGET_CACHE 0
#define XPAR_MICROBLAZE_BRANCH_TARGET_CACHE_SIZE 0
#define XPAR_MICROBLAZE_HW_VER "7.30.a"

/******************************************************************/

