#-----------------------------------------------------------
# Webtalk v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Wed Oct 25 23:33:19 2017
# Process ID: 17800
# Current directory: C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim
# Command line: wbtcv.exe -mode batch -source C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/xsim.dir/RSACoreTestBench_func_synth/webtalk/xsim_webtalk.tcl -notrace
# Log file: C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/webtalk.log
# Journal file: C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim\webtalk.jou
#-----------------------------------------------------------
source C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/xsim.dir/RSACoreTestBench_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/synth/func/xsim/xsim.dir/RSACoreTestBench_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 25 23:33:26 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 52.473 ; gain = 1.371
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 25 23:33:26 2017...
