# Package metadata. Required.
package:
  # The name of the package. Required.
  name: asic-cells

  # The list of package authors and contributors. Optional.
  # By convention, authors should be listed in the form shown below.
  authors: ["Douwe den Blanken <douwedb@gmail.com>", "Charlotte Frenkel <c.frenkel@tudelft.nl>"]

# Freeze any dependency updates. Optional. False if omitted.
# Useful for chip packages. Once the chip is in final tapeout mode, and
# dependency updates would require disastrous amounts of re-verification.
frozen: false

# List of source files in this package. Optional.
sources:
  - target: rtl
    files:
      - src/domain_crossing/wide_double_latching_barrier.v
      - src/domain_crossing/double_latching_barrier.v
      - src/domain_crossing/wide_double_delay_register.v
      - src/domain_crossing/triple_toggle_barrier.v

      - src/spi/spi_client.sv
      - src/spi/spi_clock_barrier_crossing.v
      - src/spi/memory_manager.v

      - src/sram/single_port_tsmc_sram.sv
      - src/sram/double_port_tsmc_sram.sv

      - src/aer/high_speed_in_bus.v
      - src/aer/high_speed_out_bus.v

      - src/clock/frequency_divider_stage.v
      - src/clock/clock_divider.v
      - src/clock/ext_or_int_clock.v
