# Reading pref.tcl
vsim work.fft_testbench
# vsim work.fft_testbench 
# Start time: 22:28:25 on Nov 15,2022
# //  ModelSim - Lattice FPGA Edition 2021.4 Oct 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.fft_testbench
# Loading work.fft_controller
# Loading work.fft_counter
# Loading work.agu
# Loading work.reverse_bits
# Loading work.processing_agu
# Loading work.ram
# Loading work.twiddle_rom
# Loading work.butterfly_unit
# Loading work.complex_multiplier
# Loading work.multiplier
add wave -position end  sim:/fft_testbench/dut/clk
add wave -position end  sim:/fft_testbench/dut/load
add wave -position end  sim:/fft_testbench/dut/start
add wave -position 0  sim:/fft_testbench/dut/reset
add wave -position end  sim:/fft_testbench/dut/a
add wave -position end  sim:/fft_testbench/dut/b
add wave -position end  sim:/fft_testbench/dut/address_0_a
add wave -position end  sim:/fft_testbench/dut/address_0_b
add wave -position end  sim:/fft_testbench/dut/address_1_a
add wave -position end  sim:/fft_testbench/dut/address_1_b
vsim work.fft_testbench
# End time: 22:38:31 on Nov 15,2022, Elapsed time: 0:10:06
# Errors: 0, Warnings: 0
# vsim work.fft_testbench 
# Start time: 22:38:31 on Nov 15,2022
# Loading sv_std.std
# Loading work.fft_testbench
# Loading work.fft_controller
# Loading work.fft_counter
# Loading work.agu
# Loading work.reverse_bits
# Loading work.processing_agu
# Loading work.ram
# Loading work.twiddle_rom
# Loading work.butterfly_unit
# Loading work.complex_multiplier
# Loading work.multiplier
add wave -position end  sim:/fft_testbench/dut/clk
add wave -position end  sim:/fft_testbench/dut/load
add wave -position end  sim:/fft_testbench/dut/start
add wave -position 0  sim:/fft_testbench/dut/reset
add wave -position end  sim:/fft_testbench/dut/a
add wave -position end  sim:/fft_testbench/dut/b
add wave -position end  sim:/fft_testbench/dut/address_0_a
add wave -position end  sim:/fft_testbench/dut/address_0_b
add wave -position end  sim:/fft_testbench/dut/address_1_a
add wave -position end  sim:/fft_testbench/dut/address_1_b
run 1000
add wave -position 4  sim:/fft_testbench/dut/data_in
restart -f
run 1000
run 500
add wave -position end sim:/fft_testbench/dut/ram0/*
add wave -position end  sim:/fft_testbench/dut/ram0/write
add wave -position end  sim:/fft_testbench/dut/ram0/address_a
add wave -position end  sim:/fft_testbench/dut/ram0/address_b
add wave -position end  sim:/fft_testbench/dut/ram0/mem
restart -f
run 2000
add wave -position 11  sim:/fft_testbench/dut/ram0/clk
run 5000
# Error @ out_idx          0: expected 11111111111000000000000000000000 (got 11111111111001000000000000001011)    expected:    -32+j     0, got    -28+j    11
# Error @ out_idx          2: expected 00000111111111101010111011011001 (got 00111101101000101111001111100001)    expected:   2046+j-20775, got  15778+j -3103
# Error @ out_idx          4: expected 00000000000000000000000000000000 (got 11111111111111101111111111111110)    expected:      0+j     0, got     -2+j    -2
# Error @ out_idx          6: expected 00000111111111101110010110100111 (got 00000001001010110000001011010011)    expected:   2046+j -6745, got    299+j   723
# Error @ out_idx          8: expected 00000000000000000000000000000000 (got 00000000000000011111111111111111)    expected:      0+j     0, got      1+j    -1
# Error @ out_idx         10: expected 00000111111111111111000100001110 (got 11111111011100010000000000111011)    expected:   2047+j -3826, got   -143+j    59
# Error @ out_idx         12: expected 00000000000000000000000000000000 (got 11111111111111101111111111111110)    expected:      0+j     0, got     -2+j    -2
# Error @ out_idx         14: expected 00000111111111101111011001000011 (got 00000001001010110000001011010011)    expected:   2046+j -2493, got    299+j   723
# Error @ out_idx         16: expected 00000000000000000000000000000000 (got 00000000000000100000000000000010)    expected:      0+j     0, got      2+j     2
# Error @ out_idx         18: expected 00000111111111101111100101110001 (got 11111110100010001111110100111100)    expected:   2046+j -1679, got   -376+j  -708
# Error @ out_idx         20: expected 00000000000000000000000000000000 (got 11111111111111101111111111111110)    expected:      0+j     0, got     -2+j    -2
# Error @ out_idx         22: expected 00000111111111011111101110111010 (got 00000001001010110000001011010011)    expected:   2045+j -1094, got    299+j   723
# Error @ out_idx         24: expected 00000000000000000000000000000000 (got 00000000000000011111111111111111)    expected:      0+j     0, got      1+j    -1
# Error @ out_idx         26: expected 00000111111111101111110110010011 (got 11111111011100010000000000111011)    expected:   2046+j  -621, got   -143+j    59
# Error @ out_idx         28: expected 00000000000000000000000000000000 (got 11111111111111101111111111111110)    expected:      0+j     0, got     -2+j    -2
# Error @ out_idx         30: expected 00000111111111101111111100110111 (got 00000001001010110000001011010011)    expected:   2046+j  -201, got    299+j   723
# Error @ out_idx         32: expected 00000000000000000000000000000000 (got 00000000000001000000000000000101)    expected:      0+j     0, got      4+j     5
# Error @ out_idx         34: expected 00000111111111100000000011001001 (got 11111110000100101111101000100011)    expected:   2046+j   201, got   -494+j -1501
# Error @ out_idx         36: expected 00000000000000000000000000000000 (got 11111111111111101111111111111110)    expected:      0+j     0, got     -2+j    -2
# Error @ out_idx         38: expected 00000111111111100000001001101101 (got 00000001001010110000001011010011)    expected:   2046+j   621, got    299+j   723
# Error @ out_idx         40: expected 00000000000000000000000000000000 (got 00000000000000011111111111111111)    expected:      0+j     0, got      1+j    -1
# Error @ out_idx         42: expected 00000111111111010000010001000110 (got 11111111011100010000000000111011)    expected:   2045+j  1094, got   -143+j    59
# Error @ out_idx         44: expected 00000000000000000000000000000000 (got 11111111111111101111111111111110)    expected:      0+j     0, got     -2+j    -2
# Error @ out_idx         46: expected 00000111111111100000011010001111 (got 00000001001010110000001011010011)    expected:   2046+j  1679, got    299+j   723
# Error @ out_idx         48: expected 00000000000000000000000000000000 (got 00000000000000100000000000000010)    expected:      0+j     0, got      2+j     2
# Error @ out_idx         50: expected 00000111111111100000100110111101 (got 11111110100010001111110100111100)    expected:   2046+j  2493, got   -376+j  -708
# Error @ out_idx         52: expected 00000000000000000000000000000000 (got 11111111111111101111111111111110)    expected:      0+j     0, got     -2+j    -2
# Error @ out_idx         54: expected 00000111111111110000111011110010 (got 00000001001010110000001011010011)    expected:   2047+j  3826, got    299+j   723
# Error @ out_idx         56: expected 00000000000000000000000000000000 (got 00000000000000011111111111111111)    expected:      0+j     0, got      1+j    -1
# Error @ out_idx         58: expected 00000111111111100001101001011001 (got 11111111011100010000000000111011)    expected:   2046+j  6745, got   -143+j    59
# Error @ out_idx         60: expected 00000000000000000000000000000000 (got 11111111111111101111111111111110)    expected:      0+j     0, got     -2+j    -2
# Error @ out_idx         62: expected 00000111111111100101000100100111 (got 00000001001010110000001011010011)    expected:   2046+j 20775, got    299+j   723
# FFT test complete.
# ** Note: $stop    : C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/testbench.sv(73)
#    Time: 6460 ps  Iteration: 1  Instance: /fft_testbench
# Break in Module fft_testbench at C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/testbench.sv line 73
vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/address_gen.sv
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 22:46:44 on Nov 15,2022
# vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/address_gen.sv 
# -- Compiling module agu
# -- Compiling module processing_agu
# -- Compiling module reverse_bits
# 
# Top level modules:
# 	agu
# End time: 22:46:44 on Nov 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/fft_controller.sv
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 22:46:44 on Nov 15,2022
# vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/fft_controller.sv 
# -- Compiling module fft_controller
# -- Compiling module fft_counter
# 
# Top level modules:
# 	fft_controller
# End time: 22:46:44 on Nov 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/memory_units.sv
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 22:46:44 on Nov 15,2022
# vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/memory_units.sv 
# -- Compiling module ram
# -- Compiling module twiddle_rom
# 
# Top level modules:
# 	ram
# 	twiddle_rom
# End time: 22:46:44 on Nov 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/multiplication.sv
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 22:46:44 on Nov 15,2022
# vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/multiplication.sv 
# -- Compiling module butterfly_unit
# -- Compiling module complex_multiplier
# -- Compiling module multiplier
# 
# Top level modules:
# 	butterfly_unit
# End time: 22:46:44 on Nov 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/spi.sv
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 22:46:44 on Nov 15,2022
# vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/spi.sv 
# -- Compiling module spi
# 
# Top level modules:
# 	spi
# End time: 22:46:45 on Nov 15,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/testbench.sv
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 22:46:45 on Nov 15,2022
# vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/testbench.sv 
# -- Compiling module fft_testbench
# 
# Top level modules:
# 	fft_testbench
# End time: 22:46:45 on Nov 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.fft_testbench
# Loading work.fft_controller
# Loading work.fft_counter
# Loading work.agu
# Loading work.reverse_bits
# Loading work.processing_agu
# Loading work.ram
# Loading work.twiddle_rom
# Loading work.butterfly_unit
# Loading work.complex_multiplier
# Loading work.multiplier
run 2000
run 5000
# Error @ out_idx          2: expected 00000111111111101010111011011001 (got 00111111111000000000000000000000)    expected:   2046+j-20775, got  16352+j     0
# Error @ out_idx          6: expected 00000111111111101110010110100111 (got 00000000000000000000000000000000)    expected:   2046+j -6745, got      0+j     0
# Error @ out_idx         10: expected 00000111111111111111000100001110 (got 00000000000000000000000000000000)    expected:   2047+j -3826, got      0+j     0
# Error @ out_idx         14: expected 00000111111111101111011001000011 (got 00000000000000000000000000000000)    expected:   2046+j -2493, got      0+j     0
# Error @ out_idx         18: expected 00000111111111101111100101110001 (got 00000000000000000000000000000000)    expected:   2046+j -1679, got      0+j     0
# Error @ out_idx         22: expected 00000111111111011111101110111010 (got 00000000000000000000000000000000)    expected:   2045+j -1094, got      0+j     0
# Error @ out_idx         26: expected 00000111111111101111110110010011 (got 00000000000000000000000000000000)    expected:   2046+j  -621, got      0+j     0
# Error @ out_idx         30: expected 00000111111111101111111100110111 (got 00000000000000000000000000000000)    expected:   2046+j  -201, got      0+j     0
# Error @ out_idx         34: expected 00000111111111100000000011001001 (got 00000000000000000000000000000000)    expected:   2046+j   201, got      0+j     0
# Error @ out_idx         38: expected 00000111111111100000001001101101 (got 00000000000000000000000000000000)    expected:   2046+j   621, got      0+j     0
# Error @ out_idx         42: expected 00000111111111010000010001000110 (got 00000000000000000000000000000000)    expected:   2045+j  1094, got      0+j     0
# Error @ out_idx         46: expected 00000111111111100000011010001111 (got 00000000000000000000000000000000)    expected:   2046+j  1679, got      0+j     0
# Error @ out_idx         50: expected 00000111111111100000100110111101 (got 00000000000000000000000000000000)    expected:   2046+j  2493, got      0+j     0
# Error @ out_idx         54: expected 00000111111111110000111011110010 (got 00000000000000000000000000000000)    expected:   2047+j  3826, got      0+j     0
# Error @ out_idx         58: expected 00000111111111100001101001011001 (got 00000000000000000000000000000000)    expected:   2046+j  6745, got      0+j     0
# Error @ out_idx         62: expected 00000111111111100101000100100111 (got 00000000000000000000000000000000)    expected:   2046+j 20775, got      0+j     0
# FFT test complete.
# ** Note: $stop    : C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/testbench.sv(73)
#    Time: 6460 ps  Iteration: 1  Instance: /fft_testbench
# Break in Module fft_testbench at C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/testbench.sv line 73
add wave -position end  sim:/fft_testbench/dut/butterfly_iter
add wave -position end  sim:/fft_testbench/dut/fft_level
restart -f
run 1500
run 1500
add wave -position end sim:/fft_testbench/dut/ram1/*
add wave -position end  sim:/fft_testbench/dut/ram1/mem
restart -f
run 2000
restart -f
vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/address_gen.sv
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 23:09:10 on Nov 15,2022
# vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/address_gen.sv 
# -- Compiling module agu
# -- Compiling module processing_agu
# -- Compiling module reverse_bits
# 
# Top level modules:
# 	agu
# End time: 23:09:10 on Nov 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/fft_controller.sv
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 23:09:10 on Nov 15,2022
# vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/fft_controller.sv 
# -- Compiling module fft_controller
# -- Compiling module fft_counter
# 
# Top level modules:
# 	fft_controller
# End time: 23:09:10 on Nov 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/memory_units.sv
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 23:09:10 on Nov 15,2022
# vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/memory_units.sv 
# -- Compiling module ram
# -- Compiling module twiddle_rom
# 
# Top level modules:
# 	ram
# 	twiddle_rom
# End time: 23:09:10 on Nov 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/multiplication.sv
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 23:09:10 on Nov 15,2022
# vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/multiplication.sv 
# -- Compiling module butterfly_unit
# -- Compiling module complex_multiplier
# -- Compiling module multiplier
# 
# Top level modules:
# 	butterfly_unit
# End time: 23:09:10 on Nov 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/spi.sv
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 23:09:10 on Nov 15,2022
# vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/spi.sv 
# -- Compiling module spi
# 
# Top level modules:
# 	spi
# End time: 23:09:10 on Nov 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/testbench.sv
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 23:09:10 on Nov 15,2022
# vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/testbench.sv 
# -- Compiling module fft_testbench
# 
# Top level modules:
# 	fft_testbench
# End time: 23:09:10 on Nov 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run 3000
run 1000
restart -f
# Loading work.fft_testbench
# Loading work.fft_controller
# Loading work.fft_counter
# Loading work.agu
# Loading work.reverse_bits
# Loading work.processing_agu
# Loading work.ram
# Loading work.twiddle_rom
# Loading work.butterfly_unit
# Loading work.complex_multiplier
# Loading work.multiplier
vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/address_gen.sv
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 23:18:54 on Nov 15,2022
# vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/address_gen.sv 
# -- Compiling module agu
# -- Compiling module processing_agu
# -- Compiling module reverse_bits
# 
# Top level modules:
# 	agu
# End time: 23:18:54 on Nov 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/fft_controller.sv
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 23:18:54 on Nov 15,2022
# vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/fft_controller.sv 
# -- Compiling module fft_controller
# -- Compiling module fft_counter
# 
# Top level modules:
# 	fft_controller
# End time: 23:18:54 on Nov 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/memory_units.sv
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 23:18:54 on Nov 15,2022
# vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/memory_units.sv 
# -- Compiling module ram
# -- Compiling module twiddle_rom
# 
# Top level modules:
# 	ram
# 	twiddle_rom
# End time: 23:18:54 on Nov 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/multiplication.sv
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 23:18:54 on Nov 15,2022
# vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/multiplication.sv 
# -- Compiling module butterfly_unit
# -- Compiling module complex_multiplier
# -- Compiling module multiplier
# 
# Top level modules:
# 	butterfly_unit
# End time: 23:18:54 on Nov 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/spi.sv
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 23:18:54 on Nov 15,2022
# vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/spi.sv 
# -- Compiling module spi
# 
# Top level modules:
# 	spi
# End time: 23:18:54 on Nov 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/testbench.sv
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 23:18:54 on Nov 15,2022
# vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/testbench.sv 
# -- Compiling module fft_testbench
# 
# Top level modules:
# 	fft_testbench
# End time: 23:18:54 on Nov 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
add wave -position 6  sim:/fft_testbench/dut/ram0/mem
add wave -position 6  sim:/fft_testbench/dut/twiddle
run 8000
# Error @ out_idx          2: expected 00000111111111101010111011011001 (got 01111111111000000000000000000000)    expected:   2046+j-20775, got  32736+j     0
# Error @ out_idx          6: expected 00000111111111101110010110100111 (got 00000000000000000000000000000000)    expected:   2046+j -6745, got      0+j     0
# Error @ out_idx         10: expected 00000111111111111111000100001110 (got 00000000000000000000000000000000)    expected:   2047+j -3826, got      0+j     0
# Error @ out_idx         14: expected 00000111111111101111011001000011 (got 00000000000000000000000000000000)    expected:   2046+j -2493, got      0+j     0
# Error @ out_idx         18: expected 00000111111111101111100101110001 (got 00000000000000000000000000000000)    expected:   2046+j -1679, got      0+j     0
# Error @ out_idx         22: expected 00000111111111011111101110111010 (got 00000000000000000000000000000000)    expected:   2045+j -1094, got      0+j     0
# Error @ out_idx         26: expected 00000111111111101111110110010011 (got 00000000000000000000000000000000)    expected:   2046+j  -621, got      0+j     0
# Error @ out_idx         30: expected 00000111111111101111111100110111 (got 00000000000000000000000000000000)    expected:   2046+j  -201, got      0+j     0
# Error @ out_idx         34: expected 00000111111111100000000011001001 (got 00000000000000000000000000000000)    expected:   2046+j   201, got      0+j     0
# Error @ out_idx         38: expected 00000111111111100000001001101101 (got 00000000000000000000000000000000)    expected:   2046+j   621, got      0+j     0
# Error @ out_idx         42: expected 00000111111111010000010001000110 (got 00000000000000000000000000000000)    expected:   2045+j  1094, got      0+j     0
# Error @ out_idx         46: expected 00000111111111100000011010001111 (got 00000000000000000000000000000000)    expected:   2046+j  1679, got      0+j     0
# Error @ out_idx         50: expected 00000111111111100000100110111101 (got 00000000000000000000000000000000)    expected:   2046+j  2493, got      0+j     0
# Error @ out_idx         54: expected 00000111111111110000111011110010 (got 00000000000000000000000000000000)    expected:   2047+j  3826, got      0+j     0
# Error @ out_idx         58: expected 00000111111111100001101001011001 (got 00000000000000000000000000000000)    expected:   2046+j  6745, got      0+j     0
# Error @ out_idx         62: expected 00000111111111100101000100100111 (got 00000000000000000000000000000000)    expected:   2046+j 20775, got      0+j     0
# FFT test complete.
# ** Note: $stop    : C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/testbench.sv(73)
#    Time: 6460 ps  Iteration: 1  Instance: /fft_testbench
# Break in Module fft_testbench at C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/testbench.sv line 73
restart -f
# Loading work.fft_testbench
# Loading work.fft_controller
# Loading work.fft_counter
# Loading work.agu
# Loading work.reverse_bits
# Loading work.processing_agu
# Loading work.ram
# Loading work.twiddle_rom
# Loading work.butterfly_unit
# Loading work.complex_multiplier
# Loading work.multiplier
run 3000
run 1000
add wave -position 7  sim:/fft_testbench/dut/address_generator/address_a
add wave -position 8  sim:/fft_testbench/dut/address_generator/address_b
restart -f
run 4000
add wave -position end  sim:/fft_testbench/dut/butt/a
add wave -position end  sim:/fft_testbench/dut/butt/b
add wave -position end  sim:/fft_testbench/dut/butt/real_a
add wave -position end  sim:/fft_testbench/dut/butt/imag_a
add wave -position end sim:/fft_testbench/dut/butt/*
restart -f
run 4000
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
add wave -position 7  sim:/fft_testbench/dut/twiddle_address
restart -f
run 4000
add wave -position end sim:/fft_testbench/dut/address_generator/*
restart -f
run 2940
vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/address_gen.sv
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 00:20:24 on Nov 16,2022
# vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/address_gen.sv 
# -- Compiling module agu
# -- Compiling module processing_agu
# -- Compiling module reverse_bits
# 
# Top level modules:
# 	agu
# End time: 00:20:24 on Nov 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/fft_controller.sv
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 00:20:24 on Nov 16,2022
# vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/fft_controller.sv 
# -- Compiling module fft_controller
# -- Compiling module fft_counter
# 
# Top level modules:
# 	fft_controller
# End time: 00:20:24 on Nov 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/memory_units.sv
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 00:20:24 on Nov 16,2022
# vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/memory_units.sv 
# -- Compiling module ram
# -- Compiling module twiddle_rom
# 
# Top level modules:
# 	ram
# 	twiddle_rom
# End time: 00:20:24 on Nov 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/multiplication.sv
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 00:20:24 on Nov 16,2022
# vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/multiplication.sv 
# -- Compiling module butterfly_unit
# -- Compiling module complex_multiplier
# -- Compiling module multiplier
# 
# Top level modules:
# 	butterfly_unit
# End time: 00:20:24 on Nov 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/spi.sv
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 00:20:24 on Nov 16,2022
# vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/spi.sv 
# -- Compiling module spi
# 
# Top level modules:
# 	spi
# End time: 00:20:24 on Nov 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/testbench.sv
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 00:20:24 on Nov 16,2022
# vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/testbench.sv 
# -- Compiling module fft_testbench
# 
# Top level modules:
# 	fft_testbench
# End time: 00:20:24 on Nov 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.fft_testbench
# Loading work.fft_controller
# Loading work.fft_counter
# Loading work.agu
# Loading work.reverse_bits
# Loading work.processing_agu
# Loading work.ram
# Loading work.twiddle_rom
# Loading work.butterfly_unit
# Loading work.complex_multiplier
# Loading work.multiplier
run 4000
run 10000
# FFT test complete.
# ** Note: $stop    : C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/testbench.sv(73)
#    Time: 6460 ps  Iteration: 1  Instance: /fft_testbench
# Break in Module fft_testbench at C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/testbench.sv line 73
vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/address_gen.sv
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 00:21:50 on Nov 16,2022
# vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/address_gen.sv 
# -- Compiling module agu
# -- Compiling module processing_agu
# -- Compiling module reverse_bits
# 
# Top level modules:
# 	agu
# End time: 00:21:50 on Nov 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/fft_controller.sv
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 00:21:50 on Nov 16,2022
# vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/fft_controller.sv 
# -- Compiling module fft_controller
# -- Compiling module fft_counter
# 
# Top level modules:
# 	fft_controller
# End time: 00:21:50 on Nov 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/memory_units.sv
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 00:21:50 on Nov 16,2022
# vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/memory_units.sv 
# -- Compiling module ram
# -- Compiling module twiddle_rom
# 
# Top level modules:
# 	ram
# 	twiddle_rom
# End time: 00:21:50 on Nov 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/multiplication.sv
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 00:21:50 on Nov 16,2022
# vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/multiplication.sv 
# -- Compiling module butterfly_unit
# -- Compiling module complex_multiplier
# -- Compiling module multiplier
# 
# Top level modules:
# 	butterfly_unit
# End time: 00:21:50 on Nov 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/spi.sv
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 00:21:50 on Nov 16,2022
# vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/spi.sv 
# -- Compiling module spi
# 
# Top level modules:
# 	spi
# End time: 00:21:51 on Nov 16,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/testbench.sv
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 00:21:51 on Nov 16,2022
# vlog -reportprogress 300 -work work C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/testbench.sv 
# -- Compiling module fft_testbench
# 
# Top level modules:
# 	fft_testbench
# End time: 00:21:51 on Nov 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.fft_testbench
# Loading work.fft_controller
# Loading work.fft_counter
# Loading work.agu
# Loading work.reverse_bits
# Loading work.processing_agu
# Loading work.ram
# Loading work.twiddle_rom
# Loading work.butterfly_unit
# Loading work.complex_multiplier
# Loading work.multiplier
run 10000
# FFT test complete.
# ** Note: $stop    : C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/testbench.sv(73)
#    Time: 6460 ps  Iteration: 1  Instance: /fft_testbench
# Break in Module fft_testbench at C:/Users/bsimpkins/Documents/Harmonizer-adc_brian/fpga_code/testbench.sv line 73
# End time: 00:22:15 on Nov 16,2022, Elapsed time: 1:43:44
# Errors: 0, Warnings: 0
