Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec  4 15:36:24 2024
| Host         : DESKTOP-S7QFKVR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     75          
TIMING-18  Warning           Missing input or output delay   31          
TIMING-20  Warning           Non-clocked latch               7           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (124)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (148)
5. checking no_input_delay (11)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (124)
--------------------------
 There are 75 register/latch pins with no clock driven by root clock pin: baudRateInst/baudClk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line91/rom1/rom_addr_next_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line91/rom1/rom_addr_next_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line91/rom1/rom_addr_next_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line91/rom1/rom_addr_next_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line91/rom1/rom_addr_next_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line91/rom1/rom_addr_next_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line91/rom1/rom_addr_next_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (148)
--------------------------------------------------
 There are 148 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.092        0.000                      0                  302        0.244        0.000                      0                  302        4.500        0.000                       0                   252  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.092        0.000                      0                  302        0.244        0.000                      0                  302        4.500        0.000                       0                   252  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.092ns  (required time - arrival time)
  Source:                 nolabel_line91/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/rom1/rom_addr_next_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.869ns  (logic 2.336ns (29.685%)  route 5.533ns (70.315%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.624     5.145    nolabel_line91/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X4Y52          FDCE                                         r  nolabel_line91/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  nolabel_line91/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=104, routed)         0.952     6.553    nolabel_line91/vga_sync_unit/rom_addr[2]
    SLICE_X6Y50          LUT2 (Prop_lut2_I0_O)        0.124     6.677 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_566/O
                         net (fo=1, routed)           0.000     6.677    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_566_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.210 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_232/CO[3]
                         net (fo=1, routed)           0.000     7.210    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_232_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.464 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_76/CO[0]
                         net (fo=1, routed)           1.268     8.732    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_76_n_3
    SLICE_X6Y45          LUT4 (Prop_lut4_I0_O)        0.367     9.099 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_24/O
                         net (fo=9, routed)           1.073    10.172    nolabel_line91/vga_sync_unit/d[0]_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I5_O)        0.124    10.296 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_16/O
                         net (fo=8, routed)           1.205    11.501    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_16_n_0
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    11.653 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_4/O
                         net (fo=8, routed)           1.035    12.688    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X7Y65          LUT5 (Prop_lut5_I3_O)        0.326    13.014 r  nolabel_line91/vga_sync_unit/rom_addr_next[6]_i_1/O
                         net (fo=1, routed)           0.000    13.014    nolabel_line91/rom1/rom_addr[6]
    SLICE_X7Y65          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.501    14.842    nolabel_line91/rom1/clk_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[6]/C
                         clock pessimism              0.271    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X7Y65          FDRE (Setup_fdre_C_D)        0.029    15.107    nolabel_line91/rom1/rom_addr_next_reg[6]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -13.014    
  -------------------------------------------------------------------
                         slack                                  2.092    

Slack (MET) :             2.095ns  (required time - arrival time)
  Source:                 nolabel_line91/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/rom1/rom_addr_next_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.868ns  (logic 2.336ns (29.689%)  route 5.532ns (70.311%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.624     5.145    nolabel_line91/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X4Y52          FDCE                                         r  nolabel_line91/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  nolabel_line91/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=104, routed)         0.952     6.553    nolabel_line91/vga_sync_unit/rom_addr[2]
    SLICE_X6Y50          LUT2 (Prop_lut2_I0_O)        0.124     6.677 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_566/O
                         net (fo=1, routed)           0.000     6.677    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_566_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.210 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_232/CO[3]
                         net (fo=1, routed)           0.000     7.210    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_232_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.464 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_76/CO[0]
                         net (fo=1, routed)           1.268     8.732    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_76_n_3
    SLICE_X6Y45          LUT4 (Prop_lut4_I0_O)        0.367     9.099 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_24/O
                         net (fo=9, routed)           1.073    10.172    nolabel_line91/vga_sync_unit/d[0]_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I5_O)        0.124    10.296 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_16/O
                         net (fo=8, routed)           1.205    11.501    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_16_n_0
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    11.653 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_4/O
                         net (fo=8, routed)           1.034    12.687    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X7Y65          LUT5 (Prop_lut5_I3_O)        0.326    13.013 r  nolabel_line91/vga_sync_unit/rom_addr_next[7]_i_1/O
                         net (fo=1, routed)           0.000    13.013    nolabel_line91/rom1/rom_addr[7]
    SLICE_X7Y65          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.501    14.842    nolabel_line91/rom1/clk_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[7]/C
                         clock pessimism              0.271    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X7Y65          FDRE (Setup_fdre_C_D)        0.031    15.109    nolabel_line91/rom1/rom_addr_next_reg[7]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -13.013    
  -------------------------------------------------------------------
                         slack                                  2.095    

Slack (MET) :             2.161ns  (required time - arrival time)
  Source:                 nolabel_line91/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/rom1/rom_addr_next_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.788ns  (logic 2.281ns (29.290%)  route 5.507ns (70.710%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.627     5.148    nolabel_line91/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y52          FDCE                                         r  nolabel_line91/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDCE (Prop_fdce_C_Q)         0.419     5.567 f  nolabel_line91/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=101, routed)         1.651     7.218    nolabel_line91/vga_sync_unit/h_count_reg_reg[2]_0[2]
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.296     7.514 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_804/O
                         net (fo=1, routed)           0.000     7.514    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_804_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.064 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_469/CO[3]
                         net (fo=1, routed)           0.000     8.064    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_469_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.335 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_189/CO[0]
                         net (fo=1, routed)           0.905     9.239    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_189_n_3
    SLICE_X8Y44          LUT4 (Prop_lut4_I1_O)        0.373     9.612 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_59/O
                         net (fo=9, routed)           1.178    10.790    nolabel_line91/vga_sync_unit/d[16]_16
    SLICE_X9Y63          LUT6 (Prop_lut6_I5_O)        0.124    10.914 r  nolabel_line91/vga_sync_unit/rom_addr_next[5]_i_8/O
                         net (fo=1, routed)           1.119    12.034    nolabel_line91/vga_sync_unit/rom_addr_next[5]_i_8_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.124    12.158 r  nolabel_line91/vga_sync_unit/rom_addr_next[5]_i_3/O
                         net (fo=1, routed)           0.654    12.812    nolabel_line91/vga_sync_unit/rom_addr_next[5]_i_3_n_0
    SLICE_X4Y64          LUT5 (Prop_lut5_I2_O)        0.124    12.936 r  nolabel_line91/vga_sync_unit/rom_addr_next[5]_i_1/O
                         net (fo=1, routed)           0.000    12.936    nolabel_line91/rom1/rom_addr[5]
    SLICE_X4Y64          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.502    14.843    nolabel_line91/rom1/clk_IBUF_BUFG
    SLICE_X4Y64          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[5]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y64          FDRE (Setup_fdre_C_D)        0.031    15.097    nolabel_line91/rom1/rom_addr_next_reg[5]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -12.936    
  -------------------------------------------------------------------
                         slack                                  2.161    

Slack (MET) :             2.162ns  (required time - arrival time)
  Source:                 nolabel_line91/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/rom1/rom_addr_next_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.787ns  (logic 2.281ns (29.293%)  route 5.506ns (70.707%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.627     5.148    nolabel_line91/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y52          FDCE                                         r  nolabel_line91/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDCE (Prop_fdce_C_Q)         0.419     5.567 f  nolabel_line91/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=101, routed)         1.651     7.218    nolabel_line91/vga_sync_unit/h_count_reg_reg[2]_0[2]
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.296     7.514 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_804/O
                         net (fo=1, routed)           0.000     7.514    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_804_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.064 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_469/CO[3]
                         net (fo=1, routed)           0.000     8.064    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_469_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.335 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_189/CO[0]
                         net (fo=1, routed)           0.905     9.239    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_189_n_3
    SLICE_X8Y44          LUT4 (Prop_lut4_I1_O)        0.373     9.612 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_59/O
                         net (fo=9, routed)           1.008    10.620    nolabel_line91/vga_sync_unit/d[16]_16
    SLICE_X10Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.744 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_19/O
                         net (fo=8, routed)           1.056    11.800    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_19_n_0
    SLICE_X11Y64         LUT6 (Prop_lut6_I3_O)        0.124    11.924 r  nolabel_line91/vga_sync_unit/rom_addr_next[4]_i_3/O
                         net (fo=1, routed)           0.887    12.811    nolabel_line91/vga_sync_unit/rom_addr_next[4]_i_3_n_0
    SLICE_X4Y64          LUT5 (Prop_lut5_I2_O)        0.124    12.935 r  nolabel_line91/vga_sync_unit/rom_addr_next[4]_i_1/O
                         net (fo=1, routed)           0.000    12.935    nolabel_line91/rom1/rom_addr[4]
    SLICE_X4Y64          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.502    14.843    nolabel_line91/rom1/clk_IBUF_BUFG
    SLICE_X4Y64          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[4]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y64          FDRE (Setup_fdre_C_D)        0.031    15.097    nolabel_line91/rom1/rom_addr_next_reg[4]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -12.935    
  -------------------------------------------------------------------
                         slack                                  2.162    

Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 nolabel_line91/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/rom1/rom_addr_next_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.783ns  (logic 2.281ns (29.306%)  route 5.502ns (70.694%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.627     5.148    nolabel_line91/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y52          FDCE                                         r  nolabel_line91/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDCE (Prop_fdce_C_Q)         0.419     5.567 f  nolabel_line91/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=101, routed)         1.651     7.218    nolabel_line91/vga_sync_unit/h_count_reg_reg[2]_0[2]
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.296     7.514 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_804/O
                         net (fo=1, routed)           0.000     7.514    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_804_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.064 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_469/CO[3]
                         net (fo=1, routed)           0.000     8.064    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_469_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.335 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_189/CO[0]
                         net (fo=1, routed)           0.905     9.239    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_189_n_3
    SLICE_X8Y44          LUT4 (Prop_lut4_I1_O)        0.373     9.612 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_59/O
                         net (fo=9, routed)           1.246    10.859    nolabel_line91/vga_sync_unit/d[16]_16
    SLICE_X10Y64         LUT6 (Prop_lut6_I5_O)        0.124    10.983 r  nolabel_line91/vga_sync_unit/rom_addr_next[8]_i_8/O
                         net (fo=1, routed)           0.810    11.793    nolabel_line91/vga_sync_unit/rom_addr_next[8]_i_8_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.917 r  nolabel_line91/vga_sync_unit/rom_addr_next[8]_i_3/O
                         net (fo=1, routed)           0.891    12.807    nolabel_line91/vga_sync_unit/rom_addr_next[8]_i_3_n_0
    SLICE_X7Y65          LUT5 (Prop_lut5_I2_O)        0.124    12.931 r  nolabel_line91/vga_sync_unit/rom_addr_next[8]_i_1/O
                         net (fo=1, routed)           0.000    12.931    nolabel_line91/rom1/rom_addr[8]
    SLICE_X7Y65          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.501    14.842    nolabel_line91/rom1/clk_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[8]/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X7Y65          FDRE (Setup_fdre_C_D)        0.031    15.096    nolabel_line91/rom1/rom_addr_next_reg[8]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -12.931    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 nolabel_line91/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/rom1/rom_addr_next_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.728ns  (logic 2.281ns (29.514%)  route 5.447ns (70.486%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.627     5.148    nolabel_line91/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y52          FDCE                                         r  nolabel_line91/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDCE (Prop_fdce_C_Q)         0.419     5.567 f  nolabel_line91/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=101, routed)         1.651     7.218    nolabel_line91/vga_sync_unit/h_count_reg_reg[2]_0[2]
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.296     7.514 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_804/O
                         net (fo=1, routed)           0.000     7.514    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_804_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.064 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_469/CO[3]
                         net (fo=1, routed)           0.000     8.064    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_469_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.335 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_189/CO[0]
                         net (fo=1, routed)           0.905     9.239    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_189_n_3
    SLICE_X8Y44          LUT4 (Prop_lut4_I1_O)        0.373     9.612 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_59/O
                         net (fo=9, routed)           1.008    10.620    nolabel_line91/vga_sync_unit/d[16]_16
    SLICE_X10Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.744 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_19/O
                         net (fo=8, routed)           1.056    11.800    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_19_n_0
    SLICE_X11Y64         LUT6 (Prop_lut6_I3_O)        0.124    11.924 r  nolabel_line91/vga_sync_unit/rom_addr_next[9]_i_3/O
                         net (fo=1, routed)           0.828    12.752    nolabel_line91/vga_sync_unit/rom_addr_next[9]_i_3_n_0
    SLICE_X7Y65          LUT5 (Prop_lut5_I2_O)        0.124    12.876 r  nolabel_line91/vga_sync_unit/rom_addr_next[9]_i_1/O
                         net (fo=1, routed)           0.000    12.876    nolabel_line91/rom1/rom_addr[9]
    SLICE_X7Y65          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.501    14.842    nolabel_line91/rom1/clk_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[9]/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X7Y65          FDRE (Setup_fdre_C_D)        0.032    15.097    nolabel_line91/rom1/rom_addr_next_reg[9]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -12.876    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.399ns  (required time - arrival time)
  Source:                 nolabel_line91/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/rom1/rom_addr_next_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.564ns  (logic 2.336ns (30.883%)  route 5.228ns (69.117%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.624     5.145    nolabel_line91/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X4Y52          FDCE                                         r  nolabel_line91/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  nolabel_line91/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=104, routed)         0.952     6.553    nolabel_line91/vga_sync_unit/rom_addr[2]
    SLICE_X6Y50          LUT2 (Prop_lut2_I0_O)        0.124     6.677 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_566/O
                         net (fo=1, routed)           0.000     6.677    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_566_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.210 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_232/CO[3]
                         net (fo=1, routed)           0.000     7.210    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_232_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.464 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_76/CO[0]
                         net (fo=1, routed)           1.268     8.732    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_76_n_3
    SLICE_X6Y45          LUT4 (Prop_lut4_I0_O)        0.367     9.099 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_24/O
                         net (fo=9, routed)           1.073    10.172    nolabel_line91/vga_sync_unit/d[0]_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I5_O)        0.124    10.296 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_16/O
                         net (fo=8, routed)           1.205    11.501    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_16_n_0
    SLICE_X4Y63          LUT2 (Prop_lut2_I1_O)        0.152    11.653 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_4/O
                         net (fo=8, routed)           0.730    12.383    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X4Y64          LUT5 (Prop_lut5_I3_O)        0.326    12.709 r  nolabel_line91/vga_sync_unit/rom_addr_next[10]_i_1/O
                         net (fo=1, routed)           0.000    12.709    nolabel_line91/rom1/rom_addr[10]
    SLICE_X4Y64          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.502    14.843    nolabel_line91/rom1/clk_IBUF_BUFG
    SLICE_X4Y64          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[10]/C
                         clock pessimism              0.271    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y64          FDRE (Setup_fdre_C_D)        0.029    15.108    nolabel_line91/rom1/rom_addr_next_reg[10]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -12.709    
  -------------------------------------------------------------------
                         slack                                  2.399    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 baudRateInst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 2.367ns (42.602%)  route 3.189ns (57.398%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.562     5.083    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  baudRateInst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  baudRateInst/counter_reg[0]/Q
                         net (fo=3, routed)           0.547     6.087    baudRateInst/counter_reg[0]
    SLICE_X36Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.667 r  baudRateInst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.667    baudRateInst/counter_reg[0]_i_17_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.781 r  baudRateInst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.781    baudRateInst/counter_reg[0]_i_13_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  baudRateInst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.895    baudRateInst/counter_reg[0]_i_14_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  baudRateInst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.009    baudRateInst/counter_reg[0]_i_16_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  baudRateInst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.123    baudRateInst/counter_reg[0]_i_15_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  baudRateInst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.237    baudRateInst/counter_reg[0]_i_10_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.571 f  baudRateInst/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.804     8.375    baudRateInst/p_0_in__0[26]
    SLICE_X38Y44         LUT6 (Prop_lut6_I2_O)        0.303     8.678 f  baudRateInst/counter[0]_i_3/O
                         net (fo=1, routed)           0.666     9.344    baudRateInst/counter[0]_i_3_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  baudRateInst/counter[0]_i_1/O
                         net (fo=33, routed)          1.172    10.639    baudRateInst/clear
    SLICE_X37Y38         FDRE                                         r  baudRateInst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.442    14.783    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  baudRateInst/counter_reg[0]/C
                         clock pessimism              0.300    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X37Y38         FDRE (Setup_fdre_C_R)       -0.429    14.619    baudRateInst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -10.639    
  -------------------------------------------------------------------
                         slack                                  3.980    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 baudRateInst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 2.367ns (42.602%)  route 3.189ns (57.398%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.562     5.083    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  baudRateInst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  baudRateInst/counter_reg[0]/Q
                         net (fo=3, routed)           0.547     6.087    baudRateInst/counter_reg[0]
    SLICE_X36Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.667 r  baudRateInst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.667    baudRateInst/counter_reg[0]_i_17_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.781 r  baudRateInst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.781    baudRateInst/counter_reg[0]_i_13_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  baudRateInst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.895    baudRateInst/counter_reg[0]_i_14_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  baudRateInst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.009    baudRateInst/counter_reg[0]_i_16_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  baudRateInst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.123    baudRateInst/counter_reg[0]_i_15_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  baudRateInst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.237    baudRateInst/counter_reg[0]_i_10_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.571 f  baudRateInst/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.804     8.375    baudRateInst/p_0_in__0[26]
    SLICE_X38Y44         LUT6 (Prop_lut6_I2_O)        0.303     8.678 f  baudRateInst/counter[0]_i_3/O
                         net (fo=1, routed)           0.666     9.344    baudRateInst/counter[0]_i_3_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  baudRateInst/counter[0]_i_1/O
                         net (fo=33, routed)          1.172    10.639    baudRateInst/clear
    SLICE_X37Y38         FDRE                                         r  baudRateInst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.442    14.783    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  baudRateInst/counter_reg[1]/C
                         clock pessimism              0.300    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X37Y38         FDRE (Setup_fdre_C_R)       -0.429    14.619    baudRateInst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -10.639    
  -------------------------------------------------------------------
                         slack                                  3.980    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 baudRateInst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 2.367ns (42.602%)  route 3.189ns (57.398%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.562     5.083    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  baudRateInst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  baudRateInst/counter_reg[0]/Q
                         net (fo=3, routed)           0.547     6.087    baudRateInst/counter_reg[0]
    SLICE_X36Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.667 r  baudRateInst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.667    baudRateInst/counter_reg[0]_i_17_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.781 r  baudRateInst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.781    baudRateInst/counter_reg[0]_i_13_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  baudRateInst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.895    baudRateInst/counter_reg[0]_i_14_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  baudRateInst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.009    baudRateInst/counter_reg[0]_i_16_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  baudRateInst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.123    baudRateInst/counter_reg[0]_i_15_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  baudRateInst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.237    baudRateInst/counter_reg[0]_i_10_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.571 f  baudRateInst/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.804     8.375    baudRateInst/p_0_in__0[26]
    SLICE_X38Y44         LUT6 (Prop_lut6_I2_O)        0.303     8.678 f  baudRateInst/counter[0]_i_3/O
                         net (fo=1, routed)           0.666     9.344    baudRateInst/counter[0]_i_3_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.468 r  baudRateInst/counter[0]_i_1/O
                         net (fo=33, routed)          1.172    10.639    baudRateInst/clear
    SLICE_X37Y38         FDRE                                         r  baudRateInst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.442    14.783    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  baudRateInst/counter_reg[2]/C
                         clock pessimism              0.300    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X37Y38         FDRE (Setup_fdre_C_R)       -0.429    14.619    baudRateInst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -10.639    
  -------------------------------------------------------------------
                         slack                                  3.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 nolabel_line91/vga_sync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/vga_sync_unit/pixel_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.594     1.477    nolabel_line91/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  nolabel_line91/vga_sync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  nolabel_line91/vga_sync_unit/pixel_reg_reg[0]/Q
                         net (fo=4, routed)           0.168     1.786    nolabel_line91/vga_sync_unit/pixel_reg[0]
    SLICE_X3Y52          LUT2 (Prop_lut2_I0_O)        0.042     1.828 r  nolabel_line91/vga_sync_unit/pixel_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.828    nolabel_line91/vga_sync_unit/pixel_next[1]
    SLICE_X3Y52          FDCE                                         r  nolabel_line91/vga_sync_unit/pixel_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.864     1.992    nolabel_line91/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  nolabel_line91/vga_sync_unit/pixel_reg_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y52          FDCE (Hold_fdce_C_D)         0.107     1.584    nolabel_line91/vga_sync_unit/pixel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 nolabel_line91/currentpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/currentpos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.511%)  route 0.197ns (51.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.583     1.466    nolabel_line91/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  nolabel_line91/currentpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  nolabel_line91/currentpos_reg[1]/Q
                         net (fo=27, routed)          0.197     1.805    nolabel_line91/currentpos_reg_n_0_[1]
    SLICE_X6Y69          LUT6 (Prop_lut6_I3_O)        0.045     1.850 r  nolabel_line91/currentpos[2]_i_1/O
                         net (fo=1, routed)           0.000     1.850    nolabel_line91/currentpos[2]_i_1_n_0
    SLICE_X6Y69          FDRE                                         r  nolabel_line91/currentpos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.851     1.979    nolabel_line91/clk_IBUF_BUFG
    SLICE_X6Y69          FDRE                                         r  nolabel_line91/currentpos_reg[2]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X6Y69          FDRE (Hold_fdre_C_D)         0.120     1.600    nolabel_line91/currentpos_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.563     1.446    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  baudRateInst/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  baudRateInst/counter_reg[31]/Q
                         net (fo=2, routed)           0.118     1.705    baudRateInst/counter_reg[31]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  baudRateInst/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    baudRateInst/counter_reg[28]_i_1_n_4
    SLICE_X37Y45         FDRE                                         r  baudRateInst/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.832     1.959    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  baudRateInst/counter_reg[31]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    baudRateInst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.562     1.445    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  baudRateInst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  baudRateInst/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.705    baudRateInst/counter_reg[15]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  baudRateInst/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    baudRateInst/counter_reg[12]_i_1_n_4
    SLICE_X37Y41         FDRE                                         r  baudRateInst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.831     1.958    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  baudRateInst/counter_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    baudRateInst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.562     1.445    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  baudRateInst/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  baudRateInst/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.705    baudRateInst/counter_reg[19]
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  baudRateInst/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    baudRateInst/counter_reg[16]_i_1_n_4
    SLICE_X37Y42         FDRE                                         r  baudRateInst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.831     1.958    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  baudRateInst/counter_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    baudRateInst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.563     1.446    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  baudRateInst/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  baudRateInst/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.706    baudRateInst/counter_reg[23]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  baudRateInst/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    baudRateInst/counter_reg[20]_i_1_n_4
    SLICE_X37Y43         FDRE                                         r  baudRateInst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.832     1.959    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  baudRateInst/counter_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    baudRateInst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.563     1.446    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  baudRateInst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  baudRateInst/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.706    baudRateInst/counter_reg[27]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  baudRateInst/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    baudRateInst/counter_reg[24]_i_1_n_4
    SLICE_X37Y44         FDRE                                         r  baudRateInst/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.832     1.959    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  baudRateInst/counter_reg[27]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    baudRateInst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.561     1.444    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  baudRateInst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  baudRateInst/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.704    baudRateInst/counter_reg[3]
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  baudRateInst/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.812    baudRateInst/counter_reg[0]_i_2_n_4
    SLICE_X37Y38         FDRE                                         r  baudRateInst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.830     1.957    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  baudRateInst/counter_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.105     1.549    baudRateInst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.561     1.444    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y39         FDRE                                         r  baudRateInst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  baudRateInst/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.704    baudRateInst/counter_reg[7]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  baudRateInst/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    baudRateInst/counter_reg[4]_i_1_n_4
    SLICE_X37Y39         FDRE                                         r  baudRateInst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.830     1.957    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y39         FDRE                                         r  baudRateInst/counter_reg[7]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.105     1.549    baudRateInst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line91/vga_sync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/vga_sync_unit/pixel_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.594     1.477    nolabel_line91/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  nolabel_line91/vga_sync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  nolabel_line91/vga_sync_unit/pixel_reg_reg[0]/Q
                         net (fo=4, routed)           0.168     1.786    nolabel_line91/vga_sync_unit/pixel_reg[0]
    SLICE_X3Y52          LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  nolabel_line91/vga_sync_unit/pixel_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.831    nolabel_line91/vga_sync_unit/pixel_next[0]
    SLICE_X3Y52          FDCE                                         r  nolabel_line91/vga_sync_unit/pixel_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.864     1.992    nolabel_line91/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  nolabel_line91/vga_sync_unit/pixel_reg_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y52          FDCE (Hold_fdce_C_D)         0.091     1.568    nolabel_line91/vga_sync_unit/pixel_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y67    lastInput_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y67    lastInput_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y67    lastInput_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y67    lastInput_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y67    lastInput_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y68    lastInput_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y68    lastInput_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y68    lastInput_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y68   updateFromUART_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y67    lastInput_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y67    lastInput_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y67    lastInput_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y67    lastInput_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y67    lastInput_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y67    lastInput_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y67    lastInput_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y67    lastInput_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y67    lastInput_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y67    lastInput_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y67    lastInput_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y67    lastInput_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y67    lastInput_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y67    lastInput_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y67    lastInput_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y67    lastInput_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y67    lastInput_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y67    lastInput_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y67    lastInput_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y67    lastInput_reg[4]/C



