WOSET 2018 and 2019 articles are listed below.

#  WOSET 2019

For inquiries, please contact Sherief Reda
(sherief_reda@brown.edu)

To cite an article, please use this format:   
(author names here), "(article title here)", Article No. (article number here), Workshop on Open-Source EDA Technology (WOSET), 2019.


[Key Note Presentation: The New Golden Age of Open Silicon](PDFs/2019/keynote.pdf). 
Tim Edwards

[Article 1: Generic Logic Synthesis meets RTL Synthesis](PDFs/2019/a1.pdf).  
https://github.com/lsils/lstools-showcase <br /> 
Heinz Riener, Mathias Soeken, Eleonora Testa and Giovanni De Micheli

[Article 2: Skeletor Connector Language: Hierarchy Specification to HDL development made easy](PDFs/2019/a2.pdf). 
https://github.com/jaquerinte/Skeletor <br /> 
Ivan Rodriguez-Ferrandez, Guillem Cabo, Javier Barrera, Jeremy Giesen, Alvaro Jover-Alvarez and Leonidas Kosmidis

[Article 3: LNAST: A Language Neutral Intermediate Representation for Hardware Description Languages](PDFs/2019/a3.pdf).  
Sheng-Hong Wang, Akash Sridhar and Jose Renau

[Article 4: RTLog Framework: Yet another open HDL and compiler, this time for Relative-Timing design](PDFs/2019/a4.pdf).
https://github.com/VLSI-UTN-FRBA/RTLog <br />
Roberto Simone, Pablo D'Angelo, Ian Sztenberg, Francisco Javier Badenas, Francisco Dominguez, Agustin Ortiz, Guillermo Makar and Roberto Suaya

[Article 5: Approximate Logic Synthesis Using BLASYS](PDFs/2019/a5.pdf).  
https://github.com/scale-lab/BLASYS <br />
Jingxiao Ma, Soheil Hashemi and Sherief Reda

[Article 6: OpenROAD OpenDB Database Abstract](PDFs/2019/a6.pdf).  
https://github.com/The-OpenROAD-Project/OpenDB <br />
Tom Spyrou

[Article 7: LGraph: A Unified Data Model and API for Productive Open-Source Hardware Design](PDFs/2019/a7.pdf).  
https://github.com/masc-ucsc/livehd <br />
Sheng-Hong Wang, Rafael Trapani Possignolo, Qian Chen, Rohan Ganpati and Jose Renau

[Article 8: A unified memory compiler for synchronous and asynchronous circuits](PDFs/2019/a8.pdf).  
https://github.com/asyncvlsi/AMC <br />
Samira Ataei and Rajit Manohar

[Article 9: A Grid-based Technology-Independent Analog Cell Generator](PDFs/2019/a9.pdf).  
Arvind K. Sharma, Meghna Madhusudan, Kishor Kunal, Wenbin Xu, Yaguang Li, Tonmoy Dhar, Jitesh Poojary, Vidya A. Chhabria, Steven M. Burns, Parijat Mukherjee, Desmond A. Kirkpatrick, Jiang Hu, Ramesh Harjani and Sachin S. Sapatnekar

[Article 10: EvoApproxLib: Extended Library of Approximate Arithmetic Circuits](PDFs/2019/a10.pdf).  
https://ehw.fit.vutbr.cz/evoapproxlib/<br />
Vojtech Mrazek, Zdenek Vasicek and Lukas Sekanina

[Article 11: Latest Developments in the Xyce Large-Scale Analog Circuit Simulator](PDFs/2019/a11.pdf).  
https://xyce.sandia.gov <br />
Jason Verley, Eric R. Keiter and Heidi Thornquist

[Article 12: A Machine Learning Based Parasitic Extraction Tool](PDFs/2019/a12.pdf).  
Geraldo Pradipta, Vidya A. Chhabria and Sachin S. Sapatnekar

[Article 13: Fault, an Open Source DFT Toolchain](PDFs/2019/a13.pdf).  
https://github.com/Cloud-V/Fault <br />
Mohamed Gaber, Manar Abdelatty and Mohamed Shalan

[Article 14: Puffery: An Open-Source Benchmark Tool for PUFs](PDFs/2019/a14.pdf).  
Hunter Nichols and Matthew Guthaus

[Article 15: TherMOS: A Thermal model for analyzing self-heating in advanced MOSFETs](PDFs/2019/a15.pdf). 
https://github.com/VidyaChhabria/TherMOS <br />
Vidya A. Chhabria, Arvind K. Sharma, Meghna G. Mankalale, and Sachin S. Sapatnekar

[Article 16: An open road knows no borders: The contributions of UFRGS-UCSD partnership to the OpenROAD project](PDFs/2019/a16.pdf).  
Vitor Bandeira, Mateus Fogaça, Jiajia Li, Eder Matheus Monteiro, Isadora Oliveira, Ricardo Reis and Mingyu Woo

[Article 17: OpeNPDN: Neural Networks for Automated Power Delivery Network Synthesis](PDFs/2019/a17.pdf).  
https://github.com/The-OpenROAD-Project/OpeNPDN <br />
Vidya Chhabria, Andrew Kahng, Minsoo Kim, Uday Mallappa, Sachin Sapatnekar and Bangqi Xu

[Article 18: OGRE: Open-Source Global Router](PDFs/2019/a18.pdf).  
https://github.com/Cloud-V/OGRE <br />
Habiba Gamal, Ali El-Said, Fady Mohamed and Mohamed Shalan

[Article 19: Toward a digital flow for asynchronous VLSI systems](PDFs/2019/a19.pdf).  
http://github.com/asyncvlsi/act <br />
Samira Ataei, Yi-Shan Lu, Jiayuan He, Wenmian Hua, Sepideh Maleki, Yihang Yang, Rajit Manohar and Keshav Pingali


#  WOSET 2018 

For inquiries, please contact Sherief Reda
(sherief_reda@brown.edu)

[Agenda for the day](agenda.pdf)

To cite an article, please use this format:   
(author names here), "(article title here)", Article No. (article number here), Workshop on Open-Source EDA Technology (WOSET), 2018.


[Article 1: LGraph: A multilanguage open-source database](PDFs/a1.pdf).  
Rafael Trapani Possignolo, Sheng Hong Wang, Haven Skinner and Jose Renau

[Article 2: OpenPiton: An Emerging Standard for Open-Source EDA Tool Development](PDFs/a2.pdf).     
Jonathan Balkind, Alexey Lavrov, Michael McKeown, Yaosheng Fu, Tri Nguyen, Mohammad Shahrad, Ang Li, Katie Lim, Yanqi Zhou, Ting-Jung Chang, Paul Jackson, Adi Fuchs, Samuel Payne, Xiaohua Liang, Matthew Matl and David Wentzlaff


[Article 3: Cpp-Taskflow: Fast Parallel Programming with Task Dependency Graphs](PDFs/a3.pdf).  
Chun-Xun Lin, Tsung-Wei Huang, Guannan Guo and Martin Wong


[Article 4: DATC RDF: An Open Design Flow from Logic Synthesis to Detailed Routing](PDFs/a4.pdf).  
Jinwook Jung, Iris Hui-Ru Jiang, Jianli Chen, Shih-Ting Lin, Yih-Lang Li, Victor N. Kravets and Gi-Joon Nam


[Article 5: Rsyn - A Physical Synthesis Framework for Research and Education](PDFs/a5.pdf).  
Mateus Fogaça, Jucemar Monteiro, Marcelo Johann and Ricardo Reis


Article 6: N/A.  

[Article 7: Parallel Tools for Asynchronous VLSI Systems](PDFs/a7.pdf).  
Yi-Shan Lu, Samira Ataei, Jiayuan He, Wenmian Hua, Sepideh Maleki, Yihang Yang, Martin Burtscher, Keshav Pingali and Rajit Manohar

[Article 8: ARL:UT’s Experiences in the Free Open-Source VLSI EDA Landscape](PDFs/a8.pdf).   
Russell Friesenhahn and Johnathan York

[Article 9: How to Make Open-Source EDA Project Sustainable: a Perspective from Industry](PDFs/a9.pdf).  
Frank Liu

[Article 10: SystemVerilog Productivity Tools](PDFs/a10.pdf).  
David Fang

[Article 11: Invoking and Linking Generators from Multiple Hardware Languages using CoreIR](PDFs/a11.pdf).  
Ross Daly, Leonard Truong and Pat Hanrahan

[Article 12: Open-source SoC Workflow in Cloud V](PDFs/a12.pdf).  
Sherief Reda and Mohamed Shalan

[Article 13: An Open-Source Python-based Hardware Generation, Simulation, and Verification Framework](PDFs/a13.pdf).  
Shunning Jiang, Christopher Torng and Christopher Batten

[Article 14: An Open Source Code Base for Digital Circuit Analysis, Simulation, and Modification](PDFs/a14.pdf).  
Spencer Millican

[Article 15: Xyce: Open Source Simulation for Large-Scale Circuits](PDFs/a15.pdf).  
Jason Verley, Eric Keiter and Heidi Thornquist

[Article 16: System-on-chip Scheduling Benchmarks for New Technologies](PDFs/a16.pdf).  
Spencer Millican and Kewal Saluja

[Article 17: The EPFL Logic Synthesis Libraries](PDFs/a17.pdf).  
Mathias Soeken, Heinz Riener, Winston Haaswijk, Eleonora Testa and Giovanni De Micheli

[Article 18: Hierarchical Asynchronous Circuit Kompiler Toolkit](PDFs/a18.pdf).  
David Fang

Article 19: RISC: Recoding Infrastructure for SystemC, Open Source Framework for Parallel Simulation (N/A for download).  
Rainer Doemer, Zhongqi Cheng, Daniel Mendoza and Ajit Dingankar

[Article 20: An EDA Tool for Co-designing High-Performance Processors and Emerging Cooling Technologies](PDFs/a20.pdf).  
Zihao Yuan, Geoffrey Vaartstra, Prachi Shukla, Mostafa Said, Sherief Reda, Evelyn Wang and Ayse Kivilcim Coskun

[Article 21: METRICS 2.0: A Machine-Learning Based Optimization System for IC Design](PDFs/a21.pdf).  
Soheil Hashemi, Andrew B. Kahng, Sherief Reda and Mingyu Woo

[Article 22: TESTCAD: A Verified Education Toolset for a Course in Digital Testing](PDFs/a22.pdf).  
Spencer Millican and Kewal Saluja

[Article 23: OpenTimer 2.0: A High-performance Timing Analysis Tool for VLSI Systems](PDFs/a23.pdf).  
Tsung-Wei Huang, Chun-Xun Lin and Martin Wong

[Article 24: Low-Power Design with Open-Source Hardware: Opportunities and Challenges](PDFs/a24.pdf).  
Vaibhav Verma, Xinfei Guo and Mircea Stan

[Article 25: Ophidian: an Open-Source Library for Physical Design Research and Teaching](PDFs/a25.pdf).  
Renan Netto, Tiago Augusto Fontana, Sheiny Fabre, Bernardo Ferrari, Vinicius Livramento, Thiago Barbato, João Souto, Chrystian Guth, Laércio Pilla and José Luís Güntzel

[Article 26: OpenMPL: An Open Source Layout Decomposer](PDFs/a26.pdf).    
Qi Sun, Yibo Lin, Iris Hui-Ru Jiang, Bei Yu and David Z. Pan

[Article 27: Hammer: Enabling Reusable Physical Design](PDFs/a27.pdf).  
Edward Wang, Adam Izraelevitz, Colin Schmidt, Borivoje Nikolić, Elad Alon and Jonathan Bachrach




