Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LFO_behav xil_defaultlib.tb_LFO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'i_amplitude_freq_reg' [C:/Users/Alex/Documents/Personal Tech Projects/FPGA_Synth/TB_LFO.sv:26]
WARNING: [VRFC 10-3705] select index -6 into 'i_main_counter' is out of bounds [C:/Users/Alex/Documents/Personal Tech Projects/FPGA_Synth/LFO.sv:113]
WARNING: [VRFC 10-3705] select index -5 into 'i_main_counter' is out of bounds [C:/Users/Alex/Documents/Personal Tech Projects/FPGA_Synth/LFO.sv:120]
WARNING: [VRFC 10-3705] select index -5 into 'i_main_counter' is out of bounds [C:/Users/Alex/Documents/Personal Tech Projects/FPGA_Synth/LFO.sv:124]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
