-- -------------------------------------------------------------
--
-- Module: lowpass2
-- Generated by MATLAB(R) 9.11 and Filter Design HDL Coder 3.1.10.
-- Generated on: 2022-04-26 01:36:49
-- -------------------------------------------------------------

-- -------------------------------------------------------------
-- HDL Code Generation Options:
--
-- TargetLanguage: VHDL
-- Name: lowpass2
-- TestBenchName: lowpass2_tb
-- TestBenchStimulus: step ramp chirp 

-- Filter Specifications:
--
-- Sample Rate   : N/A (normalized frequency)
-- Response      : Lowpass
-- Specification : Nb,Na,F3dB
-- DenOrder      : 8
-- 3-dB Point    : 0.45
-- NumOrder      : 8
-- -------------------------------------------------------------

-- -------------------------------------------------------------
-- HDL Implementation    : Fully parallel
-- Folding Factor        : 1
-- -------------------------------------------------------------
-- Filter Settings:
--
-- Discrete-Time IIR Filter (real)
-- -------------------------------
-- Filter Structure    : Direct-Form II, Second-Order Sections
-- Number of Sections  : 4
-- Stable              : Yes
-- Linear Phase        : No
-- Arithmetic          : fixed
-- Numerator           : s24,23 -> [-1 1)
-- Denominator         : s24,15 -> [-256 256)
-- Scale Values        : s24,15 -> [-256 256)
-- Input               : s24,23 -> [-1 1)
-- Section Input       : s16,3 -> [-4096 4096)
-- Section Output      : s16,12 -> [-8 8)
-- Output              : s48,44 -> [-8 8)
-- State               : s16,15 -> [-1 1)
-- Numerator Prod      : s40,38 -> [-2 2)
-- Denominator Prod    : s40,30 -> [-512 512)
-- Numerator Accum     : s42,38 -> [-8 8)
-- Denominator Accum   : s42,30 -> [-2048 2048)
-- Round Mode          : convergent
-- Overflow Mode       : wrap
-- -------------------------------------------------------------



LIBRARY IEEE;
USE IEEE.std_logic_1164.all;
USE IEEE.numeric_std.ALL;

ENTITY lowpass2 IS
   PORT( clk                             :   IN    std_logic; 
         clk_enable                      :   IN    std_logic; 
         reset                           :   IN    std_logic; 
         filter_in                       :   IN    std_logic_vector(23 DOWNTO 0); -- sfix24_En23
         filter_out                      :   OUT   std_logic_vector(47 DOWNTO 0)  -- sfix48_En44
         );

END lowpass2;


----------------------------------------------------------------
--Module Architecture: lowpass2
----------------------------------------------------------------
ARCHITECTURE rtl OF lowpass2 IS
  -- Local Functions
  -- Type Definitions
  TYPE delay_pipeline_type IS ARRAY (NATURAL range <>) OF signed(15 DOWNTO 0); -- sfix16_En15
  -- Constants
  CONSTANT scaleconst1                    : signed(23 DOWNTO 0) := to_signed(157, 24); -- sfix24_En15
  CONSTANT coeff_b1_section1              : signed(23 DOWNTO 0) := to_signed(8388607, 24); -- sfix24_En23
  CONSTANT coeff_b2_section1              : signed(23 DOWNTO 0) := to_signed(8388607, 24); -- sfix24_En23
  CONSTANT coeff_b3_section1              : signed(23 DOWNTO 0) := to_signed(8387632, 24); -- sfix24_En23
  CONSTANT coeff_a2_section1              : signed(23 DOWNTO 0) := to_signed(-5208, 24); -- sfix24_En15
  CONSTANT coeff_a3_section1              : signed(23 DOWNTO 0) := to_signed(521, 24); -- sfix24_En15
  CONSTANT coeff_b1_section2              : signed(23 DOWNTO 0) := to_signed(8388607, 24); -- sfix24_En23
  CONSTANT coeff_b2_section2              : signed(23 DOWNTO 0) := to_signed(8388607, 24); -- sfix24_En23
  CONSTANT coeff_b3_section2              : signed(23 DOWNTO 0) := to_signed(8388607, 24); -- sfix24_En23
  CONSTANT coeff_a2_section2              : signed(23 DOWNTO 0) := to_signed(-5629, 24); -- sfix24_En15
  CONSTANT coeff_a3_section2              : signed(23 DOWNTO 0) := to_signed(3216, 24); -- sfix24_En15
  CONSTANT coeff_b1_section3              : signed(23 DOWNTO 0) := to_signed(8388607, 24); -- sfix24_En23
  CONSTANT coeff_b2_section3              : signed(23 DOWNTO 0) := to_signed(8388607, 24); -- sfix24_En23
  CONSTANT coeff_b3_section3              : signed(23 DOWNTO 0) := to_signed(8388607, 24); -- sfix24_En23
  CONSTANT coeff_a2_section3              : signed(23 DOWNTO 0) := to_signed(-6620, 24); -- sfix24_En15
  CONSTANT coeff_a3_section3              : signed(23 DOWNTO 0) := to_signed(9548, 24); -- sfix24_En15
  CONSTANT coeff_b1_section4              : signed(23 DOWNTO 0) := to_signed(8388607, 24); -- sfix24_En23
  CONSTANT coeff_b2_section4              : signed(23 DOWNTO 0) := to_signed(8388607, 24); -- sfix24_En23
  CONSTANT coeff_b3_section4              : signed(23 DOWNTO 0) := to_signed(8136941, 24); -- sfix24_En23
  CONSTANT coeff_a2_section4              : signed(23 DOWNTO 0) := to_signed(-8596, 24); -- sfix24_En15
  CONSTANT coeff_a3_section4              : signed(23 DOWNTO 0) := to_signed(22180, 24); -- sfix24_En15
  -- Signals
  SIGNAL input_register                   : signed(23 DOWNTO 0); -- sfix24_En23
  SIGNAL scale1                           : signed(50 DOWNTO 0); -- sfix51_En38
  SIGNAL mul_temp                         : signed(47 DOWNTO 0); -- sfix48_En38
  SIGNAL scaletypeconvert1                : signed(15 DOWNTO 0); -- sfix16_En3
  -- Section 1 Signals 
  SIGNAL a1sum1                           : signed(41 DOWNTO 0); -- sfix42_En30
  SIGNAL a2sum1                           : signed(41 DOWNTO 0); -- sfix42_En30
  SIGNAL b1sum1                           : signed(41 DOWNTO 0); -- sfix42_En38
  SIGNAL b2sum1                           : signed(41 DOWNTO 0); -- sfix42_En38
  SIGNAL typeconvert1                     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL delay_section1                   : delay_pipeline_type(0 TO 1); -- sfix16_En15
  SIGNAL inputconv1                       : signed(41 DOWNTO 0); -- sfix42_En30
  SIGNAL a2mul1                           : signed(39 DOWNTO 0); -- sfix40_En30
  SIGNAL a3mul1                           : signed(39 DOWNTO 0); -- sfix40_En30
  SIGNAL b1mul1                           : signed(39 DOWNTO 0); -- sfix40_En38
  SIGNAL b2mul1                           : signed(39 DOWNTO 0); -- sfix40_En38
  SIGNAL b3mul1                           : signed(39 DOWNTO 0); -- sfix40_En38
  SIGNAL sub_cast                         : signed(41 DOWNTO 0); -- sfix42_En30
  SIGNAL sub_cast_1                       : signed(41 DOWNTO 0); -- sfix42_En30
  SIGNAL sub_temp                         : signed(42 DOWNTO 0); -- sfix43_En30
  SIGNAL sub_cast_2                       : signed(41 DOWNTO 0); -- sfix42_En30
  SIGNAL sub_cast_3                       : signed(41 DOWNTO 0); -- sfix42_En30
  SIGNAL sub_temp_1                       : signed(42 DOWNTO 0); -- sfix43_En30
  SIGNAL b1multypeconvert1                : signed(41 DOWNTO 0); -- sfix42_En38
  SIGNAL add_cast                         : signed(41 DOWNTO 0); -- sfix42_En38
  SIGNAL add_cast_1                       : signed(41 DOWNTO 0); -- sfix42_En38
  SIGNAL add_temp                         : signed(42 DOWNTO 0); -- sfix43_En38
  SIGNAL add_cast_2                       : signed(41 DOWNTO 0); -- sfix42_En38
  SIGNAL add_cast_3                       : signed(41 DOWNTO 0); -- sfix42_En38
  SIGNAL add_temp_1                       : signed(42 DOWNTO 0); -- sfix43_En38
  SIGNAL section_result1                  : signed(41 DOWNTO 0); -- sfix42_En30
  -- Section 2 Signals 
  SIGNAL a1sum2                           : signed(41 DOWNTO 0); -- sfix42_En30
  SIGNAL a2sum2                           : signed(41 DOWNTO 0); -- sfix42_En30
  SIGNAL b1sum2                           : signed(41 DOWNTO 0); -- sfix42_En38
  SIGNAL b2sum2                           : signed(41 DOWNTO 0); -- sfix42_En38
  SIGNAL typeconvert2                     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL delay_section2                   : delay_pipeline_type(0 TO 1); -- sfix16_En15
  SIGNAL inputconv2                       : signed(41 DOWNTO 0); -- sfix42_En30
  SIGNAL a2mul2                           : signed(39 DOWNTO 0); -- sfix40_En30
  SIGNAL a3mul2                           : signed(39 DOWNTO 0); -- sfix40_En30
  SIGNAL b1mul2                           : signed(39 DOWNTO 0); -- sfix40_En38
  SIGNAL b2mul2                           : signed(39 DOWNTO 0); -- sfix40_En38
  SIGNAL b3mul2                           : signed(39 DOWNTO 0); -- sfix40_En38
  SIGNAL sub_cast_4                       : signed(41 DOWNTO 0); -- sfix42_En30
  SIGNAL sub_cast_5                       : signed(41 DOWNTO 0); -- sfix42_En30
  SIGNAL sub_temp_2                       : signed(42 DOWNTO 0); -- sfix43_En30
  SIGNAL sub_cast_6                       : signed(41 DOWNTO 0); -- sfix42_En30
  SIGNAL sub_cast_7                       : signed(41 DOWNTO 0); -- sfix42_En30
  SIGNAL sub_temp_3                       : signed(42 DOWNTO 0); -- sfix43_En30
  SIGNAL b1multypeconvert2                : signed(41 DOWNTO 0); -- sfix42_En38
  SIGNAL add_cast_4                       : signed(41 DOWNTO 0); -- sfix42_En38
  SIGNAL add_cast_5                       : signed(41 DOWNTO 0); -- sfix42_En38
  SIGNAL add_temp_2                       : signed(42 DOWNTO 0); -- sfix43_En38
  SIGNAL add_cast_6                       : signed(41 DOWNTO 0); -- sfix42_En38
  SIGNAL add_cast_7                       : signed(41 DOWNTO 0); -- sfix42_En38
  SIGNAL add_temp_3                       : signed(42 DOWNTO 0); -- sfix43_En38
  SIGNAL section_result2                  : signed(41 DOWNTO 0); -- sfix42_En30
  -- Section 3 Signals 
  SIGNAL a1sum3                           : signed(41 DOWNTO 0); -- sfix42_En30
  SIGNAL a2sum3                           : signed(41 DOWNTO 0); -- sfix42_En30
  SIGNAL b1sum3                           : signed(41 DOWNTO 0); -- sfix42_En38
  SIGNAL b2sum3                           : signed(41 DOWNTO 0); -- sfix42_En38
  SIGNAL typeconvert3                     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL delay_section3                   : delay_pipeline_type(0 TO 1); -- sfix16_En15
  SIGNAL inputconv3                       : signed(41 DOWNTO 0); -- sfix42_En30
  SIGNAL a2mul3                           : signed(39 DOWNTO 0); -- sfix40_En30
  SIGNAL a3mul3                           : signed(39 DOWNTO 0); -- sfix40_En30
  SIGNAL b1mul3                           : signed(39 DOWNTO 0); -- sfix40_En38
  SIGNAL b2mul3                           : signed(39 DOWNTO 0); -- sfix40_En38
  SIGNAL b3mul3                           : signed(39 DOWNTO 0); -- sfix40_En38
  SIGNAL sub_cast_8                       : signed(41 DOWNTO 0); -- sfix42_En30
  SIGNAL sub_cast_9                       : signed(41 DOWNTO 0); -- sfix42_En30
  SIGNAL sub_temp_4                       : signed(42 DOWNTO 0); -- sfix43_En30
  SIGNAL sub_cast_10                      : signed(41 DOWNTO 0); -- sfix42_En30
  SIGNAL sub_cast_11                      : signed(41 DOWNTO 0); -- sfix42_En30
  SIGNAL sub_temp_5                       : signed(42 DOWNTO 0); -- sfix43_En30
  SIGNAL b1multypeconvert3                : signed(41 DOWNTO 0); -- sfix42_En38
  SIGNAL add_cast_8                       : signed(41 DOWNTO 0); -- sfix42_En38
  SIGNAL add_cast_9                       : signed(41 DOWNTO 0); -- sfix42_En38
  SIGNAL add_temp_4                       : signed(42 DOWNTO 0); -- sfix43_En38
  SIGNAL add_cast_10                      : signed(41 DOWNTO 0); -- sfix42_En38
  SIGNAL add_cast_11                      : signed(41 DOWNTO 0); -- sfix42_En38
  SIGNAL add_temp_5                       : signed(42 DOWNTO 0); -- sfix43_En38
  SIGNAL section_result3                  : signed(41 DOWNTO 0); -- sfix42_En30
  -- Section 4 Signals 
  SIGNAL a1sum4                           : signed(41 DOWNTO 0); -- sfix42_En30
  SIGNAL a2sum4                           : signed(41 DOWNTO 0); -- sfix42_En30
  SIGNAL b1sum4                           : signed(41 DOWNTO 0); -- sfix42_En38
  SIGNAL b2sum4                           : signed(41 DOWNTO 0); -- sfix42_En38
  SIGNAL typeconvert4                     : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL delay_section4                   : delay_pipeline_type(0 TO 1); -- sfix16_En15
  SIGNAL inputconv4                       : signed(41 DOWNTO 0); -- sfix42_En30
  SIGNAL a2mul4                           : signed(39 DOWNTO 0); -- sfix40_En30
  SIGNAL a3mul4                           : signed(39 DOWNTO 0); -- sfix40_En30
  SIGNAL b1mul4                           : signed(39 DOWNTO 0); -- sfix40_En38
  SIGNAL b2mul4                           : signed(39 DOWNTO 0); -- sfix40_En38
  SIGNAL b3mul4                           : signed(39 DOWNTO 0); -- sfix40_En38
  SIGNAL sub_cast_12                      : signed(41 DOWNTO 0); -- sfix42_En30
  SIGNAL sub_cast_13                      : signed(41 DOWNTO 0); -- sfix42_En30
  SIGNAL sub_temp_6                       : signed(42 DOWNTO 0); -- sfix43_En30
  SIGNAL sub_cast_14                      : signed(41 DOWNTO 0); -- sfix42_En30
  SIGNAL sub_cast_15                      : signed(41 DOWNTO 0); -- sfix42_En30
  SIGNAL sub_temp_7                       : signed(42 DOWNTO 0); -- sfix43_En30
  SIGNAL b1multypeconvert4                : signed(41 DOWNTO 0); -- sfix42_En38
  SIGNAL add_cast_12                      : signed(41 DOWNTO 0); -- sfix42_En38
  SIGNAL add_cast_13                      : signed(41 DOWNTO 0); -- sfix42_En38
  SIGNAL add_temp_6                       : signed(42 DOWNTO 0); -- sfix43_En38
  SIGNAL add_cast_14                      : signed(41 DOWNTO 0); -- sfix42_En38
  SIGNAL add_cast_15                      : signed(41 DOWNTO 0); -- sfix42_En38
  SIGNAL add_temp_7                       : signed(42 DOWNTO 0); -- sfix43_En38
  SIGNAL output_typeconvert               : signed(47 DOWNTO 0); -- sfix48_En44
  SIGNAL output_register                  : signed(47 DOWNTO 0); -- sfix48_En44


BEGIN

  -- Block Statements
  input_reg_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_register <= (OTHERS => '0');
    ELSIF clk'event AND clk = '1' THEN
      IF clk_enable = '1' THEN
        input_register <= signed(filter_in);
      END IF;
    END IF; 
  END PROCESS input_reg_process;

  mul_temp <= input_register * scaleconst1;
  scale1 <= resize(mul_temp, 51);

  scaletypeconvert1 <= resize(shift_right(scale1(50 DOWNTO 0) + ( "0" & (scale1(35) & NOT scale1(35) & NOT scale1(35) & NOT scale1(35) & NOT scale1(35) & NOT scale1(35) & NOT scale1(35) & NOT scale1(35) & NOT scale1(35) & NOT scale1(35) & NOT scale1(35) & NOT scale1(35) & NOT scale1(35) & NOT scale1(35) & NOT scale1(35) & NOT scale1(35) & NOT scale1(35) & NOT scale1(35) & NOT scale1(35) & NOT scale1(35) & NOT scale1(35) & NOT scale1(35) & NOT scale1(35) & NOT scale1(35) & NOT scale1(35) & NOT scale1(35) & NOT scale1(35) & NOT scale1(35) & NOT scale1(35) & NOT scale1(35) & NOT scale1(35) & NOT scale1(35) & NOT scale1(35) & NOT scale1(35) & NOT scale1(35))), 35), 16);

  --   ------------------ Section 1 ------------------

  typeconvert1 <= resize(shift_right(a1sum1(30 DOWNTO 0) + ( "0" & (a1sum1(15) & NOT a1sum1(15) & NOT a1sum1(15) & NOT a1sum1(15) & NOT a1sum1(15) & NOT a1sum1(15) & NOT a1sum1(15) & NOT a1sum1(15) & NOT a1sum1(15) & NOT a1sum1(15) & NOT a1sum1(15) & NOT a1sum1(15) & NOT a1sum1(15) & NOT a1sum1(15) & NOT a1sum1(15))), 15), 16);

  delay_process_section1 : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      delay_section1 <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF clk_enable = '1' THEN
        delay_section1(1) <= delay_section1(0);
        delay_section1(0) <= typeconvert1;
      END IF;
    END IF;
  END PROCESS delay_process_section1;

  inputconv1 <= resize(scaletypeconvert1(14 DOWNTO 0) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 42);

  a2mul1 <= delay_section1(0) * coeff_a2_section1;

  a3mul1 <= delay_section1(1) * coeff_a3_section1;

  b1mul1 <= typeconvert1 * coeff_b1_section1;

  b2mul1 <= delay_section1(0) * coeff_b2_section1;

  b3mul1 <= delay_section1(1) * coeff_b3_section1;

  sub_cast <= inputconv1;
  sub_cast_1 <= resize(a2mul1, 42);
  sub_temp <= resize(sub_cast, 43) - resize(sub_cast_1, 43);
  a2sum1 <= sub_temp(41 DOWNTO 0);

  sub_cast_2 <= a2sum1;
  sub_cast_3 <= resize(a3mul1, 42);
  sub_temp_1 <= resize(sub_cast_2, 43) - resize(sub_cast_3, 43);
  a1sum1 <= sub_temp_1(41 DOWNTO 0);

  b1multypeconvert1 <= resize(b1mul1, 42);

  add_cast <= b1multypeconvert1;
  add_cast_1 <= resize(b2mul1, 42);
  add_temp <= resize(add_cast, 43) + resize(add_cast_1, 43);
  b2sum1 <= add_temp(41 DOWNTO 0);

  add_cast_2 <= b2sum1;
  add_cast_3 <= resize(b3mul1, 42);
  add_temp_1 <= resize(add_cast_2, 43) + resize(add_cast_3, 43);
  b1sum1 <= add_temp_1(41 DOWNTO 0);

  section_result1 <= resize(shift_right(b1sum1(41) & b1sum1(41 DOWNTO 0) + ( "0" & (b1sum1(8) & NOT b1sum1(8) & NOT b1sum1(8) & NOT b1sum1(8) & NOT b1sum1(8) & NOT b1sum1(8) & NOT b1sum1(8) & NOT b1sum1(8))), 8), 42);

  --   ------------------ Section 2 ------------------

  typeconvert2 <= resize(shift_right(a1sum2(30 DOWNTO 0) + ( "0" & (a1sum2(15) & NOT a1sum2(15) & NOT a1sum2(15) & NOT a1sum2(15) & NOT a1sum2(15) & NOT a1sum2(15) & NOT a1sum2(15) & NOT a1sum2(15) & NOT a1sum2(15) & NOT a1sum2(15) & NOT a1sum2(15) & NOT a1sum2(15) & NOT a1sum2(15) & NOT a1sum2(15) & NOT a1sum2(15))), 15), 16);

  delay_process_section2 : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      delay_section2 <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF clk_enable = '1' THEN
        delay_section2(1) <= delay_section2(0);
        delay_section2(0) <= typeconvert2;
      END IF;
    END IF;
  END PROCESS delay_process_section2;

  inputconv2 <= section_result1;

  a2mul2 <= delay_section2(0) * coeff_a2_section2;

  a3mul2 <= delay_section2(1) * coeff_a3_section2;

  b1mul2 <= typeconvert2 * coeff_b1_section2;

  b2mul2 <= delay_section2(0) * coeff_b2_section2;

  b3mul2 <= delay_section2(1) * coeff_b3_section2;

  sub_cast_4 <= inputconv2;
  sub_cast_5 <= resize(a2mul2, 42);
  sub_temp_2 <= resize(sub_cast_4, 43) - resize(sub_cast_5, 43);
  a2sum2 <= sub_temp_2(41 DOWNTO 0);

  sub_cast_6 <= a2sum2;
  sub_cast_7 <= resize(a3mul2, 42);
  sub_temp_3 <= resize(sub_cast_6, 43) - resize(sub_cast_7, 43);
  a1sum2 <= sub_temp_3(41 DOWNTO 0);

  b1multypeconvert2 <= resize(b1mul2, 42);

  add_cast_4 <= b1multypeconvert2;
  add_cast_5 <= resize(b2mul2, 42);
  add_temp_2 <= resize(add_cast_4, 43) + resize(add_cast_5, 43);
  b2sum2 <= add_temp_2(41 DOWNTO 0);

  add_cast_6 <= b2sum2;
  add_cast_7 <= resize(b3mul2, 42);
  add_temp_3 <= resize(add_cast_6, 43) + resize(add_cast_7, 43);
  b1sum2 <= add_temp_3(41 DOWNTO 0);

  section_result2 <= resize(shift_right(b1sum2(41) & b1sum2(41 DOWNTO 0) + ( "0" & (b1sum2(8) & NOT b1sum2(8) & NOT b1sum2(8) & NOT b1sum2(8) & NOT b1sum2(8) & NOT b1sum2(8) & NOT b1sum2(8) & NOT b1sum2(8))), 8), 42);

  --   ------------------ Section 3 ------------------

  typeconvert3 <= resize(shift_right(a1sum3(30 DOWNTO 0) + ( "0" & (a1sum3(15) & NOT a1sum3(15) & NOT a1sum3(15) & NOT a1sum3(15) & NOT a1sum3(15) & NOT a1sum3(15) & NOT a1sum3(15) & NOT a1sum3(15) & NOT a1sum3(15) & NOT a1sum3(15) & NOT a1sum3(15) & NOT a1sum3(15) & NOT a1sum3(15) & NOT a1sum3(15) & NOT a1sum3(15))), 15), 16);

  delay_process_section3 : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      delay_section3 <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF clk_enable = '1' THEN
        delay_section3(1) <= delay_section3(0);
        delay_section3(0) <= typeconvert3;
      END IF;
    END IF;
  END PROCESS delay_process_section3;

  inputconv3 <= section_result2;

  a2mul3 <= delay_section3(0) * coeff_a2_section3;

  a3mul3 <= delay_section3(1) * coeff_a3_section3;

  b1mul3 <= typeconvert3 * coeff_b1_section3;

  b2mul3 <= delay_section3(0) * coeff_b2_section3;

  b3mul3 <= delay_section3(1) * coeff_b3_section3;

  sub_cast_8 <= inputconv3;
  sub_cast_9 <= resize(a2mul3, 42);
  sub_temp_4 <= resize(sub_cast_8, 43) - resize(sub_cast_9, 43);
  a2sum3 <= sub_temp_4(41 DOWNTO 0);

  sub_cast_10 <= a2sum3;
  sub_cast_11 <= resize(a3mul3, 42);
  sub_temp_5 <= resize(sub_cast_10, 43) - resize(sub_cast_11, 43);
  a1sum3 <= sub_temp_5(41 DOWNTO 0);

  b1multypeconvert3 <= resize(b1mul3, 42);

  add_cast_8 <= b1multypeconvert3;
  add_cast_9 <= resize(b2mul3, 42);
  add_temp_4 <= resize(add_cast_8, 43) + resize(add_cast_9, 43);
  b2sum3 <= add_temp_4(41 DOWNTO 0);

  add_cast_10 <= b2sum3;
  add_cast_11 <= resize(b3mul3, 42);
  add_temp_5 <= resize(add_cast_10, 43) + resize(add_cast_11, 43);
  b1sum3 <= add_temp_5(41 DOWNTO 0);

  section_result3 <= resize(shift_right(b1sum3(41) & b1sum3(41 DOWNTO 0) + ( "0" & (b1sum3(8) & NOT b1sum3(8) & NOT b1sum3(8) & NOT b1sum3(8) & NOT b1sum3(8) & NOT b1sum3(8) & NOT b1sum3(8) & NOT b1sum3(8))), 8), 42);

  --   ------------------ Section 4 ------------------

  typeconvert4 <= resize(shift_right(a1sum4(30 DOWNTO 0) + ( "0" & (a1sum4(15) & NOT a1sum4(15) & NOT a1sum4(15) & NOT a1sum4(15) & NOT a1sum4(15) & NOT a1sum4(15) & NOT a1sum4(15) & NOT a1sum4(15) & NOT a1sum4(15) & NOT a1sum4(15) & NOT a1sum4(15) & NOT a1sum4(15) & NOT a1sum4(15) & NOT a1sum4(15) & NOT a1sum4(15))), 15), 16);

  delay_process_section4 : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      delay_section4 <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF clk_enable = '1' THEN
        delay_section4(1) <= delay_section4(0);
        delay_section4(0) <= typeconvert4;
      END IF;
    END IF;
  END PROCESS delay_process_section4;

  inputconv4 <= section_result3;

  a2mul4 <= delay_section4(0) * coeff_a2_section4;

  a3mul4 <= delay_section4(1) * coeff_a3_section4;

  b1mul4 <= typeconvert4 * coeff_b1_section4;

  b2mul4 <= delay_section4(0) * coeff_b2_section4;

  b3mul4 <= delay_section4(1) * coeff_b3_section4;

  sub_cast_12 <= inputconv4;
  sub_cast_13 <= resize(a2mul4, 42);
  sub_temp_6 <= resize(sub_cast_12, 43) - resize(sub_cast_13, 43);
  a2sum4 <= sub_temp_6(41 DOWNTO 0);

  sub_cast_14 <= a2sum4;
  sub_cast_15 <= resize(a3mul4, 42);
  sub_temp_7 <= resize(sub_cast_14, 43) - resize(sub_cast_15, 43);
  a1sum4 <= sub_temp_7(41 DOWNTO 0);

  b1multypeconvert4 <= resize(b1mul4, 42);

  add_cast_12 <= b1multypeconvert4;
  add_cast_13 <= resize(b2mul4, 42);
  add_temp_6 <= resize(add_cast_12, 43) + resize(add_cast_13, 43);
  b2sum4 <= add_temp_6(41 DOWNTO 0);

  add_cast_14 <= b2sum4;
  add_cast_15 <= resize(b3mul4, 42);
  add_temp_7 <= resize(add_cast_14, 43) + resize(add_cast_15, 43);
  b1sum4 <= add_temp_7(41 DOWNTO 0);

  output_typeconvert <= resize(b1sum4(41 DOWNTO 0) & '0' & '0' & '0' & '0' & '0' & '0', 48);

  Output_Register_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      output_register <= (OTHERS => '0');
    ELSIF clk'event AND clk = '1' THEN
      IF clk_enable = '1' THEN
        output_register <= output_typeconvert;
      END IF;
    END IF; 
  END PROCESS Output_Register_process;

  -- Assignment Statements
  filter_out <= std_logic_vector(output_register);
END rtl;
