#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\Apps\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Apps\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Apps\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Apps\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Apps\iverilog\lib\ivl\va_math.vpi";
S_0000024e6d29b160 .scope module, "system_top" "system_top" 2 9;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "dvalid_i";
    .port_info 3 /INPUT 16 "data_i";
    .port_info 4 /OUTPUT 8 "data_o";
    .port_info 5 /OUTPUT 1 "valid_o";
    .port_info 6 /OUTPUT 1 "busy_o";
P_0000024e6d26d0c0 .param/l "FLUSH_LIMIT" 1 2 85, +C4<00000000000000000000000000100000>;
P_0000024e6d26d0f8 .param/l "S_CHECK" 1 2 84, +C4<00000000000000000000000000000000>;
P_0000024e6d26d130 .param/l "S_FIRE" 1 2 84, +C4<00000000000000000000000000000011>;
P_0000024e6d26d168 .param/l "S_LOAD" 1 2 84, +C4<00000000000000000000000000000010>;
P_0000024e6d26d1a0 .param/l "S_WAIT" 1 2 84, +C4<00000000000000000000000000000001>;
P_0000024e6d26d1d8 .param/l "S_WAIT_BUSY" 1 2 84, +C4<00000000000000000000000000000100>;
P_0000024e6d26d210 .param/l "TBL" 0 2 10, +C4<00000000000000000000000000100000>;
L_0000024e6d29f650 .functor BUFZ 1, L_0000024e6d331410, C4<0>, C4<0>, C4<0>;
v0000024e6d332630_0 .net "busy_o", 0 0, L_0000024e6d29f650;  1 drivers
o0000024e6d2e2008 .functor BUFZ 1, C4<z>; HiZ drive
v0000024e6d331690_0 .net "clk", 0 0, o0000024e6d2e2008;  0 drivers
o0000024e6d2e2e78 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000024e6d332a90_0 .net "data_i", 15 0, o0000024e6d2e2e78;  0 drivers
v0000024e6d331190_0 .net "data_o", 7 0, v0000024e6d330120_0;  1 drivers
o0000024e6d2e2ea8 .functor BUFZ 1, C4<z>; HiZ drive
v0000024e6d332310_0 .net "dvalid_i", 0 0, o0000024e6d2e2ea8;  0 drivers
v0000024e6d3326d0_0 .net "fifo_empty", 0 0, L_0000024e6d331f50;  1 drivers
v0000024e6d3319b0_0 .net "fifo_full", 0 0, L_0000024e6d331410;  1 drivers
v0000024e6d332bd0_0 .net "fifo_rdata", 15 0, v0000024e6d330b20_0;  1 drivers
v0000024e6d332590_0 .var "fifo_ren", 0 0;
v0000024e6d331b90_0 .var "flush_cnt", 4 0;
v0000024e6d331230_0 .var "fsm_state", 2 0;
v0000024e6d332770_0 .net "piso_busy", 0 0, v0000024e6d330bc0_0;  1 drivers
v0000024e6d3328b0_0 .var "piso_din", 15 0;
v0000024e6d332270_0 .var "piso_start", 0 0;
o0000024e6d2e2068 .functor BUFZ 1, C4<z>; HiZ drive
v0000024e6d331eb0_0 .net "rst_n", 0 0, o0000024e6d2e2068;  0 drivers
v0000024e6d332810_0 .net "valid_o", 0 0, v0000024e6d32f9a0_0;  1 drivers
v0000024e6d3312d0_0 .net "w_core_data", 1 0, L_0000024e6d3323b0;  1 drivers
v0000024e6d332950_0 .net "w_core_valid", 0 0, v0000024e6d32f400_0;  1 drivers
v0000024e6d332b30_0 .net "w_sipo_bit", 0 0, L_0000024e6d38f330;  1 drivers
v0000024e6d331730_0 .net "w_sipo_valid", 0 0, L_0000024e6d390050;  1 drivers
L_0000024e6d3361b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024e6d332f90_0 .net "w_tbu_busy", 0 0, L_0000024e6d3361b8;  1 drivers
S_0000024e6d26d250 .scope module, "core_inst" "viterbi_core" 2 170, 3 14 0, S_0000024e6d29b160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "valid_i";
    .port_info 3 /INPUT 2 "data_core_i";
    .port_info 4 /OUTPUT 1 "data_serial_o";
    .port_info 5 /OUTPUT 1 "valid_serial_o";
    .port_info 6 /OUTPUT 1 "busy_o";
P_0000024e6d2ccb10 .param/l "PM_WIDTH" 0 3 16, +C4<00000000000000000000000000001000>;
P_0000024e6d2ccb48 .param/l "TBL" 0 3 15, +C4<00000000000000000000000000100000>;
v0000024e6d32b200_0 .net "busy_o", 0 0, L_0000024e6d3361b8;  alias, 1 drivers
v0000024e6d32bde0_0 .net "clk", 0 0, o0000024e6d2e2008;  alias, 0 drivers
v0000024e6d32b2a0_0 .net "data_core_i", 1 0, L_0000024e6d3323b0;  alias, 1 drivers
v0000024e6d32b340_0 .net "data_serial_o", 0 0, L_0000024e6d38f330;  alias, 1 drivers
v0000024e6d32c060_0 .net "rst_n", 0 0, o0000024e6d2e2068;  alias, 0 drivers
v0000024e6d32c2e0_0 .net "valid_i", 0 0, v0000024e6d32f400_0;  alias, 1 drivers
v0000024e6d32c380_0 .net "valid_serial_o", 0 0, L_0000024e6d390050;  alias, 1 drivers
v0000024e6d32c560_0 .net "w_bm_s0_s0", 1 0, L_0000024e6d331d70;  1 drivers
v0000024e6d32f2c0_0 .net "w_bm_s0_s2", 1 0, L_0000024e6d331e10;  1 drivers
L_0000024e6d3355e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024e6d330300_0 .net "w_bm_s1_s0", 1 0, L_0000024e6d3355e8;  1 drivers
v0000024e6d32f680_0 .net "w_bm_s1_s2", 1 0, L_0000024e6d331cd0;  1 drivers
L_0000024e6d335630 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024e6d32f360_0 .net "w_bm_s2_s1", 1 0, L_0000024e6d335630;  1 drivers
v0000024e6d32f540_0 .net "w_bm_s2_s3", 1 0, L_0000024e6d3314b0;  1 drivers
L_0000024e6d335678 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024e6d330080_0 .net "w_bm_s3_s1", 1 0, L_0000024e6d335678;  1 drivers
L_0000024e6d3356c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024e6d330e40_0 .net "w_bm_s3_s3", 1 0, L_0000024e6d3356c0;  1 drivers
v0000024e6d32fae0_0 .net "w_dec_bits", 3 0, L_0000024e6d390910;  1 drivers
v0000024e6d3301c0_0 .net "w_pm_current_s0", 7 0, v0000024e6d329650_0;  1 drivers
v0000024e6d3303a0_0 .net "w_pm_current_s1", 7 0, v0000024e6d3296f0_0;  1 drivers
v0000024e6d32fea0_0 .net "w_pm_current_s2", 7 0, v0000024e6d32a0f0_0;  1 drivers
v0000024e6d32f900_0 .net "w_pm_current_s3", 7 0, v0000024e6d329a10_0;  1 drivers
v0000024e6d32f720_0 .net "w_pm_new_s0", 7 0, L_0000024e6d3914f0;  1 drivers
v0000024e6d3304e0_0 .net "w_pm_new_s1", 7 0, L_0000024e6d390730;  1 drivers
v0000024e6d32f4a0_0 .net "w_pm_new_s2", 7 0, L_0000024e6d391450;  1 drivers
v0000024e6d330f80_0 .net "w_pm_new_s3", 7 0, L_0000024e6d3911d0;  1 drivers
S_0000024e6d2568f0 .scope module, "acsu_inst" "acsu" 3 78, 4 6 0, S_0000024e6d26d250;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "bm_s0_s0_i";
    .port_info 1 /INPUT 2 "bm_s0_s2_i";
    .port_info 2 /INPUT 2 "bm_s1_s0_i";
    .port_info 3 /INPUT 2 "bm_s1_s2_i";
    .port_info 4 /INPUT 2 "bm_s2_s1_i";
    .port_info 5 /INPUT 2 "bm_s2_s3_i";
    .port_info 6 /INPUT 2 "bm_s3_s1_i";
    .port_info 7 /INPUT 2 "bm_s3_s3_i";
    .port_info 8 /INPUT 8 "pm_s0_i";
    .port_info 9 /INPUT 8 "pm_s1_i";
    .port_info 10 /INPUT 8 "pm_s2_i";
    .port_info 11 /INPUT 8 "pm_s3_i";
    .port_info 12 /OUTPUT 4 "dec_bits_o";
    .port_info 13 /OUTPUT 8 "pm_s0_o";
    .port_info 14 /OUTPUT 8 "pm_s1_o";
    .port_info 15 /OUTPUT 8 "pm_s2_o";
    .port_info 16 /OUTPUT 8 "pm_s3_o";
P_0000024e6d2c36f0 .param/l "PM_WIDTH" 0 4 7, +C4<00000000000000000000000000001000>;
L_0000024e6d335708 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024e6d2afdc0_0 .net/2u *"_ivl_0", 0 0, L_0000024e6d335708;  1 drivers
L_0000024e6d335798 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024e6d2afe60_0 .net/2u *"_ivl_10", 0 0, L_0000024e6d335798;  1 drivers
v0000024e6d2b0040_0 .net *"_ivl_101", 7 0, L_0000024e6d391ef0;  1 drivers
v0000024e6d2af5a0_0 .net *"_ivl_105", 0 0, L_0000024e6d3920d0;  1 drivers
L_0000024e6d335c60 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0000024e6d2b00e0_0 .net/2u *"_ivl_106", 7 0, L_0000024e6d335c60;  1 drivers
v0000024e6d2b0180_0 .net *"_ivl_109", 7 0, L_0000024e6d392530;  1 drivers
v0000024e6d2b0220_0 .net *"_ivl_113", 0 0, L_0000024e6d391f90;  1 drivers
L_0000024e6d335ca8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0000024e6d2b02c0_0 .net/2u *"_ivl_114", 7 0, L_0000024e6d335ca8;  1 drivers
v0000024e6d2b0360_0 .net *"_ivl_117", 7 0, L_0000024e6d392030;  1 drivers
v0000024e6d2b0400_0 .net *"_ivl_12", 8 0, L_0000024e6d391e50;  1 drivers
v0000024e6d29ec20_0 .net *"_ivl_121", 0 0, L_0000024e6d3923f0;  1 drivers
L_0000024e6d335cf0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0000024e6d325020_0 .net/2u *"_ivl_122", 7 0, L_0000024e6d335cf0;  1 drivers
v0000024e6d325980_0 .net *"_ivl_125", 7 0, L_0000024e6d390190;  1 drivers
v0000024e6d325160_0 .net *"_ivl_129", 0 0, L_0000024e6d391810;  1 drivers
L_0000024e6d335d38 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0000024e6d325200_0 .net/2u *"_ivl_130", 7 0, L_0000024e6d335d38;  1 drivers
v0000024e6d3246c0_0 .net *"_ivl_133", 7 0, L_0000024e6d390eb0;  1 drivers
v0000024e6d3243a0_0 .net *"_ivl_137", 0 0, L_0000024e6d391130;  1 drivers
L_0000024e6d335d80 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0000024e6d324a80_0 .net/2u *"_ivl_138", 7 0, L_0000024e6d335d80;  1 drivers
L_0000024e6d3357e0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000024e6d325700_0 .net/2u *"_ivl_14", 6 0, L_0000024e6d3357e0;  1 drivers
v0000024e6d3252a0_0 .net *"_ivl_141", 7 0, L_0000024e6d390f50;  1 drivers
v0000024e6d324760_0 .net *"_ivl_144", 0 0, L_0000024e6d38fc90;  1 drivers
v0000024e6d324e40_0 .net *"_ivl_150", 0 0, L_0000024e6d38ffb0;  1 drivers
L_0000024e6d335dc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024e6d325de0_0 .net/2u *"_ivl_152", 0 0, L_0000024e6d335dc8;  1 drivers
L_0000024e6d335e10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000024e6d325b60_0 .net/2u *"_ivl_154", 0 0, L_0000024e6d335e10;  1 drivers
v0000024e6d324800_0 .net *"_ivl_156", 0 0, L_0000024e6d391310;  1 drivers
v0000024e6d324120_0 .net *"_ivl_158", 0 0, L_0000024e6d390ff0;  1 drivers
v0000024e6d3255c0_0 .net *"_ivl_16", 8 0, L_0000024e6d392710;  1 drivers
v0000024e6d325a20_0 .net *"_ivl_164", 0 0, L_0000024e6d3905f0;  1 drivers
L_0000024e6d335e58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024e6d325e80_0 .net/2u *"_ivl_166", 0 0, L_0000024e6d335e58;  1 drivers
L_0000024e6d335ea0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000024e6d3253e0_0 .net/2u *"_ivl_168", 0 0, L_0000024e6d335ea0;  1 drivers
v0000024e6d324580_0 .net *"_ivl_170", 0 0, L_0000024e6d391090;  1 drivers
v0000024e6d325d40_0 .net *"_ivl_172", 0 0, L_0000024e6d390e10;  1 drivers
v0000024e6d3250c0_0 .net *"_ivl_178", 0 0, L_0000024e6d3902d0;  1 drivers
L_0000024e6d335ee8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024e6d3257a0_0 .net/2u *"_ivl_180", 0 0, L_0000024e6d335ee8;  1 drivers
L_0000024e6d335f30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000024e6d324940_0 .net/2u *"_ivl_182", 0 0, L_0000024e6d335f30;  1 drivers
v0000024e6d324620_0 .net *"_ivl_184", 0 0, L_0000024e6d390d70;  1 drivers
v0000024e6d325ac0_0 .net *"_ivl_186", 0 0, L_0000024e6d390b90;  1 drivers
v0000024e6d324ee0_0 .net *"_ivl_193", 0 0, L_0000024e6d391590;  1 drivers
L_0000024e6d335f78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024e6d325c00_0 .net/2u *"_ivl_195", 0 0, L_0000024e6d335f78;  1 drivers
L_0000024e6d335fc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000024e6d3248a0_0 .net/2u *"_ivl_197", 0 0, L_0000024e6d335fc0;  1 drivers
v0000024e6d325340_0 .net *"_ivl_199", 0 0, L_0000024e6d38ff10;  1 drivers
v0000024e6d324300_0 .net *"_ivl_2", 8 0, L_0000024e6d3315f0;  1 drivers
L_0000024e6d335828 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024e6d3249e0_0 .net/2u *"_ivl_20", 0 0, L_0000024e6d335828;  1 drivers
v0000024e6d324440_0 .net *"_ivl_22", 8 0, L_0000024e6d3927b0;  1 drivers
L_0000024e6d335870 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000024e6d325480_0 .net/2u *"_ivl_24", 6 0, L_0000024e6d335870;  1 drivers
v0000024e6d325ca0_0 .net *"_ivl_26", 8 0, L_0000024e6d392170;  1 drivers
L_0000024e6d3358b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024e6d325840_0 .net/2u *"_ivl_30", 0 0, L_0000024e6d3358b8;  1 drivers
v0000024e6d3244e0_0 .net *"_ivl_32", 8 0, L_0000024e6d391b30;  1 drivers
L_0000024e6d335900 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000024e6d325f20_0 .net/2u *"_ivl_34", 6 0, L_0000024e6d335900;  1 drivers
v0000024e6d324260_0 .net *"_ivl_36", 8 0, L_0000024e6d392f30;  1 drivers
L_0000024e6d335750 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000024e6d324b20_0 .net/2u *"_ivl_4", 6 0, L_0000024e6d335750;  1 drivers
L_0000024e6d335948 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024e6d324f80_0 .net/2u *"_ivl_40", 0 0, L_0000024e6d335948;  1 drivers
v0000024e6d325fc0_0 .net *"_ivl_42", 8 0, L_0000024e6d391a90;  1 drivers
L_0000024e6d335990 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000024e6d3241c0_0 .net/2u *"_ivl_44", 6 0, L_0000024e6d335990;  1 drivers
v0000024e6d324bc0_0 .net *"_ivl_46", 8 0, L_0000024e6d393070;  1 drivers
L_0000024e6d3359d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024e6d324c60_0 .net/2u *"_ivl_50", 0 0, L_0000024e6d3359d8;  1 drivers
v0000024e6d325660_0 .net *"_ivl_52", 8 0, L_0000024e6d391bd0;  1 drivers
L_0000024e6d335a20 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000024e6d324d00_0 .net/2u *"_ivl_54", 6 0, L_0000024e6d335a20;  1 drivers
v0000024e6d324da0_0 .net *"_ivl_56", 8 0, L_0000024e6d392cb0;  1 drivers
v0000024e6d325520_0 .net *"_ivl_6", 8 0, L_0000024e6d332090;  1 drivers
L_0000024e6d335a68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024e6d3258e0_0 .net/2u *"_ivl_60", 0 0, L_0000024e6d335a68;  1 drivers
v0000024e6d3266d0_0 .net *"_ivl_62", 8 0, L_0000024e6d391db0;  1 drivers
L_0000024e6d335ab0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000024e6d327350_0 .net/2u *"_ivl_64", 6 0, L_0000024e6d335ab0;  1 drivers
v0000024e6d327f30_0 .net *"_ivl_66", 8 0, L_0000024e6d3928f0;  1 drivers
L_0000024e6d335af8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024e6d327b70_0 .net/2u *"_ivl_70", 0 0, L_0000024e6d335af8;  1 drivers
v0000024e6d326b30_0 .net *"_ivl_72", 8 0, L_0000024e6d391c70;  1 drivers
L_0000024e6d335b40 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000024e6d326130_0 .net/2u *"_ivl_74", 6 0, L_0000024e6d335b40;  1 drivers
v0000024e6d326db0_0 .net *"_ivl_76", 8 0, L_0000024e6d392210;  1 drivers
v0000024e6d327fd0_0 .net *"_ivl_81", 0 0, L_0000024e6d392d50;  1 drivers
L_0000024e6d335b88 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0000024e6d3268b0_0 .net/2u *"_ivl_82", 7 0, L_0000024e6d335b88;  1 drivers
v0000024e6d327a30_0 .net *"_ivl_85", 7 0, L_0000024e6d392a30;  1 drivers
v0000024e6d326f90_0 .net *"_ivl_89", 0 0, L_0000024e6d392b70;  1 drivers
L_0000024e6d335bd0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0000024e6d326590_0 .net/2u *"_ivl_90", 7 0, L_0000024e6d335bd0;  1 drivers
v0000024e6d326810_0 .net *"_ivl_93", 7 0, L_0000024e6d392490;  1 drivers
v0000024e6d3272b0_0 .net *"_ivl_97", 0 0, L_0000024e6d392df0;  1 drivers
L_0000024e6d335c18 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0000024e6d326e50_0 .net/2u *"_ivl_98", 7 0, L_0000024e6d335c18;  1 drivers
v0000024e6d3277b0_0 .net "bm_s0_s0_i", 1 0, L_0000024e6d331d70;  alias, 1 drivers
v0000024e6d327490_0 .net "bm_s0_s2_i", 1 0, L_0000024e6d331e10;  alias, 1 drivers
v0000024e6d327c10_0 .net "bm_s1_s0_i", 1 0, L_0000024e6d3314b0;  alias, 1 drivers
v0000024e6d326c70_0 .net "bm_s1_s2_i", 1 0, L_0000024e6d331cd0;  alias, 1 drivers
v0000024e6d327cb0_0 .net "bm_s2_s1_i", 1 0, L_0000024e6d331d70;  alias, 1 drivers
v0000024e6d327d50_0 .net "bm_s2_s3_i", 1 0, L_0000024e6d331e10;  alias, 1 drivers
v0000024e6d326d10_0 .net "bm_s3_s1_i", 1 0, L_0000024e6d3314b0;  alias, 1 drivers
v0000024e6d327850_0 .net "bm_s3_s3_i", 1 0, L_0000024e6d331cd0;  alias, 1 drivers
v0000024e6d326ef0_0 .net "dec_bits_o", 3 0, L_0000024e6d390910;  alias, 1 drivers
v0000024e6d327df0_0 .net "pm_s0_cand0", 7 0, L_0000024e6d392ad0;  1 drivers
v0000024e6d3264f0_0 .net "pm_s0_cand2", 7 0, L_0000024e6d391d10;  1 drivers
v0000024e6d326270_0 .net "pm_s0_i", 7 0, v0000024e6d329650_0;  alias, 1 drivers
v0000024e6d326630_0 .net "pm_s0_o", 7 0, L_0000024e6d3914f0;  alias, 1 drivers
v0000024e6d327210_0 .net "pm_s1_cand0", 7 0, L_0000024e6d3925d0;  1 drivers
v0000024e6d3273f0_0 .net "pm_s1_cand2", 7 0, L_0000024e6d3922b0;  1 drivers
v0000024e6d327e90_0 .net "pm_s1_i", 7 0, v0000024e6d3296f0_0;  alias, 1 drivers
v0000024e6d3278f0_0 .net "pm_s1_o", 7 0, L_0000024e6d390730;  alias, 1 drivers
v0000024e6d3261d0_0 .net "pm_s2_cand1", 7 0, L_0000024e6d392670;  1 drivers
v0000024e6d326310_0 .net "pm_s2_cand3", 7 0, L_0000024e6d3913b0;  1 drivers
v0000024e6d3269f0_0 .net "pm_s2_i", 7 0, v0000024e6d32a0f0_0;  alias, 1 drivers
v0000024e6d3263b0_0 .net "pm_s2_o", 7 0, L_0000024e6d391450;  alias, 1 drivers
v0000024e6d327530_0 .net "pm_s3_cand1", 7 0, L_0000024e6d38fab0;  1 drivers
v0000024e6d327ad0_0 .net "pm_s3_cand3", 7 0, L_0000024e6d391770;  1 drivers
v0000024e6d326450_0 .net "pm_s3_i", 7 0, v0000024e6d329a10_0;  alias, 1 drivers
v0000024e6d327990_0 .net "pm_s3_o", 7 0, L_0000024e6d3911d0;  alias, 1 drivers
v0000024e6d3275d0_0 .net "sum_s0_src0", 8 0, L_0000024e6d3321d0;  1 drivers
v0000024e6d327670_0 .net "sum_s0_src2", 8 0, L_0000024e6d392e90;  1 drivers
v0000024e6d327030_0 .net "sum_s1_src0", 8 0, L_0000024e6d3919f0;  1 drivers
v0000024e6d326770_0 .net "sum_s1_src2", 8 0, L_0000024e6d392fd0;  1 drivers
v0000024e6d326950_0 .net "sum_s2_src1", 8 0, L_0000024e6d392c10;  1 drivers
v0000024e6d326a90_0 .net "sum_s2_src3", 8 0, L_0000024e6d392850;  1 drivers
v0000024e6d326bd0_0 .net "sum_s3_src1", 8 0, L_0000024e6d392990;  1 drivers
v0000024e6d327710_0 .net "sum_s3_src3", 8 0, L_0000024e6d392350;  1 drivers
E_0000024e6d2c2e30 .event anyedge, v0000024e6d326450_0, v0000024e6d3269f0_0, v0000024e6d327e90_0, v0000024e6d326270_0;
L_0000024e6d3315f0 .concat [ 8 1 0 0], v0000024e6d329650_0, L_0000024e6d335708;
L_0000024e6d332090 .concat [ 2 7 0 0], L_0000024e6d331d70, L_0000024e6d335750;
L_0000024e6d3321d0 .arith/sum 9, L_0000024e6d3315f0, L_0000024e6d332090;
L_0000024e6d391e50 .concat [ 8 1 0 0], v0000024e6d32a0f0_0, L_0000024e6d335798;
L_0000024e6d392710 .concat [ 2 7 0 0], L_0000024e6d331e10, L_0000024e6d3357e0;
L_0000024e6d392e90 .arith/sum 9, L_0000024e6d391e50, L_0000024e6d392710;
L_0000024e6d3927b0 .concat [ 8 1 0 0], v0000024e6d329650_0, L_0000024e6d335828;
L_0000024e6d392170 .concat [ 2 7 0 0], L_0000024e6d331e10, L_0000024e6d335870;
L_0000024e6d3919f0 .arith/sum 9, L_0000024e6d3927b0, L_0000024e6d392170;
L_0000024e6d391b30 .concat [ 8 1 0 0], v0000024e6d32a0f0_0, L_0000024e6d3358b8;
L_0000024e6d392f30 .concat [ 2 7 0 0], L_0000024e6d331d70, L_0000024e6d335900;
L_0000024e6d392fd0 .arith/sum 9, L_0000024e6d391b30, L_0000024e6d392f30;
L_0000024e6d391a90 .concat [ 8 1 0 0], v0000024e6d3296f0_0, L_0000024e6d335948;
L_0000024e6d393070 .concat [ 2 7 0 0], L_0000024e6d331cd0, L_0000024e6d335990;
L_0000024e6d392c10 .arith/sum 9, L_0000024e6d391a90, L_0000024e6d393070;
L_0000024e6d391bd0 .concat [ 8 1 0 0], v0000024e6d329a10_0, L_0000024e6d3359d8;
L_0000024e6d392cb0 .concat [ 2 7 0 0], L_0000024e6d3314b0, L_0000024e6d335a20;
L_0000024e6d392850 .arith/sum 9, L_0000024e6d391bd0, L_0000024e6d392cb0;
L_0000024e6d391db0 .concat [ 8 1 0 0], v0000024e6d3296f0_0, L_0000024e6d335a68;
L_0000024e6d3928f0 .concat [ 2 7 0 0], L_0000024e6d3314b0, L_0000024e6d335ab0;
L_0000024e6d392990 .arith/sum 9, L_0000024e6d391db0, L_0000024e6d3928f0;
L_0000024e6d391c70 .concat [ 8 1 0 0], v0000024e6d329a10_0, L_0000024e6d335af8;
L_0000024e6d392210 .concat [ 2 7 0 0], L_0000024e6d331cd0, L_0000024e6d335b40;
L_0000024e6d392350 .arith/sum 9, L_0000024e6d391c70, L_0000024e6d392210;
L_0000024e6d392d50 .part L_0000024e6d3321d0, 8, 1;
L_0000024e6d392a30 .part L_0000024e6d3321d0, 0, 8;
L_0000024e6d392ad0 .functor MUXZ 8, L_0000024e6d392a30, L_0000024e6d335b88, L_0000024e6d392d50, C4<>;
L_0000024e6d392b70 .part L_0000024e6d392e90, 8, 1;
L_0000024e6d392490 .part L_0000024e6d392e90, 0, 8;
L_0000024e6d391d10 .functor MUXZ 8, L_0000024e6d392490, L_0000024e6d335bd0, L_0000024e6d392b70, C4<>;
L_0000024e6d392df0 .part L_0000024e6d3919f0, 8, 1;
L_0000024e6d391ef0 .part L_0000024e6d3919f0, 0, 8;
L_0000024e6d3925d0 .functor MUXZ 8, L_0000024e6d391ef0, L_0000024e6d335c18, L_0000024e6d392df0, C4<>;
L_0000024e6d3920d0 .part L_0000024e6d392fd0, 8, 1;
L_0000024e6d392530 .part L_0000024e6d392fd0, 0, 8;
L_0000024e6d3922b0 .functor MUXZ 8, L_0000024e6d392530, L_0000024e6d335c60, L_0000024e6d3920d0, C4<>;
L_0000024e6d391f90 .part L_0000024e6d392c10, 8, 1;
L_0000024e6d392030 .part L_0000024e6d392c10, 0, 8;
L_0000024e6d392670 .functor MUXZ 8, L_0000024e6d392030, L_0000024e6d335ca8, L_0000024e6d391f90, C4<>;
L_0000024e6d3923f0 .part L_0000024e6d392850, 8, 1;
L_0000024e6d390190 .part L_0000024e6d392850, 0, 8;
L_0000024e6d3913b0 .functor MUXZ 8, L_0000024e6d390190, L_0000024e6d335cf0, L_0000024e6d3923f0, C4<>;
L_0000024e6d391810 .part L_0000024e6d392990, 8, 1;
L_0000024e6d390eb0 .part L_0000024e6d392990, 0, 8;
L_0000024e6d38fab0 .functor MUXZ 8, L_0000024e6d390eb0, L_0000024e6d335d38, L_0000024e6d391810, C4<>;
L_0000024e6d391130 .part L_0000024e6d392350, 8, 1;
L_0000024e6d390f50 .part L_0000024e6d392350, 0, 8;
L_0000024e6d391770 .functor MUXZ 8, L_0000024e6d390f50, L_0000024e6d335d80, L_0000024e6d391130, C4<>;
L_0000024e6d38fc90 .cmp/ge 8, L_0000024e6d391d10, L_0000024e6d392ad0;
L_0000024e6d3914f0 .functor MUXZ 8, L_0000024e6d391d10, L_0000024e6d392ad0, L_0000024e6d38fc90, C4<>;
L_0000024e6d38ffb0 .cmp/ge 8, L_0000024e6d391d10, L_0000024e6d392ad0;
L_0000024e6d391310 .functor MUXZ 1, L_0000024e6d335e10, L_0000024e6d335dc8, L_0000024e6d38ffb0, C4<>;
L_0000024e6d390ff0 .cmp/ge 8, L_0000024e6d3922b0, L_0000024e6d3925d0;
L_0000024e6d390730 .functor MUXZ 8, L_0000024e6d3922b0, L_0000024e6d3925d0, L_0000024e6d390ff0, C4<>;
L_0000024e6d3905f0 .cmp/ge 8, L_0000024e6d3922b0, L_0000024e6d3925d0;
L_0000024e6d391090 .functor MUXZ 1, L_0000024e6d335ea0, L_0000024e6d335e58, L_0000024e6d3905f0, C4<>;
L_0000024e6d390e10 .cmp/ge 8, L_0000024e6d3913b0, L_0000024e6d392670;
L_0000024e6d391450 .functor MUXZ 8, L_0000024e6d3913b0, L_0000024e6d392670, L_0000024e6d390e10, C4<>;
L_0000024e6d3902d0 .cmp/ge 8, L_0000024e6d3913b0, L_0000024e6d392670;
L_0000024e6d390d70 .functor MUXZ 1, L_0000024e6d335f30, L_0000024e6d335ee8, L_0000024e6d3902d0, C4<>;
L_0000024e6d390b90 .cmp/ge 8, L_0000024e6d391770, L_0000024e6d38fab0;
L_0000024e6d3911d0 .functor MUXZ 8, L_0000024e6d391770, L_0000024e6d38fab0, L_0000024e6d390b90, C4<>;
L_0000024e6d390910 .concat8 [ 1 1 1 1], L_0000024e6d391310, L_0000024e6d391090, L_0000024e6d390d70, L_0000024e6d38ff10;
L_0000024e6d391590 .cmp/ge 8, L_0000024e6d391770, L_0000024e6d38fab0;
L_0000024e6d38ff10 .functor MUXZ 1, L_0000024e6d335fc0, L_0000024e6d335f78, L_0000024e6d391590, C4<>;
S_0000024e6d256a80 .scope module, "bmu_inst" "bmu" 3 63, 5 4 0, S_0000024e6d26d250;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "piso_data_i";
    .port_info 1 /OUTPUT 2 "bm_s0_s0_o";
    .port_info 2 /OUTPUT 2 "bm_s0_s2_o";
    .port_info 3 /OUTPUT 2 "bm_s1_s0_o";
    .port_info 4 /OUTPUT 2 "bm_s1_s2_o";
    .port_info 5 /OUTPUT 2 "bm_s2_s1_o";
    .port_info 6 /OUTPUT 2 "bm_s2_s3_o";
    .port_info 7 /OUTPUT 2 "bm_s3_s1_o";
    .port_info 8 /OUTPUT 2 "bm_s3_s3_o";
P_0000024e6d266ba0 .param/l "C00" 0 5 28, C4<00>;
P_0000024e6d266bd8 .param/l "C01" 0 5 29, C4<11>;
P_0000024e6d266c10 .param/l "C12" 0 5 30, C4<10>;
P_0000024e6d266c48 .param/l "C13" 0 5 31, C4<01>;
P_0000024e6d266c80 .param/l "C20" 0 5 33, C4<11>;
P_0000024e6d266cb8 .param/l "C21" 0 5 34, C4<00>;
P_0000024e6d266cf0 .param/l "C32" 0 5 35, C4<01>;
P_0000024e6d266d28 .param/l "C33" 0 5 36, C4<10>;
L_0000024e6d335288 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000024e6d29fc70 .functor XOR 2, L_0000024e6d3323b0, L_0000024e6d335288, C4<00>, C4<00>;
L_0000024e6d335360 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
L_0000024e6d29f6c0 .functor XOR 2, L_0000024e6d3323b0, L_0000024e6d335360, C4<00>, C4<00>;
L_0000024e6d335438 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
L_0000024e6d29ee00 .functor XOR 2, L_0000024e6d3323b0, L_0000024e6d335438, C4<00>, C4<00>;
L_0000024e6d335510 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
L_0000024e6d29ee70 .functor XOR 2, L_0000024e6d3323b0, L_0000024e6d335510, C4<00>, C4<00>;
v0000024e6d327170_0 .net/2u *"_ivl_0", 1 0, L_0000024e6d335288;  1 drivers
v0000024e6d32a7d0_0 .net *"_ivl_11", 0 0, L_0000024e6d331370;  1 drivers
v0000024e6d32a4b0_0 .net *"_ivl_12", 1 0, L_0000024e6d332ef0;  1 drivers
L_0000024e6d335318 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024e6d329970_0 .net *"_ivl_15", 0 0, L_0000024e6d335318;  1 drivers
v0000024e6d32a870_0 .net/2u *"_ivl_18", 1 0, L_0000024e6d335360;  1 drivers
v0000024e6d32a910_0 .net *"_ivl_23", 0 0, L_0000024e6d331870;  1 drivers
v0000024e6d32aeb0_0 .net *"_ivl_24", 1 0, L_0000024e6d3329f0;  1 drivers
L_0000024e6d3353a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024e6d32a730_0 .net *"_ivl_27", 0 0, L_0000024e6d3353a8;  1 drivers
v0000024e6d32a410_0 .net *"_ivl_29", 0 0, L_0000024e6d331a50;  1 drivers
v0000024e6d32ae10_0 .net *"_ivl_30", 1 0, L_0000024e6d3317d0;  1 drivers
L_0000024e6d3353f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024e6d329ab0_0 .net *"_ivl_33", 0 0, L_0000024e6d3353f0;  1 drivers
v0000024e6d32a190_0 .net/2u *"_ivl_36", 1 0, L_0000024e6d335438;  1 drivers
v0000024e6d32a230_0 .net *"_ivl_41", 0 0, L_0000024e6d331910;  1 drivers
v0000024e6d32acd0_0 .net *"_ivl_42", 1 0, L_0000024e6d3324f0;  1 drivers
L_0000024e6d335480 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024e6d32ad70_0 .net *"_ivl_45", 0 0, L_0000024e6d335480;  1 drivers
v0000024e6d32aaf0_0 .net *"_ivl_47", 0 0, L_0000024e6d331af0;  1 drivers
v0000024e6d32a550_0 .net *"_ivl_48", 1 0, L_0000024e6d332c70;  1 drivers
v0000024e6d32af50_0 .net *"_ivl_5", 0 0, L_0000024e6d332130;  1 drivers
L_0000024e6d3354c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024e6d32ab90_0 .net *"_ivl_51", 0 0, L_0000024e6d3354c8;  1 drivers
v0000024e6d329b50_0 .net/2u *"_ivl_54", 1 0, L_0000024e6d335510;  1 drivers
v0000024e6d329150_0 .net *"_ivl_59", 0 0, L_0000024e6d332db0;  1 drivers
v0000024e6d329dd0_0 .net *"_ivl_6", 1 0, L_0000024e6d332450;  1 drivers
v0000024e6d32aff0_0 .net *"_ivl_60", 1 0, L_0000024e6d331ff0;  1 drivers
L_0000024e6d335558 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024e6d3298d0_0 .net *"_ivl_63", 0 0, L_0000024e6d335558;  1 drivers
v0000024e6d32aa50_0 .net *"_ivl_65", 0 0, L_0000024e6d332e50;  1 drivers
v0000024e6d329fb0_0 .net *"_ivl_66", 1 0, L_0000024e6d331550;  1 drivers
L_0000024e6d3355a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024e6d3295b0_0 .net *"_ivl_69", 0 0, L_0000024e6d3355a0;  1 drivers
L_0000024e6d3352d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024e6d329830_0 .net *"_ivl_9", 0 0, L_0000024e6d3352d0;  1 drivers
v0000024e6d32a2d0_0 .net "bm_s0_s0_o", 1 0, L_0000024e6d331d70;  alias, 1 drivers
v0000024e6d329e70_0 .net "bm_s0_s2_o", 1 0, L_0000024e6d331e10;  alias, 1 drivers
v0000024e6d32a9b0_0 .net "bm_s1_s0_o", 1 0, L_0000024e6d3355e8;  alias, 1 drivers
v0000024e6d32a5f0_0 .net "bm_s1_s2_o", 1 0, L_0000024e6d331cd0;  alias, 1 drivers
v0000024e6d32ac30_0 .net "bm_s2_s1_o", 1 0, L_0000024e6d335630;  alias, 1 drivers
v0000024e6d329c90_0 .net "bm_s2_s3_o", 1 0, L_0000024e6d3314b0;  alias, 1 drivers
v0000024e6d3291f0_0 .net "bm_s3_s1_o", 1 0, L_0000024e6d335678;  alias, 1 drivers
v0000024e6d329290_0 .net "bm_s3_s3_o", 1 0, L_0000024e6d3356c0;  alias, 1 drivers
v0000024e6d329f10_0 .net "diff_s0_s0", 1 0, L_0000024e6d29fc70;  1 drivers
v0000024e6d329330_0 .net "diff_s0_s2", 1 0, L_0000024e6d29f6c0;  1 drivers
v0000024e6d32a050_0 .net "diff_s1_s2", 1 0, L_0000024e6d29ee00;  1 drivers
v0000024e6d3293d0_0 .net "diff_s2_s3", 1 0, L_0000024e6d29ee70;  1 drivers
v0000024e6d329790_0 .net "piso_data_i", 1 0, L_0000024e6d3323b0;  alias, 1 drivers
E_0000024e6d2c3230 .event anyedge, v0000024e6d329790_0;
L_0000024e6d332130 .part L_0000024e6d29fc70, 1, 1;
L_0000024e6d332450 .concat [ 1 1 0 0], L_0000024e6d332130, L_0000024e6d3352d0;
L_0000024e6d331370 .part L_0000024e6d29fc70, 0, 1;
L_0000024e6d332ef0 .concat [ 1 1 0 0], L_0000024e6d331370, L_0000024e6d335318;
L_0000024e6d331d70 .arith/sum 2, L_0000024e6d332450, L_0000024e6d332ef0;
L_0000024e6d331870 .part L_0000024e6d29f6c0, 1, 1;
L_0000024e6d3329f0 .concat [ 1 1 0 0], L_0000024e6d331870, L_0000024e6d3353a8;
L_0000024e6d331a50 .part L_0000024e6d29f6c0, 0, 1;
L_0000024e6d3317d0 .concat [ 1 1 0 0], L_0000024e6d331a50, L_0000024e6d3353f0;
L_0000024e6d331e10 .arith/sum 2, L_0000024e6d3329f0, L_0000024e6d3317d0;
L_0000024e6d331910 .part L_0000024e6d29ee00, 1, 1;
L_0000024e6d3324f0 .concat [ 1 1 0 0], L_0000024e6d331910, L_0000024e6d335480;
L_0000024e6d331af0 .part L_0000024e6d29ee00, 0, 1;
L_0000024e6d332c70 .concat [ 1 1 0 0], L_0000024e6d331af0, L_0000024e6d3354c8;
L_0000024e6d331cd0 .arith/sum 2, L_0000024e6d3324f0, L_0000024e6d332c70;
L_0000024e6d332db0 .part L_0000024e6d29ee70, 1, 1;
L_0000024e6d331ff0 .concat [ 1 1 0 0], L_0000024e6d332db0, L_0000024e6d335558;
L_0000024e6d332e50 .part L_0000024e6d29ee70, 0, 1;
L_0000024e6d331550 .concat [ 1 1 0 0], L_0000024e6d332e50, L_0000024e6d3355a0;
L_0000024e6d3314b0 .arith/sum 2, L_0000024e6d331ff0, L_0000024e6d331550;
S_0000024e6d24eb20 .scope module, "pmu_inst" "pmu" 3 125, 6 1 0, S_0000024e6d26d250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "valid_i";
    .port_info 3 /INPUT 8 "pm_new_s0_i";
    .port_info 4 /INPUT 8 "pm_new_s1_i";
    .port_info 5 /INPUT 8 "pm_new_s2_i";
    .port_info 6 /INPUT 8 "pm_new_s3_i";
    .port_info 7 /OUTPUT 8 "pm_current_s0_o";
    .port_info 8 /OUTPUT 8 "pm_current_s1_o";
    .port_info 9 /OUTPUT 8 "pm_current_s2_o";
    .port_info 10 /OUTPUT 8 "pm_current_s3_o";
P_0000024e6d2cdd10 .param/l "PM_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0000024e6d2cdd48 .param/l "TBL" 0 6 2, +C4<00000000000000000000000000100000>;
v0000024e6d329470_0 .net "clk", 0 0, o0000024e6d2e2008;  alias, 0 drivers
v0000024e6d329510_0 .var "min_pm", 7 0;
v0000024e6d329650_0 .var "pm_current_s0_o", 7 0;
v0000024e6d3296f0_0 .var "pm_current_s1_o", 7 0;
v0000024e6d32a0f0_0 .var "pm_current_s2_o", 7 0;
v0000024e6d329a10_0 .var "pm_current_s3_o", 7 0;
v0000024e6d329bf0_0 .net "pm_new_s0_i", 7 0, L_0000024e6d3914f0;  alias, 1 drivers
v0000024e6d32a690_0 .net "pm_new_s1_i", 7 0, L_0000024e6d390730;  alias, 1 drivers
v0000024e6d32a370_0 .net "pm_new_s2_i", 7 0, L_0000024e6d391450;  alias, 1 drivers
v0000024e6d329d30_0 .net "pm_new_s3_i", 7 0, L_0000024e6d3911d0;  alias, 1 drivers
v0000024e6d32ce20_0 .net "rst_n", 0 0, o0000024e6d2e2068;  alias, 0 drivers
v0000024e6d32b8e0_0 .net "valid_i", 0 0, v0000024e6d32f400_0;  alias, 1 drivers
E_0000024e6d2c3330/0 .event negedge, v0000024e6d32ce20_0;
E_0000024e6d2c3330/1 .event posedge, v0000024e6d329470_0;
E_0000024e6d2c3330 .event/or E_0000024e6d2c3330/0, E_0000024e6d2c3330/1;
E_0000024e6d2c2db0/0 .event anyedge, v0000024e6d326630_0, v0000024e6d3278f0_0, v0000024e6d329510_0, v0000024e6d3263b0_0;
E_0000024e6d2c2db0/1 .event anyedge, v0000024e6d327990_0;
E_0000024e6d2c2db0 .event/or E_0000024e6d2c2db0/0, E_0000024e6d2c2db0/1;
S_0000024e6d24ecb0 .scope module, "tbu_inst" "tbu" 3 148, 7 1 0, S_0000024e6d26d250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "valid_i";
    .port_info 3 /INPUT 4 "dec_bits_i";
    .port_info 4 /INPUT 8 "pm_s0_i";
    .port_info 5 /INPUT 8 "pm_s1_i";
    .port_info 6 /INPUT 8 "pm_s2_i";
    .port_info 7 /INPUT 8 "pm_s3_i";
    .port_info 8 /OUTPUT 1 "data_serial_o";
    .port_info 9 /OUTPUT 1 "valid_serial_o";
    .port_info 10 /OUTPUT 1 "busy_o";
P_0000024e6d24d890 .param/l "PIPE_LEN" 1 7 22, +C4<00000000000000000000000000100000>;
P_0000024e6d24d8c8 .param/l "PM_WIDTH" 0 7 3, +C4<00000000000000000000000000001000>;
P_0000024e6d24d900 .param/l "TBL" 0 7 2, +C4<00000000000000000000000000100000>;
v0000024e6d32c100_0 .net *"_ivl_12", 31 0, L_0000024e6d38f650;  1 drivers
L_0000024e6d336008 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024e6d32cba0_0 .net *"_ivl_15", 29 0, L_0000024e6d336008;  1 drivers
L_0000024e6d336050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024e6d32be80_0 .net/2u *"_ivl_16", 31 0, L_0000024e6d336050;  1 drivers
v0000024e6d32bf20_0 .net *"_ivl_18", 0 0, L_0000024e6d38f830;  1 drivers
v0000024e6d32ba20_0 .net *"_ivl_21", 0 0, L_0000024e6d38fbf0;  1 drivers
v0000024e6d32bb60_0 .net *"_ivl_22", 31 0, L_0000024e6d391630;  1 drivers
L_0000024e6d336098 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024e6d32bc00_0 .net *"_ivl_25", 29 0, L_0000024e6d336098;  1 drivers
L_0000024e6d3360e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024e6d32b520_0 .net/2u *"_ivl_26", 31 0, L_0000024e6d3360e0;  1 drivers
v0000024e6d32cce0_0 .net *"_ivl_28", 0 0, L_0000024e6d3918b0;  1 drivers
v0000024e6d32c4c0_0 .net *"_ivl_31", 0 0, L_0000024e6d38fd30;  1 drivers
v0000024e6d32b660_0 .net *"_ivl_32", 31 0, L_0000024e6d38f1f0;  1 drivers
L_0000024e6d336128 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024e6d32c600_0 .net *"_ivl_35", 29 0, L_0000024e6d336128;  1 drivers
L_0000024e6d336170 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000024e6d32b980_0 .net/2u *"_ivl_36", 31 0, L_0000024e6d336170;  1 drivers
v0000024e6d32b3e0_0 .net *"_ivl_38", 0 0, L_0000024e6d3916d0;  1 drivers
v0000024e6d32cec0_0 .net *"_ivl_41", 0 0, L_0000024e6d391950;  1 drivers
v0000024e6d32c740_0 .net *"_ivl_43", 0 0, L_0000024e6d390c30;  1 drivers
v0000024e6d32c420_0 .net *"_ivl_44", 0 0, L_0000024e6d38f290;  1 drivers
v0000024e6d32b700_0 .net *"_ivl_46", 0 0, L_0000024e6d38fe70;  1 drivers
v0000024e6d32c7e0_0 .var "best_state", 1 0;
v0000024e6d32ca60_0 .net "busy_o", 0 0, L_0000024e6d3361b8;  alias, 1 drivers
v0000024e6d32c6a0_0 .net "clk", 0 0, o0000024e6d2e2008;  alias, 0 drivers
v0000024e6d32cd80_0 .net "data_serial_o", 0 0, L_0000024e6d38f330;  alias, 1 drivers
v0000024e6d32c880_0 .net "dec_bits_i", 3 0, L_0000024e6d390910;  alias, 1 drivers
v0000024e6d32bac0_0 .net "min01_vs_min23", 0 0, L_0000024e6d38fb50;  1 drivers
v0000024e6d32c240_0 .net "min_01", 7 0, L_0000024e6d391270;  1 drivers
v0000024e6d32cc40_0 .net "min_23", 7 0, L_0000024e6d390410;  1 drivers
v0000024e6d32b840_0 .var "path_s0", 31 0;
v0000024e6d32c9c0_0 .var "path_s1", 31 0;
v0000024e6d32bca0_0 .var "path_s2", 31 0;
v0000024e6d32b5c0_0 .var "path_s3", 31 0;
v0000024e6d32c920_0 .net "pm_s0_i", 7 0, L_0000024e6d3914f0;  alias, 1 drivers
v0000024e6d32b480_0 .net "pm_s1_i", 7 0, L_0000024e6d390730;  alias, 1 drivers
v0000024e6d32cb00_0 .net "pm_s2_i", 7 0, L_0000024e6d391450;  alias, 1 drivers
v0000024e6d32cf60_0 .net "pm_s3_i", 7 0, L_0000024e6d3911d0;  alias, 1 drivers
v0000024e6d32c1a0_0 .net "rst_n", 0 0, o0000024e6d2e2068;  alias, 0 drivers
v0000024e6d32bd40_0 .net "s0_vs_s1", 0 0, L_0000024e6d38f470;  1 drivers
v0000024e6d32d000_0 .net "s2_vs_s3", 0 0, L_0000024e6d390690;  1 drivers
v0000024e6d32b7a0_0 .net "valid_i", 0 0, v0000024e6d32f400_0;  alias, 1 drivers
v0000024e6d32bfc0_0 .var "valid_pipe", 31 0;
v0000024e6d32b160_0 .net "valid_serial_o", 0 0, L_0000024e6d390050;  alias, 1 drivers
E_0000024e6d2c37f0 .event posedge, v0000024e6d329470_0;
E_0000024e6d2c38b0 .event anyedge, v0000024e6d32bac0_0, v0000024e6d32d000_0, v0000024e6d32bd40_0;
L_0000024e6d38f470 .cmp/gt 8, L_0000024e6d3914f0, L_0000024e6d390730;
L_0000024e6d390690 .cmp/gt 8, L_0000024e6d391450, L_0000024e6d3911d0;
L_0000024e6d391270 .functor MUXZ 8, L_0000024e6d3914f0, L_0000024e6d390730, L_0000024e6d38f470, C4<>;
L_0000024e6d390410 .functor MUXZ 8, L_0000024e6d391450, L_0000024e6d3911d0, L_0000024e6d390690, C4<>;
L_0000024e6d38fb50 .cmp/gt 8, L_0000024e6d391270, L_0000024e6d390410;
L_0000024e6d390050 .part v0000024e6d32bfc0_0, 31, 1;
L_0000024e6d38f650 .concat [ 2 30 0 0], v0000024e6d32c7e0_0, L_0000024e6d336008;
L_0000024e6d38f830 .cmp/eq 32, L_0000024e6d38f650, L_0000024e6d336050;
L_0000024e6d38fbf0 .part v0000024e6d32b840_0, 31, 1;
L_0000024e6d391630 .concat [ 2 30 0 0], v0000024e6d32c7e0_0, L_0000024e6d336098;
L_0000024e6d3918b0 .cmp/eq 32, L_0000024e6d391630, L_0000024e6d3360e0;
L_0000024e6d38fd30 .part v0000024e6d32c9c0_0, 31, 1;
L_0000024e6d38f1f0 .concat [ 2 30 0 0], v0000024e6d32c7e0_0, L_0000024e6d336128;
L_0000024e6d3916d0 .cmp/eq 32, L_0000024e6d38f1f0, L_0000024e6d336170;
L_0000024e6d391950 .part v0000024e6d32bca0_0, 31, 1;
L_0000024e6d390c30 .part v0000024e6d32b5c0_0, 31, 1;
L_0000024e6d38f290 .functor MUXZ 1, L_0000024e6d390c30, L_0000024e6d391950, L_0000024e6d3916d0, C4<>;
L_0000024e6d38fe70 .functor MUXZ 1, L_0000024e6d38f290, L_0000024e6d38fd30, L_0000024e6d3918b0, C4<>;
L_0000024e6d38f330 .functor MUXZ 1, L_0000024e6d38fe70, L_0000024e6d38fbf0, L_0000024e6d38f830, C4<>;
S_0000024e6d229160 .scope module, "fifo_inst" "sync_fifo" 2 60, 8 1 0, S_0000024e6d29b160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 16 "wr_data_i";
    .port_info 4 /OUTPUT 1 "full_o";
    .port_info 5 /INPUT 1 "rd_en_i";
    .port_info 6 /OUTPUT 16 "rd_data_o";
    .port_info 7 /OUTPUT 1 "empty_o";
P_0000024e6d2ccf10 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000010000>;
P_0000024e6d2ccf48 .param/l "FIFO_DEPTH" 0 8 3, +C4<00000000000000000000000000010000>;
v0000024e6d3309e0_0 .net *"_ivl_0", 31 0, L_0000024e6d331c30;  1 drivers
L_0000024e6d3351f8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024e6d330940_0 .net *"_ivl_11", 26 0, L_0000024e6d3351f8;  1 drivers
L_0000024e6d335240 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024e6d330800_0 .net/2u *"_ivl_12", 31 0, L_0000024e6d335240;  1 drivers
L_0000024e6d335168 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024e6d330260_0 .net *"_ivl_3", 26 0, L_0000024e6d335168;  1 drivers
L_0000024e6d3351b0 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0000024e6d32fe00_0 .net/2u *"_ivl_4", 31 0, L_0000024e6d3351b0;  1 drivers
v0000024e6d330d00_0 .net *"_ivl_8", 31 0, L_0000024e6d332d10;  1 drivers
v0000024e6d330a80_0 .net "clk", 0 0, o0000024e6d2e2008;  alias, 0 drivers
v0000024e6d330440_0 .var "count", 4 0;
v0000024e6d330580_0 .net "empty_o", 0 0, L_0000024e6d331f50;  alias, 1 drivers
v0000024e6d32f220_0 .net "full_o", 0 0, L_0000024e6d331410;  alias, 1 drivers
v0000024e6d330620 .array "mem", 15 0, 15 0;
v0000024e6d330b20_0 .var "rd_data_o", 15 0;
v0000024e6d32fcc0_0 .net "rd_en_i", 0 0, v0000024e6d332590_0;  1 drivers
v0000024e6d330760_0 .var "rd_ptr", 3 0;
v0000024e6d330da0_0 .net "rst_n", 0 0, o0000024e6d2e2068;  alias, 0 drivers
v0000024e6d32fd60_0 .net "wr_data_i", 15 0, o0000024e6d2e2e78;  alias, 0 drivers
v0000024e6d330ee0_0 .net "wr_en_i", 0 0, o0000024e6d2e2ea8;  alias, 0 drivers
v0000024e6d32f5e0_0 .var "wr_ptr", 3 0;
L_0000024e6d331c30 .concat [ 5 27 0 0], v0000024e6d330440_0, L_0000024e6d335168;
L_0000024e6d331410 .cmp/eq 32, L_0000024e6d331c30, L_0000024e6d3351b0;
L_0000024e6d332d10 .concat [ 5 27 0 0], v0000024e6d330440_0, L_0000024e6d3351f8;
L_0000024e6d331f50 .cmp/eq 32, L_0000024e6d332d10, L_0000024e6d335240;
S_0000024e6d232cc0 .scope module, "piso_inst" "piso" 2 148, 9 1 0, S_0000024e6d29b160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_i";
    .port_info 3 /INPUT 16 "data_parallel_i";
    .port_info 4 /OUTPUT 2 "data_serial_o";
    .port_info 5 /OUTPUT 1 "valid_serial_o";
    .port_info 6 /OUTPUT 1 "busy_o";
P_0000024e6d2c35f0 .param/l "TBL" 0 9 2, +C4<00000000000000000000000000100000>;
v0000024e6d32ff40_0 .var "bit_cnt", 3 0;
v0000024e6d330bc0_0 .var "busy_o", 0 0;
v0000024e6d32f7c0_0 .net "clk", 0 0, o0000024e6d2e2008;  alias, 0 drivers
v0000024e6d32f180_0 .net "data_parallel_i", 15 0, v0000024e6d3328b0_0;  1 drivers
v0000024e6d3306c0_0 .net "data_serial_o", 1 0, L_0000024e6d3323b0;  alias, 1 drivers
v0000024e6d331020_0 .net "load_i", 0 0, v0000024e6d332270_0;  1 drivers
v0000024e6d330c60_0 .net "rst_n", 0 0, o0000024e6d2e2068;  alias, 0 drivers
v0000024e6d3308a0_0 .var "shift_reg", 15 0;
v0000024e6d32f400_0 .var "valid_serial_o", 0 0;
L_0000024e6d3323b0 .part v0000024e6d3308a0_0, 14, 2;
S_0000024e6d232e50 .scope module, "sipo_inst" "sipo" 2 189, 10 1 0, S_0000024e6d29b160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "data_serial_i";
    .port_info 3 /INPUT 1 "valid_serial_i";
    .port_info 4 /OUTPUT 8 "data_parallel_o";
    .port_info 5 /OUTPUT 1 "byte_ready_o";
v0000024e6d32f860_0 .var "bit_cnt", 2 0;
v0000024e6d32f9a0_0 .var "byte_ready_o", 0 0;
v0000024e6d32fa40_0 .net "clk", 0 0, o0000024e6d2e2008;  alias, 0 drivers
v0000024e6d330120_0 .var "data_parallel_o", 7 0;
v0000024e6d32ffe0_0 .net "data_serial_i", 0 0, L_0000024e6d38f330;  alias, 1 drivers
v0000024e6d32fb80_0 .net "rst_n", 0 0, o0000024e6d2e2068;  alias, 0 drivers
v0000024e6d32fc20_0 .var "shift_reg", 7 0;
v0000024e6d333030_0 .net "valid_serial_i", 0 0, L_0000024e6d390050;  alias, 1 drivers
    .scope S_0000024e6d229160;
T_0 ;
    %wait E_0000024e6d2c3330;
    %load/vec4 v0000024e6d330da0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024e6d32f5e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024e6d330760_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024e6d330440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000024e6d330b20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024e6d330ee0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0000024e6d32f220_0;
    %nor/r;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000024e6d32fd60_0;
    %load/vec4 v0000024e6d32f5e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024e6d330620, 0, 4;
    %load/vec4 v0000024e6d32f5e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000024e6d32f5e0_0, 0;
T_0.2 ;
    %load/vec4 v0000024e6d32fcc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.7, 9;
    %load/vec4 v0000024e6d330580_0;
    %nor/r;
    %and;
T_0.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %load/vec4 v0000024e6d330760_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000024e6d330620, 4;
    %assign/vec4 v0000024e6d330b20_0, 0;
    %load/vec4 v0000024e6d330760_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000024e6d330760_0, 0;
T_0.5 ;
    %load/vec4 v0000024e6d330ee0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.11, 10;
    %load/vec4 v0000024e6d32f220_0;
    %nor/r;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.10, 9;
    %load/vec4 v0000024e6d32fcc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.12, 9;
    %load/vec4 v0000024e6d330580_0;
    %nor/r;
    %and;
T_0.12;
    %nor/r;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0000024e6d330440_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000024e6d330440_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0000024e6d32fcc0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.16, 10;
    %load/vec4 v0000024e6d330580_0;
    %nor/r;
    %and;
T_0.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.15, 9;
    %load/vec4 v0000024e6d330ee0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.17, 9;
    %load/vec4 v0000024e6d32f220_0;
    %nor/r;
    %and;
T_0.17;
    %nor/r;
    %and;
T_0.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.13, 8;
    %load/vec4 v0000024e6d330440_0;
    %subi 1, 0, 5;
    %assign/vec4 v0000024e6d330440_0, 0;
T_0.13 ;
T_0.9 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000024e6d232cc0;
T_1 ;
    %wait E_0000024e6d2c3330;
    %load/vec4 v0000024e6d330c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000024e6d3308a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024e6d32ff40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e6d32f400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e6d330bc0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000024e6d331020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000024e6d32f180_0;
    %assign/vec4 v0000024e6d3308a0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000024e6d32ff40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024e6d330bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e6d32f400_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000024e6d330bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024e6d32f400_0, 0;
    %load/vec4 v0000024e6d3308a0_0;
    %parti/s 14, 0, 2;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0000024e6d3308a0_0, 0;
    %load/vec4 v0000024e6d32ff40_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e6d330bc0_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0000024e6d32ff40_0;
    %subi 1, 0, 4;
    %assign/vec4 v0000024e6d32ff40_0, 0;
T_1.7 ;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e6d32f400_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000024e6d232cc0;
T_2 ;
    %wait E_0000024e6d2c37f0;
    %load/vec4 v0000024e6d32f400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %vpi_call 9 51 "$display", "[TIME %0t][PISO_ACTIVE] Reg: %b | Out: %b | Busy: %b", $time, v0000024e6d3308a0_0, v0000024e6d3306c0_0, v0000024e6d330bc0_0 {0 0 0};
T_2.0 ;
    %load/vec4 v0000024e6d331020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %vpi_call 9 56 "$display", "[TIME %0t][PISO_LOAD] Loading new byte: %h", $time, v0000024e6d32f180_0 {0 0 0};
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000024e6d256a80;
T_3 ;
    %wait E_0000024e6d2c3230;
    %vpi_call 5 66 "$display", "[TIME %0t][BMU] Input Symbol: %b | BM(00)=%d, BM(11)=%d, BM(10)=%d, BM(01)=%d", $time, v0000024e6d329790_0, v0000024e6d32a2d0_0, v0000024e6d329e70_0, v0000024e6d32a5f0_0, v0000024e6d329c90_0 {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000024e6d2568f0;
T_4 ;
    %wait E_0000024e6d2c2e30;
    %vpi_call 4 103 "$display", "[TIME %0t][ACSU] PM_In: S0=%d S1=%d S2=%d S3=%d | Dec: %b", $time, v0000024e6d326270_0, v0000024e6d327e90_0, v0000024e6d3269f0_0, v0000024e6d326450_0, v0000024e6d326ef0_0 {0 0 0};
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000024e6d24eb20;
T_5 ;
    %wait E_0000024e6d2c2db0;
    %load/vec4 v0000024e6d329bf0_0;
    %store/vec4 v0000024e6d329510_0, 0, 8;
    %load/vec4 v0000024e6d32a690_0;
    %load/vec4 v0000024e6d329510_0;
    %cmp/u;
    %jmp/0xz  T_5.0, 5;
    %load/vec4 v0000024e6d32a690_0;
    %store/vec4 v0000024e6d329510_0, 0, 8;
T_5.0 ;
    %load/vec4 v0000024e6d32a370_0;
    %load/vec4 v0000024e6d329510_0;
    %cmp/u;
    %jmp/0xz  T_5.2, 5;
    %load/vec4 v0000024e6d32a370_0;
    %store/vec4 v0000024e6d329510_0, 0, 8;
T_5.2 ;
    %load/vec4 v0000024e6d329d30_0;
    %load/vec4 v0000024e6d329510_0;
    %cmp/u;
    %jmp/0xz  T_5.4, 5;
    %load/vec4 v0000024e6d329d30_0;
    %store/vec4 v0000024e6d329510_0, 0, 8;
T_5.4 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000024e6d24eb20;
T_6 ;
    %wait E_0000024e6d2c3330;
    %load/vec4 v0000024e6d32ce20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024e6d329650_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0000024e6d3296f0_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0000024e6d32a0f0_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0000024e6d329a10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000024e6d32b8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000024e6d329bf0_0;
    %load/vec4 v0000024e6d329510_0;
    %sub;
    %assign/vec4 v0000024e6d329650_0, 0;
    %load/vec4 v0000024e6d32a690_0;
    %load/vec4 v0000024e6d329510_0;
    %sub;
    %assign/vec4 v0000024e6d3296f0_0, 0;
    %load/vec4 v0000024e6d32a370_0;
    %load/vec4 v0000024e6d329510_0;
    %sub;
    %assign/vec4 v0000024e6d32a0f0_0, 0;
    %load/vec4 v0000024e6d329d30_0;
    %load/vec4 v0000024e6d329510_0;
    %sub;
    %assign/vec4 v0000024e6d329a10_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000024e6d24ecb0;
T_7 ;
    %wait E_0000024e6d2c38b0;
    %load/vec4 v0000024e6d32bac0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024e6d32c7e0_0, 4, 1;
    %load/vec4 v0000024e6d32bac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %load/vec4 v0000024e6d32d000_0;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0000024e6d32bd40_0;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024e6d32c7e0_0, 4, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000024e6d24ecb0;
T_8 ;
    %wait E_0000024e6d2c3330;
    %load/vec4 v0000024e6d32c1a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024e6d32b840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024e6d32c9c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024e6d32bca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024e6d32b5c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024e6d32bfc0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000024e6d32b7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000024e6d32c880_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.4, 8;
    %load/vec4 v0000024e6d32b840_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %load/vec4 v0000024e6d32bca0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %assign/vec4 v0000024e6d32b840_0, 0;
    %load/vec4 v0000024e6d32c880_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.6, 8;
    %load/vec4 v0000024e6d32b840_0;
    %parti/s 31, 0, 2;
    %concati/vec4 1, 0, 1;
    %jmp/1 T_8.7, 8;
T_8.6 ; End of true expr.
    %load/vec4 v0000024e6d32bca0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 1, 0, 1;
    %jmp/0 T_8.7, 8;
 ; End of false expr.
    %blend;
T_8.7;
    %assign/vec4 v0000024e6d32c9c0_0, 0;
    %load/vec4 v0000024e6d32c880_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.8, 8;
    %load/vec4 v0000024e6d32c9c0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %load/vec4 v0000024e6d32b5c0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
    %assign/vec4 v0000024e6d32bca0_0, 0;
    %load/vec4 v0000024e6d32c880_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.10, 8;
    %load/vec4 v0000024e6d32c9c0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 1, 0, 1;
    %jmp/1 T_8.11, 8;
T_8.10 ; End of true expr.
    %load/vec4 v0000024e6d32b5c0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 1, 0, 1;
    %jmp/0 T_8.11, 8;
 ; End of false expr.
    %blend;
T_8.11;
    %assign/vec4 v0000024e6d32b5c0_0, 0;
    %load/vec4 v0000024e6d32bfc0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0000024e6d32bfc0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000024e6d32bfc0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0000024e6d32bfc0_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000024e6d24ecb0;
T_9 ;
    %wait E_0000024e6d2c37f0;
    %load/vec4 v0000024e6d32b160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %vpi_call 7 82 "$display", "[TIME %0t][TBU] Best: %d | Data: %b | Valid: %b", $time, v0000024e6d32c7e0_0, v0000024e6d32cd80_0, v0000024e6d32b160_0 {0 0 0};
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000024e6d232e50;
T_10 ;
    %wait E_0000024e6d2c3330;
    %load/vec4 v0000024e6d32fb80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024e6d32fc20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024e6d32f860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e6d32f9a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024e6d330120_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e6d32f9a0_0, 0;
    %load/vec4 v0000024e6d333030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000024e6d32ffe0_0;
    %load/vec4 v0000024e6d32fc20_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000024e6d32fc20_0, 0;
    %load/vec4 v0000024e6d32f860_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0000024e6d32ffe0_0;
    %load/vec4 v0000024e6d32fc20_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000024e6d330120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024e6d32f9a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024e6d32f860_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0000024e6d32f860_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000024e6d32f860_0, 0;
T_10.5 ;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000024e6d29b160;
T_11 ;
    %wait E_0000024e6d2c3330;
    %load/vec4 v0000024e6d331eb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024e6d331230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e6d332590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e6d332270_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000024e6d3328b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024e6d331b90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000024e6d331230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %jmp T_11.7;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e6d332270_0, 0;
    %load/vec4 v0000024e6d332770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %load/vec4 v0000024e6d3326d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024e6d332590_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024e6d331b90_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000024e6d331230_0, 0;
    %jmp T_11.11;
T_11.10 ;
    %load/vec4 v0000024e6d331b90_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %jmp/0xz  T_11.12, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000024e6d3328b0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000024e6d331230_0, 0;
    %load/vec4 v0000024e6d331b90_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000024e6d331b90_0, 0;
T_11.12 ;
T_11.11 ;
T_11.8 ;
    %jmp T_11.7;
T_11.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e6d332590_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000024e6d331230_0, 0;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v0000024e6d332bd0_0;
    %assign/vec4 v0000024e6d3328b0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000024e6d331230_0, 0;
    %jmp T_11.7;
T_11.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024e6d332270_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000024e6d331230_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e6d332270_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024e6d331230_0, 0;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "system_top.v";
    "./viterbi_core.v";
    "./acsu.v";
    "./bmu.v";
    "./pmu.v";
    "./tbu.v";
    "./sync_fifo.v";
    "./piso.v";
    "./sipo.v";
