* ******************************************************************************

* iCEcube Router

* Version:            2016.02.27810

* Build Date:         Jan 29 2016 01:49:27

* File Generated:     Aug 24 2016 00:01:49

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : GENERIC_FIFO_1.n4721
T_2_12_wire_logic_cluster/lc_4/out
T_1_12_lc_trk_g2_4
T_1_12_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_4/out
T_1_12_lc_trk_g2_4
T_1_12_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_4/out
T_1_11_lc_trk_g2_4
T_1_11_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_4/out
T_1_11_lc_trk_g2_4
T_1_11_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_4/out
T_1_11_lc_trk_g2_4
T_1_11_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_4/out
T_1_11_lc_trk_g2_4
T_1_11_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_4/out
T_1_11_lc_trk_g2_4
T_1_11_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_4/out
T_1_11_lc_trk_g2_4
T_1_11_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_4/out
T_1_11_lc_trk_g2_4
T_1_11_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_4/out
T_1_11_lc_trk_g2_4
T_1_11_wire_logic_cluster/lc_5/s_r

End 

Net : GENERIC_FIFO_1.n20_adj_1274
T_2_11_wire_logic_cluster/lc_3/out
T_2_12_lc_trk_g0_3
T_2_12_wire_logic_cluster/lc_4/in_3

End 

Net : bfn_1_14_0_
T_1_14_wire_logic_cluster/carry_in_mux/cout
T_1_14_wire_logic_cluster/lc_0/in_3

Net : GENERIC_FIFO_1.n7814
T_2_13_wire_logic_cluster/lc_5/cout
T_2_13_wire_logic_cluster/lc_6/in_3

Net : GENERIC_FIFO_1.fifo_memory_N_983
T_2_10_wire_logic_cluster/lc_2/out
T_2_11_lc_trk_g0_2
T_2_11_wire_logic_cluster/lc_3/in_3

T_2_10_wire_logic_cluster/lc_2/out
T_2_9_sp4_v_t_36
T_0_9_span4_horz_25
T_2_9_sp4_v_t_43
T_1_12_lc_trk_g3_3
T_1_12_wire_logic_cluster/lc_1/cen

T_2_10_wire_logic_cluster/lc_2/out
T_2_9_sp4_v_t_36
T_0_9_span4_horz_25
T_2_9_sp4_v_t_43
T_1_12_lc_trk_g3_3
T_1_12_wire_logic_cluster/lc_1/cen

T_2_10_wire_logic_cluster/lc_2/out
T_2_7_sp4_v_t_44
T_3_11_sp4_h_l_9
T_3_11_lc_trk_g0_4
T_3_11_wire_bram/ram/WE

T_2_10_wire_logic_cluster/lc_2/out
T_2_9_sp4_v_t_36
T_3_9_sp4_h_l_1
T_3_9_lc_trk_g0_4
T_3_9_wire_bram/ram/WE

T_2_10_wire_logic_cluster/lc_2/out
T_1_11_lc_trk_g0_2
T_1_11_wire_logic_cluster/lc_1/cen

T_2_10_wire_logic_cluster/lc_2/out
T_1_11_lc_trk_g0_2
T_1_11_wire_logic_cluster/lc_1/cen

T_2_10_wire_logic_cluster/lc_2/out
T_1_11_lc_trk_g0_2
T_1_11_wire_logic_cluster/lc_1/cen

T_2_10_wire_logic_cluster/lc_2/out
T_1_11_lc_trk_g0_2
T_1_11_wire_logic_cluster/lc_1/cen

T_2_10_wire_logic_cluster/lc_2/out
T_1_11_lc_trk_g0_2
T_1_11_wire_logic_cluster/lc_1/cen

T_2_10_wire_logic_cluster/lc_2/out
T_1_11_lc_trk_g0_2
T_1_11_wire_logic_cluster/lc_1/cen

T_2_10_wire_logic_cluster/lc_2/out
T_1_11_lc_trk_g0_2
T_1_11_wire_logic_cluster/lc_1/cen

T_2_10_wire_logic_cluster/lc_2/out
T_1_11_lc_trk_g0_2
T_1_11_wire_logic_cluster/lc_1/cen

End 

Net : GENERIC_FIFO_1.n18_adj_1275
T_2_13_wire_logic_cluster/lc_6/out
T_2_13_sp4_h_l_1
T_1_13_lc_trk_g1_1
T_1_13_input_2_6
T_1_13_wire_logic_cluster/lc_6/in_2

End 

Net : GENERIC_FIFO_1.n1392
T_4_16_wire_logic_cluster/lc_2/cout
T_4_16_wire_logic_cluster/lc_3/in_3

End 

Net : GENERIC_FIFO_1.n1392_THRU_CO
T_4_16_wire_logic_cluster/lc_3/out
T_4_16_sp4_h_l_11
T_3_12_sp4_v_t_41
T_2_14_lc_trk_g0_4
T_2_14_wire_logic_cluster/lc_5/in_3

T_4_16_wire_logic_cluster/lc_3/out
T_4_15_sp4_v_t_38
T_0_15_span4_horz_9
T_1_15_lc_trk_g1_4
T_1_15_wire_logic_cluster/lc_0/in_1

T_4_16_wire_logic_cluster/lc_3/out
T_4_16_sp4_h_l_11
T_3_12_sp4_v_t_41
T_3_8_sp4_v_t_41
T_2_10_lc_trk_g0_4
T_2_10_wire_logic_cluster/lc_1/in_3

End 

Net : GENERIC_FIFO_1.level_9_N_876_8
T_1_14_wire_logic_cluster/lc_0/out
T_2_14_lc_trk_g0_0
T_2_14_wire_logic_cluster/lc_6/in_0

T_1_14_wire_logic_cluster/lc_0/out
T_2_15_lc_trk_g2_0
T_2_15_wire_logic_cluster/lc_1/in_3

End 

Net : GENERIC_FIFO_1.level_9__N_900
T_2_14_wire_logic_cluster/lc_5/out
T_2_13_lc_trk_g1_5
T_2_13_input_2_0
T_2_13_wire_logic_cluster/lc_0/in_2

End 

Net : GENERIC_FIFO_1.n8681
T_2_14_wire_logic_cluster/lc_3/out
T_3_10_sp4_v_t_42
T_0_10_span4_horz_18
T_2_10_lc_trk_g3_2
T_2_10_wire_logic_cluster/lc_2/in_3

End 

Net : GENERIC_FIFO_1.n8654
T_2_14_wire_logic_cluster/lc_6/out
T_2_13_sp4_v_t_44
T_2_14_lc_trk_g3_4
T_2_14_input_2_3
T_2_14_wire_logic_cluster/lc_3/in_2

End 

Net : GENERIC_FIFO_1.write_pointer_2
T_1_11_wire_logic_cluster/lc_2/out
T_2_11_sp4_h_l_4
T_5_11_sp4_v_t_44
T_4_14_lc_trk_g3_4
T_4_14_wire_logic_cluster/lc_4/in_3

T_1_11_wire_logic_cluster/lc_2/out
T_2_11_sp4_h_l_4
T_1_11_sp4_v_t_47
T_1_15_lc_trk_g1_2
T_1_15_wire_logic_cluster/lc_2/in_1

T_1_11_wire_logic_cluster/lc_2/out
T_1_11_lc_trk_g1_2
T_1_11_wire_logic_cluster/lc_2/in_1

T_1_11_wire_logic_cluster/lc_2/out
T_2_12_lc_trk_g3_2
T_2_12_wire_logic_cluster/lc_4/in_1

T_1_11_wire_logic_cluster/lc_2/out
T_2_11_sp4_h_l_4
T_3_11_lc_trk_g2_4
T_3_11_input0_2
T_3_11_wire_bram/ram/WADDR_2
T_3_9_upADDR_2
T_3_9_wire_bram/ram/WADDR_2

T_1_11_wire_logic_cluster/lc_2/out
T_2_11_sp4_h_l_4
T_3_11_lc_trk_g2_4
T_3_11_input0_2
T_3_11_wire_bram/ram/WADDR_2

End 

Net : GENERIC_FIFO_1.n1378
T_4_14_wire_logic_cluster/lc_4/out
T_4_6_sp12_v_t_23
T_4_15_lc_trk_g3_7
T_4_15_input_2_2
T_4_15_wire_logic_cluster/lc_2/in_2

End 

Net : GENERIC_FIFO_1.write_pointer_0
T_1_11_wire_logic_cluster/lc_0/out
T_0_11_span4_horz_5
T_4_11_sp4_v_t_47
T_4_14_lc_trk_g0_7
T_4_14_wire_logic_cluster/lc_2/in_3

T_1_11_wire_logic_cluster/lc_0/out
T_1_7_sp12_v_t_23
T_1_15_lc_trk_g2_0
T_1_15_input_2_0
T_1_15_wire_logic_cluster/lc_0/in_2

T_1_11_wire_logic_cluster/lc_0/out
T_1_11_lc_trk_g3_0
T_1_11_wire_logic_cluster/lc_0/in_1

T_1_11_wire_logic_cluster/lc_0/out
T_2_12_lc_trk_g2_0
T_2_12_wire_logic_cluster/lc_3/in_3

T_1_11_wire_logic_cluster/lc_0/out
T_0_11_span4_horz_5
T_3_11_lc_trk_g2_0
T_3_11_input0_0
T_3_11_wire_bram/ram/WADDR_0
T_3_9_upADDR_0
T_3_9_wire_bram/ram/WADDR_0

T_1_11_wire_logic_cluster/lc_0/out
T_0_11_span4_horz_5
T_3_11_lc_trk_g2_0
T_3_11_input0_0
T_3_11_wire_bram/ram/WADDR_0

End 

Net : GENERIC_FIFO_1.n2
T_4_14_wire_logic_cluster/lc_2/out
T_4_15_lc_trk_g0_2
T_4_15_input_2_0
T_4_15_wire_logic_cluster/lc_0/in_2

End 

Net : GENERIC_FIFO_1.n22
T_2_13_wire_logic_cluster/lc_2/out
T_1_13_lc_trk_g2_2
T_1_13_input_2_2
T_1_13_wire_logic_cluster/lc_2/in_2

End 

Net : GENERIC_FIFO_1.n23
T_2_13_wire_logic_cluster/lc_1/out
T_1_13_lc_trk_g2_1
T_1_13_input_2_1
T_1_13_wire_logic_cluster/lc_1/in_2

End 

Net : GENERIC_FIFO_1.n21
T_2_13_wire_logic_cluster/lc_3/out
T_1_13_lc_trk_g2_3
T_1_13_input_2_3
T_1_13_wire_logic_cluster/lc_3/in_2

End 

Net : GENERIC_FIFO_1.n7815
T_2_13_wire_logic_cluster/lc_6/cout
T_2_13_wire_logic_cluster/lc_7/in_3

Net : GENERIC_FIFO_1.n17
T_2_13_wire_logic_cluster/lc_7/out
T_1_13_lc_trk_g2_7
T_1_13_input_2_7
T_1_13_wire_logic_cluster/lc_7/in_2

End 

Net : GENERIC_FIFO_1.n7813
T_2_13_wire_logic_cluster/lc_4/cout
T_2_13_wire_logic_cluster/lc_5/in_3

Net : GENERIC_FIFO_1.n7812
T_2_13_wire_logic_cluster/lc_3/cout
T_2_13_wire_logic_cluster/lc_4/in_3

Net : GENERIC_FIFO_1.n19
T_2_13_wire_logic_cluster/lc_5/out
T_1_13_lc_trk_g2_5
T_1_13_input_2_5
T_1_13_wire_logic_cluster/lc_5/in_2

End 

Net : GENERIC_FIFO_1.n20
T_2_13_wire_logic_cluster/lc_4/out
T_1_13_lc_trk_g2_4
T_1_13_input_2_4
T_1_13_wire_logic_cluster/lc_4/in_2

End 

Net : GENERIC_FIFO_1.n7811
T_2_13_wire_logic_cluster/lc_2/cout
T_2_13_wire_logic_cluster/lc_3/in_3

Net : GENERIC_FIFO_1.n7810
T_2_13_wire_logic_cluster/lc_1/cout
T_2_13_wire_logic_cluster/lc_2/in_3

Net : GENERIC_FIFO_1.n7809
T_2_13_wire_logic_cluster/lc_0/cout
T_2_13_wire_logic_cluster/lc_1/in_3

Net : GENERIC_FIFO_1.n1379
T_4_14_wire_logic_cluster/lc_3/out
T_4_15_lc_trk_g0_3
T_4_15_input_2_1
T_4_15_wire_logic_cluster/lc_1/in_2

End 

Net : GENERIC_FIFO_1.write_pointer_1
T_1_11_wire_logic_cluster/lc_1/out
T_0_11_span4_horz_7
T_4_11_sp4_v_t_37
T_4_14_lc_trk_g1_5
T_4_14_wire_logic_cluster/lc_3/in_3

T_1_11_wire_logic_cluster/lc_1/out
T_1_8_sp12_v_t_22
T_1_15_lc_trk_g2_2
T_1_15_wire_logic_cluster/lc_1/in_1

T_1_11_wire_logic_cluster/lc_1/out
T_1_11_lc_trk_g3_1
T_1_11_wire_logic_cluster/lc_1/in_1

T_1_11_wire_logic_cluster/lc_1/out
T_2_12_lc_trk_g3_1
T_2_12_wire_logic_cluster/lc_3/in_1

T_1_11_wire_logic_cluster/lc_1/out
T_0_11_span4_horz_7
T_3_11_lc_trk_g3_2
T_3_11_input0_1
T_3_11_wire_bram/ram/WADDR_1
T_3_9_upADDR_1
T_3_9_wire_bram/ram/WADDR_1

T_1_11_wire_logic_cluster/lc_1/out
T_0_11_span4_horz_7
T_3_11_lc_trk_g3_2
T_3_11_input0_1
T_3_11_wire_bram/ram/WADDR_1

End 

Net : GENERIC_FIFO_1.level_9_N_876_7
T_1_13_wire_logic_cluster/lc_7/out
T_1_12_sp4_v_t_46
T_1_14_lc_trk_g2_3
T_1_14_wire_logic_cluster/lc_7/in_0

T_1_13_wire_logic_cluster/lc_7/out
T_1_14_lc_trk_g1_7
T_1_14_wire_logic_cluster/lc_2/in_0

End 

Net : GENERIC_FIFO_1.n7833
T_1_13_wire_logic_cluster/lc_6/cout
T_1_13_wire_logic_cluster/lc_7/in_3

Net : GENERIC_FIFO_1.n8650
T_1_14_wire_logic_cluster/lc_7/out
T_2_14_lc_trk_g1_7
T_2_14_wire_logic_cluster/lc_3/in_3

End 

Net : GENERIC_FIFO_1.write_pointer_5
T_1_11_wire_logic_cluster/lc_5/out
T_1_10_sp4_v_t_42
T_1_14_lc_trk_g0_7
T_1_14_wire_logic_cluster/lc_4/in_3

T_1_11_wire_logic_cluster/lc_5/out
T_1_10_sp4_v_t_42
T_1_14_sp4_v_t_47
T_1_15_lc_trk_g3_7
T_1_15_wire_logic_cluster/lc_5/in_1

T_1_11_wire_logic_cluster/lc_5/out
T_2_12_lc_trk_g3_5
T_2_12_wire_logic_cluster/lc_4/in_0

T_1_11_wire_logic_cluster/lc_5/out
T_1_11_lc_trk_g1_5
T_1_11_wire_logic_cluster/lc_5/in_1

T_1_11_wire_logic_cluster/lc_5/out
T_0_11_span12_horz_1
T_3_11_lc_trk_g1_6
T_3_11_input0_5
T_3_11_wire_bram/ram/WADDR_5
T_3_9_upADDR_5
T_3_9_wire_bram/ram/WADDR_5

T_1_11_wire_logic_cluster/lc_5/out
T_0_11_span12_horz_1
T_3_11_lc_trk_g1_6
T_3_11_input0_5
T_3_11_wire_bram/ram/WADDR_5

End 

Net : GENERIC_FIFO_1.n1375
T_1_14_wire_logic_cluster/lc_4/out
T_2_14_sp4_h_l_8
T_5_14_sp4_v_t_45
T_4_15_lc_trk_g3_5
T_4_15_wire_logic_cluster/lc_5/in_1

End 

Net : GENERIC_FIFO_1.write_pointer_3
T_1_11_wire_logic_cluster/lc_3/out
T_2_11_sp4_h_l_6
T_5_11_sp4_v_t_43
T_4_14_lc_trk_g3_3
T_4_14_wire_logic_cluster/lc_5/in_3

T_1_11_wire_logic_cluster/lc_3/out
T_2_11_sp4_h_l_6
T_1_11_sp4_v_t_43
T_1_15_lc_trk_g0_6
T_1_15_wire_logic_cluster/lc_3/in_1

T_1_11_wire_logic_cluster/lc_3/out
T_2_11_lc_trk_g1_3
T_2_11_wire_logic_cluster/lc_3/in_1

T_1_11_wire_logic_cluster/lc_3/out
T_1_11_lc_trk_g1_3
T_1_11_wire_logic_cluster/lc_3/in_1

T_1_11_wire_logic_cluster/lc_3/out
T_2_11_sp4_h_l_6
T_3_11_lc_trk_g3_6
T_3_11_input0_3
T_3_11_wire_bram/ram/WADDR_3
T_3_9_upADDR_3
T_3_9_wire_bram/ram/WADDR_3

T_1_11_wire_logic_cluster/lc_3/out
T_2_11_sp4_h_l_6
T_3_11_lc_trk_g3_6
T_3_11_input0_3
T_3_11_wire_bram/ram/WADDR_3

End 

Net : GENERIC_FIFO_1.n1377
T_4_14_wire_logic_cluster/lc_5/out
T_4_15_lc_trk_g0_5
T_4_15_input_2_3
T_4_15_wire_logic_cluster/lc_3/in_2

End 

Net : GENERIC_FIFO_1.n24
T_2_13_wire_logic_cluster/lc_0/out
T_1_13_lc_trk_g3_0
T_1_13_wire_logic_cluster/lc_0/in_1

End 

Net : GENERIC_FIFO_1.n16_adj_1273
T_2_14_wire_logic_cluster/lc_0/out
T_1_14_lc_trk_g3_0
T_1_14_wire_logic_cluster/lc_0/in_1

End 

Net : bfn_2_14_0_
T_2_14_wire_logic_cluster/carry_in_mux/cout
T_2_14_wire_logic_cluster/lc_0/in_3

Net : GENERIC_FIFO_1.n70
T_4_10_wire_logic_cluster/lc_3/out
T_4_10_sp4_h_l_11
T_3_10_sp4_v_t_40
T_3_12_lc_trk_g3_5
T_3_12_input2_0
T_3_12_wire_bram/ram/RADDR_8
T_3_10_upADDR_8
T_3_10_wire_bram/ram/RADDR_8

T_4_10_wire_logic_cluster/lc_3/out
T_4_10_sp4_h_l_11
T_3_10_sp4_v_t_40
T_3_12_lc_trk_g3_5
T_3_12_input2_0
T_3_12_wire_bram/ram/RADDR_8

End 

Net : GENERIC_FIFO_1.n18_adj_1277
T_2_15_wire_logic_cluster/lc_2/out
T_2_15_lc_trk_g3_2
T_2_15_wire_logic_cluster/lc_6/in_3

End 

Net : GENERIC_FIFO_1.n16_adj_1276_cascade_
T_2_15_wire_logic_cluster/lc_1/ltout
T_2_15_wire_logic_cluster/lc_2/in_2

End 

Net : GENERIC_FIFO_1.n141
T_2_15_wire_logic_cluster/lc_6/out
T_2_15_sp4_h_l_1
T_5_15_sp4_v_t_36
T_5_13_sp4_v_t_36
T_5_9_sp4_v_t_41
T_4_10_lc_trk_g3_1
T_4_10_wire_logic_cluster/lc_3/in_3

T_2_15_wire_logic_cluster/lc_6/out
T_2_15_sp4_h_l_1
T_5_15_sp4_v_t_36
T_5_13_sp4_v_t_36
T_5_9_sp4_v_t_41
T_4_10_lc_trk_g3_1
T_4_10_wire_logic_cluster/lc_1/in_3

T_2_15_wire_logic_cluster/lc_6/out
T_2_15_sp4_h_l_1
T_1_11_sp4_v_t_36
T_2_11_sp4_h_l_1
T_4_11_lc_trk_g3_4
T_4_11_wire_logic_cluster/lc_7/in_0

T_2_15_wire_logic_cluster/lc_6/out
T_2_15_sp4_h_l_1
T_1_11_sp4_v_t_36
T_2_11_sp4_h_l_1
T_4_11_lc_trk_g3_4
T_4_11_wire_logic_cluster/lc_6/in_3

T_2_15_wire_logic_cluster/lc_6/out
T_2_12_sp4_v_t_36
T_3_12_sp4_h_l_1
T_4_12_lc_trk_g3_1
T_4_12_wire_logic_cluster/lc_4/in_0

T_2_15_wire_logic_cluster/lc_6/out
T_2_12_sp4_v_t_36
T_3_12_sp4_h_l_1
T_4_12_lc_trk_g3_1
T_4_12_wire_logic_cluster/lc_6/in_0

T_2_15_wire_logic_cluster/lc_6/out
T_2_12_sp4_v_t_36
T_3_12_sp4_h_l_1
T_4_12_lc_trk_g3_1
T_4_12_wire_logic_cluster/lc_1/in_3

T_2_15_wire_logic_cluster/lc_6/out
T_2_12_sp4_v_t_36
T_3_12_sp4_h_l_1
T_4_12_lc_trk_g3_1
T_4_12_wire_logic_cluster/lc_3/in_3

T_2_15_wire_logic_cluster/lc_6/out
T_2_15_sp4_h_l_1
T_1_11_sp4_v_t_36
T_2_11_sp4_h_l_1
T_1_7_sp4_v_t_36
T_2_7_sp4_h_l_1
T_4_7_lc_trk_g2_4
T_4_7_wire_logic_cluster/lc_7/in_3

T_2_15_wire_logic_cluster/lc_6/out
T_2_14_lc_trk_g1_6
T_2_14_wire_logic_cluster/lc_4/in_3

T_2_15_wire_logic_cluster/lc_6/out
T_2_15_sp4_h_l_1
T_6_15_sp4_h_l_4
T_5_15_lc_trk_g1_4
T_5_15_wire_logic_cluster/lc_1/in_0

T_2_15_wire_logic_cluster/lc_6/out
T_2_15_sp4_h_l_1
T_6_15_sp4_h_l_4
T_5_15_lc_trk_g1_4
T_5_15_wire_logic_cluster/lc_3/in_0

T_2_15_wire_logic_cluster/lc_6/out
T_2_15_sp4_h_l_1
T_6_15_sp4_h_l_4
T_5_15_lc_trk_g1_4
T_5_15_wire_logic_cluster/lc_5/in_0

T_2_15_wire_logic_cluster/lc_6/out
T_2_15_sp4_h_l_1
T_6_15_sp4_h_l_4
T_5_15_lc_trk_g1_4
T_5_15_wire_logic_cluster/lc_7/in_0

T_2_15_wire_logic_cluster/lc_6/out
T_2_15_sp4_h_l_1
T_5_15_sp4_v_t_36
T_5_13_sp4_v_t_36
T_5_14_lc_trk_g3_4
T_5_14_wire_logic_cluster/lc_4/in_3

T_2_15_wire_logic_cluster/lc_6/out
T_2_15_sp4_h_l_1
T_5_15_sp4_v_t_36
T_4_16_lc_trk_g2_4
T_4_16_wire_logic_cluster/lc_4/in_0

T_2_15_wire_logic_cluster/lc_6/out
T_2_15_sp4_h_l_1
T_6_15_sp4_h_l_4
T_5_15_lc_trk_g1_4
T_5_15_wire_logic_cluster/lc_0/in_3

T_2_15_wire_logic_cluster/lc_6/out
T_2_15_sp4_h_l_1
T_6_15_sp4_h_l_4
T_5_15_lc_trk_g1_4
T_5_15_wire_logic_cluster/lc_4/in_3

T_2_15_wire_logic_cluster/lc_6/out
T_2_15_sp4_h_l_1
T_6_15_sp4_h_l_4
T_5_15_lc_trk_g1_4
T_5_15_wire_logic_cluster/lc_6/in_3

End 

Net : GENERIC_FIFO_1.write_pointer_4
T_1_11_wire_logic_cluster/lc_4/out
T_2_11_lc_trk_g0_4
T_2_11_wire_logic_cluster/lc_7/in_3

T_1_11_wire_logic_cluster/lc_4/out
T_1_3_sp12_v_t_23
T_1_15_lc_trk_g3_0
T_1_15_wire_logic_cluster/lc_4/in_1

T_1_11_wire_logic_cluster/lc_4/out
T_2_11_lc_trk_g0_4
T_2_11_wire_logic_cluster/lc_2/in_0

T_1_11_wire_logic_cluster/lc_4/out
T_1_11_lc_trk_g3_4
T_1_11_wire_logic_cluster/lc_4/in_1

T_1_11_wire_logic_cluster/lc_4/out
T_0_11_span4_horz_29
T_3_11_sp4_h_l_8
T_3_11_lc_trk_g1_5
T_3_11_input0_4
T_3_11_wire_bram/ram/WADDR_4
T_3_9_upADDR_4
T_3_9_wire_bram/ram/WADDR_4

T_1_11_wire_logic_cluster/lc_4/out
T_0_11_span4_horz_29
T_3_11_sp4_h_l_8
T_3_11_lc_trk_g1_5
T_3_11_input0_4
T_3_11_wire_bram/ram/WADDR_4

End 

Net : GENERIC_FIFO_1.n1376
T_2_11_wire_logic_cluster/lc_7/out
T_2_11_sp4_h_l_3
T_5_11_sp4_v_t_38
T_4_15_lc_trk_g1_3
T_4_15_input_2_4
T_4_15_wire_logic_cluster/lc_4/in_2

End 

Net : GENERIC_FIFO_1.level_9_N_876_9
T_1_14_wire_logic_cluster/lc_1/out
T_2_15_lc_trk_g2_1
T_2_15_wire_logic_cluster/lc_2/in_3

T_1_14_wire_logic_cluster/lc_1/out
T_2_14_lc_trk_g1_1
T_2_14_wire_logic_cluster/lc_3/in_1

End 

Net : GENERIC_FIFO_1.n7835
T_1_14_wire_logic_cluster/lc_0/cout
T_1_14_wire_logic_cluster/lc_1/in_3

End 

Net : GENERIC_FIFO_1.n71
T_4_10_wire_logic_cluster/lc_1/out
T_4_8_sp4_v_t_47
T_0_12_span4_horz_3
T_3_12_lc_trk_g3_6
T_3_12_input0_7
T_3_12_wire_bram/ram/RADDR_7
T_3_10_upADDR_7
T_3_10_wire_bram/ram/RADDR_7

T_4_10_wire_logic_cluster/lc_1/out
T_4_8_sp4_v_t_47
T_0_12_span4_horz_3
T_3_12_lc_trk_g3_6
T_3_12_input0_7
T_3_12_wire_bram/ram/RADDR_7

End 

Net : GENERIC_FIFO_1.level_9_N_876_6
T_1_13_wire_logic_cluster/lc_6/out
T_2_14_lc_trk_g2_6
T_2_14_input_2_6
T_2_14_wire_logic_cluster/lc_6/in_2

T_1_13_wire_logic_cluster/lc_6/out
T_2_12_sp4_v_t_45
T_2_15_lc_trk_g1_5
T_2_15_wire_logic_cluster/lc_1/in_1

End 

Net : GENERIC_FIFO_1.n7832
T_1_13_wire_logic_cluster/lc_5/cout
T_1_13_wire_logic_cluster/lc_6/in_3

Net : GENERIC_FIFO_1.n8
T_1_15_wire_logic_cluster/lc_4/out
T_2_13_sp4_v_t_36
T_0_13_span4_horz_31
T_1_13_lc_trk_g3_2
T_1_13_wire_logic_cluster/lc_4/in_1

End 

Net : GENERIC_FIFO_1.n7821
T_1_15_wire_logic_cluster/lc_3/cout
T_1_15_wire_logic_cluster/lc_4/in_3

Net : GENERIC_FIFO_1.write_pointer_6
T_1_11_wire_logic_cluster/lc_6/out
T_1_10_sp4_v_t_44
T_2_14_sp4_h_l_9
T_4_14_lc_trk_g2_4
T_4_14_wire_logic_cluster/lc_7/in_3

T_1_11_wire_logic_cluster/lc_6/out
T_1_10_sp4_v_t_44
T_1_14_sp4_v_t_44
T_1_15_lc_trk_g3_4
T_1_15_wire_logic_cluster/lc_6/in_1

T_1_11_wire_logic_cluster/lc_6/out
T_2_11_lc_trk_g1_6
T_2_11_wire_logic_cluster/lc_3/in_0

T_1_11_wire_logic_cluster/lc_6/out
T_1_11_lc_trk_g1_6
T_1_11_wire_logic_cluster/lc_6/in_1

T_1_11_wire_logic_cluster/lc_6/out
T_0_11_span12_horz_3
T_3_11_lc_trk_g0_0
T_3_11_input0_6
T_3_11_wire_bram/ram/WADDR_6
T_3_9_upADDR_6
T_3_9_wire_bram/ram/WADDR_6

T_1_11_wire_logic_cluster/lc_6/out
T_0_11_span12_horz_3
T_3_11_lc_trk_g0_0
T_3_11_input0_6
T_3_11_wire_bram/ram/WADDR_6

End 

Net : GENERIC_FIFO_1.n1374
T_4_14_wire_logic_cluster/lc_7/out
T_4_15_lc_trk_g1_7
T_4_15_input_2_6
T_4_15_wire_logic_cluster/lc_6/in_2

End 

Net : GENERIC_FIFO_1.n17_adj_1278
T_1_14_wire_logic_cluster/lc_2/out
T_2_15_lc_trk_g2_2
T_2_15_wire_logic_cluster/lc_6/in_0

End 

Net : GENERIC_FIFO_1.n5
T_1_15_wire_logic_cluster/lc_7/out
T_1_12_sp4_v_t_38
T_1_13_lc_trk_g2_6
T_1_13_wire_logic_cluster/lc_7/in_1

End 

Net : GENERIC_FIFO_1.n7
T_1_15_wire_logic_cluster/lc_5/out
T_2_11_sp4_v_t_46
T_1_13_lc_trk_g0_0
T_1_13_wire_logic_cluster/lc_5/in_1

End 

Net : GENERIC_FIFO_1.n9
T_1_15_wire_logic_cluster/lc_3/out
T_2_12_sp4_v_t_47
T_1_13_lc_trk_g3_7
T_1_13_wire_logic_cluster/lc_3/in_1

End 

Net : GENERIC_FIFO_1.n7818
T_1_15_wire_logic_cluster/lc_0/cout
T_1_15_wire_logic_cluster/lc_1/in_3

Net : GENERIC_FIFO_1.n7823
T_1_15_wire_logic_cluster/lc_5/cout
T_1_15_wire_logic_cluster/lc_6/in_3

Net : GENERIC_FIFO_1.n11
T_1_15_wire_logic_cluster/lc_1/out
T_2_12_sp4_v_t_43
T_1_13_lc_trk_g3_3
T_1_13_wire_logic_cluster/lc_1/in_1

End 

Net : GENERIC_FIFO_1.n10
T_1_15_wire_logic_cluster/lc_2/out
T_2_11_sp4_v_t_40
T_1_13_lc_trk_g0_5
T_1_13_wire_logic_cluster/lc_2/in_1

End 

Net : GENERIC_FIFO_1.n7820
T_1_15_wire_logic_cluster/lc_2/cout
T_1_15_wire_logic_cluster/lc_3/in_3

Net : GENERIC_FIFO_1.n7824
T_1_15_wire_logic_cluster/lc_6/cout
T_1_15_wire_logic_cluster/lc_7/in_3

Net : GENERIC_FIFO_1.n6
T_1_15_wire_logic_cluster/lc_6/out
T_1_12_sp4_v_t_36
T_1_13_lc_trk_g3_4
T_1_13_wire_logic_cluster/lc_6/in_1

End 

Net : GENERIC_FIFO_1.n7822
T_1_15_wire_logic_cluster/lc_4/cout
T_1_15_wire_logic_cluster/lc_5/in_3

Net : GENERIC_FIFO_1.n7819
T_1_15_wire_logic_cluster/lc_1/cout
T_1_15_wire_logic_cluster/lc_2/in_3

Net : GENERIC_FIFO_1.n1373
T_1_16_wire_logic_cluster/lc_3/out
T_2_16_sp4_h_l_6
T_4_16_lc_trk_g3_3
T_4_16_input_2_0
T_4_16_wire_logic_cluster/lc_0/in_2

End 

Net : GENERIC_FIFO_1.write_pointer_7
T_1_11_wire_logic_cluster/lc_7/out
T_1_6_sp12_v_t_22
T_1_16_lc_trk_g3_5
T_1_16_wire_logic_cluster/lc_3/in_3

T_1_11_wire_logic_cluster/lc_7/out
T_1_6_sp12_v_t_22
T_1_15_lc_trk_g2_6
T_1_15_wire_logic_cluster/lc_7/in_1

T_1_11_wire_logic_cluster/lc_7/out
T_2_11_lc_trk_g0_7
T_2_11_wire_logic_cluster/lc_2/in_3

T_1_11_wire_logic_cluster/lc_7/out
T_1_11_lc_trk_g3_7
T_1_11_wire_logic_cluster/lc_7/in_1

T_1_11_wire_logic_cluster/lc_7/out
T_0_11_span12_horz_5
T_3_11_lc_trk_g1_2
T_3_11_input0_7
T_3_11_wire_bram/ram/WADDR_7
T_3_9_upADDR_7
T_3_9_wire_bram/ram/WADDR_7

T_1_11_wire_logic_cluster/lc_7/out
T_0_11_span12_horz_5
T_3_11_lc_trk_g1_2
T_3_11_input0_7
T_3_11_wire_bram/ram/WADDR_7

End 

Net : GENERIC_FIFO_1.read_pointer_0
T_4_7_wire_logic_cluster/lc_7/out
T_4_2_sp12_v_t_22
T_4_14_sp12_v_t_22
T_4_15_lc_trk_g3_6
T_4_15_wire_logic_cluster/lc_0/in_1

T_4_7_wire_logic_cluster/lc_7/out
T_3_7_sp4_h_l_6
T_2_7_lc_trk_g1_6
T_2_7_wire_logic_cluster/lc_6/in_3

T_4_7_wire_logic_cluster/lc_7/out
T_4_2_sp12_v_t_22
T_4_13_lc_trk_g3_2
T_4_13_wire_logic_cluster/lc_0/in_3

T_4_7_wire_logic_cluster/lc_7/out
T_3_7_sp4_h_l_6
T_2_7_sp4_v_t_37
T_2_8_lc_trk_g2_5
T_2_8_wire_logic_cluster/lc_0/in_1

T_4_7_wire_logic_cluster/lc_7/out
T_3_7_sp4_h_l_6
T_2_7_sp4_v_t_37
T_2_11_sp4_v_t_37
T_2_14_lc_trk_g0_5
T_2_14_wire_logic_cluster/lc_4/in_1

T_4_7_wire_logic_cluster/lc_7/out
T_4_7_lc_trk_g1_7
T_4_7_wire_logic_cluster/lc_7/in_1

End 

Net : GENERIC_FIFO_1.n15
T_2_14_wire_logic_cluster/lc_1/out
T_1_14_lc_trk_g3_1
T_1_14_wire_logic_cluster/lc_1/in_1

End 

Net : GENERIC_FIFO_1.n7817
T_2_14_wire_logic_cluster/lc_0/cout
T_2_14_wire_logic_cluster/lc_1/in_3

End 

Net : GENERIC_FIFO_1.write_pointer_8
T_1_12_wire_logic_cluster/lc_0/out
T_1_8_sp12_v_t_23
T_1_16_lc_trk_g3_0
T_1_16_wire_logic_cluster/lc_2/in_3

T_1_12_wire_logic_cluster/lc_0/out
T_1_8_sp12_v_t_23
T_1_16_lc_trk_g3_0
T_1_16_wire_logic_cluster/lc_0/in_1

T_1_12_wire_logic_cluster/lc_0/out
T_2_11_lc_trk_g3_0
T_2_11_wire_logic_cluster/lc_2/in_1

T_1_12_wire_logic_cluster/lc_0/out
T_0_12_span4_horz_21
T_3_8_sp4_v_t_39
T_3_11_lc_trk_g1_7
T_3_11_input2_0
T_3_11_wire_bram/ram/WADDR_8
T_3_9_upADDR_8
T_3_9_wire_bram/ram/WADDR_8

T_1_12_wire_logic_cluster/lc_0/out
T_0_12_span4_horz_21
T_3_8_sp4_v_t_39
T_3_11_lc_trk_g1_7
T_3_11_input2_0
T_3_11_wire_bram/ram/WADDR_8

T_1_12_wire_logic_cluster/lc_0/out
T_1_12_lc_trk_g3_0
T_1_12_wire_logic_cluster/lc_0/in_1

End 

Net : GENERIC_FIFO_1.n4
T_1_16_wire_logic_cluster/lc_0/out
T_1_13_sp4_v_t_40
T_1_14_lc_trk_g2_0
T_1_14_input_2_0
T_1_14_wire_logic_cluster/lc_0/in_2

End 

Net : bfn_1_16_0_
T_1_16_wire_logic_cluster/carry_in_mux/cout
T_1_16_wire_logic_cluster/lc_0/in_3

Net : GENERIC_FIFO_1.n1372
T_1_16_wire_logic_cluster/lc_2/out
T_2_16_sp4_h_l_4
T_4_16_lc_trk_g2_1
T_4_16_input_2_1
T_4_16_wire_logic_cluster/lc_1/in_2

End 

Net : GENERIC_FIFO_1.n12
T_1_15_wire_logic_cluster/lc_0/out
T_1_12_sp4_v_t_40
T_1_13_lc_trk_g2_0
T_1_13_input_2_0
T_1_13_wire_logic_cluster/lc_0/in_2

End 

Net : GENERIC_FIFO_1.level_9_N_876_2
T_1_13_wire_logic_cluster/lc_2/out
T_2_14_lc_trk_g3_2
T_2_14_wire_logic_cluster/lc_6/in_3

T_1_13_wire_logic_cluster/lc_2/out
T_2_12_sp4_v_t_37
T_2_15_lc_trk_g0_5
T_2_15_wire_logic_cluster/lc_1/in_0

End 

Net : GENERIC_FIFO_1.n7828
T_1_13_wire_logic_cluster/lc_1/cout
T_1_13_wire_logic_cluster/lc_2/in_3

Net : GENERIC_FIFO_1.n76
T_4_11_wire_logic_cluster/lc_7/out
T_3_12_lc_trk_g1_7
T_3_12_input0_2
T_3_12_wire_bram/ram/RADDR_2
T_3_10_upADDR_2
T_3_10_wire_bram/ram/RADDR_2

T_4_11_wire_logic_cluster/lc_7/out
T_3_12_lc_trk_g1_7
T_3_12_input0_2
T_3_12_wire_bram/ram/RADDR_2

End 

Net : GENERIC_FIFO_1.n7831
T_1_13_wire_logic_cluster/lc_4/cout
T_1_13_wire_logic_cluster/lc_5/in_3

Net : GENERIC_FIFO_1.level_9_N_876_5
T_1_13_wire_logic_cluster/lc_5/out
T_2_11_sp4_v_t_38
T_2_15_lc_trk_g0_3
T_2_15_wire_logic_cluster/lc_2/in_1

T_1_13_wire_logic_cluster/lc_5/out
T_2_14_lc_trk_g2_5
T_2_14_wire_logic_cluster/lc_3/in_0

End 

Net : GENERIC_FIFO_1.level_9_N_876_4
T_1_13_wire_logic_cluster/lc_4/out
T_1_14_lc_trk_g1_4
T_1_14_input_2_7
T_1_14_wire_logic_cluster/lc_7/in_2

T_1_13_wire_logic_cluster/lc_4/out
T_1_14_lc_trk_g0_4
T_1_14_input_2_2
T_1_14_wire_logic_cluster/lc_2/in_2

End 

Net : GENERIC_FIFO_1.n7830
T_1_13_wire_logic_cluster/lc_3/cout
T_1_13_wire_logic_cluster/lc_4/in_3

Net : GENERIC_FIFO_1.write_pointer_9
T_1_12_wire_logic_cluster/lc_1/out
T_1_9_sp12_v_t_22
T_1_16_lc_trk_g3_2
T_1_16_wire_logic_cluster/lc_4/in_3

T_1_12_wire_logic_cluster/lc_1/out
T_1_9_sp12_v_t_22
T_1_16_lc_trk_g3_2
T_1_16_wire_logic_cluster/lc_1/in_0

T_1_12_wire_logic_cluster/lc_1/out
T_2_11_lc_trk_g3_1
T_2_11_input_2_2
T_2_11_wire_logic_cluster/lc_2/in_2

T_1_12_wire_logic_cluster/lc_1/out
T_0_12_span4_horz_23
T_3_8_sp4_v_t_47
T_3_11_lc_trk_g0_7
T_3_11_input2_1
T_3_11_wire_bram/ram/WADDR_9
T_3_9_upADDR_9
T_3_9_wire_bram/ram/WADDR_9

T_1_12_wire_logic_cluster/lc_1/out
T_0_12_span4_horz_23
T_3_8_sp4_v_t_47
T_3_11_lc_trk_g0_7
T_3_11_input2_1
T_3_11_wire_bram/ram/WADDR_9

T_1_12_wire_logic_cluster/lc_1/out
T_1_12_lc_trk_g3_1
T_1_12_wire_logic_cluster/lc_1/in_1

End 

Net : GENERIC_FIFO_1.n1371
T_1_16_wire_logic_cluster/lc_4/out
T_2_16_sp4_h_l_8
T_4_16_lc_trk_g3_5
T_4_16_input_2_2
T_4_16_wire_logic_cluster/lc_2/in_2

End 

Net : GENERIC_FIFO_1.n77
T_4_11_wire_logic_cluster/lc_6/out
T_3_12_lc_trk_g1_6
T_3_12_input0_1
T_3_12_wire_bram/ram/RADDR_1
T_3_10_upADDR_1
T_3_10_wire_bram/ram/RADDR_1

T_4_11_wire_logic_cluster/lc_6/out
T_3_12_lc_trk_g1_6
T_3_12_input0_1
T_3_12_wire_bram/ram/RADDR_1

End 

Net : GENERIC_FIFO_1.n7829
T_1_13_wire_logic_cluster/lc_2/cout
T_1_13_wire_logic_cluster/lc_3/in_3

Net : GENERIC_FIFO_1.level_9_N_876_3
T_1_13_wire_logic_cluster/lc_3/out
T_1_14_lc_trk_g1_3
T_1_14_wire_logic_cluster/lc_7/in_3

T_1_13_wire_logic_cluster/lc_3/out
T_1_14_lc_trk_g0_3
T_1_14_wire_logic_cluster/lc_2/in_3

End 

Net : GENERIC_FIFO_1.n72
T_4_12_wire_logic_cluster/lc_6/out
T_3_12_lc_trk_g2_6
T_3_12_input0_6
T_3_12_wire_bram/ram/RADDR_6
T_3_10_upADDR_6
T_3_10_wire_bram/ram/RADDR_6

T_4_12_wire_logic_cluster/lc_6/out
T_3_12_lc_trk_g2_6
T_3_12_input0_6
T_3_12_wire_bram/ram/RADDR_6

End 

Net : GENERIC_FIFO_1.n73
T_4_12_wire_logic_cluster/lc_4/out
T_3_12_lc_trk_g3_4
T_3_12_input0_5
T_3_12_wire_bram/ram/RADDR_5
T_3_10_upADDR_5
T_3_10_wire_bram/ram/RADDR_5

T_4_12_wire_logic_cluster/lc_4/out
T_3_12_lc_trk_g3_4
T_3_12_input0_5
T_3_12_wire_bram/ram/RADDR_5

End 

Net : GENERIC_FIFO_1.n75
T_4_12_wire_logic_cluster/lc_1/out
T_3_12_lc_trk_g2_1
T_3_12_input0_3
T_3_12_wire_bram/ram/RADDR_3
T_3_10_upADDR_3
T_3_10_wire_bram/ram/RADDR_3

T_4_12_wire_logic_cluster/lc_1/out
T_3_12_lc_trk_g2_1
T_3_12_input0_3
T_3_12_wire_bram/ram/RADDR_3

End 

Net : GENERIC_FIFO_1.n74
T_4_12_wire_logic_cluster/lc_3/out
T_3_12_lc_trk_g3_3
T_3_12_input0_4
T_3_12_wire_bram/ram/RADDR_4
T_3_10_upADDR_4
T_3_10_wire_bram/ram/RADDR_4

T_4_12_wire_logic_cluster/lc_3/out
T_3_12_lc_trk_g3_3
T_3_12_input0_4
T_3_12_wire_bram/ram/RADDR_4

End 

Net : GENERIC_FIFO_1.read_pointer_1
T_5_15_wire_logic_cluster/lc_0/out
T_4_15_lc_trk_g2_0
T_4_15_wire_logic_cluster/lc_1/in_1

T_5_15_wire_logic_cluster/lc_0/out
T_5_14_lc_trk_g1_0
T_5_14_wire_logic_cluster/lc_6/in_3

T_5_15_wire_logic_cluster/lc_0/out
T_6_13_sp4_v_t_44
T_3_13_sp4_h_l_9
T_4_13_lc_trk_g3_1
T_4_13_wire_logic_cluster/lc_1/in_1

T_5_15_wire_logic_cluster/lc_0/out
T_5_12_sp4_v_t_40
T_5_8_sp4_v_t_40
T_2_8_sp4_h_l_11
T_2_8_lc_trk_g0_6
T_2_8_wire_logic_cluster/lc_1/in_1

T_5_15_wire_logic_cluster/lc_0/out
T_5_12_sp4_v_t_40
T_5_8_sp4_v_t_40
T_4_11_lc_trk_g3_0
T_4_11_wire_logic_cluster/lc_6/in_1

T_5_15_wire_logic_cluster/lc_0/out
T_5_15_lc_trk_g1_0
T_5_15_wire_logic_cluster/lc_0/in_1

End 

Net : GENERIC_FIFO_1.n3
T_1_16_wire_logic_cluster/lc_1/out
T_1_13_sp4_v_t_42
T_1_14_lc_trk_g3_2
T_1_14_wire_logic_cluster/lc_1/in_0

End 

Net : GENERIC_FIFO_1.n7826
T_1_16_wire_logic_cluster/lc_0/cout
T_1_16_wire_logic_cluster/lc_1/in_3

End 

Net : GENERIC_FIFO_1.level_9_N_876_1
T_1_13_wire_logic_cluster/lc_1/out
T_1_14_lc_trk_g1_1
T_1_14_wire_logic_cluster/lc_7/in_1

T_1_13_wire_logic_cluster/lc_1/out
T_1_14_lc_trk_g0_1
T_1_14_wire_logic_cluster/lc_2/in_1

End 

Net : GENERIC_FIFO_1.n7827
T_1_13_wire_logic_cluster/lc_0/cout
T_1_13_wire_logic_cluster/lc_1/in_3

Net : GENERIC_FIFO_1.level_9_N_876_0
T_1_13_wire_logic_cluster/lc_0/out
T_2_14_lc_trk_g3_0
T_2_14_wire_logic_cluster/lc_6/in_1

T_1_13_wire_logic_cluster/lc_0/out
T_2_11_sp4_v_t_44
T_2_15_lc_trk_g0_1
T_2_15_input_2_1
T_2_15_wire_logic_cluster/lc_1/in_2

End 

Net : GENERIC_FIFO_1.read_pointer_2
T_5_15_wire_logic_cluster/lc_1/out
T_4_15_lc_trk_g2_1
T_4_15_wire_logic_cluster/lc_2/in_1

T_5_15_wire_logic_cluster/lc_1/out
T_5_11_sp4_v_t_39
T_4_13_lc_trk_g1_2
T_4_13_wire_logic_cluster/lc_6/in_3

T_5_15_wire_logic_cluster/lc_1/out
T_5_11_sp4_v_t_39
T_4_13_lc_trk_g1_2
T_4_13_wire_logic_cluster/lc_3/in_0

T_5_15_wire_logic_cluster/lc_1/out
T_5_12_sp4_v_t_42
T_5_8_sp4_v_t_47
T_2_8_sp4_h_l_10
T_2_8_lc_trk_g0_7
T_2_8_wire_logic_cluster/lc_2/in_1

T_5_15_wire_logic_cluster/lc_1/out
T_5_12_sp4_v_t_42
T_5_8_sp4_v_t_47
T_4_11_lc_trk_g3_7
T_4_11_wire_logic_cluster/lc_7/in_3

T_5_15_wire_logic_cluster/lc_1/out
T_5_15_lc_trk_g3_1
T_5_15_wire_logic_cluster/lc_1/in_3

End 

Net : GENERIC_FIFO_1.n78
T_2_14_wire_logic_cluster/lc_4/out
T_3_10_sp4_v_t_44
T_3_12_lc_trk_g3_1
T_3_12_input0_0
T_3_12_wire_bram/ram/RADDR_0
T_3_10_upADDR_0
T_3_10_wire_bram/ram/RADDR_0

T_2_14_wire_logic_cluster/lc_4/out
T_3_10_sp4_v_t_44
T_3_12_lc_trk_g3_1
T_3_12_input0_0
T_3_12_wire_bram/ram/RADDR_0

End 

Net : GENERIC_FIFO_1.read_pointer_3
T_5_14_wire_logic_cluster/lc_4/out
T_4_15_lc_trk_g0_4
T_4_15_wire_logic_cluster/lc_3/in_1

T_5_14_wire_logic_cluster/lc_4/out
T_5_13_lc_trk_g0_4
T_5_13_wire_logic_cluster/lc_7/in_3

T_5_14_wire_logic_cluster/lc_4/out
T_4_13_lc_trk_g3_4
T_4_13_wire_logic_cluster/lc_0/in_1

T_5_14_wire_logic_cluster/lc_4/out
T_5_12_sp4_v_t_37
T_5_8_sp4_v_t_37
T_2_8_sp4_h_l_0
T_2_8_lc_trk_g1_5
T_2_8_wire_logic_cluster/lc_3/in_1

T_5_14_wire_logic_cluster/lc_4/out
T_5_12_sp4_v_t_37
T_5_8_sp4_v_t_37
T_4_12_lc_trk_g1_0
T_4_12_wire_logic_cluster/lc_1/in_0

T_5_14_wire_logic_cluster/lc_4/out
T_5_14_lc_trk_g1_4
T_5_14_wire_logic_cluster/lc_4/in_1

End 

Net : GENERIC_FIFO_1.read_pointer_4
T_5_15_wire_logic_cluster/lc_3/out
T_4_15_lc_trk_g2_3
T_4_15_wire_logic_cluster/lc_4/in_1

T_5_15_wire_logic_cluster/lc_3/out
T_5_12_sp4_v_t_46
T_4_13_lc_trk_g3_6
T_4_13_wire_logic_cluster/lc_5/in_0

T_5_15_wire_logic_cluster/lc_3/out
T_5_12_sp4_v_t_46
T_4_13_lc_trk_g3_6
T_4_13_wire_logic_cluster/lc_1/in_0

T_5_15_wire_logic_cluster/lc_3/out
T_5_12_sp4_v_t_46
T_5_8_sp4_v_t_39
T_2_8_sp4_h_l_8
T_2_8_lc_trk_g0_5
T_2_8_wire_logic_cluster/lc_4/in_1

T_5_15_wire_logic_cluster/lc_3/out
T_5_12_sp4_v_t_46
T_5_8_sp4_v_t_39
T_4_12_lc_trk_g1_2
T_4_12_wire_logic_cluster/lc_3/in_0

T_5_15_wire_logic_cluster/lc_3/out
T_5_15_lc_trk_g1_3
T_5_15_wire_logic_cluster/lc_3/in_3

End 

Net : GENERIC_FIFO_1.n141_cascade_
T_2_15_wire_logic_cluster/lc_6/ltout
T_2_15_wire_logic_cluster/lc_7/in_2

End 

Net : GENERIC_FIFO_1.n69
T_2_15_wire_logic_cluster/lc_7/out
T_2_12_sp4_v_t_38
T_3_12_sp4_h_l_8
T_3_12_lc_trk_g0_5
T_3_12_input2_1
T_3_12_wire_bram/ram/RADDR_9
T_3_10_upADDR_9
T_3_10_wire_bram/ram/RADDR_9

T_2_15_wire_logic_cluster/lc_7/out
T_2_12_sp4_v_t_38
T_3_12_sp4_h_l_8
T_3_12_lc_trk_g0_5
T_3_12_input2_1
T_3_12_wire_bram/ram/RADDR_9

End 

Net : GENERIC_FIFO_1.read_pointer_5
T_5_15_wire_logic_cluster/lc_4/out
T_4_15_lc_trk_g3_4
T_4_15_input_2_5
T_4_15_wire_logic_cluster/lc_5/in_2

T_5_15_wire_logic_cluster/lc_4/out
T_5_11_sp4_v_t_45
T_4_12_lc_trk_g3_5
T_4_12_wire_logic_cluster/lc_5/in_3

T_5_15_wire_logic_cluster/lc_4/out
T_5_11_sp4_v_t_45
T_4_13_lc_trk_g2_0
T_4_13_wire_logic_cluster/lc_0/in_0

T_5_15_wire_logic_cluster/lc_4/out
T_6_11_sp4_v_t_44
T_3_11_sp4_h_l_3
T_2_7_sp4_v_t_38
T_2_8_lc_trk_g2_6
T_2_8_wire_logic_cluster/lc_5/in_1

T_5_15_wire_logic_cluster/lc_4/out
T_5_11_sp4_v_t_45
T_4_12_lc_trk_g3_5
T_4_12_input_2_4
T_4_12_wire_logic_cluster/lc_4/in_2

T_5_15_wire_logic_cluster/lc_4/out
T_5_15_lc_trk_g3_4
T_5_15_wire_logic_cluster/lc_4/in_1

End 

Net : GENERIC_FIFO_1.read_pointer_6
T_5_15_wire_logic_cluster/lc_5/out
T_4_15_lc_trk_g2_5
T_4_15_wire_logic_cluster/lc_6/in_1

T_5_15_wire_logic_cluster/lc_5/out
T_5_14_lc_trk_g1_5
T_5_14_wire_logic_cluster/lc_7/in_3

T_5_15_wire_logic_cluster/lc_5/out
T_5_11_sp4_v_t_47
T_4_13_lc_trk_g2_2
T_4_13_wire_logic_cluster/lc_3/in_3

T_5_15_wire_logic_cluster/lc_5/out
T_5_8_sp12_v_t_22
T_0_8_span12_horz_14
T_2_8_lc_trk_g1_2
T_2_8_wire_logic_cluster/lc_6/in_1

T_5_15_wire_logic_cluster/lc_5/out
T_5_11_sp4_v_t_47
T_4_12_lc_trk_g3_7
T_4_12_input_2_6
T_4_12_wire_logic_cluster/lc_6/in_2

T_5_15_wire_logic_cluster/lc_5/out
T_5_15_lc_trk_g1_5
T_5_15_wire_logic_cluster/lc_5/in_3

End 

Net : GENERIC_FIFO_1.read_pointer_7
T_5_15_wire_logic_cluster/lc_6/out
T_4_16_lc_trk_g1_6
T_4_16_wire_logic_cluster/lc_0/in_1

T_5_15_wire_logic_cluster/lc_6/out
T_5_14_sp4_v_t_44
T_2_14_sp4_h_l_3
T_2_14_lc_trk_g0_6
T_2_14_wire_logic_cluster/lc_7/in_3

T_5_15_wire_logic_cluster/lc_6/out
T_5_12_sp4_v_t_36
T_4_13_lc_trk_g2_4
T_4_13_wire_logic_cluster/lc_3/in_1

T_5_15_wire_logic_cluster/lc_6/out
T_5_12_sp4_v_t_36
T_5_8_sp4_v_t_36
T_2_8_sp4_h_l_7
T_2_8_lc_trk_g0_2
T_2_8_wire_logic_cluster/lc_7/in_1

T_5_15_wire_logic_cluster/lc_6/out
T_5_12_sp4_v_t_36
T_5_8_sp4_v_t_36
T_4_10_lc_trk_g1_1
T_4_10_wire_logic_cluster/lc_1/in_1

T_5_15_wire_logic_cluster/lc_6/out
T_5_15_lc_trk_g3_6
T_5_15_wire_logic_cluster/lc_6/in_1

End 

Net : GENERIC_FIFO_1.read_pointer_8
T_5_15_wire_logic_cluster/lc_7/out
T_4_16_lc_trk_g1_7
T_4_16_wire_logic_cluster/lc_1/in_1

T_5_15_wire_logic_cluster/lc_7/out
T_5_15_lc_trk_g2_7
T_5_15_wire_logic_cluster/lc_2/in_3

T_5_15_wire_logic_cluster/lc_7/out
T_5_12_sp4_v_t_38
T_4_13_lc_trk_g2_6
T_4_13_input_2_0
T_4_13_wire_logic_cluster/lc_0/in_2

T_5_15_wire_logic_cluster/lc_7/out
T_3_15_sp12_h_l_1
T_2_3_sp12_v_t_22
T_2_9_lc_trk_g2_5
T_2_9_wire_logic_cluster/lc_0/in_1

T_5_15_wire_logic_cluster/lc_7/out
T_5_12_sp4_v_t_38
T_5_8_sp4_v_t_38
T_4_10_lc_trk_g1_3
T_4_10_wire_logic_cluster/lc_3/in_1

T_5_15_wire_logic_cluster/lc_7/out
T_5_15_lc_trk_g2_7
T_5_15_input_2_7
T_5_15_wire_logic_cluster/lc_7/in_2

End 

Net : GENERIC_FIFO_1.read_pointer_9
T_4_16_wire_logic_cluster/lc_4/out
T_4_16_lc_trk_g1_4
T_4_16_wire_logic_cluster/lc_2/in_1

T_4_16_wire_logic_cluster/lc_4/out
T_4_16_lc_trk_g1_4
T_4_16_wire_logic_cluster/lc_6/in_3

T_4_16_wire_logic_cluster/lc_4/out
T_4_12_sp4_v_t_45
T_4_13_lc_trk_g2_5
T_4_13_input_2_3
T_4_13_wire_logic_cluster/lc_3/in_2

T_4_16_wire_logic_cluster/lc_4/out
T_3_16_sp4_h_l_0
T_2_12_sp4_v_t_40
T_2_8_sp4_v_t_40
T_2_9_lc_trk_g2_0
T_2_9_wire_logic_cluster/lc_1/in_1

T_4_16_wire_logic_cluster/lc_4/out
T_3_16_sp4_h_l_0
T_2_12_sp4_v_t_40
T_2_15_lc_trk_g0_0
T_2_15_wire_logic_cluster/lc_7/in_1

T_4_16_wire_logic_cluster/lc_4/out
T_4_16_lc_trk_g1_4
T_4_16_wire_logic_cluster/lc_4/in_3

End 

Net : GENERIC_FIFO_1.n8638
T_4_16_wire_logic_cluster/lc_2/out
T_4_16_sp4_h_l_9
T_3_12_sp4_v_t_39
T_3_8_sp4_v_t_40
T_2_10_lc_trk_g0_5
T_2_10_wire_logic_cluster/lc_0/in_3

End 

Net : GENERIC_FIFO_1.n7945
T_4_16_wire_logic_cluster/lc_0/cout
T_4_16_wire_logic_cluster/lc_1/in_3

Net : GENERIC_FIFO_1.n1383
T_4_16_wire_logic_cluster/lc_1/out
T_4_16_lc_trk_g3_1
T_4_16_wire_logic_cluster/lc_2/in_0

End 

Net : GENERIC_FIFO_1.n8677_cascade_
T_2_10_wire_logic_cluster/lc_0/ltout
T_2_10_wire_logic_cluster/lc_1/in_2

End 

Net : GENERIC_FIFO_1.n1396
T_2_10_wire_logic_cluster/lc_1/out
T_2_7_sp12_v_t_22
T_2_15_lc_trk_g3_1
T_2_15_input_2_6
T_2_15_wire_logic_cluster/lc_6/in_2

End 

Net : GENERIC_FIFO_1.level_9_N_925_0
T_2_7_wire_logic_cluster/lc_6/out
T_2_1_sp12_v_t_23
T_2_13_lc_trk_g3_0
T_2_13_wire_logic_cluster/lc_0/in_1

End 

Net : GENERIC_FIFO_1.n7946
T_4_16_wire_logic_cluster/lc_1/cout
T_4_16_wire_logic_cluster/lc_2/in_3

Net : GENERIC_FIFO_1.n1424
T_5_14_wire_logic_cluster/lc_6/out
T_5_13_sp4_v_t_44
T_2_13_sp4_h_l_3
T_2_13_lc_trk_g0_6
T_2_13_wire_logic_cluster/lc_1/in_1

End 

Net : GENERIC_FIFO_1.n1423
T_4_13_wire_logic_cluster/lc_6/out
T_3_13_sp4_h_l_4
T_2_13_lc_trk_g1_4
T_2_13_wire_logic_cluster/lc_2/in_1

End 

Net : GENERIC_FIFO_1.n1420
T_4_12_wire_logic_cluster/lc_5/out
T_3_12_sp4_h_l_2
T_2_12_sp4_v_t_39
T_2_13_lc_trk_g3_7
T_2_13_wire_logic_cluster/lc_5/in_1

End 

Net : GENERIC_FIFO_1.n8632
T_4_15_wire_logic_cluster/lc_6/out
T_3_15_sp12_h_l_0
T_2_3_sp12_v_t_23
T_2_10_lc_trk_g3_3
T_2_10_wire_logic_cluster/lc_1/in_1

End 

Net : GENERIC_FIFO_1.n1386
T_4_15_wire_logic_cluster/lc_5/out
T_4_15_lc_trk_g1_5
T_4_15_wire_logic_cluster/lc_6/in_0

End 

Net : GENERIC_FIFO_1.n7942
T_4_15_wire_logic_cluster/lc_4/cout
T_4_15_wire_logic_cluster/lc_5/in_3

Net : GENERIC_FIFO_1.n1421
T_4_13_wire_logic_cluster/lc_5/out
T_3_13_sp4_h_l_2
T_2_13_lc_trk_g1_2
T_2_13_wire_logic_cluster/lc_4/in_1

End 

Net : GENERIC_FIFO_1.n7940
T_4_15_wire_logic_cluster/lc_2/cout
T_4_15_wire_logic_cluster/lc_3/in_3

Net : GENERIC_FIFO_1.n8630
T_4_16_wire_logic_cluster/lc_0/out
T_4_14_sp4_v_t_45
T_4_10_sp4_v_t_45
T_0_10_span4_horz_8
T_2_10_lc_trk_g3_0
T_2_10_wire_logic_cluster/lc_1/in_0

End 

Net : GENERIC_FIFO_1.n1388
T_4_15_wire_logic_cluster/lc_3/out
T_4_16_lc_trk_g1_3
T_4_16_wire_logic_cluster/lc_0/in_0

End 

Net : GENERIC_FIFO_1.n1422
T_5_13_wire_logic_cluster/lc_7/out
T_3_13_sp4_h_l_11
T_2_13_lc_trk_g1_3
T_2_13_wire_logic_cluster/lc_3/in_1

End 

Net : GENERIC_FIFO_1.n8628
T_4_15_wire_logic_cluster/lc_4/out
T_4_14_sp4_v_t_40
T_4_10_sp4_v_t_40
T_0_10_span4_horz_5
T_2_10_lc_trk_g2_5
T_2_10_wire_logic_cluster/lc_0/in_1

End 

Net : GENERIC_FIFO_1.n1390
T_4_15_wire_logic_cluster/lc_1/out
T_4_15_lc_trk_g3_1
T_4_15_wire_logic_cluster/lc_4/in_0

End 

Net : GENERIC_FIFO_1.n7938
T_4_15_wire_logic_cluster/lc_0/cout
T_4_15_wire_logic_cluster/lc_1/in_3

Net : bfn_4_16_0_
T_4_16_wire_logic_cluster/carry_in_mux/cout
T_4_16_wire_logic_cluster/lc_0/in_3

Net : GENERIC_FIFO_1.n1419
T_5_14_wire_logic_cluster/lc_7/out
T_5_13_sp4_v_t_46
T_2_13_sp4_h_l_5
T_2_13_lc_trk_g1_0
T_2_13_wire_logic_cluster/lc_6/in_1

End 

Net : GENERIC_FIFO_1.n8634
T_4_15_wire_logic_cluster/lc_2/out
T_4_14_sp4_v_t_36
T_4_10_sp4_v_t_36
T_0_10_span4_horz_7
T_2_10_lc_trk_g3_7
T_2_10_wire_logic_cluster/lc_0/in_0

End 

Net : GENERIC_FIFO_1.n1391
T_4_15_wire_logic_cluster/lc_0/out
T_4_15_lc_trk_g0_0
T_4_15_wire_logic_cluster/lc_2/in_0

End 

Net : GENERIC_FIFO_1.n7941
T_4_15_wire_logic_cluster/lc_3/cout
T_4_15_wire_logic_cluster/lc_4/in_3

Net : GENERIC_FIFO_1.n7943
T_4_15_wire_logic_cluster/lc_5/cout
T_4_15_wire_logic_cluster/lc_6/in_3

Net : GENERIC_FIFO_1.n1396_cascade_
T_2_10_wire_logic_cluster/lc_1/ltout
T_2_10_wire_logic_cluster/lc_2/in_2

End 

Net : GENERIC_FIFO_1.n1418
T_2_14_wire_logic_cluster/lc_7/out
T_2_13_lc_trk_g1_7
T_2_13_wire_logic_cluster/lc_7/in_1

End 

Net : GENERIC_FIFO_1.n7939
T_4_15_wire_logic_cluster/lc_1/cout
T_4_15_wire_logic_cluster/lc_2/in_3

Net : GENERIC_FIFO_1.n1417
T_5_15_wire_logic_cluster/lc_2/out
T_5_14_sp4_v_t_36
T_2_14_sp4_h_l_1
T_2_14_lc_trk_g1_4
T_2_14_wire_logic_cluster/lc_0/in_1

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n28
T_11_3_wire_logic_cluster/lc_4/out
T_12_4_lc_trk_g2_4
T_12_4_wire_logic_cluster/lc_2/in_0

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.counter_14
T_11_5_wire_logic_cluster/lc_6/out
T_11_2_sp4_v_t_36
T_11_3_lc_trk_g2_4
T_11_3_wire_logic_cluster/lc_4/in_0

T_11_5_wire_logic_cluster/lc_6/out
T_11_5_lc_trk_g2_6
T_11_5_input_2_6
T_11_5_wire_logic_cluster/lc_6/in_2

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n1662
T_11_3_wire_logic_cluster/lc_7/out
T_11_0_span4_vert_38
T_11_4_sp4_v_t_38
T_11_8_sp4_v_t_46
T_8_12_sp4_h_l_4
T_9_12_lc_trk_g3_4
T_9_12_wire_logic_cluster/lc_2/in_3

T_11_3_wire_logic_cluster/lc_7/out
T_11_4_lc_trk_g1_7
T_11_4_wire_logic_cluster/lc_1/in_1

T_11_3_wire_logic_cluster/lc_7/out
T_11_4_lc_trk_g1_7
T_11_4_input_2_2
T_11_4_wire_logic_cluster/lc_2/in_2

T_11_3_wire_logic_cluster/lc_7/out
T_11_4_lc_trk_g1_7
T_11_4_wire_logic_cluster/lc_3/in_1

T_11_3_wire_logic_cluster/lc_7/out
T_11_0_span4_vert_38
T_11_4_sp4_v_t_38
T_11_5_lc_trk_g3_6
T_11_5_wire_logic_cluster/lc_0/in_1

T_11_3_wire_logic_cluster/lc_7/out
T_11_4_lc_trk_g1_7
T_11_4_input_2_4
T_11_4_wire_logic_cluster/lc_4/in_2

T_11_3_wire_logic_cluster/lc_7/out
T_11_4_lc_trk_g1_7
T_11_4_wire_logic_cluster/lc_5/in_1

T_11_3_wire_logic_cluster/lc_7/out
T_11_0_span4_vert_38
T_11_4_sp4_v_t_38
T_11_5_lc_trk_g3_6
T_11_5_input_2_1
T_11_5_wire_logic_cluster/lc_1/in_2

T_11_3_wire_logic_cluster/lc_7/out
T_11_0_span4_vert_38
T_11_4_sp4_v_t_38
T_11_5_lc_trk_g3_6
T_11_5_wire_logic_cluster/lc_2/in_1

T_11_3_wire_logic_cluster/lc_7/out
T_11_4_lc_trk_g1_7
T_11_4_input_2_6
T_11_4_wire_logic_cluster/lc_6/in_2

T_11_3_wire_logic_cluster/lc_7/out
T_11_4_lc_trk_g1_7
T_11_4_wire_logic_cluster/lc_7/in_1

T_11_3_wire_logic_cluster/lc_7/out
T_11_0_span4_vert_38
T_11_4_sp4_v_t_38
T_11_5_lc_trk_g3_6
T_11_5_input_2_3
T_11_5_wire_logic_cluster/lc_3/in_2

T_11_3_wire_logic_cluster/lc_7/out
T_11_0_span4_vert_38
T_11_4_sp4_v_t_38
T_11_5_lc_trk_g3_6
T_11_5_wire_logic_cluster/lc_4/in_1

T_11_3_wire_logic_cluster/lc_7/out
T_11_0_span4_vert_38
T_11_4_sp4_v_t_38
T_11_5_lc_trk_g3_6
T_11_5_input_2_5
T_11_5_wire_logic_cluster/lc_5/in_2

T_11_3_wire_logic_cluster/lc_7/out
T_11_0_span4_vert_38
T_11_4_sp4_v_t_38
T_11_5_lc_trk_g3_6
T_11_5_wire_logic_cluster/lc_6/in_1

T_11_3_wire_logic_cluster/lc_7/out
T_11_0_span4_vert_38
T_11_4_sp4_v_t_38
T_11_5_lc_trk_g3_6
T_11_5_wire_logic_cluster/lc_7/in_0

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n9055
T_9_12_wire_logic_cluster/lc_2/out
T_10_8_sp4_v_t_40
T_10_4_sp4_v_t_40
T_11_4_sp4_h_l_10
T_11_4_lc_trk_g0_7
T_11_4_wire_logic_cluster/lc_0/in_1

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n31
T_12_4_wire_logic_cluster/lc_2/out
T_11_3_lc_trk_g2_2
T_11_3_wire_logic_cluster/lc_7/in_3

T_12_4_wire_logic_cluster/lc_2/out
T_11_3_lc_trk_g2_2
T_11_3_wire_logic_cluster/lc_2/in_0

T_12_4_wire_logic_cluster/lc_2/out
T_11_3_lc_trk_g2_2
T_11_3_wire_logic_cluster/lc_6/in_0

T_12_4_wire_logic_cluster/lc_2/out
T_11_3_lc_trk_g2_2
T_11_3_wire_logic_cluster/lc_5/in_3

T_12_4_wire_logic_cluster/lc_2/out
T_10_4_sp4_h_l_1
T_9_0_span4_vert_43
T_9_2_lc_trk_g3_6
T_9_2_wire_logic_cluster/lc_4/in_1

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n7898
T_11_5_wire_logic_cluster/lc_6/cout
T_11_5_wire_logic_cluster/lc_7/in_3

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.counter_9
T_11_5_wire_logic_cluster/lc_1/out
T_11_2_sp4_v_t_42
T_11_3_lc_trk_g3_2
T_11_3_wire_logic_cluster/lc_4/in_1

T_11_5_wire_logic_cluster/lc_1/out
T_11_5_lc_trk_g3_1
T_11_5_wire_logic_cluster/lc_1/in_1

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.counter_15
T_11_5_wire_logic_cluster/lc_7/out
T_11_2_sp4_v_t_38
T_11_3_lc_trk_g2_6
T_11_3_input_2_4
T_11_3_wire_logic_cluster/lc_4/in_2

T_11_5_wire_logic_cluster/lc_7/out
T_11_5_lc_trk_g1_7
T_11_5_wire_logic_cluster/lc_7/in_1

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n7897
T_11_5_wire_logic_cluster/lc_5/cout
T_11_5_wire_logic_cluster/lc_6/in_3

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.counter_11
T_11_5_wire_logic_cluster/lc_3/out
T_11_2_sp4_v_t_46
T_11_3_lc_trk_g3_6
T_11_3_wire_logic_cluster/lc_4/in_3

T_11_5_wire_logic_cluster/lc_3/out
T_11_5_lc_trk_g1_3
T_11_5_wire_logic_cluster/lc_3/in_1

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.counter_12
T_11_5_wire_logic_cluster/lc_4/out
T_12_1_sp4_v_t_44
T_12_4_lc_trk_g1_4
T_12_4_wire_logic_cluster/lc_3/in_0

T_11_5_wire_logic_cluster/lc_4/out
T_11_5_lc_trk_g2_4
T_11_5_input_2_4
T_11_5_wire_logic_cluster/lc_4/in_2

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n27
T_12_4_wire_logic_cluster/lc_3/out
T_12_4_lc_trk_g0_3
T_12_4_wire_logic_cluster/lc_2/in_3

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n7896
T_11_5_wire_logic_cluster/lc_4/cout
T_11_5_wire_logic_cluster/lc_5/in_3

Net : Inst_core.Inst_sampler.n1700
T_5_4_wire_logic_cluster/lc_2/out
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_44
T_6_11_sp4_h_l_3
T_10_11_sp4_h_l_11
T_9_11_sp4_v_t_40
T_9_15_sp4_v_t_36
T_9_16_lc_trk_g2_4
T_9_16_wire_logic_cluster/lc_5/s_r

T_5_4_wire_logic_cluster/lc_2/out
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_44
T_6_11_sp4_h_l_3
T_10_11_sp4_h_l_11
T_9_11_sp4_v_t_40
T_9_15_sp4_v_t_36
T_9_16_lc_trk_g2_4
T_9_16_wire_logic_cluster/lc_5/s_r

T_5_4_wire_logic_cluster/lc_2/out
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_44
T_6_11_sp4_h_l_3
T_10_11_sp4_h_l_11
T_9_11_sp4_v_t_40
T_9_15_sp4_v_t_36
T_9_16_lc_trk_g2_4
T_9_16_wire_logic_cluster/lc_5/s_r

T_5_4_wire_logic_cluster/lc_2/out
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_44
T_6_11_sp4_h_l_3
T_10_11_sp4_h_l_11
T_9_11_sp4_v_t_40
T_9_15_sp4_v_t_36
T_9_16_lc_trk_g2_4
T_9_16_wire_logic_cluster/lc_5/s_r

T_5_4_wire_logic_cluster/lc_2/out
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_44
T_6_11_sp4_h_l_3
T_10_11_sp4_h_l_11
T_9_11_sp4_v_t_40
T_9_15_sp4_v_t_36
T_9_16_lc_trk_g2_4
T_9_16_wire_logic_cluster/lc_5/s_r

T_5_4_wire_logic_cluster/lc_2/out
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_44
T_6_11_sp4_h_l_3
T_10_11_sp4_h_l_11
T_9_11_sp4_v_t_40
T_9_15_sp4_v_t_36
T_9_16_lc_trk_g2_4
T_9_16_wire_logic_cluster/lc_5/s_r

T_5_4_wire_logic_cluster/lc_2/out
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_44
T_6_11_sp4_h_l_3
T_10_11_sp4_h_l_11
T_9_11_sp4_v_t_40
T_9_15_sp4_v_t_36
T_9_16_lc_trk_g2_4
T_9_16_wire_logic_cluster/lc_5/s_r

T_5_4_wire_logic_cluster/lc_2/out
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_44
T_6_11_sp4_h_l_3
T_10_11_sp4_h_l_11
T_9_11_sp4_v_t_40
T_9_15_sp4_v_t_36
T_9_16_lc_trk_g2_4
T_9_16_wire_logic_cluster/lc_5/s_r

T_5_4_wire_logic_cluster/lc_2/out
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_44
T_6_11_sp4_h_l_3
T_10_11_sp4_h_l_11
T_9_11_sp4_v_t_40
T_9_15_lc_trk_g1_5
T_9_15_wire_logic_cluster/lc_5/s_r

T_5_4_wire_logic_cluster/lc_2/out
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_44
T_6_11_sp4_h_l_3
T_10_11_sp4_h_l_11
T_9_11_sp4_v_t_40
T_9_15_lc_trk_g1_5
T_9_15_wire_logic_cluster/lc_5/s_r

T_5_4_wire_logic_cluster/lc_2/out
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_44
T_6_11_sp4_h_l_3
T_10_11_sp4_h_l_11
T_9_11_sp4_v_t_40
T_9_15_lc_trk_g1_5
T_9_15_wire_logic_cluster/lc_5/s_r

T_5_4_wire_logic_cluster/lc_2/out
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_44
T_6_11_sp4_h_l_3
T_10_11_sp4_h_l_11
T_9_11_sp4_v_t_40
T_9_15_lc_trk_g1_5
T_9_15_wire_logic_cluster/lc_5/s_r

T_5_4_wire_logic_cluster/lc_2/out
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_44
T_6_11_sp4_h_l_3
T_10_11_sp4_h_l_11
T_9_11_sp4_v_t_40
T_9_15_lc_trk_g1_5
T_9_15_wire_logic_cluster/lc_5/s_r

T_5_4_wire_logic_cluster/lc_2/out
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_44
T_6_11_sp4_h_l_3
T_10_11_sp4_h_l_11
T_9_11_sp4_v_t_40
T_9_15_lc_trk_g1_5
T_9_15_wire_logic_cluster/lc_5/s_r

T_5_4_wire_logic_cluster/lc_2/out
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_44
T_6_11_sp4_h_l_3
T_10_11_sp4_h_l_11
T_9_11_sp4_v_t_40
T_9_15_lc_trk_g1_5
T_9_15_wire_logic_cluster/lc_5/s_r

T_5_4_wire_logic_cluster/lc_2/out
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_44
T_6_11_sp4_h_l_3
T_10_11_sp4_h_l_11
T_9_11_sp4_v_t_40
T_9_15_lc_trk_g1_5
T_9_15_wire_logic_cluster/lc_5/s_r

T_5_4_wire_logic_cluster/lc_2/out
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_44
T_6_11_sp4_h_l_3
T_9_11_sp4_v_t_45
T_9_14_lc_trk_g1_5
T_9_14_wire_logic_cluster/lc_5/s_r

T_5_4_wire_logic_cluster/lc_2/out
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_44
T_6_11_sp4_h_l_3
T_9_11_sp4_v_t_45
T_9_14_lc_trk_g1_5
T_9_14_wire_logic_cluster/lc_5/s_r

T_5_4_wire_logic_cluster/lc_2/out
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_44
T_6_11_sp4_h_l_3
T_9_11_sp4_v_t_45
T_9_14_lc_trk_g1_5
T_9_14_wire_logic_cluster/lc_5/s_r

T_5_4_wire_logic_cluster/lc_2/out
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_44
T_6_11_sp4_h_l_3
T_9_11_sp4_v_t_45
T_9_14_lc_trk_g1_5
T_9_14_wire_logic_cluster/lc_5/s_r

T_5_4_wire_logic_cluster/lc_2/out
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_44
T_6_11_sp4_h_l_3
T_9_11_sp4_v_t_45
T_9_14_lc_trk_g1_5
T_9_14_wire_logic_cluster/lc_5/s_r

T_5_4_wire_logic_cluster/lc_2/out
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_44
T_6_11_sp4_h_l_3
T_9_11_sp4_v_t_45
T_9_14_lc_trk_g1_5
T_9_14_wire_logic_cluster/lc_5/s_r

T_5_4_wire_logic_cluster/lc_2/out
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_44
T_6_11_sp4_h_l_3
T_9_11_sp4_v_t_45
T_9_14_lc_trk_g1_5
T_9_14_wire_logic_cluster/lc_5/s_r

T_5_4_wire_logic_cluster/lc_2/out
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_44
T_6_11_sp4_h_l_3
T_9_11_sp4_v_t_45
T_9_14_lc_trk_g1_5
T_9_14_wire_logic_cluster/lc_5/s_r

End 

Net : divider_11
T_7_8_wire_logic_cluster/lc_7/out
T_7_7_sp4_v_t_46
T_8_11_sp4_h_l_5
T_11_11_sp4_v_t_40
T_11_13_lc_trk_g2_5
T_11_13_wire_logic_cluster/lc_1/in_0

T_7_8_wire_logic_cluster/lc_7/out
T_7_5_sp4_v_t_38
T_7_9_sp4_v_t_43
T_8_13_sp4_h_l_0
T_9_13_lc_trk_g2_0
T_9_13_wire_logic_cluster/lc_5/in_3

T_7_8_wire_logic_cluster/lc_7/out
T_7_8_lc_trk_g3_7
T_7_8_wire_logic_cluster/lc_7/in_3

End 

Net : Inst_core.Inst_sampler.n45
T_11_15_wire_logic_cluster/lc_3/out
T_11_16_lc_trk_g0_3
T_11_16_wire_logic_cluster/lc_4/in_3

End 

Net : ready50_N_581
T_11_16_wire_logic_cluster/lc_4/out
T_12_16_sp12_h_l_0
T_11_4_sp12_v_t_23
T_0_4_span12_horz_3
T_5_4_lc_trk_g1_4
T_5_4_wire_logic_cluster/lc_2/in_3

T_11_16_wire_logic_cluster/lc_4/out
T_11_15_lc_trk_g1_4
T_11_15_wire_logic_cluster/lc_5/in_0

T_11_16_wire_logic_cluster/lc_4/out
T_11_14_sp4_v_t_37
T_8_14_sp4_h_l_6
T_7_10_sp4_v_t_43
T_6_13_lc_trk_g3_3
T_6_13_wire_logic_cluster/lc_3/in_3

T_11_16_wire_logic_cluster/lc_4/out
T_10_16_sp4_h_l_0
T_6_16_sp4_h_l_3
T_5_12_sp4_v_t_45
T_5_13_lc_trk_g3_5
T_5_13_wire_logic_cluster/lc_5/in_3

T_11_16_wire_logic_cluster/lc_4/out
T_11_14_sp4_v_t_37
T_8_14_sp4_h_l_6
T_7_14_sp4_v_t_43
T_6_15_lc_trk_g3_3
T_6_15_wire_logic_cluster/lc_1/in_3

T_11_16_wire_logic_cluster/lc_4/out
T_11_14_sp4_v_t_37
T_8_14_sp4_h_l_6
T_7_14_sp4_v_t_43
T_6_15_lc_trk_g3_3
T_6_15_wire_logic_cluster/lc_5/in_3

T_11_16_wire_logic_cluster/lc_4/out
T_11_14_sp4_v_t_37
T_8_14_sp4_h_l_6
T_7_14_lc_trk_g1_6
T_7_14_wire_logic_cluster/lc_2/in_3

T_11_16_wire_logic_cluster/lc_4/out
T_11_12_sp4_v_t_45
T_8_12_sp4_h_l_8
T_8_12_lc_trk_g1_5
T_8_12_wire_logic_cluster/lc_3/in_3

T_11_16_wire_logic_cluster/lc_4/out
T_11_12_sp4_v_t_45
T_8_12_sp4_h_l_8
T_8_12_lc_trk_g1_5
T_8_12_wire_logic_cluster/lc_7/in_3

T_11_16_wire_logic_cluster/lc_4/out
T_11_12_sp4_v_t_45
T_8_12_sp4_h_l_8
T_7_12_lc_trk_g1_0
T_7_12_wire_logic_cluster/lc_6/in_3

T_11_16_wire_logic_cluster/lc_4/out
T_11_12_sp4_v_t_45
T_12_12_sp4_h_l_8
T_13_12_lc_trk_g0_5
T_13_12_wire_io_cluster/io_1/D_OUT_0

T_11_16_wire_logic_cluster/lc_4/out
T_11_15_lc_trk_g1_4
T_11_15_wire_logic_cluster/lc_4/in_3

End 

Net : Inst_core.Inst_sampler.n36
T_11_13_wire_logic_cluster/lc_1/out
T_11_10_sp12_v_t_22
T_11_15_lc_trk_g3_6
T_11_15_input_2_3
T_11_15_wire_logic_cluster/lc_3/in_2

End 

Net : Inst_core.Inst_sampler.n33
T_9_13_wire_logic_cluster/lc_4/out
T_10_11_sp4_v_t_36
T_11_15_sp4_h_l_1
T_11_15_lc_trk_g0_4
T_11_15_wire_logic_cluster/lc_3/in_3

End 

Net : divider_8
T_7_7_wire_logic_cluster/lc_7/out
T_7_5_sp4_v_t_43
T_7_9_sp4_v_t_39
T_8_13_sp4_h_l_2
T_9_13_lc_trk_g2_2
T_9_13_input_2_4
T_9_13_wire_logic_cluster/lc_4/in_2

T_7_7_wire_logic_cluster/lc_7/out
T_7_5_sp4_v_t_43
T_7_9_sp4_v_t_39
T_8_13_sp4_h_l_2
T_9_13_lc_trk_g2_2
T_9_13_wire_logic_cluster/lc_2/in_0

T_7_7_wire_logic_cluster/lc_7/out
T_7_7_lc_trk_g1_7
T_7_7_wire_logic_cluster/lc_7/in_3

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n7895
T_11_5_wire_logic_cluster/lc_3/cout
T_11_5_wire_logic_cluster/lc_4/in_3

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.counter_3
T_11_4_wire_logic_cluster/lc_3/out
T_12_4_lc_trk_g1_3
T_12_4_wire_logic_cluster/lc_4/in_0

T_11_4_wire_logic_cluster/lc_3/out
T_11_4_lc_trk_g0_3
T_11_4_input_2_3
T_11_4_wire_logic_cluster/lc_3/in_2

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n26
T_12_4_wire_logic_cluster/lc_4/out
T_12_4_lc_trk_g3_4
T_12_4_wire_logic_cluster/lc_2/in_1

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.counter_13
T_11_5_wire_logic_cluster/lc_5/out
T_12_4_lc_trk_g2_5
T_12_4_wire_logic_cluster/lc_4/in_1

T_11_5_wire_logic_cluster/lc_5/out
T_11_5_lc_trk_g3_5
T_11_5_wire_logic_cluster/lc_5/in_1

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.counter_5
T_11_4_wire_logic_cluster/lc_5/out
T_12_4_lc_trk_g1_5
T_12_4_input_2_4
T_12_4_wire_logic_cluster/lc_4/in_2

T_11_4_wire_logic_cluster/lc_5/out
T_11_4_lc_trk_g0_5
T_11_4_input_2_5
T_11_4_wire_logic_cluster/lc_5/in_2

End 

Net : Inst_core.Inst_sampler.n44
T_8_13_wire_logic_cluster/lc_2/out
T_9_12_sp4_v_t_37
T_10_16_sp4_h_l_6
T_11_16_lc_trk_g2_6
T_11_16_wire_logic_cluster/lc_4/in_0

End 

Net : divider_14
T_8_7_wire_logic_cluster/lc_7/out
T_8_6_sp4_v_t_46
T_8_10_sp4_v_t_39
T_8_14_lc_trk_g0_2
T_8_14_input_2_4
T_8_14_wire_logic_cluster/lc_4/in_2

T_8_7_wire_logic_cluster/lc_7/out
T_8_6_sp4_v_t_46
T_8_10_sp4_v_t_39
T_8_14_lc_trk_g1_2
T_8_14_input_2_5
T_8_14_wire_logic_cluster/lc_5/in_2

T_8_7_wire_logic_cluster/lc_7/out
T_8_7_lc_trk_g1_7
T_8_7_wire_logic_cluster/lc_7/in_3

End 

Net : Inst_core.Inst_sampler.n32
T_8_14_wire_logic_cluster/lc_4/out
T_8_13_lc_trk_g0_4
T_8_13_wire_logic_cluster/lc_2/in_0

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n7894
T_11_5_wire_logic_cluster/lc_2/cout
T_11_5_wire_logic_cluster/lc_3/in_3

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.counter_2
T_11_4_wire_logic_cluster/lc_2/out
T_12_4_lc_trk_g0_2
T_12_4_wire_logic_cluster/lc_3/in_1

T_11_4_wire_logic_cluster/lc_2/out
T_11_3_sp4_v_t_36
T_11_4_lc_trk_g3_4
T_11_4_wire_logic_cluster/lc_2/in_1

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.counter_8
T_11_5_wire_logic_cluster/lc_0/out
T_12_4_lc_trk_g3_0
T_12_4_wire_logic_cluster/lc_4/in_3

T_11_5_wire_logic_cluster/lc_0/out
T_11_5_lc_trk_g0_0
T_11_5_input_2_0
T_11_5_wire_logic_cluster/lc_0/in_2

End 

Net : Inst_core.Inst_sampler.n29
T_8_13_wire_logic_cluster/lc_3/out
T_8_13_lc_trk_g0_3
T_8_13_wire_logic_cluster/lc_2/in_3

End 

Net : divider_9
T_7_9_wire_logic_cluster/lc_3/out
T_5_9_sp4_h_l_3
T_8_9_sp4_v_t_45
T_8_13_lc_trk_g1_0
T_8_13_wire_logic_cluster/lc_3/in_0

T_7_9_wire_logic_cluster/lc_3/out
T_5_9_sp4_h_l_3
T_8_9_sp4_v_t_45
T_7_13_lc_trk_g2_0
T_7_13_input_2_2
T_7_13_wire_logic_cluster/lc_2/in_2

T_7_9_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g1_3
T_7_9_wire_logic_cluster/lc_3/in_3

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.counter_7
T_11_4_wire_logic_cluster/lc_7/out
T_12_4_lc_trk_g0_7
T_12_4_input_2_3
T_12_4_wire_logic_cluster/lc_3/in_2

T_11_4_wire_logic_cluster/lc_7/out
T_11_4_lc_trk_g2_7
T_11_4_input_2_7
T_11_4_wire_logic_cluster/lc_7/in_2

End 

Net : Inst_core.Inst_sampler.n43
T_11_14_wire_logic_cluster/lc_1/out
T_11_12_sp4_v_t_47
T_11_16_lc_trk_g1_2
T_11_16_wire_logic_cluster/lc_4/in_1

End 

Net : Inst_core.Inst_sampler.n28
T_8_14_wire_logic_cluster/lc_1/out
T_9_14_sp4_h_l_2
T_11_14_lc_trk_g2_7
T_11_14_wire_logic_cluster/lc_1/in_0

End 

Net : divider_13
T_8_7_wire_logic_cluster/lc_2/out
T_8_5_sp12_v_t_23
T_8_14_lc_trk_g2_7
T_8_14_input_2_1
T_8_14_wire_logic_cluster/lc_1/in_2

T_8_7_wire_logic_cluster/lc_2/out
T_9_6_sp4_v_t_37
T_9_10_sp4_v_t_38
T_6_14_sp4_h_l_3
T_8_14_lc_trk_g2_6
T_8_14_input_2_2
T_8_14_wire_logic_cluster/lc_2/in_2

T_8_7_wire_logic_cluster/lc_2/out
T_8_7_lc_trk_g3_2
T_8_7_wire_logic_cluster/lc_2/in_3

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.counter_10
T_11_5_wire_logic_cluster/lc_2/out
T_12_4_lc_trk_g2_2
T_12_4_wire_logic_cluster/lc_3/in_3

T_11_5_wire_logic_cluster/lc_2/out
T_11_5_lc_trk_g0_2
T_11_5_input_2_2
T_11_5_wire_logic_cluster/lc_2/in_2

End 

Net : Inst_core.Inst_sampler.counter_11
T_9_15_wire_logic_cluster/lc_3/out
T_9_15_sp4_h_l_11
T_12_11_sp4_v_t_46
T_11_13_lc_trk_g0_0
T_11_13_wire_logic_cluster/lc_1/in_1

T_9_15_wire_logic_cluster/lc_3/out
T_9_15_sp4_h_l_11
T_12_11_sp4_v_t_46
T_11_13_lc_trk_g0_0
T_11_13_input_2_2
T_11_13_wire_logic_cluster/lc_2/in_2

T_9_15_wire_logic_cluster/lc_3/out
T_9_15_lc_trk_g1_3
T_9_15_wire_logic_cluster/lc_3/in_1

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n7893
T_11_5_wire_logic_cluster/lc_1/cout
T_11_5_wire_logic_cluster/lc_2/in_3

Net : Inst_core.Inst_sampler.n35
T_8_15_wire_logic_cluster/lc_1/out
T_9_15_sp4_h_l_2
T_11_15_lc_trk_g3_7
T_11_15_wire_logic_cluster/lc_3/in_1

End 

Net : divider_17
T_8_6_wire_logic_cluster/lc_4/out
T_8_0_span12_vert_19
T_8_10_sp12_v_t_23
T_8_15_lc_trk_g2_7
T_8_15_input_2_1
T_8_15_wire_logic_cluster/lc_1/in_2

T_8_6_wire_logic_cluster/lc_4/out
T_9_5_sp4_v_t_41
T_9_9_sp4_v_t_37
T_9_13_lc_trk_g0_0
T_9_13_wire_logic_cluster/lc_5/in_1

T_8_6_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g1_4
T_8_6_wire_logic_cluster/lc_4/in_3

End 

Net : GENERIC_FIFO_1.n1416
T_4_16_wire_logic_cluster/lc_6/out
T_4_14_sp4_v_t_41
T_0_14_span4_horz_10
T_2_14_lc_trk_g2_2
T_2_14_wire_logic_cluster/lc_1/in_1

End 

Net : Inst_core.Inst_sampler.n30
T_9_13_wire_logic_cluster/lc_1/out
T_8_13_lc_trk_g2_1
T_8_13_wire_logic_cluster/lc_2/in_1

End 

Net : divider_2
T_9_11_wire_logic_cluster/lc_0/out
T_9_7_sp12_v_t_23
T_9_13_lc_trk_g2_4
T_9_13_wire_logic_cluster/lc_1/in_1

T_9_11_wire_logic_cluster/lc_0/out
T_9_7_sp12_v_t_23
T_9_13_lc_trk_g2_4
T_9_13_wire_logic_cluster/lc_3/in_3

T_9_11_wire_logic_cluster/lc_0/out
T_9_11_lc_trk_g1_0
T_9_11_wire_logic_cluster/lc_0/in_3

End 

Net : divider_20
T_7_10_wire_logic_cluster/lc_3/out
T_8_9_sp4_v_t_39
T_8_13_sp4_v_t_40
T_8_15_lc_trk_g2_5
T_8_15_wire_logic_cluster/lc_1/in_0

T_7_10_wire_logic_cluster/lc_3/out
T_8_9_sp4_v_t_39
T_7_13_lc_trk_g1_2
T_7_13_wire_logic_cluster/lc_1/in_0

T_7_10_wire_logic_cluster/lc_3/out
T_7_10_lc_trk_g1_3
T_7_10_wire_logic_cluster/lc_3/in_3

End 

Net : divider_4
T_6_13_wire_logic_cluster/lc_1/out
T_2_13_sp12_h_l_1
T_9_13_lc_trk_g0_1
T_9_13_input_2_1
T_9_13_wire_logic_cluster/lc_1/in_2

T_6_13_wire_logic_cluster/lc_1/out
T_6_11_sp4_v_t_47
T_7_15_sp4_h_l_10
T_8_15_lc_trk_g3_2
T_8_15_wire_logic_cluster/lc_2/in_1

T_6_13_wire_logic_cluster/lc_1/out
T_6_11_sp4_v_t_47
T_6_13_lc_trk_g2_2
T_6_13_wire_logic_cluster/lc_1/in_3

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n7892
T_11_5_wire_logic_cluster/lc_0/cout
T_11_5_wire_logic_cluster/lc_1/in_3

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.counter_4
T_11_4_wire_logic_cluster/lc_4/out
T_12_4_sp4_h_l_8
T_12_4_lc_trk_g0_5
T_12_4_input_2_1
T_12_4_wire_logic_cluster/lc_1/in_2

T_11_4_wire_logic_cluster/lc_4/out
T_11_4_lc_trk_g1_4
T_11_4_wire_logic_cluster/lc_4/in_1

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n25_cascade_
T_12_4_wire_logic_cluster/lc_1/ltout
T_12_4_wire_logic_cluster/lc_2/in_2

End 

Net : divider_10
T_9_4_wire_logic_cluster/lc_2/out
T_9_2_sp12_v_t_23
T_9_13_lc_trk_g3_3
T_9_13_wire_logic_cluster/lc_4/in_0

T_9_4_wire_logic_cluster/lc_2/out
T_9_2_sp12_v_t_23
T_9_10_sp4_v_t_37
T_8_14_lc_trk_g1_0
T_8_14_wire_logic_cluster/lc_5/in_0

T_9_4_wire_logic_cluster/lc_2/out
T_9_4_lc_trk_g3_2
T_9_4_wire_logic_cluster/lc_2/in_3

End 

Net : Inst_core.Inst_sampler.counter_23
T_9_16_wire_logic_cluster/lc_7/out
T_10_13_sp4_v_t_39
T_11_13_sp4_h_l_7
T_11_13_lc_trk_g0_2
T_11_13_wire_logic_cluster/lc_1/in_3

T_9_16_wire_logic_cluster/lc_7/out
T_9_16_lc_trk_g1_7
T_9_16_wire_logic_cluster/lc_7/in_1

End 

Net : divider_23
T_11_9_wire_logic_cluster/lc_5/out
T_11_2_sp12_v_t_22
T_11_13_lc_trk_g3_2
T_11_13_input_2_1
T_11_13_wire_logic_cluster/lc_1/in_2

T_11_9_wire_logic_cluster/lc_5/out
T_11_2_sp12_v_t_22
T_11_13_lc_trk_g3_2
T_11_13_wire_logic_cluster/lc_5/in_0

T_11_9_wire_logic_cluster/lc_5/out
T_11_9_lc_trk_g1_5
T_11_9_wire_logic_cluster/lc_5/in_3

End 

Net : bfn_11_5_0_
T_11_5_wire_logic_cluster/carry_in_mux/cout
T_11_5_wire_logic_cluster/lc_0/in_3

Net : Inst_core.Inst_sampler.counter_16
T_9_16_wire_logic_cluster/lc_0/out
T_9_13_sp4_v_t_40
T_8_14_lc_trk_g3_0
T_8_14_wire_logic_cluster/lc_4/in_3

T_9_16_wire_logic_cluster/lc_0/out
T_9_12_sp12_v_t_23
T_9_13_lc_trk_g2_7
T_9_13_input_2_5
T_9_13_wire_logic_cluster/lc_5/in_2

T_9_16_wire_logic_cluster/lc_0/out
T_9_16_lc_trk_g3_0
T_9_16_wire_logic_cluster/lc_0/in_1

End 

Net : Inst_core.Inst_sampler.n26
T_11_14_wire_logic_cluster/lc_2/out
T_11_14_lc_trk_g2_2
T_11_14_wire_logic_cluster/lc_1/in_1

End 

Net : divider_6
T_11_8_wire_logic_cluster/lc_6/out
T_11_2_sp12_v_t_23
T_11_14_lc_trk_g2_0
T_11_14_wire_logic_cluster/lc_2/in_0

T_11_8_wire_logic_cluster/lc_6/out
T_11_2_sp12_v_t_23
T_11_13_lc_trk_g2_3
T_11_13_wire_logic_cluster/lc_4/in_1

T_11_8_wire_logic_cluster/lc_6/out
T_11_8_lc_trk_g3_6
T_11_8_wire_logic_cluster/lc_6/in_3

End 

Net : divider_3
T_9_11_wire_logic_cluster/lc_2/out
T_10_10_sp4_v_t_37
T_11_14_sp4_h_l_6
T_11_14_lc_trk_g1_3
T_11_14_input_2_2
T_11_14_wire_logic_cluster/lc_2/in_2

T_9_11_wire_logic_cluster/lc_2/out
T_9_11_sp4_h_l_9
T_12_11_sp4_v_t_44
T_11_13_lc_trk_g2_1
T_11_13_wire_logic_cluster/lc_3/in_0

T_9_11_wire_logic_cluster/lc_2/out
T_9_11_sp4_h_l_9
T_9_11_lc_trk_g1_4
T_9_11_wire_logic_cluster/lc_2/in_3

End 

Net : divider_7
T_5_13_wire_logic_cluster/lc_4/out
T_6_13_sp4_h_l_8
T_8_13_lc_trk_g2_5
T_8_13_input_2_3
T_8_13_wire_logic_cluster/lc_3/in_2

T_5_13_wire_logic_cluster/lc_4/out
T_6_13_sp4_h_l_8
T_7_13_lc_trk_g3_0
T_7_13_wire_logic_cluster/lc_2/in_1

T_5_13_wire_logic_cluster/lc_4/out
T_5_13_lc_trk_g1_4
T_5_13_wire_logic_cluster/lc_4/in_3

End 

Net : Inst_core.Inst_sampler.counter_8
T_9_15_wire_logic_cluster/lc_0/out
T_9_12_sp4_v_t_40
T_9_13_lc_trk_g3_0
T_9_13_wire_logic_cluster/lc_4/in_1

T_9_15_wire_logic_cluster/lc_0/out
T_9_13_sp4_v_t_45
T_6_13_sp4_h_l_2
T_7_13_lc_trk_g3_2
T_7_13_wire_logic_cluster/lc_2/in_3

T_9_15_wire_logic_cluster/lc_0/out
T_9_15_lc_trk_g3_0
T_9_15_wire_logic_cluster/lc_0/in_1

End 

Net : Inst_core.Inst_sampler.n25
T_11_14_wire_logic_cluster/lc_4/out
T_11_14_lc_trk_g0_4
T_11_14_wire_logic_cluster/lc_1/in_3

End 

Net : Inst_core.Inst_sampler.counter_12
T_9_15_wire_logic_cluster/lc_4/out
T_10_14_sp4_v_t_41
T_11_14_sp4_h_l_9
T_11_14_lc_trk_g1_4
T_11_14_wire_logic_cluster/lc_4/in_1

T_9_15_wire_logic_cluster/lc_4/out
T_8_14_lc_trk_g3_4
T_8_14_wire_logic_cluster/lc_2/in_3

T_9_15_wire_logic_cluster/lc_4/out
T_9_15_lc_trk_g3_4
T_9_15_wire_logic_cluster/lc_4/in_1

End 

Net : divider_0
T_7_14_wire_logic_cluster/lc_7/out
T_5_14_sp12_h_l_1
T_11_14_lc_trk_g0_6
T_11_14_wire_logic_cluster/lc_4/in_0

T_7_14_wire_logic_cluster/lc_7/out
T_7_14_lc_trk_g1_7
T_7_14_wire_logic_cluster/lc_7/in_3

End 

Net : divider_15
T_7_14_wire_logic_cluster/lc_3/out
T_8_14_lc_trk_g0_3
T_8_14_wire_logic_cluster/lc_1/in_0

T_7_14_wire_logic_cluster/lc_3/out
T_8_14_lc_trk_g1_3
T_8_14_wire_logic_cluster/lc_2/in_0

T_7_14_wire_logic_cluster/lc_3/out
T_7_14_lc_trk_g1_3
T_7_14_wire_logic_cluster/lc_3/in_3

End 

Net : divider_22
T_7_10_wire_logic_cluster/lc_6/out
T_7_4_sp12_v_t_23
T_8_16_sp12_h_l_0
T_11_16_lc_trk_g0_0
T_11_16_input_2_2
T_11_16_wire_logic_cluster/lc_2/in_2

T_7_10_wire_logic_cluster/lc_6/out
T_7_4_sp12_v_t_23
T_7_13_lc_trk_g2_7
T_7_13_input_2_1
T_7_13_wire_logic_cluster/lc_1/in_2

T_7_10_wire_logic_cluster/lc_6/out
T_7_10_lc_trk_g3_6
T_7_10_wire_logic_cluster/lc_6/in_3

End 

Net : Inst_core.Inst_sampler.counter_9
T_9_15_wire_logic_cluster/lc_1/out
T_9_11_sp4_v_t_39
T_8_13_lc_trk_g0_2
T_8_13_wire_logic_cluster/lc_3/in_3

T_9_15_wire_logic_cluster/lc_1/out
T_8_14_lc_trk_g3_1
T_8_14_wire_logic_cluster/lc_5/in_3

T_9_15_wire_logic_cluster/lc_1/out
T_9_15_lc_trk_g3_1
T_9_15_wire_logic_cluster/lc_1/in_1

End 

Net : Inst_core.Inst_sampler.n34
T_11_16_wire_logic_cluster/lc_2/out
T_11_15_lc_trk_g1_2
T_11_15_wire_logic_cluster/lc_3/in_0

End 

Net : Inst_core.Inst_controller.nstate_1_N_829_0
T_7_11_wire_logic_cluster/lc_4/out
T_8_11_sp12_h_l_0
T_12_11_lc_trk_g0_3
T_12_11_wire_logic_cluster/lc_6/in_3

T_7_11_wire_logic_cluster/lc_4/out
T_8_11_sp12_h_l_0
T_12_11_lc_trk_g0_3
T_12_11_wire_logic_cluster/lc_1/in_0

T_7_11_wire_logic_cluster/lc_4/out
T_8_11_sp12_h_l_0
T_12_11_lc_trk_g0_3
T_12_11_wire_logic_cluster/lc_0/in_3

End 

Net : Inst_core.Inst_controller.n4_adj_987_cascade_
T_7_11_wire_logic_cluster/lc_3/ltout
T_7_11_wire_logic_cluster/lc_4/in_2

End 

Net : Inst_core.Inst_controller.n2717_cascade_
T_12_11_wire_logic_cluster/lc_6/ltout
T_12_11_wire_logic_cluster/lc_7/in_2

End 

Net : Inst_core.Inst_controller.n2
T_12_11_wire_logic_cluster/lc_7/out
T_11_12_lc_trk_g1_7
T_11_12_wire_logic_cluster/lc_5/in_3

End 

Net : Inst_core.Inst_controller.n22_cascade_
T_7_11_wire_logic_cluster/lc_1/ltout
T_7_11_wire_logic_cluster/lc_2/in_2

End 

Net : fwd_0
T_9_8_wire_logic_cluster/lc_2/out
T_9_8_sp4_h_l_9
T_12_8_sp4_v_t_39
T_11_12_lc_trk_g1_2
T_11_12_wire_logic_cluster/lc_1/in_0

T_9_8_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g2_2
T_9_8_wire_logic_cluster/lc_2/in_0

End 

Net : Inst_core.Inst_sampler.counter_13
T_9_15_wire_logic_cluster/lc_5/out
T_8_14_lc_trk_g3_5
T_8_14_wire_logic_cluster/lc_1/in_1

T_9_15_wire_logic_cluster/lc_5/out
T_8_14_lc_trk_g3_5
T_8_14_wire_logic_cluster/lc_5/in_1

T_9_15_wire_logic_cluster/lc_5/out
T_9_15_lc_trk_g3_5
T_9_15_wire_logic_cluster/lc_5/in_1

End 

Net : Inst_core.Inst_controller.n4_adj_986_cascade_
T_7_11_wire_logic_cluster/lc_2/ltout
T_7_11_wire_logic_cluster/lc_3/in_2

End 

Net : Inst_core.Inst_controller.n4691
T_11_12_wire_logic_cluster/lc_5/out
T_11_10_sp4_v_t_39
T_12_14_sp4_h_l_8
T_12_14_lc_trk_g1_5
T_12_14_wire_logic_cluster/lc_5/s_r

T_11_12_wire_logic_cluster/lc_5/out
T_11_10_sp4_v_t_39
T_12_14_sp4_h_l_8
T_12_14_lc_trk_g1_5
T_12_14_wire_logic_cluster/lc_5/s_r

T_11_12_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_5/s_r

T_11_12_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_5/s_r

T_11_12_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_5/s_r

T_11_12_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_5/s_r

T_11_12_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_5/s_r

T_11_12_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_5/s_r

T_11_12_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_5/s_r

T_11_12_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_5/s_r

T_11_12_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g3_5
T_12_13_wire_logic_cluster/lc_5/s_r

T_11_12_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g3_5
T_12_13_wire_logic_cluster/lc_5/s_r

T_11_12_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g3_5
T_12_13_wire_logic_cluster/lc_5/s_r

T_11_12_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g3_5
T_12_13_wire_logic_cluster/lc_5/s_r

T_11_12_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g3_5
T_12_13_wire_logic_cluster/lc_5/s_r

T_11_12_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g3_5
T_12_13_wire_logic_cluster/lc_5/s_r

T_11_12_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g3_5
T_12_13_wire_logic_cluster/lc_5/s_r

T_11_12_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g3_5
T_12_13_wire_logic_cluster/lc_5/s_r

End 

Net : Inst_core.Inst_controller.n16
T_11_12_wire_logic_cluster/lc_1/out
T_12_12_sp4_h_l_2
T_8_12_sp4_h_l_5
T_7_8_sp4_v_t_40
T_7_11_lc_trk_g1_0
T_7_11_input_2_1
T_7_11_wire_logic_cluster/lc_1/in_2

End 

Net : Inst_core.Inst_sampler.counter_10
T_9_15_wire_logic_cluster/lc_2/out
T_9_12_sp4_v_t_44
T_9_13_lc_trk_g3_4
T_9_13_wire_logic_cluster/lc_4/in_3

T_9_15_wire_logic_cluster/lc_2/out
T_9_12_sp4_v_t_44
T_9_13_lc_trk_g3_4
T_9_13_wire_logic_cluster/lc_5/in_0

T_9_15_wire_logic_cluster/lc_2/out
T_9_15_lc_trk_g1_2
T_9_15_wire_logic_cluster/lc_2/in_1

End 

Net : divider_12
T_11_7_wire_logic_cluster/lc_2/out
T_11_5_sp12_v_t_23
T_11_14_lc_trk_g3_7
T_11_14_input_2_4
T_11_14_wire_logic_cluster/lc_4/in_2

T_11_7_wire_logic_cluster/lc_2/out
T_11_5_sp12_v_t_23
T_11_13_lc_trk_g3_0
T_11_13_wire_logic_cluster/lc_2/in_3

T_11_7_wire_logic_cluster/lc_2/out
T_11_7_lc_trk_g3_2
T_11_7_wire_logic_cluster/lc_2/in_3

End 

Net : Inst_core.Inst_controller.n2717
T_12_11_wire_logic_cluster/lc_6/out
T_11_12_lc_trk_g1_6
T_11_12_wire_logic_cluster/lc_4/in_3

End 

Net : Inst_core.Inst_controller.n3907_cascade_
T_11_12_wire_logic_cluster/lc_4/ltout
T_11_12_wire_logic_cluster/lc_5/in_2

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.counter_6
T_11_4_wire_logic_cluster/lc_6/out
T_12_4_lc_trk_g1_6
T_12_4_wire_logic_cluster/lc_1/in_0

T_11_4_wire_logic_cluster/lc_6/out
T_11_4_lc_trk_g1_6
T_11_4_wire_logic_cluster/lc_6/in_1

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.counter_0
T_11_4_wire_logic_cluster/lc_0/out
T_12_4_lc_trk_g0_0
T_12_4_wire_logic_cluster/lc_1/in_1

T_11_4_wire_logic_cluster/lc_0/out
T_11_4_lc_trk_g0_0
T_11_4_input_2_0
T_11_4_wire_logic_cluster/lc_0/in_2

End 

Net : Inst_core.Inst_sampler.counter_3
T_9_14_wire_logic_cluster/lc_3/out
T_9_14_sp4_h_l_11
T_11_14_lc_trk_g3_6
T_11_14_wire_logic_cluster/lc_2/in_1

T_9_14_wire_logic_cluster/lc_3/out
T_9_14_sp4_h_l_11
T_9_14_lc_trk_g0_6
T_9_14_wire_logic_cluster/lc_3/in_1

T_9_14_wire_logic_cluster/lc_3/out
T_8_15_lc_trk_g0_3
T_8_15_wire_logic_cluster/lc_2/in_3

End 

Net : divider_16
T_7_14_wire_logic_cluster/lc_6/out
T_8_14_lc_trk_g0_6
T_8_14_wire_logic_cluster/lc_4/in_0

T_7_14_wire_logic_cluster/lc_6/out
T_8_14_lc_trk_g1_6
T_8_14_wire_logic_cluster/lc_3/in_0

T_7_14_wire_logic_cluster/lc_6/out
T_7_14_lc_trk_g3_6
T_7_14_wire_logic_cluster/lc_6/in_3

End 

Net : Inst_core.Inst_sampler.counter_15
T_9_15_wire_logic_cluster/lc_7/out
T_8_14_lc_trk_g3_7
T_8_14_wire_logic_cluster/lc_1/in_3

T_9_15_wire_logic_cluster/lc_7/out
T_8_14_lc_trk_g3_7
T_8_14_wire_logic_cluster/lc_3/in_1

T_9_15_wire_logic_cluster/lc_7/out
T_9_15_lc_trk_g3_7
T_9_15_wire_logic_cluster/lc_7/in_1

End 

Net : Inst_core.Inst_controller.n3907
T_11_12_wire_logic_cluster/lc_4/out
T_9_12_sp4_h_l_5
T_13_12_span4_horz_1
T_12_12_sp4_v_t_42
T_12_13_lc_trk_g2_2
T_12_13_wire_logic_cluster/lc_3/cen

T_11_12_wire_logic_cluster/lc_4/out
T_9_12_sp4_h_l_5
T_13_12_span4_horz_1
T_12_12_sp4_v_t_42
T_12_13_lc_trk_g2_2
T_12_13_wire_logic_cluster/lc_3/cen

T_11_12_wire_logic_cluster/lc_4/out
T_9_12_sp4_h_l_5
T_13_12_span4_horz_1
T_12_12_sp4_v_t_42
T_12_13_lc_trk_g2_2
T_12_13_wire_logic_cluster/lc_3/cen

T_11_12_wire_logic_cluster/lc_4/out
T_9_12_sp4_h_l_5
T_13_12_span4_horz_1
T_12_12_sp4_v_t_42
T_12_13_lc_trk_g2_2
T_12_13_wire_logic_cluster/lc_3/cen

T_11_12_wire_logic_cluster/lc_4/out
T_9_12_sp4_h_l_5
T_13_12_span4_horz_1
T_12_12_sp4_v_t_42
T_12_13_lc_trk_g2_2
T_12_13_wire_logic_cluster/lc_3/cen

T_11_12_wire_logic_cluster/lc_4/out
T_9_12_sp4_h_l_5
T_13_12_span4_horz_1
T_12_12_sp4_v_t_42
T_12_13_lc_trk_g2_2
T_12_13_wire_logic_cluster/lc_3/cen

T_11_12_wire_logic_cluster/lc_4/out
T_9_12_sp4_h_l_5
T_13_12_span4_horz_1
T_12_12_sp4_v_t_42
T_12_13_lc_trk_g2_2
T_12_13_wire_logic_cluster/lc_3/cen

T_11_12_wire_logic_cluster/lc_4/out
T_9_12_sp4_h_l_5
T_13_12_span4_horz_1
T_12_12_sp4_v_t_42
T_12_13_lc_trk_g2_2
T_12_13_wire_logic_cluster/lc_3/cen

T_11_12_wire_logic_cluster/lc_4/out
T_9_12_sp4_h_l_5
T_12_12_sp4_v_t_47
T_13_12_span4_horz_10
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_0/cen

T_11_12_wire_logic_cluster/lc_4/out
T_9_12_sp4_h_l_5
T_12_12_sp4_v_t_47
T_13_12_span4_horz_10
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_0/cen

T_11_12_wire_logic_cluster/lc_4/out
T_9_12_sp4_h_l_5
T_12_12_sp4_v_t_47
T_13_12_span4_horz_10
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_0/cen

T_11_12_wire_logic_cluster/lc_4/out
T_9_12_sp4_h_l_5
T_12_12_sp4_v_t_47
T_13_12_span4_horz_10
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_0/cen

T_11_12_wire_logic_cluster/lc_4/out
T_9_12_sp4_h_l_5
T_12_12_sp4_v_t_47
T_13_12_span4_horz_10
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_0/cen

T_11_12_wire_logic_cluster/lc_4/out
T_9_12_sp4_h_l_5
T_12_12_sp4_v_t_47
T_13_12_span4_horz_10
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_0/cen

T_11_12_wire_logic_cluster/lc_4/out
T_9_12_sp4_h_l_5
T_12_12_sp4_v_t_47
T_13_12_span4_horz_10
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_0/cen

T_11_12_wire_logic_cluster/lc_4/out
T_9_12_sp4_h_l_5
T_12_12_sp4_v_t_47
T_13_12_span4_horz_10
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_0/cen

T_11_12_wire_logic_cluster/lc_4/out
T_9_12_sp4_h_l_5
T_12_12_sp4_v_t_47
T_12_14_lc_trk_g2_2
T_12_14_wire_logic_cluster/lc_4/cen

T_11_12_wire_logic_cluster/lc_4/out
T_9_12_sp4_h_l_5
T_12_12_sp4_v_t_47
T_12_14_lc_trk_g2_2
T_12_14_wire_logic_cluster/lc_4/cen

End 

Net : Inst_core.Inst_sampler.counter_2
T_9_14_wire_logic_cluster/lc_2/out
T_9_13_lc_trk_g1_2
T_9_13_wire_logic_cluster/lc_1/in_0

T_9_14_wire_logic_cluster/lc_2/out
T_10_13_sp4_v_t_37
T_11_13_sp4_h_l_0
T_11_13_lc_trk_g1_5
T_11_13_wire_logic_cluster/lc_3/in_3

T_9_14_wire_logic_cluster/lc_2/out
T_9_14_lc_trk_g1_2
T_9_14_wire_logic_cluster/lc_2/in_1

End 

Net : Inst_core.Inst_sampler.counter_14
T_9_15_wire_logic_cluster/lc_6/out
T_8_14_lc_trk_g3_6
T_8_14_wire_logic_cluster/lc_4/in_1

T_9_15_wire_logic_cluster/lc_6/out
T_8_14_lc_trk_g3_6
T_8_14_wire_logic_cluster/lc_2/in_1

T_9_15_wire_logic_cluster/lc_6/out
T_9_15_lc_trk_g1_6
T_9_15_wire_logic_cluster/lc_6/in_1

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.counter_1
T_11_4_wire_logic_cluster/lc_1/out
T_12_4_lc_trk_g1_1
T_12_4_wire_logic_cluster/lc_1/in_3

T_11_4_wire_logic_cluster/lc_1/out
T_11_4_lc_trk_g2_1
T_11_4_input_2_1
T_11_4_wire_logic_cluster/lc_1/in_2

End 

Net : Inst_core.Inst_sampler.counter_6
T_9_14_wire_logic_cluster/lc_6/out
T_9_14_sp4_h_l_1
T_11_14_lc_trk_g3_4
T_11_14_wire_logic_cluster/lc_2/in_3

T_9_14_wire_logic_cluster/lc_6/out
T_9_14_sp4_h_l_1
T_8_10_sp4_v_t_43
T_7_13_lc_trk_g3_3
T_7_13_wire_logic_cluster/lc_2/in_0

T_9_14_wire_logic_cluster/lc_6/out
T_9_14_sp4_h_l_1
T_9_14_lc_trk_g1_4
T_9_14_wire_logic_cluster/lc_6/in_1

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n7890
T_11_4_wire_logic_cluster/lc_6/cout
T_11_4_wire_logic_cluster/lc_7/in_3

Net : sampleReady
T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_12_3_sp12_h_l_0
T_11_3_lc_trk_g1_0
T_11_3_wire_logic_cluster/lc_7/in_0

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_11_1_sp4_v_t_47
T_8_1_sp4_h_l_4
T_9_1_lc_trk_g2_4
T_9_1_wire_logic_cluster/lc_5/in_1

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_11_1_sp4_v_t_47
T_8_1_sp4_h_l_4
T_9_1_lc_trk_g2_4
T_9_1_wire_logic_cluster/lc_7/in_1

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_11_1_sp4_v_t_47
T_8_1_sp4_h_l_4
T_8_1_lc_trk_g1_1
T_8_1_wire_logic_cluster/lc_6/in_0

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_12_3_sp12_h_l_0
T_11_3_sp4_h_l_1
T_12_3_lc_trk_g3_1
T_12_3_wire_logic_cluster/lc_7/in_1

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_11_1_sp4_v_t_47
T_8_5_sp4_h_l_3
T_4_5_sp4_h_l_6
T_5_5_lc_trk_g2_6
T_5_5_wire_logic_cluster/lc_5/in_1

T_11_15_wire_logic_cluster/lc_4/out
T_11_11_sp4_v_t_45
T_11_12_lc_trk_g3_5
T_11_12_wire_logic_cluster/lc_7/in_1

T_11_15_wire_logic_cluster/lc_4/out
T_11_11_sp4_v_t_45
T_8_11_sp4_h_l_8
T_4_11_sp4_h_l_8
T_3_7_sp4_v_t_45
T_2_10_lc_trk_g3_5
T_2_10_wire_logic_cluster/lc_2/in_0

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_11_1_sp4_v_t_47
T_8_1_sp4_h_l_4
T_8_1_lc_trk_g1_1
T_8_1_wire_logic_cluster/lc_3/in_3

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_12_3_sp12_h_l_0
T_11_3_sp4_h_l_1
T_12_3_lc_trk_g2_1
T_12_3_wire_logic_cluster/lc_2/in_3

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_12_3_sp12_h_l_0
T_11_3_sp4_h_l_1
T_12_3_lc_trk_g3_1
T_12_3_wire_logic_cluster/lc_5/in_1

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_11_1_sp4_v_t_47
T_8_1_sp4_h_l_4
T_9_1_lc_trk_g2_4
T_9_1_input_2_4
T_9_1_wire_logic_cluster/lc_4/in_2

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_11_1_sp4_v_t_47
T_8_1_sp4_h_l_4
T_8_1_lc_trk_g1_1
T_8_1_wire_logic_cluster/lc_0/in_0

T_11_15_wire_logic_cluster/lc_4/out
T_11_11_sp4_v_t_45
T_12_11_sp4_h_l_1
T_12_11_lc_trk_g1_4
T_12_11_wire_logic_cluster/lc_7/in_0

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_12_3_sp12_h_l_0
T_11_3_lc_trk_g1_0
T_11_3_wire_logic_cluster/lc_2/in_3

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_11_1_sp4_v_t_47
T_8_1_sp4_h_l_4
T_8_1_lc_trk_g1_1
T_8_1_wire_logic_cluster/lc_5/in_1

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_12_3_sp12_h_l_0
T_11_3_lc_trk_g1_0
T_11_3_wire_logic_cluster/lc_5/in_0

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_11_1_sp4_v_t_47
T_8_5_sp4_h_l_3
T_4_5_sp4_h_l_6
T_3_5_sp4_v_t_43
T_4_9_sp4_h_l_6
T_4_9_lc_trk_g1_3
T_4_9_wire_logic_cluster/lc_1/cen

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_11_1_sp4_v_t_47
T_8_5_sp4_h_l_3
T_4_5_sp4_h_l_6
T_3_5_sp4_v_t_43
T_4_9_sp4_h_l_6
T_4_9_lc_trk_g1_3
T_4_9_wire_logic_cluster/lc_1/cen

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_11_1_sp4_v_t_47
T_8_5_sp4_h_l_3
T_4_5_sp4_h_l_6
T_3_5_sp4_v_t_43
T_4_9_sp4_h_l_6
T_4_9_lc_trk_g1_3
T_4_9_wire_logic_cluster/lc_1/cen

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_11_1_sp4_v_t_47
T_8_5_sp4_h_l_3
T_4_5_sp4_h_l_6
T_3_5_sp4_v_t_43
T_4_9_sp4_h_l_6
T_4_9_lc_trk_g1_3
T_4_9_wire_logic_cluster/lc_1/cen

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_11_1_sp4_v_t_47
T_8_5_sp4_h_l_3
T_4_5_sp4_h_l_6
T_3_5_sp4_v_t_43
T_4_9_sp4_h_l_6
T_4_9_lc_trk_g1_3
T_4_9_wire_logic_cluster/lc_1/cen

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_11_1_sp4_v_t_47
T_8_5_sp4_h_l_3
T_4_5_sp4_h_l_6
T_3_5_sp4_v_t_43
T_4_9_sp4_h_l_6
T_4_9_lc_trk_g1_3
T_4_9_wire_logic_cluster/lc_1/cen

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_11_1_sp4_v_t_47
T_8_5_sp4_h_l_3
T_4_5_sp4_h_l_6
T_3_5_sp4_v_t_43
T_4_9_sp4_h_l_6
T_4_9_lc_trk_g1_3
T_4_9_wire_logic_cluster/lc_1/cen

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_11_1_sp4_v_t_47
T_8_5_sp4_h_l_3
T_4_5_sp4_h_l_6
T_3_5_sp4_v_t_43
T_4_9_sp4_h_l_6
T_4_9_lc_trk_g1_3
T_4_9_wire_logic_cluster/lc_1/cen

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_12_3_sp12_h_l_0
T_11_3_lc_trk_g1_0
T_11_3_wire_logic_cluster/lc_6/in_1

T_11_15_wire_logic_cluster/lc_4/out
T_11_11_sp4_v_t_45
T_11_12_lc_trk_g3_5
T_11_12_input_2_6
T_11_12_wire_logic_cluster/lc_6/in_2

T_11_15_wire_logic_cluster/lc_4/out
T_11_11_sp4_v_t_45
T_11_12_lc_trk_g3_5
T_11_12_wire_logic_cluster/lc_4/in_0

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_12_3_sp12_h_l_0
T_11_3_sp4_h_l_1
T_10_0_span4_vert_25
T_9_3_lc_trk_g1_1
T_9_3_wire_logic_cluster/lc_2/in_0

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_12_3_sp12_h_l_0
T_11_3_sp4_h_l_1
T_7_3_sp4_h_l_1
T_10_0_span4_vert_31
T_9_2_lc_trk_g3_2
T_9_2_wire_logic_cluster/lc_1/in_0

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_11_1_sp4_v_t_47
T_8_1_sp4_h_l_4
T_9_1_lc_trk_g2_4
T_9_1_input_2_0
T_9_1_wire_logic_cluster/lc_0/in_2

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_12_3_sp12_h_l_0
T_11_3_sp4_h_l_1
T_7_3_sp4_h_l_1
T_10_0_span4_vert_31
T_9_2_lc_trk_g3_2
T_9_2_wire_logic_cluster/lc_4/in_3

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_12_3_sp12_h_l_0
T_11_3_sp4_h_l_1
T_10_0_span4_vert_25
T_9_3_lc_trk_g1_1
T_9_3_wire_logic_cluster/lc_1/in_1

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_12_3_sp12_h_l_0
T_11_3_sp4_h_l_1
T_10_0_span4_vert_25
T_9_3_lc_trk_g1_1
T_9_3_wire_logic_cluster/lc_7/in_1

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_12_3_sp12_h_l_0
T_11_3_sp4_h_l_1
T_10_0_span4_vert_25
T_9_3_lc_trk_g1_1
T_9_3_input_2_6
T_9_3_wire_logic_cluster/lc_6/in_2

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_11_1_sp4_v_t_47
T_8_5_sp4_h_l_3
T_7_5_lc_trk_g1_3
T_7_5_wire_logic_cluster/lc_0/cen

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_11_1_sp4_v_t_47
T_8_5_sp4_h_l_3
T_7_5_lc_trk_g1_3
T_7_5_wire_logic_cluster/lc_0/cen

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_11_1_sp4_v_t_47
T_8_5_sp4_h_l_3
T_7_5_lc_trk_g1_3
T_7_5_wire_logic_cluster/lc_0/cen

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_11_1_sp4_v_t_47
T_8_5_sp4_h_l_3
T_7_5_lc_trk_g1_3
T_7_5_wire_logic_cluster/lc_0/cen

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_11_1_sp4_v_t_47
T_8_5_sp4_h_l_3
T_7_5_lc_trk_g1_3
T_7_5_wire_logic_cluster/lc_0/cen

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_11_1_sp4_v_t_47
T_8_5_sp4_h_l_3
T_7_5_lc_trk_g1_3
T_7_5_wire_logic_cluster/lc_0/cen

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_11_1_sp4_v_t_47
T_8_5_sp4_h_l_3
T_7_5_lc_trk_g1_3
T_7_5_wire_logic_cluster/lc_0/cen

T_11_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_11_3_sp12_v_t_23
T_11_1_sp4_v_t_47
T_8_5_sp4_h_l_3
T_7_5_lc_trk_g1_3
T_7_5_wire_logic_cluster/lc_0/cen

T_11_15_wire_logic_cluster/lc_4/out
T_10_15_sp4_h_l_0
T_9_11_sp4_v_t_37
T_6_11_sp4_h_l_6
T_6_11_lc_trk_g1_3
T_6_11_wire_logic_cluster/lc_1/cen

T_11_15_wire_logic_cluster/lc_4/out
T_10_15_sp4_h_l_0
T_9_11_sp4_v_t_37
T_6_11_sp4_h_l_6
T_6_11_lc_trk_g1_3
T_6_11_wire_logic_cluster/lc_1/cen

T_11_15_wire_logic_cluster/lc_4/out
T_10_15_sp4_h_l_0
T_9_11_sp4_v_t_37
T_6_11_sp4_h_l_6
T_6_11_lc_trk_g1_3
T_6_11_wire_logic_cluster/lc_1/cen

T_11_15_wire_logic_cluster/lc_4/out
T_10_15_sp4_h_l_0
T_9_11_sp4_v_t_37
T_6_11_sp4_h_l_6
T_6_11_lc_trk_g1_3
T_6_11_wire_logic_cluster/lc_1/cen

T_11_15_wire_logic_cluster/lc_4/out
T_10_15_sp4_h_l_0
T_9_11_sp4_v_t_37
T_6_11_sp4_h_l_6
T_6_11_lc_trk_g1_3
T_6_11_wire_logic_cluster/lc_1/cen

T_11_15_wire_logic_cluster/lc_4/out
T_10_15_sp4_h_l_0
T_9_11_sp4_v_t_37
T_6_11_sp4_h_l_6
T_6_11_lc_trk_g1_3
T_6_11_wire_logic_cluster/lc_1/cen

T_11_15_wire_logic_cluster/lc_4/out
T_10_15_sp4_h_l_0
T_9_11_sp4_v_t_37
T_6_11_sp4_h_l_6
T_6_11_lc_trk_g1_3
T_6_11_wire_logic_cluster/lc_1/cen

T_11_15_wire_logic_cluster/lc_4/out
T_10_15_sp4_h_l_0
T_9_11_sp4_v_t_37
T_6_11_sp4_h_l_6
T_6_11_lc_trk_g1_3
T_6_11_wire_logic_cluster/lc_1/cen

T_11_15_wire_logic_cluster/lc_4/out
T_10_15_sp4_h_l_0
T_9_15_sp4_v_t_43
T_8_16_lc_trk_g3_3
T_8_16_wire_logic_cluster/lc_0/cen

T_11_15_wire_logic_cluster/lc_4/out
T_10_15_sp4_h_l_0
T_9_15_sp4_v_t_43
T_8_16_lc_trk_g3_3
T_8_16_wire_logic_cluster/lc_0/cen

T_11_15_wire_logic_cluster/lc_4/out
T_10_15_sp4_h_l_0
T_9_15_sp4_v_t_43
T_8_16_lc_trk_g3_3
T_8_16_wire_logic_cluster/lc_0/cen

T_11_15_wire_logic_cluster/lc_4/out
T_10_15_sp4_h_l_0
T_9_15_sp4_v_t_43
T_8_16_lc_trk_g3_3
T_8_16_wire_logic_cluster/lc_0/cen

T_11_15_wire_logic_cluster/lc_4/out
T_10_15_sp4_h_l_0
T_9_15_sp4_v_t_43
T_8_16_lc_trk_g3_3
T_8_16_wire_logic_cluster/lc_0/cen

T_11_15_wire_logic_cluster/lc_4/out
T_10_15_sp4_h_l_0
T_9_15_sp4_v_t_43
T_8_16_lc_trk_g3_3
T_8_16_wire_logic_cluster/lc_0/cen

T_11_15_wire_logic_cluster/lc_4/out
T_10_15_sp4_h_l_0
T_9_15_sp4_v_t_43
T_8_16_lc_trk_g3_3
T_8_16_wire_logic_cluster/lc_0/cen

T_11_15_wire_logic_cluster/lc_4/out
T_10_15_sp4_h_l_0
T_9_15_sp4_v_t_43
T_8_16_lc_trk_g3_3
T_8_16_wire_logic_cluster/lc_0/cen

End 

Net : Inst_core.Inst_sampler.n31_adj_995_cascade_
T_8_13_wire_logic_cluster/lc_1/ltout
T_8_13_wire_logic_cluster/lc_2/in_2

End 

Net : divider_19
T_11_10_wire_logic_cluster/lc_7/out
T_11_9_sp4_v_t_46
T_8_13_sp4_h_l_11
T_8_13_lc_trk_g1_6
T_8_13_input_2_1
T_8_13_wire_logic_cluster/lc_1/in_2

T_11_10_wire_logic_cluster/lc_7/out
T_10_10_sp4_h_l_6
T_9_10_sp4_v_t_43
T_6_14_sp4_h_l_6
T_8_14_lc_trk_g2_3
T_8_14_input_2_3
T_8_14_wire_logic_cluster/lc_3/in_2

T_11_10_wire_logic_cluster/lc_7/out
T_11_10_lc_trk_g1_7
T_11_10_wire_logic_cluster/lc_7/in_3

End 

Net : Inst_core.Inst_sampler.counter_21
T_9_16_wire_logic_cluster/lc_5/out
T_9_15_sp4_v_t_42
T_9_11_sp4_v_t_38
T_8_13_lc_trk_g1_3
T_8_13_wire_logic_cluster/lc_1/in_3

T_9_16_wire_logic_cluster/lc_5/out
T_8_16_sp4_h_l_2
T_7_12_sp4_v_t_39
T_7_13_lc_trk_g3_7
T_7_13_wire_logic_cluster/lc_1/in_3

T_9_16_wire_logic_cluster/lc_5/out
T_9_16_lc_trk_g1_5
T_9_16_wire_logic_cluster/lc_5/in_1

End 

Net : Inst_core.Inst_sampler.n27_cascade_
T_11_14_wire_logic_cluster/lc_0/ltout
T_11_14_wire_logic_cluster/lc_1/in_2

End 

Net : divider_18
T_9_11_wire_logic_cluster/lc_1/out
T_9_11_sp4_h_l_7
T_13_11_span4_horz_7
T_12_11_sp4_v_t_36
T_11_14_lc_trk_g2_4
T_11_14_input_2_0
T_11_14_wire_logic_cluster/lc_0/in_2

T_9_11_wire_logic_cluster/lc_1/out
T_10_9_sp4_v_t_46
T_9_13_lc_trk_g2_3
T_9_13_wire_logic_cluster/lc_3/in_0

T_9_11_wire_logic_cluster/lc_1/out
T_9_11_lc_trk_g3_1
T_9_11_wire_logic_cluster/lc_1/in_3

End 

Net : Inst_core.Inst_sampler.counter_0
T_9_14_wire_logic_cluster/lc_0/out
T_9_14_sp4_h_l_5
T_11_14_lc_trk_g3_0
T_11_14_wire_logic_cluster/lc_4/in_3

T_9_14_wire_logic_cluster/lc_0/out
T_9_14_sp4_h_l_5
T_13_14_span4_horz_5
T_12_10_sp4_v_t_47
T_11_13_lc_trk_g3_7
T_11_13_wire_logic_cluster/lc_2/in_0

T_9_14_wire_logic_cluster/lc_0/out
T_9_14_lc_trk_g3_0
T_9_14_wire_logic_cluster/lc_0/in_1

End 

Net : Inst_core.Inst_sampler.counter_5
T_9_14_wire_logic_cluster/lc_5/out
T_10_12_sp4_v_t_38
T_11_16_sp4_h_l_3
T_11_16_lc_trk_g1_6
T_11_16_wire_logic_cluster/lc_2/in_3

T_9_14_wire_logic_cluster/lc_5/out
T_10_13_sp4_v_t_43
T_11_13_sp4_h_l_6
T_11_13_lc_trk_g0_3
T_11_13_wire_logic_cluster/lc_4/in_3

T_9_14_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g3_5
T_9_14_wire_logic_cluster/lc_5/in_1

End 

Net : Inst_core.Inst_sampler.counter_4
T_9_14_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g0_4
T_9_13_wire_logic_cluster/lc_1/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g1_4
T_9_13_wire_logic_cluster/lc_2/in_1

T_9_14_wire_logic_cluster/lc_4/out
T_9_14_lc_trk_g3_4
T_9_14_wire_logic_cluster/lc_4/in_1

End 

Net : Inst_core.Inst_sampler.counter_7
T_9_14_wire_logic_cluster/lc_7/out
T_8_13_lc_trk_g3_7
T_8_13_wire_logic_cluster/lc_3/in_1

T_9_14_wire_logic_cluster/lc_7/out
T_9_13_lc_trk_g0_7
T_9_13_wire_logic_cluster/lc_2/in_3

T_9_14_wire_logic_cluster/lc_7/out
T_9_14_lc_trk_g3_7
T_9_14_wire_logic_cluster/lc_7/in_1

End 

Net : fwd_2
T_11_10_wire_logic_cluster/lc_5/out
T_11_3_sp12_v_t_22
T_11_12_lc_trk_g3_6
T_11_12_input_2_1
T_11_12_wire_logic_cluster/lc_1/in_2

T_11_10_wire_logic_cluster/lc_5/out
T_11_10_lc_trk_g1_5
T_11_10_wire_logic_cluster/lc_5/in_3

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n7889
T_11_4_wire_logic_cluster/lc_5/cout
T_11_4_wire_logic_cluster/lc_6/in_3

Net : Inst_core.Inst_sampler.counter_18
T_9_16_wire_logic_cluster/lc_2/out
T_9_16_sp4_h_l_9
T_12_12_sp4_v_t_44
T_11_14_lc_trk_g2_1
T_11_14_wire_logic_cluster/lc_0/in_1

T_9_16_wire_logic_cluster/lc_2/out
T_9_16_sp4_h_l_9
T_8_12_sp4_v_t_39
T_8_14_lc_trk_g2_2
T_8_14_wire_logic_cluster/lc_3/in_3

T_9_16_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g1_2
T_9_16_wire_logic_cluster/lc_2/in_1

End 

Net : Inst_core.Inst_sampler.counter_22
T_9_16_wire_logic_cluster/lc_6/out
T_9_16_sp4_h_l_1
T_11_16_lc_trk_g3_4
T_11_16_wire_logic_cluster/lc_2/in_1

T_9_16_wire_logic_cluster/lc_6/out
T_9_16_sp4_h_l_1
T_12_12_sp4_v_t_36
T_11_13_lc_trk_g2_4
T_11_13_wire_logic_cluster/lc_5/in_3

T_9_16_wire_logic_cluster/lc_6/out
T_9_16_sp4_h_l_1
T_9_16_lc_trk_g1_4
T_9_16_wire_logic_cluster/lc_6/in_1

End 

Net : Inst_core.Inst_sampler.counter_17
T_9_16_wire_logic_cluster/lc_1/out
T_8_15_lc_trk_g3_1
T_8_15_wire_logic_cluster/lc_1/in_1

T_9_16_wire_logic_cluster/lc_1/out
T_10_14_sp4_v_t_46
T_10_10_sp4_v_t_42
T_9_13_lc_trk_g3_2
T_9_13_input_2_3
T_9_13_wire_logic_cluster/lc_3/in_2

T_9_16_wire_logic_cluster/lc_1/out
T_9_16_lc_trk_g3_1
T_9_16_wire_logic_cluster/lc_1/in_1

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n7888
T_11_4_wire_logic_cluster/lc_4/cout
T_11_4_wire_logic_cluster/lc_5/in_3

Net : Inst_core.Inst_sampler.counter_19
T_9_16_wire_logic_cluster/lc_3/out
T_9_12_sp4_v_t_43
T_8_13_lc_trk_g3_3
T_8_13_wire_logic_cluster/lc_1/in_1

T_9_16_wire_logic_cluster/lc_3/out
T_9_13_sp4_v_t_46
T_6_13_sp4_h_l_5
T_7_13_lc_trk_g3_5
T_7_13_wire_logic_cluster/lc_1/in_1

T_9_16_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g1_3
T_9_16_wire_logic_cluster/lc_3/in_1

End 

Net : Inst_core.Inst_sampler.counter_20
T_9_16_wire_logic_cluster/lc_4/out
T_8_15_lc_trk_g2_4
T_8_15_wire_logic_cluster/lc_1/in_3

T_9_16_wire_logic_cluster/lc_4/out
T_8_15_lc_trk_g2_4
T_8_15_wire_logic_cluster/lc_2/in_0

T_9_16_wire_logic_cluster/lc_4/out
T_9_16_lc_trk_g3_4
T_9_16_wire_logic_cluster/lc_4/in_1

End 

Net : Inst_core.Inst_controller.n21
T_8_10_wire_logic_cluster/lc_3/out
T_7_11_lc_trk_g0_3
T_7_11_wire_logic_cluster/lc_2/in_3

End 

Net : Inst_core.Inst_controller.n11
T_8_11_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g0_6
T_8_10_wire_logic_cluster/lc_3/in_3

End 

Net : Inst_core.Inst_controller.counter_10
T_12_13_wire_logic_cluster/lc_2/out
T_10_13_sp4_h_l_1
T_9_9_sp4_v_t_43
T_8_11_lc_trk_g1_6
T_8_11_wire_logic_cluster/lc_6/in_3

T_12_13_wire_logic_cluster/lc_2/out
T_10_13_sp4_h_l_1
T_9_9_sp4_v_t_43
T_8_10_lc_trk_g3_3
T_8_10_wire_logic_cluster/lc_1/in_3

T_12_13_wire_logic_cluster/lc_2/out
T_12_13_lc_trk_g1_2
T_12_13_wire_logic_cluster/lc_2/in_1

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n7887
T_11_4_wire_logic_cluster/lc_3/cout
T_11_4_wire_logic_cluster/lc_4/in_3

Net : divider_1
T_11_9_wire_logic_cluster/lc_2/out
T_11_7_sp12_v_t_23
T_11_14_lc_trk_g3_3
T_11_14_wire_logic_cluster/lc_0/in_0

T_11_9_wire_logic_cluster/lc_2/out
T_11_7_sp12_v_t_23
T_11_13_lc_trk_g3_4
T_11_13_wire_logic_cluster/lc_2/in_1

T_11_9_wire_logic_cluster/lc_2/out
T_11_9_lc_trk_g3_2
T_11_9_wire_logic_cluster/lc_2/in_3

End 

Net : divider_5
T_11_15_wire_logic_cluster/lc_2/out
T_11_16_lc_trk_g0_2
T_11_16_wire_logic_cluster/lc_2/in_0

T_11_15_wire_logic_cluster/lc_2/out
T_11_15_sp4_h_l_9
T_10_11_sp4_v_t_39
T_9_13_lc_trk_g0_2
T_9_13_input_2_2
T_9_13_wire_logic_cluster/lc_2/in_2

T_11_15_wire_logic_cluster/lc_2/out
T_11_15_lc_trk_g3_2
T_11_15_wire_logic_cluster/lc_2/in_3

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n7886
T_11_4_wire_logic_cluster/lc_2/cout
T_11_4_wire_logic_cluster/lc_3/in_3

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.state_1
T_9_2_wire_logic_cluster/lc_4/out
T_8_2_sp4_h_l_0
T_11_2_sp4_v_t_37
T_11_3_lc_trk_g3_5
T_11_3_wire_logic_cluster/lc_7/in_1

T_9_2_wire_logic_cluster/lc_4/out
T_8_2_sp4_h_l_0
T_11_2_sp4_v_t_37
T_11_3_lc_trk_g3_5
T_11_3_wire_logic_cluster/lc_5/in_1

T_9_2_wire_logic_cluster/lc_4/out
T_8_2_sp4_h_l_0
T_11_2_sp4_v_t_37
T_11_3_lc_trk_g2_5
T_11_3_wire_logic_cluster/lc_6/in_3

T_9_2_wire_logic_cluster/lc_4/out
T_8_2_sp4_h_l_0
T_11_2_sp4_v_t_37
T_11_3_lc_trk_g3_5
T_11_3_wire_logic_cluster/lc_3/in_1

T_9_2_wire_logic_cluster/lc_4/out
T_9_2_lc_trk_g0_4
T_9_2_wire_logic_cluster/lc_4/in_0

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.counter_14
T_6_4_wire_logic_cluster/lc_6/out
T_5_4_lc_trk_g2_6
T_5_4_wire_logic_cluster/lc_6/in_0

T_6_4_wire_logic_cluster/lc_6/out
T_6_4_lc_trk_g1_6
T_6_4_wire_logic_cluster/lc_6/in_1

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n28
T_5_4_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_44
T_6_3_sp4_h_l_9
T_7_3_lc_trk_g2_1
T_7_3_wire_logic_cluster/lc_3/in_0

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.counter_5
T_12_5_wire_logic_cluster/lc_5/out
T_12_4_sp4_v_t_42
T_12_7_lc_trk_g0_2
T_12_7_input_2_4
T_12_7_wire_logic_cluster/lc_4/in_2

T_12_5_wire_logic_cluster/lc_5/out
T_12_5_lc_trk_g0_5
T_12_5_input_2_5
T_12_5_wire_logic_cluster/lc_5/in_2

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n9052
T_9_1_wire_logic_cluster/lc_5/out
T_9_0_span4_vert_26
T_6_3_sp4_h_l_2
T_6_3_lc_trk_g0_7
T_6_3_wire_logic_cluster/lc_0/in_1

End 

Net : Inst_core.n31
T_7_3_wire_logic_cluster/lc_3/out
T_7_3_sp4_h_l_11
T_10_0_span4_vert_29
T_9_1_lc_trk_g1_5
T_9_1_wire_logic_cluster/lc_5/in_3

T_7_3_wire_logic_cluster/lc_3/out
T_7_3_sp4_h_l_11
T_10_0_span4_vert_29
T_9_1_lc_trk_g1_5
T_9_1_wire_logic_cluster/lc_7/in_3

T_7_3_wire_logic_cluster/lc_3/out
T_7_3_sp4_h_l_11
T_6_3_sp4_v_t_40
T_5_5_lc_trk_g1_5
T_5_5_wire_logic_cluster/lc_5/in_3

T_7_3_wire_logic_cluster/lc_3/out
T_7_3_sp4_h_l_11
T_10_0_span4_vert_29
T_9_1_lc_trk_g1_5
T_9_1_wire_logic_cluster/lc_4/in_0

T_7_3_wire_logic_cluster/lc_3/out
T_7_3_sp4_h_l_11
T_10_0_span4_vert_29
T_9_1_lc_trk_g1_5
T_9_1_wire_logic_cluster/lc_0/in_0

T_7_3_wire_logic_cluster/lc_3/out
T_7_3_sp4_h_l_11
T_9_3_lc_trk_g3_6
T_9_3_wire_logic_cluster/lc_0/in_3

T_7_3_wire_logic_cluster/lc_3/out
T_7_3_sp4_h_l_11
T_9_3_lc_trk_g3_6
T_9_3_wire_logic_cluster/lc_7/in_0

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n7928
T_6_4_wire_logic_cluster/lc_6/cout
T_6_4_wire_logic_cluster/lc_7/in_3

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n26
T_12_7_wire_logic_cluster/lc_4/out
T_12_7_lc_trk_g0_4
T_12_7_wire_logic_cluster/lc_3/in_1

End 

Net : Inst_core.n9053
T_11_12_wire_logic_cluster/lc_7/out
T_0_12_span12_horz_1
T_12_0_span12_vert_22
T_12_5_lc_trk_g3_6
T_12_5_wire_logic_cluster/lc_0/in_1

End 

Net : Inst_core.n31_adj_1132
T_12_7_wire_logic_cluster/lc_3/out
T_12_6_sp4_v_t_38
T_12_10_sp4_v_t_43
T_11_12_lc_trk_g0_6
T_11_12_wire_logic_cluster/lc_7/in_3

T_12_7_wire_logic_cluster/lc_3/out
T_12_0_span12_vert_18
T_12_3_lc_trk_g2_6
T_12_3_wire_logic_cluster/lc_7/in_3

T_12_7_wire_logic_cluster/lc_3/out
T_12_6_sp4_v_t_38
T_12_10_sp4_v_t_43
T_11_12_lc_trk_g0_6
T_11_12_wire_logic_cluster/lc_6/in_0

T_12_7_wire_logic_cluster/lc_3/out
T_12_0_span12_vert_18
T_12_3_lc_trk_g2_6
T_12_3_wire_logic_cluster/lc_2/in_0

T_12_7_wire_logic_cluster/lc_3/out
T_12_0_span12_vert_18
T_12_3_lc_trk_g2_6
T_12_3_wire_logic_cluster/lc_5/in_3

T_12_7_wire_logic_cluster/lc_3/out
T_12_3_sp4_v_t_43
T_9_3_sp4_h_l_6
T_9_3_lc_trk_g1_3
T_9_3_wire_logic_cluster/lc_6/in_0

T_12_7_wire_logic_cluster/lc_3/out
T_12_3_sp4_v_t_43
T_9_3_sp4_h_l_6
T_9_3_lc_trk_g1_3
T_9_3_wire_logic_cluster/lc_3/in_3

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n7883
T_12_6_wire_logic_cluster/lc_6/cout
T_12_6_wire_logic_cluster/lc_7/in_3

End 

Net : Inst_core.Inst_controller.counter_4
T_12_12_wire_logic_cluster/lc_4/out
T_11_12_lc_trk_g2_4
T_11_12_wire_logic_cluster/lc_1/in_1

T_12_12_wire_logic_cluster/lc_4/out
T_11_11_lc_trk_g3_4
T_11_11_wire_logic_cluster/lc_0/in_3

T_12_12_wire_logic_cluster/lc_4/out
T_12_12_lc_trk_g3_4
T_12_12_wire_logic_cluster/lc_4/in_1

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.counter_9
T_6_4_wire_logic_cluster/lc_1/out
T_5_4_lc_trk_g2_1
T_5_4_wire_logic_cluster/lc_6/in_1

T_6_4_wire_logic_cluster/lc_1/out
T_6_4_lc_trk_g2_1
T_6_4_input_2_1
T_6_4_wire_logic_cluster/lc_1/in_2

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.counter_3
T_12_5_wire_logic_cluster/lc_3/out
T_12_4_sp4_v_t_38
T_12_7_lc_trk_g1_6
T_12_7_wire_logic_cluster/lc_4/in_3

T_12_5_wire_logic_cluster/lc_3/out
T_12_5_lc_trk_g0_3
T_12_5_input_2_3
T_12_5_wire_logic_cluster/lc_3/in_2

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.counter_15
T_6_4_wire_logic_cluster/lc_7/out
T_5_4_lc_trk_g3_7
T_5_4_input_2_6
T_5_4_wire_logic_cluster/lc_6/in_2

T_6_4_wire_logic_cluster/lc_7/out
T_6_4_lc_trk_g2_7
T_6_4_wire_logic_cluster/lc_7/in_0

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n7885
T_11_4_wire_logic_cluster/lc_1/cout
T_11_4_wire_logic_cluster/lc_2/in_3

Net : Inst_core.Inst_sampler.counter_1
T_9_14_wire_logic_cluster/lc_1/out
T_9_14_sp4_h_l_7
T_11_14_lc_trk_g3_2
T_11_14_wire_logic_cluster/lc_0/in_3

T_9_14_wire_logic_cluster/lc_1/out
T_9_13_lc_trk_g1_1
T_9_13_wire_logic_cluster/lc_3/in_1

T_9_14_wire_logic_cluster/lc_1/out
T_9_14_sp4_h_l_7
T_9_14_lc_trk_g0_2
T_9_14_wire_logic_cluster/lc_1/in_1

End 

Net : divider_21
T_8_12_wire_logic_cluster/lc_2/out
T_8_13_lc_trk_g1_2
T_8_13_wire_logic_cluster/lc_1/in_0

T_8_12_wire_logic_cluster/lc_2/out
T_8_11_sp4_v_t_36
T_8_15_lc_trk_g1_1
T_8_15_input_2_2
T_8_15_wire_logic_cluster/lc_2/in_2

T_8_12_wire_logic_cluster/lc_2/out
T_8_12_lc_trk_g3_2
T_8_12_wire_logic_cluster/lc_2/in_3

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n7927
T_6_4_wire_logic_cluster/lc_5/cout
T_6_4_wire_logic_cluster/lc_6/in_3

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n7882
T_12_6_wire_logic_cluster/lc_5/cout
T_12_6_wire_logic_cluster/lc_6/in_3

Net : Inst_core.Inst_controller.counter_2
T_12_12_wire_logic_cluster/lc_2/out
T_11_12_lc_trk_g2_2
T_11_12_wire_logic_cluster/lc_1/in_3

T_12_12_wire_logic_cluster/lc_2/out
T_11_11_lc_trk_g3_2
T_11_11_wire_logic_cluster/lc_4/in_3

T_12_12_wire_logic_cluster/lc_2/out
T_12_12_lc_trk_g1_2
T_12_12_wire_logic_cluster/lc_2/in_1

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.counter_11
T_6_4_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g2_3
T_5_4_wire_logic_cluster/lc_6/in_3

T_6_4_wire_logic_cluster/lc_3/out
T_6_4_lc_trk_g0_3
T_6_4_input_2_3
T_6_4_wire_logic_cluster/lc_3/in_2

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.counter_12
T_6_4_wire_logic_cluster/lc_4/out
T_5_4_lc_trk_g3_4
T_5_4_wire_logic_cluster/lc_3/in_0

T_6_4_wire_logic_cluster/lc_4/out
T_6_4_lc_trk_g3_4
T_6_4_wire_logic_cluster/lc_4/in_1

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n27
T_5_4_wire_logic_cluster/lc_3/out
T_5_3_sp4_v_t_38
T_6_3_sp4_h_l_8
T_7_3_lc_trk_g2_0
T_7_3_wire_logic_cluster/lc_3/in_3

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n1765
T_9_1_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_30
T_6_3_sp4_h_l_6
T_6_3_lc_trk_g0_3
T_6_3_input_2_1
T_6_3_wire_logic_cluster/lc_1/in_2

T_9_1_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_30
T_6_3_sp4_h_l_6
T_6_3_lc_trk_g0_3
T_6_3_wire_logic_cluster/lc_2/in_1

T_9_1_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_30
T_6_3_sp4_h_l_6
T_6_3_lc_trk_g0_3
T_6_3_input_2_3
T_6_3_wire_logic_cluster/lc_3/in_2

T_9_1_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_30
T_6_3_sp4_h_l_6
T_6_3_lc_trk_g0_3
T_6_3_wire_logic_cluster/lc_4/in_1

T_9_1_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_30
T_6_3_sp4_h_l_6
T_6_3_lc_trk_g0_3
T_6_3_input_2_5
T_6_3_wire_logic_cluster/lc_5/in_2

T_9_1_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_30
T_6_3_sp4_h_l_6
T_6_3_lc_trk_g0_3
T_6_3_wire_logic_cluster/lc_6/in_1

T_9_1_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_30
T_6_3_sp4_h_l_6
T_6_3_lc_trk_g0_3
T_6_3_input_2_7
T_6_3_wire_logic_cluster/lc_7/in_2

T_9_1_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_46
T_6_4_sp4_h_l_4
T_6_4_lc_trk_g1_1
T_6_4_input_2_0
T_6_4_wire_logic_cluster/lc_0/in_2

T_9_1_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_46
T_6_4_sp4_h_l_4
T_6_4_lc_trk_g1_1
T_6_4_wire_logic_cluster/lc_1/in_1

T_9_1_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_46
T_6_4_sp4_h_l_4
T_6_4_lc_trk_g1_1
T_6_4_input_2_2
T_6_4_wire_logic_cluster/lc_2/in_2

T_9_1_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_46
T_6_4_sp4_h_l_4
T_6_4_lc_trk_g1_1
T_6_4_wire_logic_cluster/lc_3/in_1

T_9_1_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_46
T_6_4_sp4_h_l_4
T_6_4_lc_trk_g1_1
T_6_4_input_2_4
T_6_4_wire_logic_cluster/lc_4/in_2

T_9_1_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_46
T_6_4_sp4_h_l_4
T_6_4_lc_trk_g1_1
T_6_4_wire_logic_cluster/lc_5/in_1

T_9_1_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_46
T_6_4_sp4_h_l_4
T_6_4_lc_trk_g1_1
T_6_4_input_2_6
T_6_4_wire_logic_cluster/lc_6/in_2

T_9_1_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_46
T_6_4_sp4_h_l_4
T_6_4_lc_trk_g1_1
T_6_4_wire_logic_cluster/lc_7/in_1

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.counter_2
T_6_3_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g0_2
T_5_4_wire_logic_cluster/lc_3/in_1

T_6_3_wire_logic_cluster/lc_2/out
T_6_3_lc_trk_g2_2
T_6_3_input_2_2
T_6_3_wire_logic_cluster/lc_2/in_2

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.counter_7
T_6_3_wire_logic_cluster/lc_7/out
T_5_4_lc_trk_g0_7
T_5_4_input_2_3
T_5_4_wire_logic_cluster/lc_3/in_2

T_6_3_wire_logic_cluster/lc_7/out
T_6_3_lc_trk_g1_7
T_6_3_wire_logic_cluster/lc_7/in_1

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n7884
T_11_4_wire_logic_cluster/lc_0/cout
T_11_4_wire_logic_cluster/lc_1/in_3

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n28
T_11_6_wire_logic_cluster/lc_2/out
T_12_7_lc_trk_g3_2
T_12_7_wire_logic_cluster/lc_3/in_0

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.counter_14
T_12_6_wire_logic_cluster/lc_6/out
T_11_6_lc_trk_g2_6
T_11_6_wire_logic_cluster/lc_2/in_0

T_12_6_wire_logic_cluster/lc_6/out
T_12_6_lc_trk_g2_6
T_12_6_input_2_6
T_12_6_wire_logic_cluster/lc_6/in_2

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n7881
T_12_6_wire_logic_cluster/lc_4/cout
T_12_6_wire_logic_cluster/lc_5/in_3

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n7926
T_6_4_wire_logic_cluster/lc_4/cout
T_6_4_wire_logic_cluster/lc_5/in_3

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.counter_10
T_6_4_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g2_2
T_5_4_wire_logic_cluster/lc_3/in_3

T_6_4_wire_logic_cluster/lc_2/out
T_6_4_lc_trk_g1_2
T_6_4_wire_logic_cluster/lc_2/in_1

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.counter_9
T_12_6_wire_logic_cluster/lc_1/out
T_11_6_lc_trk_g2_1
T_11_6_wire_logic_cluster/lc_2/in_1

T_12_6_wire_logic_cluster/lc_1/out
T_12_6_lc_trk_g3_1
T_12_6_wire_logic_cluster/lc_1/in_1

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.counter_8
T_12_6_wire_logic_cluster/lc_0/out
T_12_7_lc_trk_g0_0
T_12_7_wire_logic_cluster/lc_4/in_0

T_12_6_wire_logic_cluster/lc_0/out
T_12_6_lc_trk_g0_0
T_12_6_input_2_0
T_12_6_wire_logic_cluster/lc_0/in_2

End 

Net : Inst_core.Inst_controller.n14
T_8_11_wire_logic_cluster/lc_5/out
T_7_11_lc_trk_g2_5
T_7_11_wire_logic_cluster/lc_1/in_0

End 

Net : Inst_core.Inst_controller.counter_9
T_12_13_wire_logic_cluster/lc_1/out
T_12_11_sp4_v_t_47
T_9_11_sp4_h_l_4
T_8_11_lc_trk_g1_4
T_8_11_wire_logic_cluster/lc_5/in_0

T_12_13_wire_logic_cluster/lc_1/out
T_12_11_sp4_v_t_47
T_9_11_sp4_h_l_4
T_8_11_lc_trk_g1_4
T_8_11_wire_logic_cluster/lc_4/in_1

T_12_13_wire_logic_cluster/lc_1/out
T_12_13_lc_trk_g3_1
T_12_13_wire_logic_cluster/lc_1/in_1

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.counter_15
T_12_6_wire_logic_cluster/lc_7/out
T_11_6_lc_trk_g3_7
T_11_6_input_2_2
T_11_6_wire_logic_cluster/lc_2/in_2

T_12_6_wire_logic_cluster/lc_7/out
T_12_6_lc_trk_g2_7
T_12_6_input_2_7
T_12_6_wire_logic_cluster/lc_7/in_2

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.counter_13
T_12_6_wire_logic_cluster/lc_5/out
T_12_7_lc_trk_g0_5
T_12_7_wire_logic_cluster/lc_4/in_1

T_12_6_wire_logic_cluster/lc_5/out
T_12_6_lc_trk_g1_5
T_12_6_wire_logic_cluster/lc_5/in_1

End 

Net : Inst_core.Inst_controller.counter_11
T_12_13_wire_logic_cluster/lc_3/out
T_12_10_sp4_v_t_46
T_9_10_sp4_h_l_5
T_8_10_lc_trk_g0_5
T_8_10_wire_logic_cluster/lc_4/in_1

T_12_13_wire_logic_cluster/lc_3/out
T_12_10_sp4_v_t_46
T_9_10_sp4_h_l_5
T_9_10_lc_trk_g1_0
T_9_10_wire_logic_cluster/lc_0/in_3

T_12_13_wire_logic_cluster/lc_3/out
T_12_13_lc_trk_g1_3
T_12_13_wire_logic_cluster/lc_3/in_1

End 

Net : Inst_core.Inst_controller.n15
T_8_10_wire_logic_cluster/lc_4/out
T_7_11_lc_trk_g0_4
T_7_11_wire_logic_cluster/lc_1/in_1

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n27
T_11_6_wire_logic_cluster/lc_1/out
T_12_7_lc_trk_g3_1
T_12_7_wire_logic_cluster/lc_3/in_3

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.counter_12
T_12_6_wire_logic_cluster/lc_4/out
T_11_6_lc_trk_g3_4
T_11_6_wire_logic_cluster/lc_1/in_0

T_12_6_wire_logic_cluster/lc_4/out
T_12_6_lc_trk_g0_4
T_12_6_input_2_4
T_12_6_wire_logic_cluster/lc_4/in_2

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.counter_11
T_12_6_wire_logic_cluster/lc_3/out
T_11_6_lc_trk_g2_3
T_11_6_wire_logic_cluster/lc_2/in_3

T_12_6_wire_logic_cluster/lc_3/out
T_12_6_lc_trk_g3_3
T_12_6_wire_logic_cluster/lc_3/in_1

End 

Net : fwd_7
T_11_9_wire_logic_cluster/lc_1/out
T_11_7_sp4_v_t_47
T_8_11_sp4_h_l_10
T_8_11_lc_trk_g0_7
T_8_11_input_2_5
T_8_11_wire_logic_cluster/lc_5/in_2

T_11_9_wire_logic_cluster/lc_1/out
T_11_9_lc_trk_g3_1
T_11_9_wire_logic_cluster/lc_1/in_3

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n7925
T_6_4_wire_logic_cluster/lc_3/cout
T_6_4_wire_logic_cluster/lc_4/in_3

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n7880
T_12_6_wire_logic_cluster/lc_3/cout
T_12_6_wire_logic_cluster/lc_4/in_3

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.counter_2
T_12_5_wire_logic_cluster/lc_2/out
T_11_6_lc_trk_g0_2
T_11_6_wire_logic_cluster/lc_1/in_1

T_12_5_wire_logic_cluster/lc_2/out
T_12_5_lc_trk_g1_2
T_12_5_wire_logic_cluster/lc_2/in_1

End 

Net : Inst_core.Inst_controller.counter_12
T_12_13_wire_logic_cluster/lc_4/out
T_12_11_sp4_v_t_37
T_9_11_sp4_h_l_6
T_8_11_lc_trk_g0_6
T_8_11_wire_logic_cluster/lc_5/in_3

T_12_13_wire_logic_cluster/lc_4/out
T_12_11_sp4_v_t_37
T_9_11_sp4_h_l_6
T_8_11_lc_trk_g0_6
T_8_11_wire_logic_cluster/lc_3/in_3

T_12_13_wire_logic_cluster/lc_4/out
T_12_13_lc_trk_g3_4
T_12_13_wire_logic_cluster/lc_4/in_1

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.counter_7
T_12_5_wire_logic_cluster/lc_7/out
T_11_6_lc_trk_g0_7
T_11_6_input_2_1
T_11_6_wire_logic_cluster/lc_1/in_2

T_12_5_wire_logic_cluster/lc_7/out
T_12_5_lc_trk_g2_7
T_12_5_input_2_7
T_12_5_wire_logic_cluster/lc_7/in_2

End 

Net : Inst_core.Inst_controller.counter_15
T_12_13_wire_logic_cluster/lc_7/out
T_12_10_sp4_v_t_38
T_9_10_sp4_h_l_3
T_8_10_lc_trk_g0_3
T_8_10_wire_logic_cluster/lc_4/in_3

T_12_13_wire_logic_cluster/lc_7/out
T_12_10_sp4_v_t_38
T_11_11_lc_trk_g2_6
T_11_11_wire_logic_cluster/lc_0/in_0

T_12_13_wire_logic_cluster/lc_7/out
T_12_13_lc_trk_g3_7
T_12_13_wire_logic_cluster/lc_7/in_1

End 

Net : Inst_core.Inst_controller.counter_5
T_12_12_wire_logic_cluster/lc_5/out
T_12_10_sp4_v_t_39
T_9_10_sp4_h_l_2
T_8_10_lc_trk_g1_2
T_8_10_wire_logic_cluster/lc_2/in_1

T_12_12_wire_logic_cluster/lc_5/out
T_12_10_sp4_v_t_39
T_9_10_sp4_h_l_2
T_9_10_lc_trk_g0_7
T_9_10_wire_logic_cluster/lc_4/in_3

T_12_12_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g3_5
T_12_12_wire_logic_cluster/lc_5/in_1

End 

Net : Inst_core.Inst_controller.n18_cascade_
T_8_10_wire_logic_cluster/lc_2/ltout
T_8_10_wire_logic_cluster/lc_3/in_2

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n25_cascade_
T_12_7_wire_logic_cluster/lc_2/ltout
T_12_7_wire_logic_cluster/lc_3/in_2

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.counter_6
T_12_5_wire_logic_cluster/lc_6/out
T_12_0_span12_vert_20
T_12_7_lc_trk_g2_0
T_12_7_wire_logic_cluster/lc_2/in_0

T_12_5_wire_logic_cluster/lc_6/out
T_12_5_lc_trk_g1_6
T_12_5_wire_logic_cluster/lc_6/in_1

End 

Net : Inst_core.Inst_controller.counter_3
T_12_12_wire_logic_cluster/lc_3/out
T_12_11_sp4_v_t_38
T_9_11_sp4_h_l_3
T_8_11_lc_trk_g0_3
T_8_11_wire_logic_cluster/lc_2/in_1

T_12_12_wire_logic_cluster/lc_3/out
T_12_11_sp4_v_t_38
T_9_11_sp4_h_l_3
T_8_11_lc_trk_g1_3
T_8_11_input_2_4
T_8_11_wire_logic_cluster/lc_4/in_2

T_12_12_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g3_3
T_12_12_wire_logic_cluster/lc_3/in_1

End 

Net : Inst_core.Inst_controller.n13
T_8_11_wire_logic_cluster/lc_2/out
T_7_11_lc_trk_g2_2
T_7_11_wire_logic_cluster/lc_1/in_3

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.counter_10
T_12_6_wire_logic_cluster/lc_2/out
T_11_6_lc_trk_g2_2
T_11_6_wire_logic_cluster/lc_1/in_3

T_12_6_wire_logic_cluster/lc_2/out
T_12_6_lc_trk_g2_2
T_12_6_input_2_2
T_12_6_wire_logic_cluster/lc_2/in_2

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n7924
T_6_4_wire_logic_cluster/lc_2/cout
T_6_4_wire_logic_cluster/lc_3/in_3

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n7879
T_12_6_wire_logic_cluster/lc_2/cout
T_12_6_wire_logic_cluster/lc_3/in_3

Net : Inst_core.Inst_controller.counter_13
T_12_13_wire_logic_cluster/lc_5/out
T_10_13_sp4_h_l_7
T_9_9_sp4_v_t_42
T_8_10_lc_trk_g3_2
T_8_10_wire_logic_cluster/lc_2/in_3

T_12_13_wire_logic_cluster/lc_5/out
T_10_13_sp4_h_l_7
T_9_9_sp4_v_t_42
T_8_10_lc_trk_g3_2
T_8_10_wire_logic_cluster/lc_1/in_0

T_12_13_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g1_5
T_12_13_wire_logic_cluster/lc_5/in_1

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.counter_4
T_12_5_wire_logic_cluster/lc_4/out
T_12_0_span12_vert_16
T_12_7_lc_trk_g2_4
T_12_7_input_2_2
T_12_7_wire_logic_cluster/lc_2/in_2

T_12_5_wire_logic_cluster/lc_4/out
T_12_5_lc_trk_g3_4
T_12_5_wire_logic_cluster/lc_4/in_1

End 

Net : Inst_core.Inst_controller.counter_14
T_12_13_wire_logic_cluster/lc_6/out
T_12_11_sp4_v_t_41
T_9_11_sp4_h_l_10
T_8_11_lc_trk_g1_2
T_8_11_wire_logic_cluster/lc_2/in_3

T_12_13_wire_logic_cluster/lc_6/out
T_12_11_sp4_v_t_41
T_9_11_sp4_h_l_10
T_8_11_lc_trk_g1_2
T_8_11_wire_logic_cluster/lc_3/in_0

T_12_13_wire_logic_cluster/lc_6/out
T_12_13_lc_trk_g1_6
T_12_13_wire_logic_cluster/lc_6/in_1

End 

Net : fwd_8
T_7_10_wire_logic_cluster/lc_0/out
T_4_10_sp12_h_l_0
T_9_10_sp4_h_l_7
T_8_10_sp4_v_t_42
T_8_11_lc_trk_g3_2
T_8_11_wire_logic_cluster/lc_6/in_1

T_7_10_wire_logic_cluster/lc_0/out
T_7_10_lc_trk_g1_0
T_7_10_wire_logic_cluster/lc_0/in_3

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.counter_1
T_12_5_wire_logic_cluster/lc_1/out
T_12_3_sp4_v_t_47
T_12_7_lc_trk_g1_2
T_12_7_wire_logic_cluster/lc_2/in_1

T_12_5_wire_logic_cluster/lc_1/out
T_12_5_lc_trk_g2_1
T_12_5_input_2_1
T_12_5_wire_logic_cluster/lc_1/in_2

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n7878
T_12_6_wire_logic_cluster/lc_1/cout
T_12_6_wire_logic_cluster/lc_2/in_3

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n7923
T_6_4_wire_logic_cluster/lc_1/cout
T_6_4_wire_logic_cluster/lc_2/in_3

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.counter_13
T_6_4_wire_logic_cluster/lc_5/out
T_7_3_lc_trk_g3_5
T_7_3_wire_logic_cluster/lc_4/in_0

T_6_4_wire_logic_cluster/lc_5/out
T_6_4_lc_trk_g0_5
T_6_4_input_2_5
T_6_4_wire_logic_cluster/lc_5/in_2

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n26
T_7_3_wire_logic_cluster/lc_4/out
T_7_3_lc_trk_g0_4
T_7_3_wire_logic_cluster/lc_3/in_1

End 

Net : GENERIC_FIFO_1.n8819
T_2_8_wire_logic_cluster/lc_7/out
T_2_6_sp4_v_t_43
T_3_10_sp4_h_l_0
T_4_10_lc_trk_g3_0
T_4_10_wire_logic_cluster/lc_1/in_0

T_2_8_wire_logic_cluster/lc_7/out
T_2_6_sp4_v_t_43
T_3_10_sp4_h_l_0
T_6_10_sp4_v_t_40
T_6_14_sp4_v_t_36
T_5_15_lc_trk_g2_4
T_5_15_wire_logic_cluster/lc_6/in_0

End 

Net : GENERIC_FIFO_1.n17_adj_1280
T_4_13_wire_logic_cluster/lc_3/out
T_4_13_lc_trk_g1_3
T_4_13_wire_logic_cluster/lc_1/in_3

End 

Net : GENERIC_FIFO_1.n142
T_4_13_wire_logic_cluster/lc_1/out
T_4_13_sp4_h_l_7
T_3_9_sp4_v_t_42
T_3_5_sp4_v_t_42
T_2_8_lc_trk_g3_2
T_2_8_wire_logic_cluster/lc_7/in_0

T_4_13_wire_logic_cluster/lc_1/out
T_4_13_sp4_h_l_7
T_3_9_sp4_v_t_42
T_0_9_span4_horz_12
T_2_9_lc_trk_g2_4
T_2_9_wire_logic_cluster/lc_0/in_0

T_4_13_wire_logic_cluster/lc_1/out
T_4_13_sp4_h_l_7
T_3_9_sp4_v_t_42
T_3_5_sp4_v_t_42
T_2_8_lc_trk_g3_2
T_2_8_wire_logic_cluster/lc_3/in_0

T_4_13_wire_logic_cluster/lc_1/out
T_4_13_sp4_h_l_7
T_3_9_sp4_v_t_42
T_3_5_sp4_v_t_42
T_2_8_lc_trk_g3_2
T_2_8_wire_logic_cluster/lc_5/in_0

T_4_13_wire_logic_cluster/lc_1/out
T_4_13_sp4_h_l_7
T_3_9_sp4_v_t_42
T_0_9_span4_horz_12
T_2_9_lc_trk_g3_4
T_2_9_wire_logic_cluster/lc_1/in_0

T_4_13_wire_logic_cluster/lc_1/out
T_4_13_sp4_h_l_7
T_3_9_sp4_v_t_37
T_3_5_sp4_v_t_45
T_2_8_lc_trk_g3_5
T_2_8_wire_logic_cluster/lc_0/in_0

T_4_13_wire_logic_cluster/lc_1/out
T_4_13_sp4_h_l_7
T_3_9_sp4_v_t_42
T_3_5_sp4_v_t_42
T_2_8_lc_trk_g3_2
T_2_8_wire_logic_cluster/lc_1/in_0

T_4_13_wire_logic_cluster/lc_1/out
T_4_13_sp4_h_l_7
T_3_9_sp4_v_t_37
T_3_5_sp4_v_t_45
T_2_8_lc_trk_g3_5
T_2_8_wire_logic_cluster/lc_4/in_0

T_4_13_wire_logic_cluster/lc_1/out
T_4_13_sp4_h_l_7
T_3_9_sp4_v_t_37
T_3_5_sp4_v_t_45
T_2_8_lc_trk_g3_5
T_2_8_wire_logic_cluster/lc_6/in_0

T_4_13_wire_logic_cluster/lc_1/out
T_4_13_sp4_h_l_7
T_3_9_sp4_v_t_37
T_3_5_sp4_v_t_45
T_2_8_lc_trk_g3_5
T_2_8_wire_logic_cluster/lc_2/in_0

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.counter_0
T_12_5_wire_logic_cluster/lc_0/out
T_12_3_sp4_v_t_45
T_12_7_lc_trk_g1_0
T_12_7_wire_logic_cluster/lc_2/in_3

T_12_5_wire_logic_cluster/lc_0/out
T_12_5_lc_trk_g0_0
T_12_5_input_2_0
T_12_5_wire_logic_cluster/lc_0/in_2

End 

Net : fwd_12
T_8_9_wire_logic_cluster/lc_6/out
T_8_8_sp4_v_t_44
T_8_11_lc_trk_g0_4
T_8_11_wire_logic_cluster/lc_2/in_0

T_8_9_wire_logic_cluster/lc_6/out
T_8_9_lc_trk_g0_6
T_8_9_wire_logic_cluster/lc_6/in_0

End 

Net : GENERIC_FIFO_1.n8820
T_2_9_wire_logic_cluster/lc_0/out
T_2_6_sp4_v_t_40
T_3_10_sp4_h_l_11
T_4_10_lc_trk_g2_3
T_4_10_wire_logic_cluster/lc_3/in_0

T_2_9_wire_logic_cluster/lc_0/out
T_2_7_sp4_v_t_45
T_3_11_sp4_h_l_2
T_6_11_sp4_v_t_42
T_5_15_lc_trk_g1_7
T_5_15_wire_logic_cluster/lc_7/in_3

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.counter_3
T_6_3_wire_logic_cluster/lc_3/out
T_7_3_lc_trk_g0_3
T_7_3_wire_logic_cluster/lc_4/in_1

T_6_3_wire_logic_cluster/lc_3/out
T_6_3_lc_trk_g1_3
T_6_3_wire_logic_cluster/lc_3/in_1

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n7877
T_12_6_wire_logic_cluster/lc_0/cout
T_12_6_wire_logic_cluster/lc_1/in_3

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n7922
T_6_4_wire_logic_cluster/lc_0/cout
T_6_4_wire_logic_cluster/lc_1/in_3

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.counter_5
T_6_3_wire_logic_cluster/lc_5/out
T_7_3_lc_trk_g1_5
T_7_3_input_2_4
T_7_3_wire_logic_cluster/lc_4/in_2

T_6_3_wire_logic_cluster/lc_5/out
T_6_3_lc_trk_g3_5
T_6_3_wire_logic_cluster/lc_5/in_1

End 

Net : fwd_1
T_8_9_wire_logic_cluster/lc_5/out
T_8_8_sp4_v_t_42
T_8_11_lc_trk_g0_2
T_8_11_input_2_2
T_8_11_wire_logic_cluster/lc_2/in_2

T_8_9_wire_logic_cluster/lc_5/out
T_8_9_lc_trk_g1_5
T_8_9_wire_logic_cluster/lc_5/in_3

End 

Net : Inst_core.Inst_controller.counter_16
T_12_14_wire_logic_cluster/lc_0/out
T_12_11_sp4_v_t_40
T_9_11_sp4_h_l_11
T_5_11_sp4_h_l_11
T_7_11_lc_trk_g2_6
T_7_11_wire_logic_cluster/lc_5/in_3

T_12_14_wire_logic_cluster/lc_0/out
T_12_11_sp4_v_t_40
T_9_11_sp4_h_l_11
T_11_11_lc_trk_g3_6
T_11_11_wire_logic_cluster/lc_4/in_1

T_12_14_wire_logic_cluster/lc_0/out
T_12_14_lc_trk_g3_0
T_12_14_wire_logic_cluster/lc_0/in_1

End 

Net : Inst_core.Inst_controller.n8486
T_7_11_wire_logic_cluster/lc_5/out
T_7_11_lc_trk_g1_5
T_7_11_wire_logic_cluster/lc_3/in_3

End 

Net : Inst_core.Inst_controller.counter_6
T_12_12_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_41
T_9_10_sp4_h_l_10
T_8_10_lc_trk_g0_2
T_8_10_wire_logic_cluster/lc_3/in_1

T_12_12_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_41
T_9_10_sp4_h_l_10
T_9_10_lc_trk_g1_7
T_9_10_wire_logic_cluster/lc_4/in_0

T_12_12_wire_logic_cluster/lc_6/out
T_12_12_lc_trk_g1_6
T_12_12_wire_logic_cluster/lc_6/in_1

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.counter_8
T_6_4_wire_logic_cluster/lc_0/out
T_7_3_lc_trk_g3_0
T_7_3_wire_logic_cluster/lc_4/in_3

T_6_4_wire_logic_cluster/lc_0/out
T_6_4_lc_trk_g3_0
T_6_4_wire_logic_cluster/lc_0/in_1

End 

Net : Inst_core.n6713
T_5_5_wire_logic_cluster/lc_5/out
T_5_5_sp12_h_l_1
T_9_5_lc_trk_g0_2
T_9_5_wire_logic_cluster/lc_7/in_3

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n4076
T_9_5_wire_logic_cluster/lc_7/out
T_7_5_sp4_h_l_11
T_6_1_sp4_v_t_46
T_6_3_lc_trk_g3_3
T_6_3_wire_logic_cluster/lc_0/cen

T_9_5_wire_logic_cluster/lc_7/out
T_7_5_sp4_h_l_11
T_6_1_sp4_v_t_46
T_6_3_lc_trk_g3_3
T_6_3_wire_logic_cluster/lc_0/cen

T_9_5_wire_logic_cluster/lc_7/out
T_7_5_sp4_h_l_11
T_6_1_sp4_v_t_46
T_6_3_lc_trk_g3_3
T_6_3_wire_logic_cluster/lc_0/cen

T_9_5_wire_logic_cluster/lc_7/out
T_7_5_sp4_h_l_11
T_6_1_sp4_v_t_46
T_6_3_lc_trk_g3_3
T_6_3_wire_logic_cluster/lc_0/cen

T_9_5_wire_logic_cluster/lc_7/out
T_7_5_sp4_h_l_11
T_6_1_sp4_v_t_46
T_6_3_lc_trk_g3_3
T_6_3_wire_logic_cluster/lc_0/cen

T_9_5_wire_logic_cluster/lc_7/out
T_7_5_sp4_h_l_11
T_6_1_sp4_v_t_46
T_6_3_lc_trk_g3_3
T_6_3_wire_logic_cluster/lc_0/cen

T_9_5_wire_logic_cluster/lc_7/out
T_7_5_sp4_h_l_11
T_6_1_sp4_v_t_46
T_6_3_lc_trk_g3_3
T_6_3_wire_logic_cluster/lc_0/cen

T_9_5_wire_logic_cluster/lc_7/out
T_7_5_sp4_h_l_11
T_6_1_sp4_v_t_46
T_6_3_lc_trk_g3_3
T_6_3_wire_logic_cluster/lc_0/cen

T_9_5_wire_logic_cluster/lc_7/out
T_10_4_sp4_v_t_47
T_7_4_sp4_h_l_10
T_6_4_lc_trk_g0_2
T_6_4_wire_logic_cluster/lc_0/cen

T_9_5_wire_logic_cluster/lc_7/out
T_10_4_sp4_v_t_47
T_7_4_sp4_h_l_10
T_6_4_lc_trk_g0_2
T_6_4_wire_logic_cluster/lc_0/cen

T_9_5_wire_logic_cluster/lc_7/out
T_10_4_sp4_v_t_47
T_7_4_sp4_h_l_10
T_6_4_lc_trk_g0_2
T_6_4_wire_logic_cluster/lc_0/cen

T_9_5_wire_logic_cluster/lc_7/out
T_10_4_sp4_v_t_47
T_7_4_sp4_h_l_10
T_6_4_lc_trk_g0_2
T_6_4_wire_logic_cluster/lc_0/cen

T_9_5_wire_logic_cluster/lc_7/out
T_10_4_sp4_v_t_47
T_7_4_sp4_h_l_10
T_6_4_lc_trk_g0_2
T_6_4_wire_logic_cluster/lc_0/cen

T_9_5_wire_logic_cluster/lc_7/out
T_10_4_sp4_v_t_47
T_7_4_sp4_h_l_10
T_6_4_lc_trk_g0_2
T_6_4_wire_logic_cluster/lc_0/cen

T_9_5_wire_logic_cluster/lc_7/out
T_10_4_sp4_v_t_47
T_7_4_sp4_h_l_10
T_6_4_lc_trk_g0_2
T_6_4_wire_logic_cluster/lc_0/cen

T_9_5_wire_logic_cluster/lc_7/out
T_10_4_sp4_v_t_47
T_7_4_sp4_h_l_10
T_6_4_lc_trk_g0_2
T_6_4_wire_logic_cluster/lc_0/cen

End 

Net : bfn_6_4_0_
T_6_4_wire_logic_cluster/carry_in_mux/cout
T_6_4_wire_logic_cluster/lc_0/in_3

Net : bfn_12_6_0_
T_12_6_wire_logic_cluster/carry_in_mux/cout
T_12_6_wire_logic_cluster/lc_0/in_3

Net : Inst_core.n1705
T_12_3_wire_logic_cluster/lc_7/out
T_12_2_sp4_v_t_46
T_12_5_lc_trk_g0_6
T_12_5_wire_logic_cluster/lc_1/in_1

T_12_3_wire_logic_cluster/lc_7/out
T_12_2_sp4_v_t_46
T_12_5_lc_trk_g0_6
T_12_5_input_2_2
T_12_5_wire_logic_cluster/lc_2/in_2

T_12_3_wire_logic_cluster/lc_7/out
T_12_2_sp4_v_t_46
T_12_5_lc_trk_g0_6
T_12_5_wire_logic_cluster/lc_3/in_1

T_12_3_wire_logic_cluster/lc_7/out
T_12_2_sp4_v_t_46
T_12_5_lc_trk_g0_6
T_12_5_input_2_4
T_12_5_wire_logic_cluster/lc_4/in_2

T_12_3_wire_logic_cluster/lc_7/out
T_12_2_sp4_v_t_46
T_12_5_lc_trk_g0_6
T_12_5_wire_logic_cluster/lc_5/in_1

T_12_3_wire_logic_cluster/lc_7/out
T_12_2_sp4_v_t_46
T_12_5_lc_trk_g0_6
T_12_5_input_2_6
T_12_5_wire_logic_cluster/lc_6/in_2

T_12_3_wire_logic_cluster/lc_7/out
T_12_2_sp4_v_t_46
T_12_5_lc_trk_g0_6
T_12_5_wire_logic_cluster/lc_7/in_1

T_12_3_wire_logic_cluster/lc_7/out
T_12_2_sp4_v_t_46
T_12_6_lc_trk_g0_3
T_12_6_wire_logic_cluster/lc_0/in_1

T_12_3_wire_logic_cluster/lc_7/out
T_12_2_sp4_v_t_46
T_12_6_lc_trk_g0_3
T_12_6_input_2_1
T_12_6_wire_logic_cluster/lc_1/in_2

T_12_3_wire_logic_cluster/lc_7/out
T_12_2_sp4_v_t_46
T_12_6_lc_trk_g0_3
T_12_6_wire_logic_cluster/lc_2/in_1

T_12_3_wire_logic_cluster/lc_7/out
T_12_2_sp4_v_t_46
T_12_6_lc_trk_g0_3
T_12_6_input_2_3
T_12_6_wire_logic_cluster/lc_3/in_2

T_12_3_wire_logic_cluster/lc_7/out
T_12_2_sp4_v_t_46
T_12_6_lc_trk_g0_3
T_12_6_wire_logic_cluster/lc_4/in_1

T_12_3_wire_logic_cluster/lc_7/out
T_12_2_sp4_v_t_46
T_12_6_lc_trk_g0_3
T_12_6_input_2_5
T_12_6_wire_logic_cluster/lc_5/in_2

T_12_3_wire_logic_cluster/lc_7/out
T_12_2_sp4_v_t_46
T_12_6_lc_trk_g0_3
T_12_6_wire_logic_cluster/lc_6/in_1

T_12_3_wire_logic_cluster/lc_7/out
T_12_2_sp4_v_t_46
T_12_6_lc_trk_g0_3
T_12_6_wire_logic_cluster/lc_7/in_0

End 

Net : Inst_core.Inst_sampler.n8687
T_11_15_wire_logic_cluster/lc_5/out
T_9_15_sp4_h_l_7
T_13_15_span4_horz_7
T_13_11_span4_vert_t_13
T_13_12_lc_trk_g1_5
T_13_12_wire_io_cluster/io_1/cen

End 

Net : send
T_12_11_wire_logic_cluster/lc_0/out
T_12_7_sp12_v_t_23
T_0_7_span12_horz_0
T_4_7_sp4_h_l_5
T_3_3_sp4_v_t_40
T_3_0_span4_vert_32
T_2_2_lc_trk_g3_5
T_2_2_wire_logic_cluster/lc_0/in_0

T_12_11_wire_logic_cluster/lc_0/out
T_12_7_sp12_v_t_23
T_0_7_span12_horz_0
T_4_7_sp4_h_l_5
T_3_7_sp4_v_t_46
T_3_11_sp4_v_t_39
T_2_15_lc_trk_g1_2
T_2_15_wire_logic_cluster/lc_6/in_1

T_12_11_wire_logic_cluster/lc_0/out
T_11_12_lc_trk_g1_0
T_11_12_wire_logic_cluster/lc_2/in_3

T_12_11_wire_logic_cluster/lc_0/out
T_12_7_sp12_v_t_23
T_0_7_span12_horz_0
T_4_7_sp4_h_l_5
T_3_7_sp4_v_t_46
T_3_11_sp4_v_t_39
T_4_11_sp4_h_l_2
T_4_11_lc_trk_g0_7
T_4_11_wire_logic_cluster/lc_4/in_1

T_12_11_wire_logic_cluster/lc_0/out
T_12_7_sp12_v_t_23
T_0_7_span12_horz_0
T_4_7_sp4_h_l_5
T_3_7_sp4_v_t_46
T_3_11_sp4_v_t_39
T_4_11_sp4_h_l_2
T_4_11_lc_trk_g0_7
T_4_11_wire_logic_cluster/lc_2/in_3

T_12_11_wire_logic_cluster/lc_0/out
T_12_7_sp12_v_t_23
T_0_7_span12_horz_0
T_1_7_lc_trk_g1_3
T_1_7_wire_logic_cluster/lc_6/in_0

T_12_11_wire_logic_cluster/lc_0/out
T_12_7_sp12_v_t_23
T_0_7_span12_horz_0
T_4_7_sp4_h_l_5
T_3_7_sp4_v_t_46
T_3_11_sp4_v_t_39
T_4_11_sp4_h_l_2
T_4_11_lc_trk_g0_7
T_4_11_wire_logic_cluster/lc_0/in_1

T_12_11_wire_logic_cluster/lc_0/out
T_12_11_lc_trk_g2_0
T_12_11_wire_logic_cluster/lc_7/in_3

T_12_11_wire_logic_cluster/lc_0/out
T_12_7_sp12_v_t_23
T_0_7_span12_horz_0
T_4_7_sp4_h_l_5
T_3_3_sp4_v_t_40
T_3_0_span4_vert_32
T_2_2_lc_trk_g3_5
T_2_2_wire_logic_cluster/lc_4/in_0

T_12_11_wire_logic_cluster/lc_0/out
T_12_7_sp12_v_t_23
T_0_7_span12_horz_0
T_4_7_sp4_h_l_5
T_3_3_sp4_v_t_40
T_3_0_span4_vert_32
T_2_2_lc_trk_g3_5
T_2_2_wire_logic_cluster/lc_2/in_0

T_12_11_wire_logic_cluster/lc_0/out
T_12_7_sp12_v_t_23
T_0_7_span12_horz_0
T_4_7_sp4_h_l_5
T_3_3_sp4_v_t_40
T_3_0_span4_vert_32
T_2_1_lc_trk_g0_3
T_2_1_wire_logic_cluster/lc_0/in_1

T_12_11_wire_logic_cluster/lc_0/out
T_12_7_sp12_v_t_23
T_0_7_span12_horz_0
T_4_7_sp4_h_l_5
T_3_3_sp4_v_t_40
T_3_0_span4_vert_32
T_2_2_lc_trk_g3_5
T_2_2_wire_logic_cluster/lc_7/in_1

T_12_11_wire_logic_cluster/lc_0/out
T_12_7_sp12_v_t_23
T_0_7_span12_horz_0
T_4_7_sp4_h_l_5
T_3_3_sp4_v_t_40
T_3_0_span4_vert_32
T_2_2_lc_trk_g3_5
T_2_2_wire_logic_cluster/lc_1/in_3

T_12_11_wire_logic_cluster/lc_0/out
T_12_7_sp12_v_t_23
T_0_7_span12_horz_0
T_4_7_sp4_h_l_5
T_3_3_sp4_v_t_40
T_3_0_span4_vert_32
T_2_2_lc_trk_g3_5
T_2_2_wire_logic_cluster/lc_5/in_3

T_12_11_wire_logic_cluster/lc_0/out
T_12_7_sp12_v_t_23
T_0_7_span12_horz_0
T_4_7_sp4_h_l_5
T_3_3_sp4_v_t_40
T_3_0_span4_vert_32
T_2_2_lc_trk_g3_5
T_2_2_wire_logic_cluster/lc_3/in_3

T_12_11_wire_logic_cluster/lc_0/out
T_12_7_sp12_v_t_23
T_0_7_span12_horz_0
T_2_7_sp4_h_l_3
T_1_7_sp4_v_t_38
T_1_9_lc_trk_g2_3
T_1_9_wire_logic_cluster/lc_1/in_0

T_12_11_wire_logic_cluster/lc_0/out
T_12_7_sp12_v_t_23
T_0_7_span12_horz_0
T_2_7_sp4_h_l_3
T_1_3_sp4_v_t_38
T_1_4_lc_trk_g3_6
T_1_4_wire_logic_cluster/lc_6/in_1

T_12_11_wire_logic_cluster/lc_0/out
T_12_7_sp12_v_t_23
T_0_7_span12_horz_0
T_2_7_sp4_h_l_3
T_1_3_sp4_v_t_38
T_1_4_lc_trk_g3_6
T_1_4_input_2_5
T_1_4_wire_logic_cluster/lc_5/in_2

T_12_11_wire_logic_cluster/lc_0/out
T_12_7_sp12_v_t_23
T_0_7_span12_horz_0
T_2_7_sp4_h_l_3
T_1_7_sp4_v_t_38
T_1_9_lc_trk_g2_3
T_1_9_wire_logic_cluster/lc_0/in_3

T_12_11_wire_logic_cluster/lc_0/out
T_12_7_sp12_v_t_23
T_0_7_span12_horz_0
T_2_7_sp4_h_l_3
T_1_7_sp4_v_t_38
T_1_9_lc_trk_g2_3
T_1_9_wire_logic_cluster/lc_2/in_3

T_12_11_wire_logic_cluster/lc_0/out
T_11_12_lc_trk_g1_0
T_11_12_wire_logic_cluster/lc_5/in_0

T_12_11_wire_logic_cluster/lc_0/out
T_12_11_lc_trk_g2_0
T_12_11_wire_logic_cluster/lc_5/in_3

T_12_11_wire_logic_cluster/lc_0/out
T_12_11_lc_trk_g2_0
T_12_11_wire_logic_cluster/lc_2/in_0

T_12_11_wire_logic_cluster/lc_0/out
T_12_11_lc_trk_g1_0
T_12_11_input_2_3
T_12_11_wire_logic_cluster/lc_3/in_2

T_12_11_wire_logic_cluster/lc_0/out
T_12_11_lc_trk_g1_0
T_12_11_wire_logic_cluster/lc_4/in_1

End 

Net : Inst_eia232.Inst_transmitter.n4712
T_4_11_wire_logic_cluster/lc_5/out
T_2_11_sp4_h_l_7
T_0_11_span4_horz_47
T_1_7_sp4_v_t_41
T_1_9_lc_trk_g2_4
T_1_9_wire_logic_cluster/lc_5/s_r

T_4_11_wire_logic_cluster/lc_5/out
T_2_11_sp4_h_l_7
T_0_11_span4_horz_47
T_1_7_sp4_v_t_41
T_1_9_lc_trk_g2_4
T_1_9_wire_logic_cluster/lc_5/s_r

T_4_11_wire_logic_cluster/lc_5/out
T_2_11_sp4_h_l_7
T_0_11_span4_horz_47
T_1_7_sp4_v_t_41
T_1_9_lc_trk_g2_4
T_1_9_wire_logic_cluster/lc_5/s_r

End 

Net : n4005
T_2_2_wire_logic_cluster/lc_0/out
T_2_0_span4_vert_29
T_2_3_sp4_v_t_45
T_2_7_sp4_v_t_41
T_3_11_sp4_h_l_10
T_4_11_lc_trk_g2_2
T_4_11_wire_logic_cluster/lc_5/in_3

T_2_2_wire_logic_cluster/lc_0/out
T_2_2_sp4_h_l_5
T_5_2_sp4_v_t_40
T_6_6_sp4_h_l_11
T_7_6_lc_trk_g3_3
T_7_6_wire_logic_cluster/lc_7/in_1

T_2_2_wire_logic_cluster/lc_0/out
T_2_2_sp4_h_l_5
T_1_2_sp4_v_t_46
T_1_6_sp4_v_t_42
T_1_9_lc_trk_g0_2
T_1_9_wire_logic_cluster/lc_4/cen

T_2_2_wire_logic_cluster/lc_0/out
T_2_2_sp4_h_l_5
T_1_2_sp4_v_t_46
T_1_6_sp4_v_t_42
T_1_9_lc_trk_g0_2
T_1_9_wire_logic_cluster/lc_4/cen

T_2_2_wire_logic_cluster/lc_0/out
T_2_2_sp4_h_l_5
T_1_2_sp4_v_t_46
T_1_6_sp4_v_t_42
T_1_9_lc_trk_g0_2
T_1_9_wire_logic_cluster/lc_4/cen

T_2_2_wire_logic_cluster/lc_0/out
T_2_0_span4_vert_29
T_2_3_sp4_v_t_45
T_2_6_lc_trk_g0_5
T_2_6_wire_logic_cluster/lc_1/in_0

T_2_2_wire_logic_cluster/lc_0/out
T_2_0_span4_vert_29
T_2_3_sp4_v_t_45
T_2_6_lc_trk_g0_5
T_2_6_wire_logic_cluster/lc_3/in_0

T_2_2_wire_logic_cluster/lc_0/out
T_2_0_span4_vert_29
T_2_3_sp4_v_t_45
T_2_7_lc_trk_g1_0
T_2_7_wire_logic_cluster/lc_7/in_0

T_2_2_wire_logic_cluster/lc_0/out
T_2_0_span4_vert_29
T_2_3_sp4_v_t_45
T_1_4_lc_trk_g3_5
T_1_4_wire_logic_cluster/lc_6/in_0

T_2_2_wire_logic_cluster/lc_0/out
T_2_0_span4_vert_29
T_2_3_sp4_v_t_45
T_2_6_lc_trk_g0_5
T_2_6_wire_logic_cluster/lc_0/in_3

T_2_2_wire_logic_cluster/lc_0/out
T_2_0_span4_vert_29
T_2_3_sp4_v_t_45
T_2_6_lc_trk_g0_5
T_2_6_wire_logic_cluster/lc_2/in_3

T_2_2_wire_logic_cluster/lc_0/out
T_2_0_span4_vert_29
T_2_3_sp4_v_t_45
T_2_7_lc_trk_g1_0
T_2_7_wire_logic_cluster/lc_0/in_3

T_2_2_wire_logic_cluster/lc_0/out
T_2_0_span4_vert_29
T_2_3_sp4_v_t_45
T_1_4_lc_trk_g3_5
T_1_4_wire_logic_cluster/lc_5/in_3

T_2_2_wire_logic_cluster/lc_0/out
T_2_0_span12_vert_19
T_2_6_lc_trk_g2_0
T_2_6_input_2_4
T_2_6_wire_logic_cluster/lc_4/in_2

T_2_2_wire_logic_cluster/lc_0/out
T_2_0_span12_vert_19
T_2_6_lc_trk_g2_0
T_2_6_input_2_6
T_2_6_wire_logic_cluster/lc_6/in_2

T_2_2_wire_logic_cluster/lc_0/out
T_2_0_span12_vert_19
T_2_1_lc_trk_g3_3
T_2_1_wire_logic_cluster/lc_1/cen

T_2_2_wire_logic_cluster/lc_0/out
T_2_2_lc_trk_g0_0
T_2_2_wire_logic_cluster/lc_5/in_1

T_2_2_wire_logic_cluster/lc_0/out
T_2_2_lc_trk_g0_0
T_2_2_wire_logic_cluster/lc_3/in_1

T_2_2_wire_logic_cluster/lc_0/out
T_2_2_lc_trk_g1_0
T_2_2_input_2_7
T_2_2_wire_logic_cluster/lc_7/in_2

T_2_2_wire_logic_cluster/lc_0/out
T_2_2_lc_trk_g0_0
T_2_2_input_2_4
T_2_2_wire_logic_cluster/lc_4/in_2

T_2_2_wire_logic_cluster/lc_0/out
T_2_2_lc_trk_g0_0
T_2_2_input_2_2
T_2_2_wire_logic_cluster/lc_2/in_2

End 

Net : fwd_13
T_8_9_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g0_4
T_8_10_wire_logic_cluster/lc_4/in_0

T_8_9_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g1_4
T_8_9_wire_logic_cluster/lc_4/in_3

End 

Net : GENERIC_FIFO_1.n8817
T_2_8_wire_logic_cluster/lc_5/out
T_3_8_sp4_h_l_10
T_2_8_sp4_v_t_47
T_3_12_sp4_h_l_4
T_4_12_lc_trk_g3_4
T_4_12_wire_logic_cluster/lc_4/in_3

T_2_8_wire_logic_cluster/lc_5/out
T_3_8_sp4_h_l_10
T_2_8_sp4_v_t_47
T_3_12_sp4_h_l_10
T_6_12_sp4_v_t_38
T_5_15_lc_trk_g2_6
T_5_15_wire_logic_cluster/lc_4/in_0

End 

Net : GENERIC_FIFO_1.n8815
T_2_8_wire_logic_cluster/lc_3/out
T_3_8_sp4_h_l_6
T_2_8_sp4_v_t_43
T_3_12_sp4_h_l_6
T_4_12_lc_trk_g2_6
T_4_12_wire_logic_cluster/lc_1/in_1

T_2_8_wire_logic_cluster/lc_3/out
T_3_8_sp4_h_l_6
T_2_8_sp4_v_t_43
T_3_12_sp4_h_l_6
T_6_12_sp4_v_t_46
T_5_14_lc_trk_g0_0
T_5_14_wire_logic_cluster/lc_4/in_0

End 

Net : GENERIC_FIFO_1.n8821
T_2_9_wire_logic_cluster/lc_1/out
T_2_6_sp12_v_t_22
T_2_15_lc_trk_g2_6
T_2_15_wire_logic_cluster/lc_7/in_3

T_2_9_wire_logic_cluster/lc_1/out
T_2_9_sp4_h_l_7
T_5_9_sp4_v_t_42
T_5_13_sp4_v_t_42
T_4_16_lc_trk_g3_2
T_4_16_wire_logic_cluster/lc_4/in_1

End 

Net : fwd_10
T_9_11_wire_logic_cluster/lc_6/out
T_8_11_lc_trk_g2_6
T_8_11_wire_logic_cluster/lc_5/in_1

T_9_11_wire_logic_cluster/lc_6/out
T_9_11_lc_trk_g3_6
T_9_11_wire_logic_cluster/lc_6/in_3

End 

Net : fwd_9
T_8_9_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g1_3
T_8_10_input_2_4
T_8_10_wire_logic_cluster/lc_4/in_2

T_8_9_wire_logic_cluster/lc_3/out
T_8_9_lc_trk_g1_3
T_8_9_wire_logic_cluster/lc_3/in_3

End 

Net : fwd_4
T_6_10_wire_logic_cluster/lc_2/out
T_6_10_sp4_h_l_9
T_8_10_lc_trk_g3_4
T_8_10_wire_logic_cluster/lc_3/in_0

T_6_10_wire_logic_cluster/lc_2/out
T_6_10_sp4_h_l_9
T_6_10_lc_trk_g0_4
T_6_10_input_2_2
T_6_10_wire_logic_cluster/lc_2/in_2

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n25_cascade_
T_7_3_wire_logic_cluster/lc_2/ltout
T_7_3_wire_logic_cluster/lc_3/in_2

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.counter_4
T_6_3_wire_logic_cluster/lc_4/out
T_7_0_span4_vert_33
T_7_3_lc_trk_g1_1
T_7_3_input_2_2
T_7_3_wire_logic_cluster/lc_2/in_2

T_6_3_wire_logic_cluster/lc_4/out
T_6_3_lc_trk_g2_4
T_6_3_input_2_4
T_6_3_wire_logic_cluster/lc_4/in_2

End 

Net : fwd_11
T_7_10_wire_logic_cluster/lc_1/out
T_8_10_lc_trk_g1_1
T_8_10_wire_logic_cluster/lc_2/in_0

T_7_10_wire_logic_cluster/lc_1/out
T_7_10_lc_trk_g3_1
T_7_10_wire_logic_cluster/lc_1/in_3

End 

Net : GENERIC_FIFO_1.n8779
T_2_8_wire_logic_cluster/lc_0/out
T_2_4_sp12_v_t_23
T_2_14_lc_trk_g2_4
T_2_14_wire_logic_cluster/lc_4/in_0

T_2_8_wire_logic_cluster/lc_0/out
T_2_8_sp4_h_l_5
T_5_4_sp4_v_t_40
T_4_7_lc_trk_g3_0
T_4_7_wire_logic_cluster/lc_7/in_0

End 

Net : Inst_core.Inst_controller.fwd_14
T_8_8_wire_logic_cluster/lc_0/out
T_8_8_sp4_h_l_5
T_7_8_sp4_v_t_46
T_7_11_lc_trk_g0_6
T_7_11_wire_logic_cluster/lc_5/in_1

T_8_8_wire_logic_cluster/lc_0/out
T_8_8_sp4_h_l_5
T_8_8_lc_trk_g1_0
T_8_8_wire_logic_cluster/lc_0/in_1

End 

Net : fwd_3
T_9_9_wire_logic_cluster/lc_7/out
T_8_10_lc_trk_g1_7
T_8_10_input_2_2
T_8_10_wire_logic_cluster/lc_2/in_2

T_9_9_wire_logic_cluster/lc_7/out
T_9_9_lc_trk_g1_7
T_9_9_wire_logic_cluster/lc_7/in_3

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n7875
T_12_5_wire_logic_cluster/lc_6/cout
T_12_5_wire_logic_cluster/lc_7/in_3

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n7920
T_6_3_wire_logic_cluster/lc_6/cout
T_6_3_wire_logic_cluster/lc_7/in_3

Net : Inst_core.n31_adj_1174
T_7_2_wire_logic_cluster/lc_2/out
T_8_1_lc_trk_g3_2
T_8_1_wire_logic_cluster/lc_6/in_3

T_7_2_wire_logic_cluster/lc_2/out
T_8_1_lc_trk_g3_2
T_8_1_wire_logic_cluster/lc_3/in_0

T_7_2_wire_logic_cluster/lc_2/out
T_8_1_lc_trk_g3_2
T_8_1_wire_logic_cluster/lc_0/in_3

T_7_2_wire_logic_cluster/lc_2/out
T_8_1_lc_trk_g3_2
T_8_1_wire_logic_cluster/lc_5/in_0

T_7_2_wire_logic_cluster/lc_2/out
T_7_2_sp4_h_l_9
T_9_2_lc_trk_g2_4
T_9_2_wire_logic_cluster/lc_1/in_3

End 

Net : Inst_core.n1639_cascade_
T_8_1_wire_logic_cluster/lc_6/ltout
T_8_1_wire_logic_cluster/lc_7/in_2

End 

Net : Inst_core.n9054
T_8_1_wire_logic_cluster/lc_7/out
T_8_2_lc_trk_g0_7
T_8_2_wire_logic_cluster/lc_0/in_1

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.counter_5
T_8_2_wire_logic_cluster/lc_5/out
T_7_2_sp4_h_l_2
T_7_2_lc_trk_g1_7
T_7_2_input_2_4
T_7_2_wire_logic_cluster/lc_4/in_2

T_8_2_wire_logic_cluster/lc_5/out
T_8_2_lc_trk_g0_5
T_8_2_input_2_5
T_8_2_wire_logic_cluster/lc_5/in_2

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n7913
T_8_3_wire_logic_cluster/lc_6/cout
T_8_3_wire_logic_cluster/lc_7/in_3

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n26
T_7_2_wire_logic_cluster/lc_4/out
T_7_2_lc_trk_g3_4
T_7_2_wire_logic_cluster/lc_2/in_1

End 

Net : GENERIC_FIFO_1.n8813
T_2_8_wire_logic_cluster/lc_1/out
T_0_8_span4_horz_10
T_4_8_sp4_v_t_38
T_4_11_lc_trk_g0_6
T_4_11_wire_logic_cluster/lc_6/in_0

T_2_8_wire_logic_cluster/lc_1/out
T_3_8_sp4_h_l_2
T_6_8_sp4_v_t_39
T_6_12_sp4_v_t_47
T_5_15_lc_trk_g3_7
T_5_15_wire_logic_cluster/lc_0/in_0

End 

Net : GENERIC_FIFO_1.n16_adj_1279_cascade_
T_4_13_wire_logic_cluster/lc_0/ltout
T_4_13_wire_logic_cluster/lc_1/in_2

End 

Net : GENERIC_FIFO_1.n8818
T_2_8_wire_logic_cluster/lc_6/out
T_2_8_sp4_h_l_1
T_5_8_sp4_v_t_43
T_4_12_lc_trk_g1_6
T_4_12_wire_logic_cluster/lc_6/in_3

T_2_8_wire_logic_cluster/lc_6/out
T_2_8_sp4_h_l_1
T_5_8_sp4_v_t_43
T_5_12_sp4_v_t_44
T_5_15_lc_trk_g0_4
T_5_15_wire_logic_cluster/lc_5/in_1

End 

Net : GENERIC_FIFO_1.n8816
T_2_8_wire_logic_cluster/lc_4/out
T_0_8_span4_horz_0
T_4_8_sp4_v_t_40
T_4_12_lc_trk_g1_5
T_4_12_wire_logic_cluster/lc_3/in_1

T_2_8_wire_logic_cluster/lc_4/out
T_2_7_sp4_v_t_40
T_2_11_sp4_v_t_45
T_3_15_sp4_h_l_8
T_5_15_lc_trk_g3_5
T_5_15_wire_logic_cluster/lc_3/in_1

End 

Net : GENERIC_FIFO_1.n8814
T_2_8_wire_logic_cluster/lc_2/out
T_2_7_sp4_v_t_36
T_3_11_sp4_h_l_1
T_4_11_lc_trk_g3_1
T_4_11_wire_logic_cluster/lc_7/in_1

T_2_8_wire_logic_cluster/lc_2/out
T_2_7_sp4_v_t_36
T_3_11_sp4_h_l_1
T_6_11_sp4_v_t_36
T_5_15_lc_trk_g1_1
T_5_15_wire_logic_cluster/lc_1/in_1

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n7919
T_6_3_wire_logic_cluster/lc_5/cout
T_6_3_wire_logic_cluster/lc_6/in_3

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n7874
T_12_5_wire_logic_cluster/lc_5/cout
T_12_5_wire_logic_cluster/lc_6/in_3

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n7912
T_8_3_wire_logic_cluster/lc_5/cout
T_8_3_wire_logic_cluster/lc_6/in_3

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.counter_6
T_6_3_wire_logic_cluster/lc_6/out
T_7_3_lc_trk_g0_6
T_7_3_wire_logic_cluster/lc_2/in_0

T_6_3_wire_logic_cluster/lc_6/out
T_6_3_lc_trk_g2_6
T_6_3_input_2_6
T_6_3_wire_logic_cluster/lc_6/in_2

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.counter_1
T_6_3_wire_logic_cluster/lc_1/out
T_7_3_lc_trk_g0_1
T_7_3_wire_logic_cluster/lc_2/in_1

T_6_3_wire_logic_cluster/lc_1/out
T_6_3_lc_trk_g3_1
T_6_3_wire_logic_cluster/lc_1/in_1

End 

Net : Inst_core.Inst_controller.counter_17
T_12_14_wire_logic_cluster/lc_1/out
T_12_11_sp4_v_t_42
T_9_11_sp4_h_l_1
T_5_11_sp4_h_l_9
T_7_11_lc_trk_g2_4
T_7_11_wire_logic_cluster/lc_2/in_0

T_12_14_wire_logic_cluster/lc_1/out
T_12_14_sp4_h_l_7
T_11_10_sp4_v_t_37
T_8_10_sp4_h_l_6
T_9_10_lc_trk_g3_6
T_9_10_wire_logic_cluster/lc_0/in_1

T_12_14_wire_logic_cluster/lc_1/out
T_12_14_sp4_h_l_7
T_12_14_lc_trk_g0_2
T_12_14_wire_logic_cluster/lc_1/in_1

End 

Net : Inst_core.n1639
T_8_1_wire_logic_cluster/lc_6/out
T_8_0_span4_vert_12
T_8_2_lc_trk_g0_1
T_8_2_input_2_1
T_8_2_wire_logic_cluster/lc_1/in_2

T_8_1_wire_logic_cluster/lc_6/out
T_8_2_lc_trk_g0_6
T_8_2_input_2_2
T_8_2_wire_logic_cluster/lc_2/in_2

T_8_1_wire_logic_cluster/lc_6/out
T_8_2_lc_trk_g0_6
T_8_2_wire_logic_cluster/lc_3/in_1

T_8_1_wire_logic_cluster/lc_6/out
T_8_2_lc_trk_g0_6
T_8_2_input_2_4
T_8_2_wire_logic_cluster/lc_4/in_2

T_8_1_wire_logic_cluster/lc_6/out
T_8_2_lc_trk_g0_6
T_8_2_wire_logic_cluster/lc_5/in_1

T_8_1_wire_logic_cluster/lc_6/out
T_8_2_lc_trk_g0_6
T_8_2_input_2_6
T_8_2_wire_logic_cluster/lc_6/in_2

T_8_1_wire_logic_cluster/lc_6/out
T_8_2_lc_trk_g0_6
T_8_2_wire_logic_cluster/lc_7/in_1

T_8_1_wire_logic_cluster/lc_6/out
T_8_0_span4_vert_44
T_8_3_lc_trk_g0_4
T_8_3_input_2_0
T_8_3_wire_logic_cluster/lc_0/in_2

T_8_1_wire_logic_cluster/lc_6/out
T_8_0_span4_vert_44
T_8_3_lc_trk_g0_4
T_8_3_wire_logic_cluster/lc_1/in_1

T_8_1_wire_logic_cluster/lc_6/out
T_8_0_span4_vert_44
T_8_3_lc_trk_g0_4
T_8_3_input_2_2
T_8_3_wire_logic_cluster/lc_2/in_2

T_8_1_wire_logic_cluster/lc_6/out
T_8_0_span4_vert_44
T_8_3_lc_trk_g0_4
T_8_3_wire_logic_cluster/lc_3/in_1

T_8_1_wire_logic_cluster/lc_6/out
T_8_0_span4_vert_44
T_8_3_lc_trk_g0_4
T_8_3_input_2_4
T_8_3_wire_logic_cluster/lc_4/in_2

T_8_1_wire_logic_cluster/lc_6/out
T_8_0_span4_vert_44
T_8_3_lc_trk_g0_4
T_8_3_wire_logic_cluster/lc_5/in_1

T_8_1_wire_logic_cluster/lc_6/out
T_8_0_span4_vert_44
T_8_3_lc_trk_g0_4
T_8_3_input_2_6
T_8_3_wire_logic_cluster/lc_6/in_2

T_8_1_wire_logic_cluster/lc_6/out
T_8_0_span4_vert_44
T_8_3_lc_trk_g1_4
T_8_3_wire_logic_cluster/lc_7/in_0

End 

Net : Inst_core.Inst_controller.n6693
T_11_11_wire_logic_cluster/lc_3/out
T_11_11_sp4_h_l_11
T_7_11_sp4_h_l_2
T_7_11_lc_trk_g0_7
T_7_11_wire_logic_cluster/lc_4/in_3

End 

Net : Inst_core.Inst_controller.counter_0
T_12_12_wire_logic_cluster/lc_0/out
T_11_11_lc_trk_g2_0
T_11_11_wire_logic_cluster/lc_3/in_3

T_12_12_wire_logic_cluster/lc_0/out
T_12_12_lc_trk_g3_0
T_12_12_wire_logic_cluster/lc_0/in_1

T_12_12_wire_logic_cluster/lc_0/out
T_11_11_lc_trk_g2_0
T_11_11_wire_logic_cluster/lc_2/in_0

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n28
T_7_3_wire_logic_cluster/lc_1/out
T_7_2_lc_trk_g1_1
T_7_2_wire_logic_cluster/lc_2/in_0

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.counter_14
T_8_3_wire_logic_cluster/lc_6/out
T_7_3_lc_trk_g3_6
T_7_3_wire_logic_cluster/lc_1/in_0

T_8_3_wire_logic_cluster/lc_6/out
T_8_3_lc_trk_g1_6
T_8_3_wire_logic_cluster/lc_6/in_1

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n7873
T_12_5_wire_logic_cluster/lc_4/cout
T_12_5_wire_logic_cluster/lc_5/in_3

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n7918
T_6_3_wire_logic_cluster/lc_4/cout
T_6_3_wire_logic_cluster/lc_5/in_3

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n7911
T_8_3_wire_logic_cluster/lc_4/cout
T_8_3_wire_logic_cluster/lc_5/in_3

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.counter_0
T_6_3_wire_logic_cluster/lc_0/out
T_7_3_lc_trk_g1_0
T_7_3_wire_logic_cluster/lc_2/in_3

T_6_3_wire_logic_cluster/lc_0/out
T_6_3_lc_trk_g0_0
T_6_3_input_2_0
T_6_3_wire_logic_cluster/lc_0/in_2

End 

Net : Inst_core.Inst_controller.counter_1
T_12_12_wire_logic_cluster/lc_1/out
T_11_11_lc_trk_g3_1
T_11_11_wire_logic_cluster/lc_3/in_1

T_12_12_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g3_1
T_12_12_wire_logic_cluster/lc_1/in_1

T_12_12_wire_logic_cluster/lc_1/out
T_11_11_lc_trk_g2_1
T_11_11_wire_logic_cluster/lc_2/in_3

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.counter_9
T_8_3_wire_logic_cluster/lc_1/out
T_7_3_lc_trk_g3_1
T_7_3_wire_logic_cluster/lc_1/in_1

T_8_3_wire_logic_cluster/lc_1/out
T_8_3_lc_trk_g2_1
T_8_3_input_2_1
T_8_3_wire_logic_cluster/lc_1/in_2

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.counter_13
T_8_3_wire_logic_cluster/lc_5/out
T_7_2_lc_trk_g3_5
T_7_2_wire_logic_cluster/lc_4/in_0

T_8_3_wire_logic_cluster/lc_5/out
T_8_3_lc_trk_g0_5
T_8_3_input_2_5
T_8_3_wire_logic_cluster/lc_5/in_2

End 

Net : Inst_core.Inst_controller.n30
T_9_10_wire_logic_cluster/lc_1/out
T_10_7_sp4_v_t_43
T_11_11_sp4_h_l_6
T_11_11_lc_trk_g0_3
T_11_11_wire_logic_cluster/lc_2/in_1

End 

Net : Inst_core.Inst_controller.nstate_1_N_827_1
T_11_11_wire_logic_cluster/lc_2/out
T_11_12_lc_trk_g0_2
T_11_12_wire_logic_cluster/lc_5/in_1

T_11_11_wire_logic_cluster/lc_2/out
T_12_11_lc_trk_g1_2
T_12_11_wire_logic_cluster/lc_3/in_0

T_11_11_wire_logic_cluster/lc_2/out
T_12_11_lc_trk_g1_2
T_12_11_wire_logic_cluster/lc_2/in_3

End 

Net : bwd_1
T_12_8_wire_logic_cluster/lc_5/out
T_12_7_sp4_v_t_42
T_9_11_sp4_h_l_0
T_8_11_lc_trk_g0_0
T_8_11_wire_logic_cluster/lc_4/in_0

T_12_8_wire_logic_cluster/lc_5/out
T_12_8_lc_trk_g1_5
T_12_8_wire_logic_cluster/lc_5/in_3

End 

Net : Inst_core.Inst_controller.n24
T_8_11_wire_logic_cluster/lc_4/out
T_9_10_lc_trk_g3_4
T_9_10_wire_logic_cluster/lc_1/in_0

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.counter_15
T_8_3_wire_logic_cluster/lc_7/out
T_7_3_lc_trk_g2_7
T_7_3_input_2_1
T_7_3_wire_logic_cluster/lc_1/in_2

T_8_3_wire_logic_cluster/lc_7/out
T_8_3_lc_trk_g1_7
T_8_3_wire_logic_cluster/lc_7/in_1

End 

Net : Inst_core.Inst_sampler.n8669
T_8_14_wire_logic_cluster/lc_6/out
T_8_14_sp4_h_l_1
T_11_14_sp4_v_t_36
T_11_15_lc_trk_g2_4
T_11_15_wire_logic_cluster/lc_5/in_1

End 

Net : Inst_core.Inst_sampler.n8592
T_9_13_wire_logic_cluster/lc_2/out
T_9_12_sp4_v_t_36
T_8_14_lc_trk_g0_1
T_8_14_wire_logic_cluster/lc_6/in_1

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.counter_3
T_8_2_wire_logic_cluster/lc_3/out
T_7_2_lc_trk_g2_3
T_7_2_wire_logic_cluster/lc_4/in_1

T_8_2_wire_logic_cluster/lc_3/out
T_8_2_lc_trk_g0_3
T_8_2_input_2_3
T_8_2_wire_logic_cluster/lc_3/in_2

End 

Net : Inst_core.Inst_controller.n23
T_9_10_wire_logic_cluster/lc_3/out
T_9_10_lc_trk_g1_3
T_9_10_wire_logic_cluster/lc_1/in_1

End 

Net : Inst_core.Inst_controller.counter_7
T_12_12_wire_logic_cluster/lc_7/out
T_11_12_sp4_h_l_6
T_10_8_sp4_v_t_46
T_9_10_lc_trk_g0_0
T_9_10_wire_logic_cluster/lc_3/in_1

T_12_12_wire_logic_cluster/lc_7/out
T_12_12_sp4_h_l_3
T_8_12_sp4_h_l_11
T_7_8_sp4_v_t_41
T_7_11_lc_trk_g1_1
T_7_11_wire_logic_cluster/lc_4/in_0

T_12_12_wire_logic_cluster/lc_7/out
T_12_12_lc_trk_g3_7
T_12_12_wire_logic_cluster/lc_7/in_1

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.counter_2
T_8_2_wire_logic_cluster/lc_2/out
T_7_2_lc_trk_g3_2
T_7_2_wire_logic_cluster/lc_3/in_0

T_8_2_wire_logic_cluster/lc_2/out
T_8_2_lc_trk_g1_2
T_8_2_wire_logic_cluster/lc_2/in_1

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.counter_11
T_8_3_wire_logic_cluster/lc_3/out
T_7_3_lc_trk_g3_3
T_7_3_wire_logic_cluster/lc_1/in_3

T_8_3_wire_logic_cluster/lc_3/out
T_8_3_lc_trk_g2_3
T_8_3_input_2_3
T_8_3_wire_logic_cluster/lc_3/in_2

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n7872
T_12_5_wire_logic_cluster/lc_3/cout
T_12_5_wire_logic_cluster/lc_4/in_3

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n27
T_7_2_wire_logic_cluster/lc_3/out
T_7_2_lc_trk_g0_3
T_7_2_wire_logic_cluster/lc_2/in_3

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n7917
T_6_3_wire_logic_cluster/lc_3/cout
T_6_3_wire_logic_cluster/lc_4/in_3

Net : bfn_2_9_0_
T_2_9_wire_logic_cluster/carry_in_mux/cout
T_2_9_wire_logic_cluster/lc_0/in_3

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n7910
T_8_3_wire_logic_cluster/lc_3/cout
T_8_3_wire_logic_cluster/lc_4/in_3

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.counter_12
T_8_3_wire_logic_cluster/lc_4/out
T_7_2_lc_trk_g2_4
T_7_2_wire_logic_cluster/lc_3/in_1

T_8_3_wire_logic_cluster/lc_4/out
T_8_3_lc_trk_g3_4
T_8_3_wire_logic_cluster/lc_4/in_1

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.counter_8
T_8_3_wire_logic_cluster/lc_0/out
T_7_2_lc_trk_g3_0
T_7_2_wire_logic_cluster/lc_4/in_3

T_8_3_wire_logic_cluster/lc_0/out
T_8_3_lc_trk_g3_0
T_8_3_wire_logic_cluster/lc_0/in_1

End 

Net : fwd_15
T_6_7_wire_logic_cluster/lc_7/out
T_5_7_sp4_h_l_6
T_8_7_sp4_v_t_43
T_7_11_lc_trk_g1_6
T_7_11_wire_logic_cluster/lc_2/in_1

T_6_7_wire_logic_cluster/lc_7/out
T_6_7_lc_trk_g1_7
T_6_7_wire_logic_cluster/lc_7/in_3

End 

Net : Inst_core.Inst_controller.n21_adj_989
T_9_10_wire_logic_cluster/lc_4/out
T_9_10_lc_trk_g0_4
T_9_10_wire_logic_cluster/lc_1/in_3

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.counter_7
T_8_2_wire_logic_cluster/lc_7/out
T_7_2_lc_trk_g2_7
T_7_2_input_2_3
T_7_2_wire_logic_cluster/lc_3/in_2

T_8_2_wire_logic_cluster/lc_7/out
T_8_2_lc_trk_g2_7
T_8_2_input_2_7
T_8_2_wire_logic_cluster/lc_7/in_2

End 

Net : Inst_core.Inst_controller.counter_8
T_12_13_wire_logic_cluster/lc_0/out
T_12_10_sp4_v_t_40
T_9_10_sp4_h_l_11
T_9_10_lc_trk_g0_6
T_9_10_wire_logic_cluster/lc_3/in_3

T_12_13_wire_logic_cluster/lc_0/out
T_12_11_sp4_v_t_45
T_9_11_sp4_h_l_2
T_5_11_sp4_h_l_5
T_7_11_lc_trk_g2_0
T_7_11_wire_logic_cluster/lc_3/in_1

T_12_13_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g3_0
T_12_13_wire_logic_cluster/lc_0/in_1

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n7871
T_12_5_wire_logic_cluster/lc_2/cout
T_12_5_wire_logic_cluster/lc_3/in_3

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n7916
T_6_3_wire_logic_cluster/lc_2/cout
T_6_3_wire_logic_cluster/lc_3/in_3

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.counter_10
T_8_3_wire_logic_cluster/lc_2/out
T_7_2_lc_trk_g2_2
T_7_2_wire_logic_cluster/lc_3/in_3

T_8_3_wire_logic_cluster/lc_2/out
T_8_3_lc_trk_g1_2
T_8_3_wire_logic_cluster/lc_2/in_1

End 

Net : GENERIC_FIFO_1.n7937
T_2_9_wire_logic_cluster/lc_0/cout
T_2_9_wire_logic_cluster/lc_1/in_3

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n7909
T_8_3_wire_logic_cluster/lc_2/cout
T_8_3_wire_logic_cluster/lc_3/in_3

Net : Inst_core.state_1
T_9_3_wire_logic_cluster/lc_6/out
T_10_0_span4_vert_37
T_10_4_sp4_v_t_45
T_10_8_sp4_v_t_41
T_11_12_sp4_h_l_4
T_11_12_lc_trk_g0_1
T_11_12_wire_logic_cluster/lc_7/in_0

T_9_3_wire_logic_cluster/lc_6/out
T_8_3_sp12_h_l_0
T_12_3_lc_trk_g0_3
T_12_3_wire_logic_cluster/lc_7/in_0

T_9_3_wire_logic_cluster/lc_6/out
T_10_0_span4_vert_37
T_10_4_sp4_v_t_45
T_10_8_sp4_v_t_41
T_11_12_sp4_h_l_4
T_11_12_lc_trk_g0_1
T_11_12_wire_logic_cluster/lc_6/in_1

T_9_3_wire_logic_cluster/lc_6/out
T_8_3_sp12_h_l_0
T_12_3_lc_trk_g1_3
T_12_3_wire_logic_cluster/lc_6/in_0

T_9_3_wire_logic_cluster/lc_6/out
T_9_0_span12_vert_16
T_9_1_lc_trk_g2_0
T_9_1_wire_logic_cluster/lc_2/in_0

T_9_3_wire_logic_cluster/lc_6/out
T_9_3_lc_trk_g1_6
T_9_3_wire_logic_cluster/lc_2/in_3

T_9_3_wire_logic_cluster/lc_6/out
T_9_3_lc_trk_g1_6
T_9_3_wire_logic_cluster/lc_6/in_1

End 

Net : Inst_core.Inst_sampler.n8671
T_8_15_wire_logic_cluster/lc_3/out
T_9_15_sp4_h_l_6
T_11_15_lc_trk_g2_3
T_11_15_input_2_5
T_11_15_wire_logic_cluster/lc_5/in_2

End 

Net : Inst_core.Inst_sampler.n8598
T_8_14_wire_logic_cluster/lc_3/out
T_8_13_sp4_v_t_38
T_8_15_lc_trk_g2_3
T_8_15_wire_logic_cluster/lc_3/in_0

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n7870
T_12_5_wire_logic_cluster/lc_1/cout
T_12_5_wire_logic_cluster/lc_2/in_3

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n7915
T_6_3_wire_logic_cluster/lc_1/cout
T_6_3_wire_logic_cluster/lc_2/in_3

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n7908
T_8_3_wire_logic_cluster/lc_1/cout
T_8_3_wire_logic_cluster/lc_2/in_3

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n25_cascade_
T_7_2_wire_logic_cluster/lc_1/ltout
T_7_2_wire_logic_cluster/lc_2/in_2

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.counter_4
T_8_2_wire_logic_cluster/lc_4/out
T_7_2_sp4_h_l_0
T_7_2_lc_trk_g0_5
T_7_2_input_2_1
T_7_2_wire_logic_cluster/lc_1/in_2

T_8_2_wire_logic_cluster/lc_4/out
T_8_2_lc_trk_g3_4
T_8_2_wire_logic_cluster/lc_4/in_1

End 

Net : Inst_core.Inst_sampler.n8673
T_11_13_wire_logic_cluster/lc_5/out
T_11_12_sp4_v_t_42
T_11_15_lc_trk_g0_2
T_11_15_wire_logic_cluster/lc_5/in_3

End 

Net : Inst_core.Inst_sampler.n8606
T_9_13_wire_logic_cluster/lc_3/out
T_9_13_sp4_h_l_11
T_11_13_lc_trk_g2_6
T_11_13_wire_logic_cluster/lc_4/in_0

End 

Net : Inst_core.Inst_sampler.n8656_cascade_
T_11_13_wire_logic_cluster/lc_4/ltout
T_11_13_wire_logic_cluster/lc_5/in_2

End 

Net : Inst_core.Inst_controller.n22_adj_988_cascade_
T_9_10_wire_logic_cluster/lc_0/ltout
T_9_10_wire_logic_cluster/lc_1/in_2

End 

Net : bwd_5
T_7_10_wire_logic_cluster/lc_4/out
T_8_10_sp4_h_l_8
T_9_10_lc_trk_g3_0
T_9_10_input_2_3
T_9_10_wire_logic_cluster/lc_3/in_2

T_7_10_wire_logic_cluster/lc_4/out
T_7_10_lc_trk_g1_4
T_7_10_wire_logic_cluster/lc_4/in_3

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n7914
T_6_3_wire_logic_cluster/lc_0/cout
T_6_3_wire_logic_cluster/lc_1/in_3

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n7869
T_12_5_wire_logic_cluster/lc_0/cout
T_12_5_wire_logic_cluster/lc_1/in_3

Net : Inst_core.Inst_sampler.n8588
T_9_13_wire_logic_cluster/lc_5/out
T_8_14_lc_trk_g1_5
T_8_14_wire_logic_cluster/lc_6/in_0

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n99
T_11_6_wire_logic_cluster/lc_6/out
T_10_6_sp12_h_l_0
T_9_0_span12_vert_11
T_9_2_lc_trk_g3_0
T_9_2_wire_logic_cluster/lc_0/in_3

T_11_6_wire_logic_cluster/lc_6/out
T_10_6_sp12_h_l_0
T_9_0_span12_vert_11
T_9_2_lc_trk_g3_0
T_9_2_wire_logic_cluster/lc_2/in_3

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n667
T_9_2_wire_logic_cluster/lc_0/out
T_8_1_lc_trk_g2_0
T_8_1_wire_logic_cluster/lc_4/in_0

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n4114
T_8_1_wire_logic_cluster/lc_4/out
T_9_0_span4_vert_41
T_10_4_sp4_h_l_4
T_9_0_span4_vert_44
T_8_2_lc_trk_g0_2
T_8_2_wire_logic_cluster/lc_6/cen

T_8_1_wire_logic_cluster/lc_4/out
T_9_0_span4_vert_41
T_10_4_sp4_h_l_4
T_9_0_span4_vert_44
T_8_2_lc_trk_g0_2
T_8_2_wire_logic_cluster/lc_6/cen

T_8_1_wire_logic_cluster/lc_4/out
T_9_0_span4_vert_41
T_10_4_sp4_h_l_4
T_9_0_span4_vert_44
T_8_2_lc_trk_g0_2
T_8_2_wire_logic_cluster/lc_6/cen

T_8_1_wire_logic_cluster/lc_4/out
T_9_0_span4_vert_41
T_10_4_sp4_h_l_4
T_9_0_span4_vert_44
T_8_2_lc_trk_g0_2
T_8_2_wire_logic_cluster/lc_6/cen

T_8_1_wire_logic_cluster/lc_4/out
T_9_0_span4_vert_41
T_10_4_sp4_h_l_4
T_9_0_span4_vert_44
T_8_2_lc_trk_g0_2
T_8_2_wire_logic_cluster/lc_6/cen

T_8_1_wire_logic_cluster/lc_4/out
T_9_0_span4_vert_41
T_10_4_sp4_h_l_4
T_9_0_span4_vert_44
T_8_2_lc_trk_g0_2
T_8_2_wire_logic_cluster/lc_6/cen

T_8_1_wire_logic_cluster/lc_4/out
T_9_0_span4_vert_41
T_10_4_sp4_h_l_4
T_9_0_span4_vert_44
T_8_2_lc_trk_g0_2
T_8_2_wire_logic_cluster/lc_6/cen

T_8_1_wire_logic_cluster/lc_4/out
T_9_0_span4_vert_41
T_10_4_sp4_h_l_4
T_9_0_span4_vert_44
T_8_2_lc_trk_g0_2
T_8_2_wire_logic_cluster/lc_6/cen

T_8_1_wire_logic_cluster/lc_4/out
T_9_1_sp4_h_l_8
T_8_1_sp4_v_t_39
T_8_3_lc_trk_g2_2
T_8_3_wire_logic_cluster/lc_0/cen

T_8_1_wire_logic_cluster/lc_4/out
T_9_1_sp4_h_l_8
T_8_1_sp4_v_t_39
T_8_3_lc_trk_g2_2
T_8_3_wire_logic_cluster/lc_0/cen

T_8_1_wire_logic_cluster/lc_4/out
T_9_1_sp4_h_l_8
T_8_1_sp4_v_t_39
T_8_3_lc_trk_g2_2
T_8_3_wire_logic_cluster/lc_0/cen

T_8_1_wire_logic_cluster/lc_4/out
T_9_1_sp4_h_l_8
T_8_1_sp4_v_t_39
T_8_3_lc_trk_g2_2
T_8_3_wire_logic_cluster/lc_0/cen

T_8_1_wire_logic_cluster/lc_4/out
T_9_1_sp4_h_l_8
T_8_1_sp4_v_t_39
T_8_3_lc_trk_g2_2
T_8_3_wire_logic_cluster/lc_0/cen

T_8_1_wire_logic_cluster/lc_4/out
T_9_1_sp4_h_l_8
T_8_1_sp4_v_t_39
T_8_3_lc_trk_g2_2
T_8_3_wire_logic_cluster/lc_0/cen

T_8_1_wire_logic_cluster/lc_4/out
T_9_1_sp4_h_l_8
T_8_1_sp4_v_t_39
T_8_3_lc_trk_g2_2
T_8_3_wire_logic_cluster/lc_0/cen

T_8_1_wire_logic_cluster/lc_4/out
T_9_1_sp4_h_l_8
T_8_1_sp4_v_t_39
T_8_3_lc_trk_g2_2
T_8_3_wire_logic_cluster/lc_0/cen

End 

Net : Inst_core.Inst_trigger.levelReg_0
T_9_7_wire_logic_cluster/lc_1/out
T_9_7_sp4_h_l_7
T_12_3_sp4_v_t_36
T_11_6_lc_trk_g2_4
T_11_6_wire_logic_cluster/lc_6/in_0

T_9_7_wire_logic_cluster/lc_1/out
T_9_7_sp4_h_l_7
T_12_3_sp4_v_t_36
T_11_6_lc_trk_g2_4
T_11_6_wire_logic_cluster/lc_3/in_3

T_9_7_wire_logic_cluster/lc_1/out
T_9_4_sp4_v_t_42
T_9_5_lc_trk_g2_2
T_9_5_wire_logic_cluster/lc_1/in_3

T_9_7_wire_logic_cluster/lc_1/out
T_9_4_sp4_v_t_42
T_9_5_lc_trk_g2_2
T_9_5_wire_logic_cluster/lc_4/in_0

T_9_7_wire_logic_cluster/lc_1/out
T_9_7_lc_trk_g3_1
T_9_7_wire_logic_cluster/lc_0/in_0

T_9_7_wire_logic_cluster/lc_1/out
T_9_7_lc_trk_g3_1
T_9_7_wire_logic_cluster/lc_1/in_3

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n7907
T_8_3_wire_logic_cluster/lc_0/cout
T_8_3_wire_logic_cluster/lc_1/in_3

Net : Inst_core.Inst_sampler.n8618
T_11_13_wire_logic_cluster/lc_2/out
T_12_13_sp4_h_l_4
T_11_13_lc_trk_g0_4
T_11_13_wire_logic_cluster/lc_5/in_1

End 

Net : GENERIC_FIFO_1.n7935
T_2_8_wire_logic_cluster/lc_6/cout
T_2_8_wire_logic_cluster/lc_7/in_3

Net : configRegister_16_adj_1344
T_12_8_wire_logic_cluster/lc_7/out
T_12_6_sp4_v_t_43
T_9_6_sp4_h_l_6
T_11_6_lc_trk_g3_3
T_11_6_input_2_6
T_11_6_wire_logic_cluster/lc_6/in_2

T_12_8_wire_logic_cluster/lc_7/out
T_12_8_lc_trk_g1_7
T_12_8_wire_logic_cluster/lc_7/in_3

End 

Net : Inst_core.Inst_trigger.levelReg_1
T_9_7_wire_logic_cluster/lc_0/out
T_9_7_sp4_h_l_5
T_12_3_sp4_v_t_40
T_11_6_lc_trk_g3_0
T_11_6_wire_logic_cluster/lc_6/in_3

T_9_7_wire_logic_cluster/lc_0/out
T_9_7_sp4_h_l_5
T_12_3_sp4_v_t_40
T_11_6_lc_trk_g3_0
T_11_6_wire_logic_cluster/lc_4/in_1

T_9_7_wire_logic_cluster/lc_0/out
T_9_4_sp4_v_t_40
T_9_5_lc_trk_g3_0
T_9_5_wire_logic_cluster/lc_2/in_1

T_9_7_wire_logic_cluster/lc_0/out
T_9_4_sp4_v_t_40
T_9_5_lc_trk_g3_0
T_9_5_wire_logic_cluster/lc_5/in_0

T_9_7_wire_logic_cluster/lc_0/out
T_9_7_sp4_h_l_5
T_9_7_lc_trk_g1_0
T_9_7_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_8_3_0_
T_8_3_wire_logic_cluster/carry_in_mux/cout
T_8_3_wire_logic_cluster/lc_0/in_3

Net : Inst_core.Inst_sampler.n8602
T_7_13_wire_logic_cluster/lc_2/out
T_8_12_sp4_v_t_37
T_8_15_lc_trk_g1_5
T_8_15_wire_logic_cluster/lc_3/in_1

End 

Net : Inst_core.Inst_controller.n18_adj_990
T_8_10_wire_logic_cluster/lc_1/out
T_9_7_sp4_v_t_43
T_10_11_sp4_h_l_0
T_11_11_lc_trk_g3_0
T_11_11_wire_logic_cluster/lc_1/in_0

End 

Net : Inst_core.Inst_controller.n29_cascade_
T_11_11_wire_logic_cluster/lc_1/ltout
T_11_11_wire_logic_cluster/lc_2/in_2

End 

Net : state_1_N_371_1
T_2_5_wire_logic_cluster/lc_0/out
T_2_5_lc_trk_g1_0
T_2_5_wire_logic_cluster/lc_6/in_3

T_2_5_wire_logic_cluster/lc_0/out
T_1_4_lc_trk_g2_0
T_1_4_wire_logic_cluster/lc_2/in_0

T_2_5_wire_logic_cluster/lc_0/out
T_1_4_lc_trk_g2_0
T_1_4_wire_logic_cluster/lc_1/in_3

End 

Net : state_0
T_1_4_wire_logic_cluster/lc_4/out
T_2_4_lc_trk_g0_4
T_2_4_wire_logic_cluster/lc_1/in_3

T_1_4_wire_logic_cluster/lc_4/out
T_2_0_span4_vert_44
T_2_2_lc_trk_g2_1
T_2_2_wire_logic_cluster/lc_0/in_3

T_1_4_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g3_4
T_2_5_wire_logic_cluster/lc_6/in_1

T_1_4_wire_logic_cluster/lc_4/out
T_1_3_sp4_v_t_40
T_1_7_sp4_v_t_45
T_2_11_sp4_h_l_8
T_4_11_lc_trk_g3_5
T_4_11_wire_logic_cluster/lc_1/in_3

T_1_4_wire_logic_cluster/lc_4/out
T_1_3_sp4_v_t_40
T_1_7_sp4_v_t_45
T_2_11_sp4_h_l_8
T_4_11_lc_trk_g3_5
T_4_11_wire_logic_cluster/lc_3/in_1

T_1_4_wire_logic_cluster/lc_4/out
T_1_3_sp4_v_t_40
T_1_7_lc_trk_g0_5
T_1_7_wire_logic_cluster/lc_6/in_3

T_1_4_wire_logic_cluster/lc_4/out
T_1_3_sp4_v_t_40
T_1_7_lc_trk_g0_5
T_1_7_wire_logic_cluster/lc_7/in_0

T_1_4_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g3_4
T_2_5_wire_logic_cluster/lc_1/in_0

T_1_4_wire_logic_cluster/lc_4/out
T_1_3_sp4_v_t_40
T_1_7_sp4_v_t_45
T_2_11_sp4_h_l_8
T_4_11_lc_trk_g3_5
T_4_11_wire_logic_cluster/lc_5/s_r

T_1_4_wire_logic_cluster/lc_4/out
T_1_4_lc_trk_g0_4
T_1_4_wire_logic_cluster/lc_1/in_1

T_1_4_wire_logic_cluster/lc_4/out
T_1_4_lc_trk_g0_4
T_1_4_input_2_2
T_1_4_wire_logic_cluster/lc_2/in_2

T_1_4_wire_logic_cluster/lc_4/out
T_1_4_lc_trk_g1_4
T_1_4_wire_logic_cluster/lc_4/in_3

End 

Net : Inst_eia232.Inst_transmitter.n2580
T_2_5_wire_logic_cluster/lc_7/out
T_2_3_sp4_v_t_43
T_2_7_sp4_v_t_43
T_3_11_sp4_h_l_6
T_4_11_lc_trk_g2_6
T_4_11_wire_logic_cluster/lc_3/in_3

T_2_5_wire_logic_cluster/lc_7/out
T_2_2_sp4_v_t_38
T_2_3_lc_trk_g2_6
T_2_3_wire_logic_cluster/lc_1/in_3

T_2_5_wire_logic_cluster/lc_7/out
T_2_2_sp4_v_t_38
T_2_3_lc_trk_g2_6
T_2_3_wire_logic_cluster/lc_6/in_0

T_2_5_wire_logic_cluster/lc_7/out
T_2_2_sp4_v_t_38
T_2_3_lc_trk_g2_6
T_2_3_wire_logic_cluster/lc_2/in_0

T_2_5_wire_logic_cluster/lc_7/out
T_2_2_sp4_v_t_38
T_2_3_lc_trk_g2_6
T_2_3_wire_logic_cluster/lc_4/in_0

T_2_5_wire_logic_cluster/lc_7/out
T_2_4_lc_trk_g1_7
T_2_4_wire_logic_cluster/lc_7/in_1

T_2_5_wire_logic_cluster/lc_7/out
T_2_4_lc_trk_g1_7
T_2_4_input_2_0
T_2_4_wire_logic_cluster/lc_0/in_2

End 

Net : Inst_eia232.Inst_transmitter.n3652_cascade_
T_2_5_wire_logic_cluster/lc_6/ltout
T_2_5_wire_logic_cluster/lc_7/in_2

End 

Net : Inst_eia232.Inst_transmitter.n8527
T_4_11_wire_logic_cluster/lc_3/out
T_4_11_sp4_h_l_11
T_3_7_sp4_v_t_41
T_0_7_span4_horz_23
T_2_7_lc_trk_g3_7
T_2_7_wire_logic_cluster/lc_3/in_3

T_4_11_wire_logic_cluster/lc_3/out
T_4_11_sp4_h_l_11
T_3_7_sp4_v_t_41
T_2_9_lc_trk_g1_4
T_2_9_wire_logic_cluster/lc_6/in_3

End 

Net : bytes_2
T_1_5_wire_logic_cluster/lc_0/out
T_2_5_lc_trk_g0_0
T_2_5_wire_logic_cluster/lc_0/in_0

T_1_5_wire_logic_cluster/lc_0/out
T_2_4_lc_trk_g3_0
T_2_4_wire_logic_cluster/lc_2/in_1

T_1_5_wire_logic_cluster/lc_0/out
T_2_4_lc_trk_g2_0
T_2_4_wire_logic_cluster/lc_5/in_3

T_1_5_wire_logic_cluster/lc_0/out
T_1_5_lc_trk_g1_0
T_1_5_wire_logic_cluster/lc_1/in_0

T_1_5_wire_logic_cluster/lc_0/out
T_2_5_lc_trk_g0_0
T_2_5_wire_logic_cluster/lc_5/in_1

T_1_5_wire_logic_cluster/lc_0/out
T_1_5_lc_trk_g1_0
T_1_5_wire_logic_cluster/lc_0/in_3

End 

Net : n4248_cascade_
T_2_4_wire_logic_cluster/lc_1/ltout
T_2_4_wire_logic_cluster/lc_2/in_2

End 

Net : bytes_1
T_1_5_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g1_2
T_2_5_wire_logic_cluster/lc_0/in_3

T_1_5_wire_logic_cluster/lc_2/out
T_2_4_lc_trk_g3_2
T_2_4_wire_logic_cluster/lc_2/in_3

T_1_5_wire_logic_cluster/lc_2/out
T_2_4_lc_trk_g3_2
T_2_4_wire_logic_cluster/lc_5/in_0

T_1_5_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g1_2
T_2_5_wire_logic_cluster/lc_2/in_3

T_1_5_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g1_2
T_2_5_wire_logic_cluster/lc_4/in_3

T_1_5_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g0_2
T_1_5_wire_logic_cluster/lc_2/in_0

T_1_5_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g0_2
T_1_5_wire_logic_cluster/lc_0/in_0

T_1_5_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g0_2
T_1_5_wire_logic_cluster/lc_1/in_3

End 

Net : n1336
T_2_4_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g0_2
T_2_5_wire_logic_cluster/lc_7/in_3

End 

Net : state_1
T_1_4_wire_logic_cluster/lc_1/out
T_2_4_lc_trk_g1_1
T_2_4_wire_logic_cluster/lc_1/in_1

T_1_4_wire_logic_cluster/lc_1/out
T_2_1_sp4_v_t_43
T_2_2_lc_trk_g2_3
T_2_2_wire_logic_cluster/lc_0/in_1

T_1_4_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g3_1
T_2_5_wire_logic_cluster/lc_6/in_0

T_1_4_wire_logic_cluster/lc_1/out
T_0_4_span4_horz_7
T_4_4_sp4_v_t_37
T_4_8_sp4_v_t_37
T_4_11_lc_trk_g1_5
T_4_11_wire_logic_cluster/lc_1/in_1

T_1_4_wire_logic_cluster/lc_1/out
T_0_4_span4_horz_7
T_4_4_sp4_v_t_37
T_4_8_sp4_v_t_37
T_4_11_lc_trk_g1_5
T_4_11_wire_logic_cluster/lc_2/in_0

T_1_4_wire_logic_cluster/lc_1/out
T_0_4_span4_horz_7
T_4_4_sp4_v_t_37
T_4_8_sp4_v_t_37
T_4_11_lc_trk_g1_5
T_4_11_wire_logic_cluster/lc_5/in_1

T_1_4_wire_logic_cluster/lc_1/out
T_0_4_span4_horz_7
T_4_4_sp4_v_t_37
T_4_8_sp4_v_t_37
T_4_11_lc_trk_g0_5
T_4_11_wire_logic_cluster/lc_3/in_0

T_1_4_wire_logic_cluster/lc_1/out
T_1_1_sp12_v_t_22
T_1_7_lc_trk_g2_5
T_1_7_wire_logic_cluster/lc_6/in_1

T_1_4_wire_logic_cluster/lc_1/out
T_1_1_sp12_v_t_22
T_1_7_lc_trk_g3_5
T_1_7_wire_logic_cluster/lc_7/in_3

T_1_4_wire_logic_cluster/lc_1/out
T_0_4_span4_horz_7
T_4_4_sp4_v_t_37
T_4_8_sp4_v_t_37
T_4_11_lc_trk_g0_5
T_4_11_wire_logic_cluster/lc_0/in_3

T_1_4_wire_logic_cluster/lc_1/out
T_2_1_sp4_v_t_43
T_2_2_lc_trk_g2_3
T_2_2_wire_logic_cluster/lc_1/in_0

T_1_4_wire_logic_cluster/lc_1/out
T_2_1_sp4_v_t_43
T_2_2_lc_trk_g2_3
T_2_2_wire_logic_cluster/lc_5/in_0

T_1_4_wire_logic_cluster/lc_1/out
T_2_1_sp4_v_t_43
T_2_2_lc_trk_g2_3
T_2_2_wire_logic_cluster/lc_3/in_0

T_1_4_wire_logic_cluster/lc_1/out
T_2_1_sp4_v_t_43
T_2_2_lc_trk_g2_3
T_2_2_wire_logic_cluster/lc_7/in_0

T_1_4_wire_logic_cluster/lc_1/out
T_2_0_span4_vert_38
T_2_1_lc_trk_g3_6
T_2_1_wire_logic_cluster/lc_0/in_3

T_1_4_wire_logic_cluster/lc_1/out
T_2_1_sp4_v_t_43
T_2_2_lc_trk_g2_3
T_2_2_wire_logic_cluster/lc_4/in_3

T_1_4_wire_logic_cluster/lc_1/out
T_2_1_sp4_v_t_43
T_2_2_lc_trk_g2_3
T_2_2_wire_logic_cluster/lc_2/in_3

T_1_4_wire_logic_cluster/lc_1/out
T_1_4_lc_trk_g0_1
T_1_4_wire_logic_cluster/lc_5/in_0

T_1_4_wire_logic_cluster/lc_1/out
T_1_4_lc_trk_g0_1
T_1_4_wire_logic_cluster/lc_1/in_0

T_1_4_wire_logic_cluster/lc_1/out
T_1_4_lc_trk_g0_1
T_1_4_wire_logic_cluster/lc_2/in_1

T_1_4_wire_logic_cluster/lc_1/out
T_1_4_lc_trk_g0_1
T_1_4_wire_logic_cluster/lc_4/in_1

T_1_4_wire_logic_cluster/lc_1/out
T_1_4_lc_trk_g2_1
T_1_4_wire_logic_cluster/lc_6/in_3

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.counter_6
T_8_2_wire_logic_cluster/lc_6/out
T_7_2_lc_trk_g3_6
T_7_2_wire_logic_cluster/lc_1/in_0

T_8_2_wire_logic_cluster/lc_6/out
T_8_2_lc_trk_g1_6
T_8_2_wire_logic_cluster/lc_6/in_1

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.counter_1
T_8_2_wire_logic_cluster/lc_1/out
T_7_2_lc_trk_g3_1
T_7_2_wire_logic_cluster/lc_1/in_1

T_8_2_wire_logic_cluster/lc_1/out
T_8_2_lc_trk_g3_1
T_8_2_wire_logic_cluster/lc_1/in_1

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n4
T_11_12_wire_logic_cluster/lc_6/out
T_12_9_sp4_v_t_37
T_12_5_sp4_v_t_37
T_12_1_sp4_v_t_37
T_12_2_lc_trk_g3_5
T_12_2_wire_logic_cluster/lc_5/s_r

End 

Net : bytes_0
T_1_5_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g0_1
T_2_5_wire_logic_cluster/lc_0/in_1

T_1_5_wire_logic_cluster/lc_1/out
T_2_4_lc_trk_g3_1
T_2_4_wire_logic_cluster/lc_2/in_0

T_1_5_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g0_1
T_2_5_wire_logic_cluster/lc_7/in_0

T_1_5_wire_logic_cluster/lc_1/out
T_2_4_lc_trk_g3_1
T_2_4_wire_logic_cluster/lc_5/in_1

T_1_5_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g0_1
T_2_5_wire_logic_cluster/lc_3/in_0

T_1_5_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g0_1
T_2_5_wire_logic_cluster/lc_4/in_1

T_1_5_wire_logic_cluster/lc_1/out
T_1_5_lc_trk_g2_1
T_1_5_wire_logic_cluster/lc_0/in_1

T_1_5_wire_logic_cluster/lc_1/out
T_1_5_lc_trk_g2_1
T_1_5_input_2_1
T_1_5_wire_logic_cluster/lc_1/in_2

T_1_5_wire_logic_cluster/lc_1/out
T_1_5_lc_trk_g2_1
T_1_5_wire_logic_cluster/lc_2/in_3

End 

Net : bwd_6
T_9_9_wire_logic_cluster/lc_2/out
T_9_10_lc_trk_g1_2
T_9_10_wire_logic_cluster/lc_3/in_0

T_9_9_wire_logic_cluster/lc_2/out
T_9_9_lc_trk_g3_2
T_9_9_wire_logic_cluster/lc_2/in_3

End 

Net : Inst_core.Inst_controller.n20
T_8_11_wire_logic_cluster/lc_3/out
T_2_11_sp12_h_l_1
T_11_11_lc_trk_g1_5
T_11_11_wire_logic_cluster/lc_1/in_1

End 

Net : bwd_15
T_11_7_wire_logic_cluster/lc_6/out
T_11_6_sp4_v_t_44
T_8_10_sp4_h_l_9
T_9_10_lc_trk_g3_1
T_9_10_input_2_0
T_9_10_wire_logic_cluster/lc_0/in_2

T_11_7_wire_logic_cluster/lc_6/out
T_11_7_lc_trk_g3_6
T_11_7_wire_logic_cluster/lc_6/in_3

End 

Net : bwd_12
T_12_10_wire_logic_cluster/lc_4/out
T_10_10_sp4_h_l_5
T_9_10_sp4_v_t_46
T_8_11_lc_trk_g3_6
T_8_11_input_2_3
T_8_11_wire_logic_cluster/lc_3/in_2

T_12_10_wire_logic_cluster/lc_4/out
T_12_10_lc_trk_g1_4
T_12_10_wire_logic_cluster/lc_4/in_3

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.counter_0
T_8_2_wire_logic_cluster/lc_0/out
T_7_2_lc_trk_g2_0
T_7_2_wire_logic_cluster/lc_1/in_3

T_8_2_wire_logic_cluster/lc_0/out
T_8_2_lc_trk_g0_0
T_8_2_input_2_0
T_8_2_wire_logic_cluster/lc_0/in_2

End 

Net : bwd_7
T_9_11_wire_logic_cluster/lc_4/out
T_8_11_lc_trk_g3_4
T_8_11_wire_logic_cluster/lc_4/in_3

T_9_11_wire_logic_cluster/lc_4/out
T_9_11_lc_trk_g3_4
T_9_11_wire_logic_cluster/lc_4/in_3

End 

Net : bwd_3
T_9_9_wire_logic_cluster/lc_6/out
T_9_10_lc_trk_g1_6
T_9_10_wire_logic_cluster/lc_4/in_1

T_9_9_wire_logic_cluster/lc_6/out
T_9_9_lc_trk_g3_6
T_9_9_wire_logic_cluster/lc_6/in_3

End 

Net : Inst_core.Inst_sampler.n8590
T_7_13_wire_logic_cluster/lc_1/out
T_8_14_lc_trk_g2_1
T_8_14_wire_logic_cluster/lc_6/in_3

End 

Net : configRegister_17_adj_1343
T_8_6_wire_logic_cluster/lc_0/out
T_9_6_sp4_h_l_0
T_11_6_lc_trk_g2_5
T_11_6_wire_logic_cluster/lc_6/in_1

T_8_6_wire_logic_cluster/lc_0/out
T_8_6_lc_trk_g1_0
T_8_6_wire_logic_cluster/lc_0/in_3

End 

Net : bwd_11
T_8_8_wire_logic_cluster/lc_5/out
T_8_1_sp12_v_t_22
T_8_10_lc_trk_g2_6
T_8_10_wire_logic_cluster/lc_1/in_1

T_8_8_wire_logic_cluster/lc_5/out
T_8_8_lc_trk_g1_5
T_8_8_wire_logic_cluster/lc_5/in_3

End 

Net : bwd_4
T_8_9_wire_logic_cluster/lc_0/out
T_9_10_lc_trk_g2_0
T_9_10_input_2_4
T_9_10_wire_logic_cluster/lc_4/in_2

T_8_9_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g1_0
T_8_9_wire_logic_cluster/lc_0/in_1

End 

Net : Inst_eia232.Inst_transmitter.counter_4
T_1_7_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g3_2
T_1_7_wire_logic_cluster/lc_4/in_3

T_1_7_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g3_2
T_1_7_wire_logic_cluster/lc_2/in_3

End 

Net : n9
T_1_6_wire_logic_cluster/lc_2/out
T_0_6_span4_horz_9
T_4_6_sp4_v_t_44
T_4_10_sp4_v_t_44
T_4_14_lc_trk_g1_1
T_4_14_wire_logic_cluster/lc_1/in_3

T_1_6_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g0_2
T_1_6_wire_logic_cluster/lc_7/in_3

T_1_6_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g0_2
T_1_6_wire_logic_cluster/lc_5/in_3

T_1_6_wire_logic_cluster/lc_2/out
T_1_3_sp4_v_t_44
T_1_4_lc_trk_g2_4
T_1_4_wire_logic_cluster/lc_3/in_3

End 

Net : Inst_eia232.Inst_transmitter.n8642
T_1_7_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g1_4
T_1_6_wire_logic_cluster/lc_2/in_3

End 

Net : Inst_eia232.Inst_transmitter.n3608
T_4_14_wire_logic_cluster/lc_1/out
T_4_12_sp4_v_t_47
T_4_8_sp4_v_t_36
T_0_8_span4_horz_1
T_1_8_lc_trk_g0_4
T_1_8_wire_logic_cluster/lc_5/s_r

T_4_14_wire_logic_cluster/lc_1/out
T_4_11_sp4_v_t_42
T_4_7_sp4_v_t_42
T_0_7_span4_horz_1
T_1_7_lc_trk_g0_4
T_1_7_wire_logic_cluster/lc_5/s_r

T_4_14_wire_logic_cluster/lc_1/out
T_4_11_sp4_v_t_42
T_4_7_sp4_v_t_42
T_0_7_span4_horz_1
T_1_7_lc_trk_g0_4
T_1_7_wire_logic_cluster/lc_5/s_r

T_4_14_wire_logic_cluster/lc_1/out
T_4_11_sp4_v_t_42
T_4_7_sp4_v_t_42
T_0_7_span4_horz_1
T_1_7_lc_trk_g0_4
T_1_7_wire_logic_cluster/lc_5/s_r

T_4_14_wire_logic_cluster/lc_1/out
T_4_11_sp4_v_t_42
T_4_7_sp4_v_t_42
T_0_7_span4_horz_1
T_1_7_lc_trk_g0_4
T_1_7_wire_logic_cluster/lc_5/s_r

T_4_14_wire_logic_cluster/lc_1/out
T_4_3_sp12_v_t_22
T_0_3_span12_horz_17
T_1_3_lc_trk_g0_2
T_1_3_wire_logic_cluster/lc_0/cen

T_4_14_wire_logic_cluster/lc_1/out
T_4_3_sp12_v_t_22
T_0_3_span12_horz_17
T_1_3_lc_trk_g0_2
T_1_3_wire_logic_cluster/lc_0/cen

T_4_14_wire_logic_cluster/lc_1/out
T_4_3_sp12_v_t_22
T_0_3_span12_horz_17
T_1_3_lc_trk_g0_2
T_1_3_wire_logic_cluster/lc_0/cen

T_4_14_wire_logic_cluster/lc_1/out
T_4_3_sp12_v_t_22
T_0_3_span12_horz_17
T_1_3_lc_trk_g0_2
T_1_3_wire_logic_cluster/lc_0/cen

T_4_14_wire_logic_cluster/lc_1/out
T_4_3_sp12_v_t_22
T_0_3_span12_horz_17
T_1_3_lc_trk_g0_2
T_1_3_wire_logic_cluster/lc_0/cen

T_4_14_wire_logic_cluster/lc_1/out
T_4_3_sp12_v_t_22
T_0_3_span12_horz_17
T_1_3_lc_trk_g0_2
T_1_3_wire_logic_cluster/lc_0/cen

T_4_14_wire_logic_cluster/lc_1/out
T_4_3_sp12_v_t_22
T_0_3_span12_horz_17
T_1_3_lc_trk_g0_2
T_1_3_wire_logic_cluster/lc_0/cen

T_4_14_wire_logic_cluster/lc_1/out
T_4_3_sp12_v_t_22
T_0_3_span12_horz_17
T_1_3_lc_trk_g0_2
T_1_3_wire_logic_cluster/lc_0/cen

T_4_14_wire_logic_cluster/lc_1/out
T_5_10_sp4_v_t_38
T_2_10_sp4_h_l_3
T_1_10_lc_trk_g1_3
T_1_10_wire_logic_cluster/lc_7/cen

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n9108
T_2_9_wire_logic_cluster/lc_2/out
T_2_8_sp4_v_t_36
T_3_8_sp4_h_l_1
T_4_8_lc_trk_g2_1
T_4_8_input_2_5
T_4_8_wire_logic_cluster/lc_5/in_2

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n9105
T_2_12_wire_logic_cluster/lc_5/out
T_3_8_sp4_v_t_46
T_2_9_lc_trk_g3_6
T_2_9_wire_logic_cluster/lc_2/in_3

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.serialChannelH16
T_4_8_wire_logic_cluster/lc_5/out
T_4_9_lc_trk_g0_5
T_4_9_wire_logic_cluster/lc_1/in_0

T_4_8_wire_logic_cluster/lc_5/out
T_4_9_lc_trk_g1_5
T_4_9_input_2_0
T_4_9_wire_logic_cluster/lc_0/in_2

T_4_8_wire_logic_cluster/lc_5/out
T_4_8_lc_trk_g3_5
T_4_8_wire_logic_cluster/lc_5/in_1

End 

Net : configRegister_21
T_7_9_wire_logic_cluster/lc_0/out
T_7_9_sp4_h_l_5
T_3_9_sp4_h_l_8
T_2_9_sp4_v_t_39
T_2_12_lc_trk_g0_7
T_2_12_input_2_5
T_2_12_wire_logic_cluster/lc_5/in_2

T_7_9_wire_logic_cluster/lc_0/out
T_7_9_sp4_h_l_5
T_3_9_sp4_h_l_8
T_2_9_lc_trk_g1_0
T_2_9_wire_logic_cluster/lc_2/in_1

T_7_9_wire_logic_cluster/lc_0/out
T_8_5_sp4_v_t_36
T_5_9_sp4_h_l_6
T_4_5_sp4_v_t_46
T_4_8_lc_trk_g1_6
T_4_8_input_2_1
T_4_8_wire_logic_cluster/lc_1/in_2

T_7_9_wire_logic_cluster/lc_0/out
T_8_5_sp4_v_t_36
T_5_9_sp4_h_l_6
T_4_5_sp4_v_t_46
T_4_8_lc_trk_g1_6
T_4_8_wire_logic_cluster/lc_2/in_3

T_7_9_wire_logic_cluster/lc_0/out
T_7_9_lc_trk_g2_0
T_7_9_wire_logic_cluster/lc_0/in_0

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n7905
T_8_2_wire_logic_cluster/lc_6/cout
T_8_2_wire_logic_cluster/lc_7/in_3

Net : Inst_eia232.Inst_transmitter.counter_1
T_1_7_wire_logic_cluster/lc_3/out
T_1_7_lc_trk_g0_3
T_1_7_wire_logic_cluster/lc_4/in_1

T_1_7_wire_logic_cluster/lc_3/out
T_1_7_lc_trk_g0_3
T_1_7_wire_logic_cluster/lc_1/in_0

T_1_7_wire_logic_cluster/lc_3/out
T_1_7_lc_trk_g0_3
T_1_7_wire_logic_cluster/lc_3/in_0

T_1_7_wire_logic_cluster/lc_3/out
T_1_7_lc_trk_g0_3
T_1_7_wire_logic_cluster/lc_5/in_0

T_1_7_wire_logic_cluster/lc_3/out
T_1_7_lc_trk_g0_3
T_1_7_wire_logic_cluster/lc_0/in_3

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n8622
T_9_1_wire_logic_cluster/lc_4/out
T_10_1_sp12_h_l_0
T_11_1_lc_trk_g0_4
T_11_1_wire_logic_cluster/lc_5/s_r

End 

Net : Inst_eia232.id
T_4_5_wire_logic_cluster/lc_1/out
T_5_2_sp4_v_t_43
T_2_2_sp4_h_l_6
T_2_2_lc_trk_g1_3
T_2_2_input_2_0
T_2_2_wire_logic_cluster/lc_0/in_2

T_4_5_wire_logic_cluster/lc_1/out
T_4_3_sp4_v_t_47
T_4_7_sp4_v_t_43
T_4_11_lc_trk_g1_6
T_4_11_wire_logic_cluster/lc_4/in_3

T_4_5_wire_logic_cluster/lc_1/out
T_4_3_sp4_v_t_47
T_0_7_span4_horz_3
T_1_7_lc_trk_g0_6
T_1_7_input_2_6
T_1_7_wire_logic_cluster/lc_6/in_2

End 

Net : bwd_10
T_8_7_wire_logic_cluster/lc_6/out
T_8_1_sp12_v_t_23
T_8_11_lc_trk_g2_4
T_8_11_wire_logic_cluster/lc_3/in_1

T_8_7_wire_logic_cluster/lc_6/out
T_8_7_lc_trk_g3_6
T_8_7_wire_logic_cluster/lc_6/in_3

End 

Net : Inst_eia232.Inst_receiver.counter_0
T_5_3_wire_logic_cluster/lc_6/out
T_5_3_lc_trk_g2_6
T_5_3_wire_logic_cluster/lc_4/in_0

T_5_3_wire_logic_cluster/lc_6/out
T_5_4_lc_trk_g0_6
T_5_4_wire_logic_cluster/lc_5/in_1

T_5_3_wire_logic_cluster/lc_6/out
T_5_4_lc_trk_g0_6
T_5_4_wire_logic_cluster/lc_7/in_1

T_5_3_wire_logic_cluster/lc_6/out
T_5_3_lc_trk_g2_6
T_5_3_wire_logic_cluster/lc_6/in_0

T_5_3_wire_logic_cluster/lc_6/out
T_5_3_lc_trk_g2_6
T_5_3_wire_logic_cluster/lc_2/in_0

T_5_3_wire_logic_cluster/lc_6/out
T_5_3_lc_trk_g2_6
T_5_3_wire_logic_cluster/lc_0/in_0

T_5_3_wire_logic_cluster/lc_6/out
T_5_3_lc_trk_g2_6
T_5_3_wire_logic_cluster/lc_1/in_3

End 

Net : Inst_eia232.Inst_receiver.n3504_cascade_
T_5_3_wire_logic_cluster/lc_4/ltout
T_5_3_wire_logic_cluster/lc_5/in_2

End 

Net : Inst_eia232.Inst_receiver.n8769_cascade_
T_4_1_wire_logic_cluster/lc_6/ltout
T_4_1_wire_logic_cluster/lc_7/in_2

End 

Net : Inst_eia232.Inst_receiver.n957
T_5_3_wire_logic_cluster/lc_5/out
T_5_0_span4_vert_34
T_4_1_lc_trk_g0_1
T_4_1_wire_logic_cluster/lc_6/in_1

T_5_3_wire_logic_cluster/lc_5/out
T_5_2_lc_trk_g1_5
T_5_2_wire_logic_cluster/lc_5/in_3

T_5_3_wire_logic_cluster/lc_5/out
T_4_2_lc_trk_g2_5
T_4_2_wire_logic_cluster/lc_6/in_3

T_5_3_wire_logic_cluster/lc_5/out
T_5_2_lc_trk_g1_5
T_5_2_wire_logic_cluster/lc_2/in_0

T_5_3_wire_logic_cluster/lc_5/out
T_5_0_span4_vert_34
T_4_1_lc_trk_g0_1
T_4_1_wire_logic_cluster/lc_1/in_0

T_5_3_wire_logic_cluster/lc_5/out
T_5_0_span4_vert_34
T_4_1_lc_trk_g0_1
T_4_1_wire_logic_cluster/lc_3/in_0

T_5_3_wire_logic_cluster/lc_5/out
T_5_0_span4_vert_34
T_4_1_lc_trk_g0_1
T_4_1_wire_logic_cluster/lc_4/in_1

T_5_3_wire_logic_cluster/lc_5/out
T_5_0_span4_vert_34
T_4_1_lc_trk_g0_1
T_4_1_wire_logic_cluster/lc_0/in_1

T_5_3_wire_logic_cluster/lc_5/out
T_4_2_lc_trk_g2_5
T_4_2_wire_logic_cluster/lc_2/in_3

T_5_3_wire_logic_cluster/lc_5/out
T_6_2_sp4_v_t_43
T_6_5_lc_trk_g0_3
T_6_5_wire_logic_cluster/lc_0/in_3

T_5_3_wire_logic_cluster/lc_5/out
T_4_2_lc_trk_g2_5
T_4_2_wire_logic_cluster/lc_1/in_0

End 

Net : bwd_8
T_7_8_wire_logic_cluster/lc_0/out
T_8_6_sp4_v_t_44
T_8_10_lc_trk_g0_1
T_8_10_input_2_1
T_8_10_wire_logic_cluster/lc_1/in_2

T_7_8_wire_logic_cluster/lc_0/out
T_7_8_lc_trk_g1_0
T_7_8_wire_logic_cluster/lc_0/in_3

End 

Net : n3753
T_4_1_wire_logic_cluster/lc_7/out
T_4_0_span12_vert_14
T_5_8_sp12_h_l_1
T_9_8_sp4_h_l_4
T_12_8_sp4_v_t_41
T_11_10_lc_trk_g0_4
T_11_10_wire_logic_cluster/lc_4/in_0

T_4_1_wire_logic_cluster/lc_7/out
T_4_0_span12_vert_14
T_5_8_sp12_h_l_1
T_9_8_sp4_h_l_4
T_12_8_sp4_v_t_41
T_11_10_lc_trk_g0_4
T_11_10_wire_logic_cluster/lc_2/in_0

T_4_1_wire_logic_cluster/lc_7/out
T_4_0_span12_vert_14
T_5_8_sp12_h_l_1
T_9_8_sp4_h_l_4
T_12_8_sp4_v_t_41
T_11_10_lc_trk_g0_4
T_11_10_wire_logic_cluster/lc_0/in_0

T_4_1_wire_logic_cluster/lc_7/out
T_4_0_span4_vert_14
T_4_2_sp4_v_t_43
T_4_6_sp4_v_t_43
T_5_10_sp4_h_l_6
T_6_10_lc_trk_g2_6
T_6_10_wire_logic_cluster/lc_5/in_3

T_4_1_wire_logic_cluster/lc_7/out
T_4_0_span12_vert_14
T_4_5_sp4_v_t_36
T_5_9_sp4_h_l_1
T_9_9_sp4_h_l_1
T_11_9_lc_trk_g2_4
T_11_9_wire_logic_cluster/lc_3/in_3

T_4_1_wire_logic_cluster/lc_7/out
T_4_0_span12_vert_14
T_5_8_sp12_h_l_1
T_9_8_sp4_h_l_4
T_12_8_sp4_v_t_41
T_11_10_lc_trk_g0_4
T_11_10_wire_logic_cluster/lc_1/in_3

T_4_1_wire_logic_cluster/lc_7/out
T_4_0_span12_vert_14
T_5_8_sp12_h_l_1
T_9_8_sp4_h_l_4
T_8_4_sp4_v_t_41
T_7_7_lc_trk_g3_1
T_7_7_wire_logic_cluster/lc_0/in_0

T_4_1_wire_logic_cluster/lc_7/out
T_4_0_span12_vert_14
T_4_5_sp4_v_t_36
T_5_9_sp4_h_l_7
T_7_9_lc_trk_g2_2
T_7_9_wire_logic_cluster/lc_6/in_0

T_4_1_wire_logic_cluster/lc_7/out
T_4_0_span12_vert_14
T_4_5_sp4_v_t_36
T_5_9_sp4_h_l_7
T_9_9_sp4_h_l_7
T_9_9_lc_trk_g1_2
T_9_9_wire_logic_cluster/lc_1/in_0

T_4_1_wire_logic_cluster/lc_7/out
T_4_0_span4_vert_14
T_4_2_sp4_v_t_43
T_4_6_sp4_v_t_43
T_5_6_sp4_h_l_11
T_6_6_lc_trk_g2_3
T_6_6_wire_logic_cluster/lc_7/in_0

T_4_1_wire_logic_cluster/lc_7/out
T_4_0_span12_vert_14
T_4_5_sp4_v_t_36
T_5_9_sp4_h_l_1
T_9_9_sp4_h_l_1
T_8_9_lc_trk_g0_1
T_8_9_wire_logic_cluster/lc_2/in_1

T_4_1_wire_logic_cluster/lc_7/out
T_4_0_span12_vert_14
T_5_8_sp12_h_l_1
T_9_8_sp4_h_l_4
T_8_4_sp4_v_t_41
T_7_7_lc_trk_g3_1
T_7_7_wire_logic_cluster/lc_1/in_3

T_4_1_wire_logic_cluster/lc_7/out
T_4_0_span12_vert_14
T_4_5_sp4_v_t_36
T_5_9_sp4_h_l_7
T_9_9_sp4_h_l_7
T_9_9_lc_trk_g1_2
T_9_9_wire_logic_cluster/lc_0/in_3

T_4_1_wire_logic_cluster/lc_7/out
T_4_0_span4_vert_14
T_4_2_sp4_v_t_43
T_5_6_sp4_h_l_6
T_5_6_lc_trk_g1_3
T_5_6_input_2_4
T_5_6_wire_logic_cluster/lc_4/in_2

T_4_1_wire_logic_cluster/lc_7/out
T_4_0_span4_vert_14
T_4_2_sp4_v_t_43
T_4_6_sp4_v_t_43
T_5_6_sp4_h_l_11
T_5_6_lc_trk_g1_6
T_5_6_wire_logic_cluster/lc_6/in_3

T_4_1_wire_logic_cluster/lc_7/out
T_4_0_span4_vert_14
T_4_2_sp4_v_t_43
T_4_6_sp4_v_t_43
T_5_6_sp4_h_l_11
T_6_6_lc_trk_g2_3
T_6_6_wire_logic_cluster/lc_6/in_3

T_4_1_wire_logic_cluster/lc_7/out
T_4_0_span4_vert_14
T_4_2_sp4_v_t_43
T_4_6_sp4_v_t_43
T_5_6_sp4_h_l_11
T_7_6_lc_trk_g2_6
T_7_6_wire_logic_cluster/lc_0/in_0

T_4_1_wire_logic_cluster/lc_7/out
T_4_0_span12_vert_14
T_5_8_sp12_h_l_1
T_7_8_lc_trk_g0_6
T_7_8_wire_logic_cluster/lc_6/in_0

T_4_1_wire_logic_cluster/lc_7/out
T_4_0_span12_vert_14
T_5_8_sp12_h_l_1
T_8_8_lc_trk_g0_1
T_8_8_wire_logic_cluster/lc_1/in_0

T_4_1_wire_logic_cluster/lc_7/out
T_4_0_span4_vert_14
T_4_2_sp4_v_t_43
T_4_6_sp4_v_t_43
T_5_6_sp4_h_l_11
T_8_2_sp4_v_t_40
T_7_4_lc_trk_g0_5
T_7_4_wire_logic_cluster/lc_4/in_3

T_4_1_wire_logic_cluster/lc_7/out
T_4_0_span4_vert_14
T_4_2_sp4_v_t_43
T_4_6_sp4_v_t_43
T_5_6_sp4_h_l_11
T_8_2_sp4_v_t_40
T_8_4_lc_trk_g3_5
T_8_4_wire_logic_cluster/lc_1/in_3

T_4_1_wire_logic_cluster/lc_7/out
T_4_0_span12_vert_14
T_5_8_sp12_h_l_1
T_8_8_lc_trk_g0_1
T_8_8_wire_logic_cluster/lc_2/in_1

T_4_1_wire_logic_cluster/lc_7/out
T_4_0_span12_vert_14
T_5_8_sp12_h_l_1
T_8_8_lc_trk_g0_1
T_8_8_wire_logic_cluster/lc_4/in_1

T_4_1_wire_logic_cluster/lc_7/out
T_4_0_span12_vert_14
T_5_8_sp12_h_l_1
T_8_8_lc_trk_g0_1
T_8_8_wire_logic_cluster/lc_6/in_1

T_4_1_wire_logic_cluster/lc_7/out
T_4_0_span12_vert_14
T_5_8_sp12_h_l_1
T_12_8_lc_trk_g0_1
T_12_8_wire_logic_cluster/lc_2/in_1

T_4_1_wire_logic_cluster/lc_7/out
T_5_0_span4_vert_47
T_5_4_sp4_v_t_43
T_5_7_lc_trk_g0_3
T_5_7_wire_logic_cluster/lc_7/in_0

T_4_1_wire_logic_cluster/lc_7/out
T_4_0_span12_vert_14
T_5_8_sp12_h_l_1
T_6_8_lc_trk_g1_5
T_6_8_wire_logic_cluster/lc_5/in_3

T_4_1_wire_logic_cluster/lc_7/out
T_4_0_span12_vert_14
T_5_8_sp12_h_l_1
T_7_8_lc_trk_g0_6
T_7_8_wire_logic_cluster/lc_5/in_3

T_4_1_wire_logic_cluster/lc_7/out
T_5_0_span4_vert_47
T_5_4_sp4_v_t_43
T_5_7_lc_trk_g0_3
T_5_7_wire_logic_cluster/lc_6/in_3

T_4_1_wire_logic_cluster/lc_7/out
T_4_0_span4_vert_14
T_4_2_sp4_v_t_43
T_5_2_sp4_h_l_11
T_6_2_lc_trk_g3_3
T_6_2_wire_logic_cluster/lc_7/in_3

T_4_1_wire_logic_cluster/lc_7/out
T_4_0_span12_vert_14
T_4_7_lc_trk_g3_2
T_4_7_wire_logic_cluster/lc_4/in_3

T_4_1_wire_logic_cluster/lc_7/out
T_4_0_span12_vert_14
T_4_7_lc_trk_g3_2
T_4_7_wire_logic_cluster/lc_0/in_3

End 

Net : Inst_eia232.Inst_receiver.counter_1
T_5_3_wire_logic_cluster/lc_2/out
T_5_3_lc_trk_g3_2
T_5_3_wire_logic_cluster/lc_4/in_3

T_5_3_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g1_2
T_5_4_wire_logic_cluster/lc_5/in_0

T_5_3_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g1_2
T_5_4_wire_logic_cluster/lc_7/in_0

T_5_3_wire_logic_cluster/lc_2/out
T_5_3_lc_trk_g3_2
T_5_3_wire_logic_cluster/lc_1/in_0

T_5_3_wire_logic_cluster/lc_2/out
T_5_3_lc_trk_g3_2
T_5_3_wire_logic_cluster/lc_2/in_3

T_5_3_wire_logic_cluster/lc_2/out
T_5_3_lc_trk_g3_2
T_5_3_wire_logic_cluster/lc_0/in_3

End 

Net : Inst_eia232.Inst_receiver.counter_2
T_5_3_wire_logic_cluster/lc_1/out
T_5_3_lc_trk_g0_1
T_5_3_wire_logic_cluster/lc_4/in_1

T_5_3_wire_logic_cluster/lc_1/out
T_5_4_lc_trk_g1_1
T_5_4_wire_logic_cluster/lc_5/in_3

T_5_3_wire_logic_cluster/lc_1/out
T_5_4_lc_trk_g1_1
T_5_4_wire_logic_cluster/lc_7/in_3

T_5_3_wire_logic_cluster/lc_1/out
T_5_3_lc_trk_g0_1
T_5_3_wire_logic_cluster/lc_0/in_1

T_5_3_wire_logic_cluster/lc_1/out
T_5_3_lc_trk_g0_1
T_5_3_input_2_1
T_5_3_wire_logic_cluster/lc_1/in_2

End 

Net : bwd_9
T_9_8_wire_logic_cluster/lc_7/out
T_10_7_sp4_v_t_47
T_9_10_lc_trk_g3_7
T_9_10_wire_logic_cluster/lc_0/in_0

T_9_8_wire_logic_cluster/lc_7/out
T_9_8_lc_trk_g1_7
T_9_8_wire_logic_cluster/lc_7/in_3

End 

Net : debugleds_c_1
T_11_12_wire_logic_cluster/lc_2/out
T_11_10_sp12_v_t_23
T_0_10_span12_horz_3
T_2_10_lc_trk_g0_7
T_2_10_wire_logic_cluster/lc_2/in_1

T_11_12_wire_logic_cluster/lc_2/out
T_11_12_lc_trk_g3_2
T_11_12_wire_logic_cluster/lc_4/in_1

T_11_12_wire_logic_cluster/lc_2/out
T_11_9_sp4_v_t_44
T_12_9_sp4_h_l_2
T_13_9_lc_trk_g0_7
T_13_9_wire_io_cluster/io_1/D_OUT_0

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n7904
T_8_2_wire_logic_cluster/lc_5/cout
T_8_2_wire_logic_cluster/lc_6/in_3

Net : GENERIC_FIFO_1.n7933
T_2_8_wire_logic_cluster/lc_4/cout
T_2_8_wire_logic_cluster/lc_5/in_3

Net : Inst_core.n318
T_12_11_wire_logic_cluster/lc_3/out
T_11_12_lc_trk_g0_3
T_11_12_wire_logic_cluster/lc_2/in_1

T_12_11_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g1_3
T_12_11_wire_logic_cluster/lc_7/in_1

T_12_11_wire_logic_cluster/lc_3/out
T_11_12_lc_trk_g0_3
T_11_12_wire_logic_cluster/lc_3/in_0

T_12_11_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g1_3
T_12_11_wire_logic_cluster/lc_0/in_0

T_12_11_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g1_3
T_12_11_wire_logic_cluster/lc_3/in_3

T_12_11_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g1_3
T_12_11_wire_logic_cluster/lc_4/in_0

End 

Net : Inst_core.resetCmd
T_4_5_wire_logic_cluster/lc_2/out
T_5_4_sp4_v_t_37
T_5_8_sp4_v_t_45
T_5_12_lc_trk_g0_0
T_5_12_wire_logic_cluster/lc_7/in_1

T_4_5_wire_logic_cluster/lc_2/out
T_5_4_sp4_v_t_37
T_5_8_sp4_v_t_45
T_6_12_sp4_h_l_8
T_10_12_sp4_h_l_11
T_11_12_lc_trk_g3_3
T_11_12_wire_logic_cluster/lc_3/in_3

T_4_5_wire_logic_cluster/lc_2/out
T_5_4_sp4_v_t_37
T_5_8_sp4_v_t_45
T_6_12_sp4_h_l_8
T_10_12_sp4_h_l_11
T_11_12_lc_trk_g2_3
T_11_12_wire_logic_cluster/lc_6/in_3

T_4_5_wire_logic_cluster/lc_2/out
T_5_4_sp4_v_t_37
T_6_4_sp4_h_l_0
T_9_0_span4_vert_37
T_8_1_lc_trk_g2_5
T_8_1_wire_logic_cluster/lc_4/in_1

T_4_5_wire_logic_cluster/lc_2/out
T_4_3_sp12_v_t_23
T_5_3_sp12_h_l_0
T_12_3_sp4_h_l_9
T_12_3_lc_trk_g1_4
T_12_3_wire_logic_cluster/lc_6/in_1

T_4_5_wire_logic_cluster/lc_2/out
T_4_3_sp12_v_t_23
T_5_3_sp12_h_l_0
T_11_3_lc_trk_g0_7
T_11_3_input_2_5
T_11_3_wire_logic_cluster/lc_5/in_2

T_4_5_wire_logic_cluster/lc_2/out
T_5_4_sp4_v_t_37
T_6_4_sp4_h_l_0
T_9_0_span4_vert_37
T_9_1_lc_trk_g2_5
T_9_1_wire_logic_cluster/lc_4/in_3

T_4_5_wire_logic_cluster/lc_2/out
T_4_3_sp12_v_t_23
T_5_3_sp12_h_l_0
T_11_3_lc_trk_g0_7
T_11_3_wire_logic_cluster/lc_3/in_0

T_4_5_wire_logic_cluster/lc_2/out
T_0_5_span12_horz_4
T_9_5_lc_trk_g1_7
T_9_5_wire_logic_cluster/lc_7/in_1

T_4_5_wire_logic_cluster/lc_2/out
T_5_4_sp4_v_t_37
T_6_4_sp4_h_l_0
T_9_0_span4_vert_37
T_8_1_lc_trk_g2_5
T_8_1_input_2_5
T_8_1_wire_logic_cluster/lc_5/in_2

T_4_5_wire_logic_cluster/lc_2/out
T_4_4_sp4_v_t_36
T_5_8_sp4_h_l_7
T_9_8_sp4_h_l_7
T_12_8_sp4_v_t_37
T_12_11_lc_trk_g1_5
T_12_11_wire_logic_cluster/lc_5/s_r

T_4_5_wire_logic_cluster/lc_2/out
T_4_4_sp4_v_t_36
T_5_8_sp4_h_l_7
T_9_8_sp4_h_l_7
T_12_8_sp4_v_t_37
T_12_11_lc_trk_g1_5
T_12_11_wire_logic_cluster/lc_5/s_r

T_4_5_wire_logic_cluster/lc_2/out
T_4_4_sp4_v_t_36
T_5_8_sp4_h_l_7
T_9_8_sp4_h_l_7
T_12_8_sp4_v_t_37
T_12_11_lc_trk_g1_5
T_12_11_wire_logic_cluster/lc_5/s_r

T_4_5_wire_logic_cluster/lc_2/out
T_4_4_sp4_v_t_36
T_5_8_sp4_h_l_7
T_9_8_sp4_h_l_7
T_12_8_sp4_v_t_37
T_12_11_lc_trk_g1_5
T_12_11_wire_logic_cluster/lc_5/s_r

T_4_5_wire_logic_cluster/lc_2/out
T_5_4_sp4_v_t_37
T_6_4_sp4_h_l_0
T_9_0_span4_vert_37
T_9_1_lc_trk_g2_5
T_9_1_wire_logic_cluster/lc_1/in_0

T_4_5_wire_logic_cluster/lc_2/out
T_5_4_sp4_v_t_37
T_6_4_sp4_h_l_0
T_9_0_span4_vert_37
T_9_1_lc_trk_g2_5
T_9_1_wire_logic_cluster/lc_2/in_1

T_4_5_wire_logic_cluster/lc_2/out
T_5_4_sp4_v_t_37
T_6_4_sp4_h_l_0
T_9_0_span4_vert_37
T_9_1_lc_trk_g2_5
T_9_1_input_2_3
T_9_1_wire_logic_cluster/lc_3/in_2

T_4_5_wire_logic_cluster/lc_2/out
T_5_4_sp4_v_t_37
T_6_4_sp4_h_l_0
T_9_0_span4_vert_37
T_9_3_lc_trk_g1_5
T_9_3_wire_logic_cluster/lc_5/s_r

T_4_5_wire_logic_cluster/lc_2/out
T_5_4_sp4_v_t_37
T_6_4_sp4_h_l_0
T_9_0_span4_vert_37
T_9_3_lc_trk_g1_5
T_9_3_wire_logic_cluster/lc_5/s_r

T_4_5_wire_logic_cluster/lc_2/out
T_5_4_sp4_v_t_37
T_6_4_sp4_h_l_0
T_9_0_span4_vert_37
T_9_3_lc_trk_g1_5
T_9_3_wire_logic_cluster/lc_5/s_r

T_4_5_wire_logic_cluster/lc_2/out
T_5_4_sp4_v_t_37
T_6_4_sp4_h_l_0
T_9_0_span4_vert_37
T_9_3_lc_trk_g1_5
T_9_3_wire_logic_cluster/lc_5/s_r

T_4_5_wire_logic_cluster/lc_2/out
T_5_4_sp4_v_t_37
T_6_4_sp4_h_l_0
T_9_0_span4_vert_37
T_9_3_lc_trk_g1_5
T_9_3_wire_logic_cluster/lc_5/s_r

T_4_5_wire_logic_cluster/lc_2/out
T_5_4_sp4_v_t_37
T_6_4_sp4_h_l_0
T_9_0_span4_vert_37
T_9_3_lc_trk_g1_5
T_9_3_wire_logic_cluster/lc_5/s_r

T_4_5_wire_logic_cluster/lc_2/out
T_5_4_sp4_v_t_37
T_6_4_sp4_h_l_5
T_9_0_span4_vert_40
T_9_2_lc_trk_g3_5
T_9_2_wire_logic_cluster/lc_5/s_r

T_4_5_wire_logic_cluster/lc_2/out
T_5_4_sp4_v_t_37
T_6_4_sp4_h_l_5
T_9_0_span4_vert_40
T_9_2_lc_trk_g3_5
T_9_2_wire_logic_cluster/lc_5/s_r

T_4_5_wire_logic_cluster/lc_2/out
T_5_4_sp4_v_t_37
T_6_4_sp4_h_l_5
T_9_0_span4_vert_40
T_9_2_lc_trk_g3_5
T_9_2_wire_logic_cluster/lc_5/s_r

T_4_5_wire_logic_cluster/lc_2/out
T_5_4_sp4_v_t_37
T_6_4_sp4_h_l_5
T_9_0_span4_vert_40
T_9_2_lc_trk_g3_5
T_9_2_wire_logic_cluster/lc_5/s_r

T_4_5_wire_logic_cluster/lc_2/out
T_5_4_sp4_v_t_37
T_6_4_sp4_h_l_5
T_9_0_span4_vert_40
T_9_2_lc_trk_g3_5
T_9_2_wire_logic_cluster/lc_5/s_r

T_4_5_wire_logic_cluster/lc_2/out
T_5_4_sp4_v_t_37
T_6_4_sp4_h_l_5
T_9_0_span4_vert_40
T_9_2_lc_trk_g3_5
T_9_2_wire_logic_cluster/lc_5/s_r

End 

Net : Inst_core.n3670
T_5_12_wire_logic_cluster/lc_7/out
T_5_11_sp4_v_t_46
T_6_11_sp4_h_l_4
T_9_7_sp4_v_t_47
T_9_3_sp4_v_t_47
T_10_3_sp4_h_l_10
T_12_3_lc_trk_g3_7
T_12_3_wire_logic_cluster/lc_3/in_3

T_5_12_wire_logic_cluster/lc_7/out
T_5_9_sp4_v_t_38
T_5_5_sp4_v_t_38
T_5_1_sp4_v_t_38
T_6_1_sp4_h_l_3
T_10_1_sp4_h_l_6
T_12_0_span4_horz_r_3
T_12_0_span4_vert_43
T_13_4_span4_horz_6
T_12_0_span4_vert_46
T_12_2_lc_trk_g3_3
T_12_2_wire_logic_cluster/lc_0/cen

T_5_12_wire_logic_cluster/lc_7/out
T_5_9_sp4_v_t_38
T_5_5_sp4_v_t_38
T_5_1_sp4_v_t_38
T_6_1_sp4_h_l_3
T_10_1_sp4_h_l_6
T_12_0_span4_horz_r_3
T_12_0_span4_vert_43
T_11_2_lc_trk_g0_6
T_11_2_wire_logic_cluster/lc_0/in_0

T_5_12_wire_logic_cluster/lc_7/out
T_5_9_sp4_v_t_38
T_5_5_sp4_v_t_38
T_5_1_sp4_v_t_38
T_6_1_sp4_h_l_3
T_8_1_lc_trk_g2_6
T_8_1_wire_logic_cluster/lc_1/in_3

T_5_12_wire_logic_cluster/lc_7/out
T_5_9_sp4_v_t_38
T_5_5_sp4_v_t_38
T_5_1_sp4_v_t_38
T_6_1_sp4_h_l_3
T_10_1_sp4_h_l_6
T_12_0_span4_horz_r_3
T_12_0_span4_vert_43
T_11_1_lc_trk_g3_3
T_11_1_wire_logic_cluster/lc_3/cen

T_5_12_wire_logic_cluster/lc_7/out
T_5_9_sp4_v_t_38
T_5_5_sp4_v_t_38
T_5_1_sp4_v_t_38
T_6_1_sp4_h_l_3
T_10_1_sp4_h_l_6
T_12_1_lc_trk_g3_3
T_12_1_wire_logic_cluster/lc_0/cen

T_5_12_wire_logic_cluster/lc_7/out
T_5_9_sp4_v_t_38
T_5_5_sp4_v_t_38
T_5_1_sp4_v_t_38
T_6_1_sp4_h_l_3
T_7_1_lc_trk_g3_3
T_7_1_wire_logic_cluster/lc_0/cen

End 

Net : configRegister_20
T_7_10_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_43
T_4_12_sp4_h_l_6
T_0_12_span4_horz_15
T_2_12_lc_trk_g3_7
T_2_12_wire_logic_cluster/lc_5/in_3

T_7_10_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_43
T_4_8_sp4_h_l_6
T_4_8_lc_trk_g1_3
T_4_8_wire_logic_cluster/lc_1/in_3

T_7_10_wire_logic_cluster/lc_7/out
T_7_10_lc_trk_g1_7
T_7_10_wire_logic_cluster/lc_7/in_3

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n7
T_12_3_wire_logic_cluster/lc_3/out
T_10_3_sp4_h_l_3
T_9_0_span4_vert_32
T_9_1_lc_trk_g3_0
T_9_1_wire_logic_cluster/lc_2/in_3

End 

Net : memoryOut_6
T_7_14_wire_logic_cluster/lc_2/out
T_7_12_sp12_v_t_23
T_0_12_span12_horz_11
T_2_12_lc_trk_g1_7
T_2_12_wire_logic_cluster/lc_5/in_1

T_7_14_wire_logic_cluster/lc_2/out
T_7_12_sp12_v_t_23
T_7_0_span12_vert_23
T_7_8_sp4_v_t_37
T_4_8_sp4_h_l_0
T_5_8_lc_trk_g2_0
T_5_8_input_2_0
T_5_8_wire_logic_cluster/lc_0/in_2

T_7_14_wire_logic_cluster/lc_2/out
T_7_12_sp12_v_t_23
T_7_0_span12_vert_23
T_7_8_sp4_v_t_37
T_6_9_lc_trk_g2_5
T_6_9_wire_logic_cluster/lc_2/in_3

T_7_14_wire_logic_cluster/lc_2/out
T_7_13_sp4_v_t_36
T_7_9_sp4_v_t_41
T_4_9_sp4_h_l_4
T_5_9_lc_trk_g2_4
T_5_9_input_2_4
T_5_9_wire_logic_cluster/lc_4/in_2

T_7_14_wire_logic_cluster/lc_2/out
T_7_12_sp12_v_t_23
T_7_0_span12_vert_23
T_7_0_span4_vert_23
T_7_2_lc_trk_g1_2
T_7_2_wire_logic_cluster/lc_0/in_3

T_7_14_wire_logic_cluster/lc_2/out
T_7_13_sp4_v_t_36
T_4_13_sp4_h_l_1
T_3_13_sp4_v_t_42
T_2_15_lc_trk_g0_7
T_2_15_wire_logic_cluster/lc_0/in_3

T_7_14_wire_logic_cluster/lc_2/out
T_7_12_sp12_v_t_23
T_8_12_sp12_h_l_0
T_11_12_lc_trk_g0_0
T_11_12_wire_logic_cluster/lc_0/in_0

T_7_14_wire_logic_cluster/lc_2/out
T_7_13_sp4_v_t_36
T_4_13_sp4_h_l_1
T_3_9_sp4_v_t_36
T_3_10_lc_trk_g2_4
T_3_10_wire_bram/ram/WDATA_9

T_7_14_wire_logic_cluster/lc_2/out
T_7_13_sp4_v_t_36
T_8_13_sp4_h_l_1
T_9_13_lc_trk_g3_1
T_9_13_wire_logic_cluster/lc_0/in_0

T_7_14_wire_logic_cluster/lc_2/out
T_7_14_lc_trk_g1_2
T_7_14_wire_logic_cluster/lc_2/in_1

End 

Net : Inst_core.Inst_sampler.n8596_cascade_
T_8_14_wire_logic_cluster/lc_5/ltout
T_8_14_wire_logic_cluster/lc_6/in_2

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.match32Register
T_2_7_wire_logic_cluster/lc_5/out
T_2_7_sp12_h_l_1
T_8_7_sp4_h_l_6
T_11_3_sp4_v_t_37
T_11_6_lc_trk_g0_5
T_11_6_wire_logic_cluster/lc_4/in_3

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n4044
T_12_3_wire_logic_cluster/lc_6/out
T_12_2_sp4_v_t_44
T_13_6_span4_horz_3
T_12_6_lc_trk_g1_3
T_12_6_wire_logic_cluster/lc_4/cen

T_12_3_wire_logic_cluster/lc_6/out
T_12_2_sp4_v_t_44
T_13_6_span4_horz_3
T_12_6_lc_trk_g1_3
T_12_6_wire_logic_cluster/lc_4/cen

T_12_3_wire_logic_cluster/lc_6/out
T_12_2_sp4_v_t_44
T_13_6_span4_horz_3
T_12_6_lc_trk_g1_3
T_12_6_wire_logic_cluster/lc_4/cen

T_12_3_wire_logic_cluster/lc_6/out
T_12_2_sp4_v_t_44
T_13_6_span4_horz_3
T_12_6_lc_trk_g1_3
T_12_6_wire_logic_cluster/lc_4/cen

T_12_3_wire_logic_cluster/lc_6/out
T_12_2_sp4_v_t_44
T_13_6_span4_horz_3
T_12_6_lc_trk_g1_3
T_12_6_wire_logic_cluster/lc_4/cen

T_12_3_wire_logic_cluster/lc_6/out
T_12_2_sp4_v_t_44
T_13_6_span4_horz_3
T_12_6_lc_trk_g1_3
T_12_6_wire_logic_cluster/lc_4/cen

T_12_3_wire_logic_cluster/lc_6/out
T_12_2_sp4_v_t_44
T_13_6_span4_horz_3
T_12_6_lc_trk_g1_3
T_12_6_wire_logic_cluster/lc_4/cen

T_12_3_wire_logic_cluster/lc_6/out
T_12_2_sp4_v_t_44
T_13_6_span4_horz_3
T_12_6_lc_trk_g1_3
T_12_6_wire_logic_cluster/lc_4/cen

T_12_3_wire_logic_cluster/lc_6/out
T_12_1_sp4_v_t_41
T_13_5_span4_horz_10
T_12_5_lc_trk_g0_2
T_12_5_wire_logic_cluster/lc_0/cen

T_12_3_wire_logic_cluster/lc_6/out
T_12_1_sp4_v_t_41
T_13_5_span4_horz_10
T_12_5_lc_trk_g0_2
T_12_5_wire_logic_cluster/lc_0/cen

T_12_3_wire_logic_cluster/lc_6/out
T_12_1_sp4_v_t_41
T_13_5_span4_horz_10
T_12_5_lc_trk_g0_2
T_12_5_wire_logic_cluster/lc_0/cen

T_12_3_wire_logic_cluster/lc_6/out
T_12_1_sp4_v_t_41
T_13_5_span4_horz_10
T_12_5_lc_trk_g0_2
T_12_5_wire_logic_cluster/lc_0/cen

T_12_3_wire_logic_cluster/lc_6/out
T_12_1_sp4_v_t_41
T_13_5_span4_horz_10
T_12_5_lc_trk_g0_2
T_12_5_wire_logic_cluster/lc_0/cen

T_12_3_wire_logic_cluster/lc_6/out
T_12_1_sp4_v_t_41
T_13_5_span4_horz_10
T_12_5_lc_trk_g0_2
T_12_5_wire_logic_cluster/lc_0/cen

T_12_3_wire_logic_cluster/lc_6/out
T_12_1_sp4_v_t_41
T_13_5_span4_horz_10
T_12_5_lc_trk_g0_2
T_12_5_wire_logic_cluster/lc_0/cen

T_12_3_wire_logic_cluster/lc_6/out
T_12_1_sp4_v_t_41
T_13_5_span4_horz_10
T_12_5_lc_trk_g0_2
T_12_5_wire_logic_cluster/lc_0/cen

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n461
T_11_6_wire_logic_cluster/lc_5/out
T_9_6_sp4_h_l_7
T_12_2_sp4_v_t_36
T_12_3_lc_trk_g3_4
T_12_3_wire_logic_cluster/lc_6/in_3

T_11_6_wire_logic_cluster/lc_5/out
T_10_6_sp4_h_l_2
T_9_2_sp4_v_t_39
T_9_3_lc_trk_g2_7
T_9_3_wire_logic_cluster/lc_6/in_3

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n100_cascade_
T_11_6_wire_logic_cluster/lc_4/ltout
T_11_6_wire_logic_cluster/lc_5/in_2

End 

Net : memoryOut_7
T_5_13_wire_logic_cluster/lc_5/out
T_6_12_sp4_v_t_43
T_3_12_sp4_h_l_0
T_2_12_lc_trk_g1_0
T_2_12_wire_logic_cluster/lc_5/in_0

T_5_13_wire_logic_cluster/lc_5/out
T_6_12_sp4_v_t_43
T_6_8_sp4_v_t_43
T_6_9_lc_trk_g3_3
T_6_9_wire_logic_cluster/lc_2/in_0

T_5_13_wire_logic_cluster/lc_5/out
T_5_6_sp12_v_t_22
T_5_9_lc_trk_g2_2
T_5_9_wire_logic_cluster/lc_4/in_0

T_5_13_wire_logic_cluster/lc_5/out
T_5_6_sp12_v_t_22
T_5_8_lc_trk_g2_5
T_5_8_wire_logic_cluster/lc_0/in_1

T_5_13_wire_logic_cluster/lc_5/out
T_5_6_sp12_v_t_22
T_5_0_span12_vert_10
T_5_0_span4_vert_29
T_6_3_sp4_h_l_11
T_7_3_lc_trk_g2_3
T_7_3_wire_logic_cluster/lc_0/in_3

T_5_13_wire_logic_cluster/lc_5/out
T_6_9_sp4_v_t_46
T_6_5_sp4_v_t_42
T_6_1_sp4_v_t_42
T_7_1_sp4_h_l_0
T_8_1_lc_trk_g3_0
T_8_1_wire_logic_cluster/lc_2/in_3

T_5_13_wire_logic_cluster/lc_5/out
T_5_13_sp12_h_l_1
T_4_13_lc_trk_g1_1
T_4_13_wire_logic_cluster/lc_2/in_0

T_5_13_wire_logic_cluster/lc_5/out
T_4_13_sp4_h_l_2
T_3_9_sp4_v_t_39
T_3_10_lc_trk_g3_7
T_3_10_wire_bram/ram/WDATA_13

T_5_13_wire_logic_cluster/lc_5/out
T_5_13_sp12_h_l_1
T_7_13_lc_trk_g1_6
T_7_13_wire_logic_cluster/lc_0/in_3

T_5_13_wire_logic_cluster/lc_5/out
T_5_13_lc_trk_g1_5
T_5_13_wire_logic_cluster/lc_5/in_1

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n7903
T_8_2_wire_logic_cluster/lc_4/cout
T_8_2_wire_logic_cluster/lc_5/in_3

Net : fwd_6
T_7_10_wire_logic_cluster/lc_5/out
T_7_11_lc_trk_g0_5
T_7_11_wire_logic_cluster/lc_3/in_0

T_7_10_wire_logic_cluster/lc_5/out
T_7_10_lc_trk_g1_5
T_7_10_wire_logic_cluster/lc_5/in_3

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n8521_cascade_
T_12_3_wire_logic_cluster/lc_2/ltout
T_12_3_wire_logic_cluster/lc_3/in_2

End 

Net : Inst_eia232.Inst_transmitter.n971
T_4_11_wire_logic_cluster/lc_4/out
T_2_11_sp4_h_l_5
T_1_7_sp4_v_t_47
T_1_3_sp4_v_t_43
T_1_4_lc_trk_g3_3
T_1_4_wire_logic_cluster/lc_4/in_0

End 

Net : Inst_eia232.Inst_receiver.bytecount_0
T_6_5_wire_logic_cluster/lc_0/out
T_6_2_sp4_v_t_40
T_3_2_sp4_h_l_11
T_4_2_lc_trk_g2_3
T_4_2_wire_logic_cluster/lc_4/in_1

T_6_5_wire_logic_cluster/lc_0/out
T_6_2_sp4_v_t_40
T_3_2_sp4_h_l_11
T_4_2_lc_trk_g3_3
T_4_2_wire_logic_cluster/lc_6/in_0

T_6_5_wire_logic_cluster/lc_0/out
T_6_2_sp4_v_t_40
T_3_2_sp4_h_l_11
T_4_2_lc_trk_g3_3
T_4_2_wire_logic_cluster/lc_0/in_0

T_6_5_wire_logic_cluster/lc_0/out
T_6_2_sp4_v_t_40
T_3_2_sp4_h_l_11
T_4_2_lc_trk_g2_3
T_4_2_wire_logic_cluster/lc_2/in_1

T_6_5_wire_logic_cluster/lc_0/out
T_6_2_sp4_v_t_40
T_3_2_sp4_h_l_11
T_4_2_lc_trk_g2_3
T_4_2_input_2_1
T_4_2_wire_logic_cluster/lc_1/in_2

T_6_5_wire_logic_cluster/lc_0/out
T_6_5_lc_trk_g0_0
T_6_5_wire_logic_cluster/lc_0/in_0

End 

Net : Inst_eia232.Inst_receiver.n8772
T_4_2_wire_logic_cluster/lc_4/out
T_4_1_lc_trk_g1_4
T_4_1_wire_logic_cluster/lc_6/in_3

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n8753_cascade_
T_12_3_wire_logic_cluster/lc_5/ltout
T_12_3_wire_logic_cluster/lc_6/in_2

End 

Net : GENERIC_FIFO_1.n7934
T_2_8_wire_logic_cluster/lc_5/cout
T_2_8_wire_logic_cluster/lc_6/in_3

Net : Inst_eia232.Inst_transmitter.n4246
T_4_11_wire_logic_cluster/lc_2/out
T_5_10_sp4_v_t_37
T_5_6_sp4_v_t_38
T_6_6_sp4_h_l_8
T_7_6_lc_trk_g3_0
T_7_6_wire_logic_cluster/lc_7/in_0

T_4_11_wire_logic_cluster/lc_2/out
T_5_10_sp4_v_t_37
T_5_6_sp4_v_t_38
T_2_6_sp4_h_l_3
T_2_6_lc_trk_g1_6
T_2_6_wire_logic_cluster/lc_0/in_1

T_4_11_wire_logic_cluster/lc_2/out
T_5_10_sp4_v_t_37
T_5_6_sp4_v_t_38
T_2_6_sp4_h_l_3
T_2_6_lc_trk_g1_6
T_2_6_wire_logic_cluster/lc_2/in_1

T_4_11_wire_logic_cluster/lc_2/out
T_5_10_sp4_v_t_37
T_5_6_sp4_v_t_38
T_2_6_sp4_h_l_3
T_2_6_lc_trk_g1_6
T_2_6_wire_logic_cluster/lc_6/in_1

T_4_11_wire_logic_cluster/lc_2/out
T_5_10_sp4_v_t_37
T_5_6_sp4_v_t_38
T_2_6_sp4_h_l_3
T_2_6_lc_trk_g1_6
T_2_6_wire_logic_cluster/lc_4/in_1

T_4_11_wire_logic_cluster/lc_2/out
T_5_10_sp4_v_t_37
T_5_6_sp4_v_t_38
T_2_6_sp4_h_l_3
T_2_6_lc_trk_g1_6
T_2_6_input_2_1
T_2_6_wire_logic_cluster/lc_1/in_2

T_4_11_wire_logic_cluster/lc_2/out
T_5_10_sp4_v_t_37
T_5_6_sp4_v_t_38
T_2_6_sp4_h_l_3
T_2_6_lc_trk_g1_6
T_2_6_input_2_3
T_2_6_wire_logic_cluster/lc_3/in_2

T_4_11_wire_logic_cluster/lc_2/out
T_4_7_sp4_v_t_41
T_0_7_span4_horz_10
T_2_7_lc_trk_g2_2
T_2_7_wire_logic_cluster/lc_0/in_0

T_4_11_wire_logic_cluster/lc_2/out
T_4_7_sp4_v_t_41
T_0_7_span4_horz_10
T_2_7_lc_trk_g2_2
T_2_7_wire_logic_cluster/lc_7/in_3

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n2_cascade_
T_11_6_wire_logic_cluster/lc_3/ltout
T_11_6_wire_logic_cluster/lc_4/in_2

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n8808_cascade_
T_8_1_wire_logic_cluster/lc_3/ltout
T_8_1_wire_logic_cluster/lc_4/in_2

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n7902
T_8_2_wire_logic_cluster/lc_3/cout
T_8_2_wire_logic_cluster/lc_4/in_3

Net : GENERIC_FIFO_1.n7931
T_2_8_wire_logic_cluster/lc_2/cout
T_2_8_wire_logic_cluster/lc_3/in_3

Net : Inst_core.Inst_sampler.n8604
T_8_14_wire_logic_cluster/lc_2/out
T_8_15_lc_trk_g0_2
T_8_15_wire_logic_cluster/lc_3/in_3

End 

Net : Inst_core.Inst_sampler.n3_cascade_
T_11_13_wire_logic_cluster/lc_3/ltout
T_11_13_wire_logic_cluster/lc_4/in_2

End 

Net : Inst_eia232.Inst_receiver.counter_4
T_5_3_wire_logic_cluster/lc_3/out
T_5_3_lc_trk_g1_3
T_5_3_wire_logic_cluster/lc_5/in_1

T_5_3_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g0_3
T_5_4_wire_logic_cluster/lc_4/in_1

T_5_3_wire_logic_cluster/lc_3/out
T_5_3_lc_trk_g1_3
T_5_3_wire_logic_cluster/lc_7/in_1

T_5_3_wire_logic_cluster/lc_3/out
T_5_3_lc_trk_g1_3
T_5_3_wire_logic_cluster/lc_3/in_1

End 

Net : Inst_core.Inst_controller.n19
T_11_11_wire_logic_cluster/lc_4/out
T_11_11_lc_trk_g0_4
T_11_11_wire_logic_cluster/lc_1/in_3

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.state_1
T_9_3_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_38
T_9_1_lc_trk_g3_6
T_9_1_wire_logic_cluster/lc_5/in_0

T_9_3_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_38
T_9_1_lc_trk_g3_6
T_9_1_wire_logic_cluster/lc_7/in_0

T_9_3_wire_logic_cluster/lc_7/out
T_9_2_sp4_v_t_46
T_9_5_lc_trk_g1_6
T_9_5_wire_logic_cluster/lc_7/in_0

T_9_3_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_38
T_9_1_lc_trk_g3_6
T_9_1_wire_logic_cluster/lc_4/in_1

T_9_3_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_38
T_9_1_lc_trk_g3_6
T_9_1_wire_logic_cluster/lc_0/in_3

T_9_3_wire_logic_cluster/lc_7/out
T_9_3_lc_trk_g0_7
T_9_3_wire_logic_cluster/lc_0/in_1

T_9_3_wire_logic_cluster/lc_7/out
T_9_3_lc_trk_g0_7
T_9_3_input_2_7
T_9_3_wire_logic_cluster/lc_7/in_2

End 

Net : Inst_eia232.Inst_receiver.counter_3
T_5_3_wire_logic_cluster/lc_0/out
T_5_3_lc_trk_g2_0
T_5_3_wire_logic_cluster/lc_5/in_3

T_5_3_wire_logic_cluster/lc_0/out
T_5_4_lc_trk_g1_0
T_5_4_wire_logic_cluster/lc_4/in_3

T_5_3_wire_logic_cluster/lc_0/out
T_5_3_lc_trk_g2_0
T_5_3_wire_logic_cluster/lc_7/in_3

T_5_3_wire_logic_cluster/lc_0/out
T_5_3_lc_trk_g1_0
T_5_3_wire_logic_cluster/lc_3/in_0

T_5_3_wire_logic_cluster/lc_0/out
T_5_3_lc_trk_g2_0
T_5_3_input_2_0
T_5_3_wire_logic_cluster/lc_0/in_2

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n7901
T_8_2_wire_logic_cluster/lc_2/cout
T_8_2_wire_logic_cluster/lc_3/in_3

Net : Inst_eia232.Inst_transmitter.counter_0
T_1_8_wire_logic_cluster/lc_0/out
T_2_5_sp4_v_t_41
T_1_6_lc_trk_g3_1
T_1_6_wire_logic_cluster/lc_2/in_0

T_1_8_wire_logic_cluster/lc_0/out
T_1_7_lc_trk_g0_0
T_1_7_wire_logic_cluster/lc_1/in_1

T_1_8_wire_logic_cluster/lc_0/out
T_1_7_lc_trk_g0_0
T_1_7_wire_logic_cluster/lc_0/in_0

T_1_8_wire_logic_cluster/lc_0/out
T_1_8_lc_trk_g1_0
T_1_8_wire_logic_cluster/lc_0/in_1

T_1_8_wire_logic_cluster/lc_0/out
T_1_7_lc_trk_g0_0
T_1_7_wire_logic_cluster/lc_3/in_1

T_1_8_wire_logic_cluster/lc_0/out
T_1_7_lc_trk_g0_0
T_1_7_wire_logic_cluster/lc_5/in_1

End 

Net : GENERIC_FIFO_1.n7932
T_2_8_wire_logic_cluster/lc_3/cout
T_2_8_wire_logic_cluster/lc_4/in_3

Net : fwd_5
T_7_10_wire_logic_cluster/lc_2/out
T_7_11_lc_trk_g1_2
T_7_11_wire_logic_cluster/lc_4/in_1

T_7_10_wire_logic_cluster/lc_2/out
T_7_10_lc_trk_g3_2
T_7_10_wire_logic_cluster/lc_2/in_3

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n7900
T_8_2_wire_logic_cluster/lc_1/cout
T_8_2_wire_logic_cluster/lc_2/in_3

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n4144
T_11_3_wire_logic_cluster/lc_3/out
T_11_0_span12_vert_10
T_11_5_lc_trk_g2_2
T_11_5_wire_logic_cluster/lc_0/cen

T_11_3_wire_logic_cluster/lc_3/out
T_11_0_span12_vert_10
T_11_5_lc_trk_g2_2
T_11_5_wire_logic_cluster/lc_0/cen

T_11_3_wire_logic_cluster/lc_3/out
T_11_0_span12_vert_10
T_11_5_lc_trk_g2_2
T_11_5_wire_logic_cluster/lc_0/cen

T_11_3_wire_logic_cluster/lc_3/out
T_11_0_span12_vert_10
T_11_5_lc_trk_g2_2
T_11_5_wire_logic_cluster/lc_0/cen

T_11_3_wire_logic_cluster/lc_3/out
T_11_0_span12_vert_10
T_11_5_lc_trk_g2_2
T_11_5_wire_logic_cluster/lc_0/cen

T_11_3_wire_logic_cluster/lc_3/out
T_11_0_span12_vert_10
T_11_5_lc_trk_g2_2
T_11_5_wire_logic_cluster/lc_0/cen

T_11_3_wire_logic_cluster/lc_3/out
T_11_0_span12_vert_10
T_11_5_lc_trk_g2_2
T_11_5_wire_logic_cluster/lc_0/cen

T_11_3_wire_logic_cluster/lc_3/out
T_11_0_span12_vert_10
T_11_5_lc_trk_g2_2
T_11_5_wire_logic_cluster/lc_0/cen

T_11_3_wire_logic_cluster/lc_3/out
T_11_4_lc_trk_g1_3
T_11_4_wire_logic_cluster/lc_1/cen

T_11_3_wire_logic_cluster/lc_3/out
T_11_4_lc_trk_g1_3
T_11_4_wire_logic_cluster/lc_1/cen

T_11_3_wire_logic_cluster/lc_3/out
T_11_4_lc_trk_g1_3
T_11_4_wire_logic_cluster/lc_1/cen

T_11_3_wire_logic_cluster/lc_3/out
T_11_4_lc_trk_g1_3
T_11_4_wire_logic_cluster/lc_1/cen

T_11_3_wire_logic_cluster/lc_3/out
T_11_4_lc_trk_g1_3
T_11_4_wire_logic_cluster/lc_1/cen

T_11_3_wire_logic_cluster/lc_3/out
T_11_4_lc_trk_g1_3
T_11_4_wire_logic_cluster/lc_1/cen

T_11_3_wire_logic_cluster/lc_3/out
T_11_4_lc_trk_g1_3
T_11_4_wire_logic_cluster/lc_1/cen

T_11_3_wire_logic_cluster/lc_3/out
T_11_4_lc_trk_g1_3
T_11_4_wire_logic_cluster/lc_1/cen

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n6675_cascade_
T_11_3_wire_logic_cluster/lc_2/ltout
T_11_3_wire_logic_cluster/lc_3/in_2

End 

Net : Inst_eia232.Inst_receiver.n3676
T_5_2_wire_logic_cluster/lc_4/out
T_5_1_sp4_v_t_40
T_5_0_span4_vert_8
T_5_1_sp4_v_t_46
T_5_3_lc_trk_g3_3
T_5_3_wire_logic_cluster/lc_1/cen

T_5_2_wire_logic_cluster/lc_4/out
T_5_1_sp4_v_t_40
T_5_0_span4_vert_8
T_5_1_sp4_v_t_46
T_5_3_lc_trk_g3_3
T_5_3_wire_logic_cluster/lc_1/cen

T_5_2_wire_logic_cluster/lc_4/out
T_5_1_sp4_v_t_40
T_5_0_span4_vert_8
T_5_1_sp4_v_t_46
T_5_3_lc_trk_g3_3
T_5_3_wire_logic_cluster/lc_1/cen

T_5_2_wire_logic_cluster/lc_4/out
T_5_1_sp4_v_t_40
T_5_0_span4_vert_8
T_5_1_sp4_v_t_46
T_5_3_lc_trk_g3_3
T_5_3_wire_logic_cluster/lc_1/cen

T_5_2_wire_logic_cluster/lc_4/out
T_5_1_sp4_v_t_40
T_5_0_span4_vert_8
T_5_1_sp4_v_t_46
T_5_3_lc_trk_g3_3
T_5_3_wire_logic_cluster/lc_1/cen

End 

Net : Inst_eia232.Inst_receiver.n6_adj_1267
T_5_2_wire_logic_cluster/lc_5/out
T_5_2_lc_trk_g3_5
T_5_2_wire_logic_cluster/lc_4/in_0

T_5_2_wire_logic_cluster/lc_5/out
T_5_2_lc_trk_g3_5
T_5_2_wire_logic_cluster/lc_1/in_3

End 

Net : configRegister_16
T_12_8_wire_logic_cluster/lc_1/out
T_12_4_sp4_v_t_39
T_11_6_lc_trk_g1_2
T_11_6_wire_logic_cluster/lc_3/in_0

T_12_8_wire_logic_cluster/lc_1/out
T_12_8_lc_trk_g3_1
T_12_8_wire_logic_cluster/lc_1/in_3

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n2_cascade_
T_9_5_wire_logic_cluster/lc_1/ltout
T_9_5_wire_logic_cluster/lc_2/in_2

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n564
T_9_5_wire_logic_cluster/lc_3/out
T_9_5_sp4_h_l_11
T_12_1_sp4_v_t_40
T_11_3_lc_trk_g1_5
T_11_3_wire_logic_cluster/lc_3/in_3

T_9_5_wire_logic_cluster/lc_3/out
T_9_1_sp4_v_t_43
T_9_2_lc_trk_g3_3
T_9_2_input_2_4
T_9_2_wire_logic_cluster/lc_4/in_2

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n100_cascade_
T_9_5_wire_logic_cluster/lc_2/ltout
T_9_5_wire_logic_cluster/lc_3/in_2

End 

Net : configRegister_16_adj_1304
T_9_8_wire_logic_cluster/lc_5/out
T_9_4_sp4_v_t_47
T_9_5_lc_trk_g3_7
T_9_5_wire_logic_cluster/lc_1/in_1

T_9_8_wire_logic_cluster/lc_5/out
T_9_8_lc_trk_g1_5
T_9_8_wire_logic_cluster/lc_5/in_3

End 

Net : Inst_core.Inst_controller.bwd_14
T_11_9_wire_logic_cluster/lc_0/out
T_11_7_sp4_v_t_45
T_11_11_lc_trk_g0_0
T_11_11_wire_logic_cluster/lc_4/in_0

T_11_9_wire_logic_cluster/lc_0/out
T_11_9_lc_trk_g1_0
T_11_9_wire_logic_cluster/lc_0/in_3

End 

Net : Inst_core.Inst_sampler.n8600_cascade_
T_8_15_wire_logic_cluster/lc_2/ltout
T_8_15_wire_logic_cluster/lc_3/in_2

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n7899
T_8_2_wire_logic_cluster/lc_0/cout
T_8_2_wire_logic_cluster/lc_1/in_3

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n9096_cascade_
T_5_8_wire_logic_cluster/lc_1/ltout
T_5_8_wire_logic_cluster/lc_2/in_2

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n9093_cascade_
T_5_8_wire_logic_cluster/lc_0/ltout
T_5_8_wire_logic_cluster/lc_1/in_2

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.serialChannelH16
T_5_8_wire_logic_cluster/lc_2/out
T_5_5_sp4_v_t_44
T_6_5_sp4_h_l_9
T_7_5_lc_trk_g2_1
T_7_5_wire_logic_cluster/lc_1/in_0

T_5_8_wire_logic_cluster/lc_2/out
T_5_5_sp4_v_t_44
T_6_5_sp4_h_l_9
T_7_5_lc_trk_g2_1
T_7_5_wire_logic_cluster/lc_0/in_1

T_5_8_wire_logic_cluster/lc_2/out
T_5_8_lc_trk_g3_2
T_5_8_wire_logic_cluster/lc_2/in_1

End 

Net : Inst_eia232.Inst_receiver.n4767
T_5_2_wire_logic_cluster/lc_1/out
T_6_2_sp4_h_l_2
T_5_2_sp4_v_t_45
T_5_3_lc_trk_g3_5
T_5_3_wire_logic_cluster/lc_5/s_r

T_5_2_wire_logic_cluster/lc_1/out
T_6_2_sp4_h_l_2
T_5_2_sp4_v_t_45
T_5_3_lc_trk_g3_5
T_5_3_wire_logic_cluster/lc_5/s_r

T_5_2_wire_logic_cluster/lc_1/out
T_6_2_sp4_h_l_2
T_5_2_sp4_v_t_45
T_5_3_lc_trk_g3_5
T_5_3_wire_logic_cluster/lc_5/s_r

T_5_2_wire_logic_cluster/lc_1/out
T_6_2_sp4_h_l_2
T_5_2_sp4_v_t_45
T_5_3_lc_trk_g3_5
T_5_3_wire_logic_cluster/lc_5/s_r

T_5_2_wire_logic_cluster/lc_1/out
T_6_2_sp4_h_l_2
T_5_2_sp4_v_t_45
T_5_3_lc_trk_g3_5
T_5_3_wire_logic_cluster/lc_5/s_r

End 

Net : Inst_eia232.state_1
T_5_1_wire_logic_cluster/lc_3/out
T_5_0_span4_vert_22
T_5_2_sp4_v_t_42
T_5_6_sp4_v_t_47
T_2_10_sp4_h_l_10
T_4_10_lc_trk_g2_7
T_4_10_wire_logic_cluster/lc_5/in_0

T_5_1_wire_logic_cluster/lc_3/out
T_5_0_span4_vert_22
T_5_2_sp4_v_t_42
T_5_6_sp4_v_t_47
T_2_10_sp4_h_l_10
T_4_10_lc_trk_g2_7
T_4_10_wire_logic_cluster/lc_7/in_0

T_5_1_wire_logic_cluster/lc_3/out
T_5_0_span4_vert_22
T_5_2_sp4_v_t_42
T_5_5_lc_trk_g1_2
T_5_5_wire_logic_cluster/lc_2/in_1

T_5_1_wire_logic_cluster/lc_3/out
T_4_1_lc_trk_g3_3
T_4_1_wire_logic_cluster/lc_7/in_1

T_5_1_wire_logic_cluster/lc_3/out
T_5_0_span4_vert_22
T_2_2_sp4_h_l_4
T_4_2_lc_trk_g2_1
T_4_2_wire_logic_cluster/lc_7/in_0

T_5_1_wire_logic_cluster/lc_3/out
T_5_0_span4_vert_22
T_5_2_sp4_v_t_42
T_5_5_lc_trk_g1_2
T_5_5_input_2_1
T_5_5_wire_logic_cluster/lc_1/in_2

T_5_1_wire_logic_cluster/lc_3/out
T_5_2_lc_trk_g0_3
T_5_2_wire_logic_cluster/lc_4/in_3

T_5_1_wire_logic_cluster/lc_3/out
T_5_0_span4_vert_22
T_5_2_sp4_v_t_42
T_5_6_lc_trk_g0_7
T_5_6_wire_logic_cluster/lc_5/in_0

T_5_1_wire_logic_cluster/lc_3/out
T_5_2_lc_trk_g0_3
T_5_2_wire_logic_cluster/lc_1/in_0

T_5_1_wire_logic_cluster/lc_3/out
T_5_1_lc_trk_g1_3
T_5_1_input_2_4
T_5_1_wire_logic_cluster/lc_4/in_2

T_5_1_wire_logic_cluster/lc_3/out
T_5_1_lc_trk_g1_3
T_5_1_wire_logic_cluster/lc_2/in_0

T_5_1_wire_logic_cluster/lc_3/out
T_5_2_lc_trk_g0_3
T_5_2_wire_logic_cluster/lc_6/in_1

T_5_1_wire_logic_cluster/lc_3/out
T_5_1_lc_trk_g1_3
T_5_1_input_2_6
T_5_1_wire_logic_cluster/lc_6/in_2

T_5_1_wire_logic_cluster/lc_3/out
T_5_1_lc_trk_g1_3
T_5_1_wire_logic_cluster/lc_7/in_1

T_5_1_wire_logic_cluster/lc_3/out
T_5_2_lc_trk_g1_3
T_5_2_wire_logic_cluster/lc_7/in_1

T_5_1_wire_logic_cluster/lc_3/out
T_5_1_lc_trk_g1_3
T_5_1_input_2_0
T_5_1_wire_logic_cluster/lc_0/in_2

End 

Net : Inst_eia232.Inst_receiver.n8376
T_5_6_wire_logic_cluster/lc_5/out
T_6_5_lc_trk_g3_5
T_6_5_wire_logic_cluster/lc_5/s_r

End 

Net : Inst_eia232.Inst_receiver.n3557
T_4_10_wire_logic_cluster/lc_5/out
T_4_6_sp4_v_t_47
T_5_6_sp4_h_l_3
T_5_6_lc_trk_g0_6
T_5_6_wire_logic_cluster/lc_5/in_1

T_4_10_wire_logic_cluster/lc_5/out
T_4_9_sp4_v_t_42
T_4_5_sp4_v_t_47
T_5_5_sp4_h_l_3
T_6_5_lc_trk_g3_3
T_6_5_wire_logic_cluster/lc_7/cen

T_4_10_wire_logic_cluster/lc_5/out
T_4_6_sp4_v_t_47
T_4_2_sp4_v_t_47
T_4_0_span4_vert_23
T_4_2_lc_trk_g0_2
T_4_2_wire_logic_cluster/lc_3/cen

T_4_10_wire_logic_cluster/lc_5/out
T_4_6_sp4_v_t_47
T_4_2_sp4_v_t_47
T_4_0_span4_vert_23
T_4_2_lc_trk_g0_2
T_4_2_wire_logic_cluster/lc_3/cen

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.match32Register
T_8_12_wire_logic_cluster/lc_0/out
T_9_8_sp4_v_t_36
T_9_4_sp4_v_t_36
T_9_5_lc_trk_g3_4
T_9_5_wire_logic_cluster/lc_2/in_3

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.serialChannelH16
T_6_9_wire_logic_cluster/lc_0/out
T_6_7_sp4_v_t_45
T_6_11_lc_trk_g1_0
T_6_11_wire_logic_cluster/lc_1/in_0

T_6_9_wire_logic_cluster/lc_0/out
T_6_7_sp4_v_t_45
T_6_11_lc_trk_g1_0
T_6_11_wire_logic_cluster/lc_0/in_1

T_6_9_wire_logic_cluster/lc_0/out
T_6_9_lc_trk_g2_0
T_6_9_input_2_0
T_6_9_wire_logic_cluster/lc_0/in_2

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n9075_cascade_
T_6_9_wire_logic_cluster/lc_2/ltout
T_6_9_wire_logic_cluster/lc_3/in_2

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n9078
T_6_9_wire_logic_cluster/lc_3/out
T_6_9_lc_trk_g0_3
T_6_9_wire_logic_cluster/lc_0/in_1

End 

Net : GENERIC_FIFO_1.n7930
T_2_8_wire_logic_cluster/lc_1/cout
T_2_8_wire_logic_cluster/lc_2/in_3

Net : Inst_eia232.Inst_receiver.bytecount_2
T_4_2_wire_logic_cluster/lc_3/out
T_4_2_lc_trk_g0_3
T_4_2_wire_logic_cluster/lc_4/in_3

T_4_2_wire_logic_cluster/lc_3/out
T_4_2_lc_trk_g0_3
T_4_2_wire_logic_cluster/lc_5/in_0

T_4_2_wire_logic_cluster/lc_3/out
T_4_2_lc_trk_g0_3
T_4_2_wire_logic_cluster/lc_0/in_3

T_4_2_wire_logic_cluster/lc_3/out
T_4_2_lc_trk_g0_3
T_4_2_wire_logic_cluster/lc_3/in_0

End 

Net : Inst_eia232.Inst_transmitter.counter_3
T_1_7_wire_logic_cluster/lc_0/out
T_1_6_lc_trk_g1_0
T_1_6_wire_logic_cluster/lc_2/in_1

T_1_7_wire_logic_cluster/lc_0/out
T_1_7_lc_trk_g1_0
T_1_7_wire_logic_cluster/lc_2/in_1

T_1_7_wire_logic_cluster/lc_0/out
T_1_7_lc_trk_g1_0
T_1_7_wire_logic_cluster/lc_0/in_1

End 

Net : Inst_eia232.Inst_transmitter.counter_2
T_1_7_wire_logic_cluster/lc_5/out
T_1_6_lc_trk_g1_5
T_1_6_input_2_2
T_1_6_wire_logic_cluster/lc_2/in_2

T_1_7_wire_logic_cluster/lc_5/out
T_1_7_lc_trk_g1_5
T_1_7_wire_logic_cluster/lc_2/in_0

T_1_7_wire_logic_cluster/lc_5/out
T_1_7_lc_trk_g1_5
T_1_7_input_2_0
T_1_7_wire_logic_cluster/lc_0/in_2

T_1_7_wire_logic_cluster/lc_5/out
T_1_7_lc_trk_g1_5
T_1_7_wire_logic_cluster/lc_5/in_3

End 

Net : Inst_core.n8837
T_11_3_wire_logic_cluster/lc_6/out
T_10_3_sp4_h_l_4
T_9_0_span4_vert_33
T_9_2_lc_trk_g1_4
T_9_2_wire_logic_cluster/lc_6/in_3

T_11_3_wire_logic_cluster/lc_6/out
T_11_2_lc_trk_g1_6
T_11_2_wire_logic_cluster/lc_0/in_3

End 

Net : Inst_eia232.Inst_receiver.n7_cascade_
T_5_4_wire_logic_cluster/lc_4/ltout
T_5_4_wire_logic_cluster/lc_5/in_2

End 

Net : Inst_eia232.Inst_receiver.n8782_cascade_
T_5_2_wire_logic_cluster/lc_3/ltout
T_5_2_wire_logic_cluster/lc_4/in_2

End 

Net : Inst_eia232.Inst_receiver.nstate_2_N_133_1
T_5_4_wire_logic_cluster/lc_5/out
T_6_0_span4_vert_46
T_5_2_lc_trk_g2_3
T_5_2_wire_logic_cluster/lc_3/in_0

T_5_4_wire_logic_cluster/lc_5/out
T_6_0_span4_vert_46
T_5_2_lc_trk_g2_3
T_5_2_wire_logic_cluster/lc_0/in_3

T_5_4_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g0_5
T_5_5_wire_logic_cluster/lc_4/in_3

T_5_4_wire_logic_cluster/lc_5/out
T_6_0_span4_vert_46
T_5_1_lc_trk_g3_6
T_5_1_wire_logic_cluster/lc_5/in_0

T_5_4_wire_logic_cluster/lc_5/out
T_6_0_span4_vert_46
T_5_2_lc_trk_g2_3
T_5_2_wire_logic_cluster/lc_6/in_3

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n8626
T_11_3_wire_logic_cluster/lc_5/out
T_12_2_sp4_v_t_43
T_12_0_span4_vert_20
T_12_1_lc_trk_g0_4
T_12_1_wire_logic_cluster/lc_5/s_r

End 

Net : Inst_core.Inst_decoder.n6
T_8_1_wire_logic_cluster/lc_1/out
T_9_1_lc_trk_g1_1
T_9_1_wire_logic_cluster/lc_3/in_3

End 

Net : flagDemux
T_4_7_wire_logic_cluster/lc_5/out
T_4_6_sp4_v_t_42
T_5_10_sp4_h_l_1
T_8_10_sp4_v_t_36
T_7_13_lc_trk_g2_4
T_7_13_wire_logic_cluster/lc_7/in_3

T_4_7_wire_logic_cluster/lc_5/out
T_4_6_sp4_v_t_42
T_5_10_sp4_h_l_1
T_8_10_sp4_v_t_36
T_7_13_lc_trk_g2_4
T_7_13_wire_logic_cluster/lc_4/in_0

T_4_7_wire_logic_cluster/lc_5/out
T_4_6_sp4_v_t_42
T_5_10_sp4_h_l_1
T_8_10_sp4_v_t_36
T_7_13_lc_trk_g2_4
T_7_13_wire_logic_cluster/lc_6/in_0

T_4_7_wire_logic_cluster/lc_5/out
T_4_6_sp4_v_t_42
T_5_10_sp4_h_l_1
T_8_10_sp4_v_t_36
T_7_13_lc_trk_g2_4
T_7_13_wire_logic_cluster/lc_3/in_1

T_4_7_wire_logic_cluster/lc_5/out
T_4_6_sp4_v_t_42
T_5_10_sp4_h_l_1
T_8_10_sp4_v_t_36
T_7_13_lc_trk_g2_4
T_7_13_wire_logic_cluster/lc_5/in_3

T_4_7_wire_logic_cluster/lc_5/out
T_4_6_sp4_v_t_42
T_5_10_sp4_h_l_1
T_8_10_sp4_v_t_36
T_8_14_sp4_v_t_36
T_8_16_lc_trk_g3_1
T_8_16_wire_logic_cluster/lc_2/in_0

T_4_7_wire_logic_cluster/lc_5/out
T_4_6_sp4_v_t_42
T_5_10_sp4_h_l_1
T_8_10_sp4_v_t_36
T_8_14_sp4_v_t_36
T_8_16_lc_trk_g3_1
T_8_16_wire_logic_cluster/lc_4/in_0

T_4_7_wire_logic_cluster/lc_5/out
T_4_6_sp4_v_t_42
T_5_10_sp4_h_l_1
T_8_10_sp4_v_t_36
T_8_14_sp4_v_t_36
T_8_16_lc_trk_g3_1
T_8_16_wire_logic_cluster/lc_6/in_0

T_4_7_wire_logic_cluster/lc_5/out
T_4_6_sp4_v_t_42
T_5_10_sp4_h_l_1
T_8_10_sp4_v_t_36
T_8_14_sp4_v_t_36
T_8_16_lc_trk_g3_1
T_8_16_wire_logic_cluster/lc_0/in_0

T_4_7_wire_logic_cluster/lc_5/out
T_4_5_sp4_v_t_39
T_4_9_sp4_v_t_40
T_5_13_sp4_h_l_5
T_6_13_lc_trk_g2_5
T_6_13_wire_logic_cluster/lc_4/in_3

T_4_7_wire_logic_cluster/lc_5/out
T_4_6_sp4_v_t_42
T_5_10_sp4_h_l_1
T_8_10_sp4_v_t_36
T_8_14_sp4_v_t_36
T_8_16_lc_trk_g3_1
T_8_16_wire_logic_cluster/lc_1/in_3

T_4_7_wire_logic_cluster/lc_5/out
T_4_6_sp4_v_t_42
T_5_10_sp4_h_l_1
T_8_10_sp4_v_t_36
T_8_14_sp4_v_t_36
T_8_16_lc_trk_g3_1
T_8_16_wire_logic_cluster/lc_3/in_3

T_4_7_wire_logic_cluster/lc_5/out
T_4_6_sp4_v_t_42
T_5_10_sp4_h_l_1
T_8_10_sp4_v_t_36
T_8_14_sp4_v_t_36
T_8_16_lc_trk_g3_1
T_8_16_wire_logic_cluster/lc_5/in_3

T_4_7_wire_logic_cluster/lc_5/out
T_4_6_sp4_v_t_42
T_5_10_sp4_h_l_1
T_8_10_sp4_v_t_36
T_8_14_sp4_v_t_36
T_8_16_lc_trk_g3_1
T_8_16_wire_logic_cluster/lc_7/in_3

T_4_7_wire_logic_cluster/lc_5/out
T_3_7_sp4_h_l_2
T_7_7_sp4_h_l_2
T_10_7_sp4_v_t_39
T_9_8_lc_trk_g2_7
T_9_8_wire_logic_cluster/lc_0/in_3

T_4_7_wire_logic_cluster/lc_5/out
T_3_7_sp4_h_l_2
T_7_7_sp4_h_l_2
T_10_3_sp4_v_t_39
T_9_4_lc_trk_g2_7
T_9_4_wire_logic_cluster/lc_0/in_3

T_4_7_wire_logic_cluster/lc_5/out
T_4_6_sp4_v_t_42
T_5_10_sp4_h_l_1
T_8_10_sp4_v_t_36
T_8_12_lc_trk_g2_1
T_8_12_wire_logic_cluster/lc_0/in_3

T_4_7_wire_logic_cluster/lc_5/out
T_3_7_sp4_h_l_2
T_6_7_sp4_v_t_42
T_6_11_lc_trk_g1_7
T_6_11_wire_logic_cluster/lc_2/in_0

T_4_7_wire_logic_cluster/lc_5/out
T_3_7_sp4_h_l_2
T_6_7_sp4_v_t_42
T_6_11_lc_trk_g1_7
T_6_11_wire_logic_cluster/lc_4/in_0

T_4_7_wire_logic_cluster/lc_5/out
T_3_7_sp4_h_l_2
T_6_7_sp4_v_t_42
T_6_11_lc_trk_g1_7
T_6_11_wire_logic_cluster/lc_6/in_0

T_4_7_wire_logic_cluster/lc_5/out
T_3_7_sp4_h_l_2
T_6_7_sp4_v_t_42
T_6_11_lc_trk_g1_7
T_6_11_wire_logic_cluster/lc_0/in_0

T_4_7_wire_logic_cluster/lc_5/out
T_4_5_sp4_v_t_39
T_5_5_sp4_h_l_2
T_7_5_lc_trk_g3_7
T_7_5_wire_logic_cluster/lc_2/in_0

T_4_7_wire_logic_cluster/lc_5/out
T_4_5_sp4_v_t_39
T_5_5_sp4_h_l_2
T_7_5_lc_trk_g3_7
T_7_5_wire_logic_cluster/lc_4/in_0

T_4_7_wire_logic_cluster/lc_5/out
T_4_5_sp4_v_t_39
T_5_5_sp4_h_l_2
T_7_5_lc_trk_g3_7
T_7_5_wire_logic_cluster/lc_6/in_0

T_4_7_wire_logic_cluster/lc_5/out
T_4_5_sp4_v_t_39
T_5_5_sp4_h_l_2
T_7_5_lc_trk_g3_7
T_7_5_wire_logic_cluster/lc_0/in_0

T_4_7_wire_logic_cluster/lc_5/out
T_3_7_sp4_h_l_2
T_6_7_sp4_v_t_42
T_6_11_lc_trk_g1_7
T_6_11_wire_logic_cluster/lc_1/in_3

T_4_7_wire_logic_cluster/lc_5/out
T_3_7_sp4_h_l_2
T_6_7_sp4_v_t_42
T_6_11_lc_trk_g1_7
T_6_11_wire_logic_cluster/lc_3/in_3

T_4_7_wire_logic_cluster/lc_5/out
T_3_7_sp4_h_l_2
T_6_7_sp4_v_t_42
T_6_11_lc_trk_g1_7
T_6_11_wire_logic_cluster/lc_5/in_3

T_4_7_wire_logic_cluster/lc_5/out
T_3_7_sp4_h_l_2
T_6_7_sp4_v_t_42
T_6_11_lc_trk_g1_7
T_6_11_wire_logic_cluster/lc_7/in_3

T_4_7_wire_logic_cluster/lc_5/out
T_4_5_sp4_v_t_39
T_5_5_sp4_h_l_2
T_7_5_lc_trk_g3_7
T_7_5_wire_logic_cluster/lc_1/in_3

T_4_7_wire_logic_cluster/lc_5/out
T_4_5_sp4_v_t_39
T_5_5_sp4_h_l_2
T_7_5_lc_trk_g3_7
T_7_5_wire_logic_cluster/lc_3/in_3

T_4_7_wire_logic_cluster/lc_5/out
T_4_5_sp4_v_t_39
T_5_5_sp4_h_l_2
T_7_5_lc_trk_g3_7
T_7_5_wire_logic_cluster/lc_5/in_3

T_4_7_wire_logic_cluster/lc_5/out
T_4_5_sp4_v_t_39
T_5_5_sp4_h_l_2
T_7_5_lc_trk_g3_7
T_7_5_wire_logic_cluster/lc_7/in_3

T_4_7_wire_logic_cluster/lc_5/out
T_4_6_sp4_v_t_42
T_4_9_lc_trk_g0_2
T_4_9_wire_logic_cluster/lc_2/in_0

T_4_7_wire_logic_cluster/lc_5/out
T_4_6_sp4_v_t_42
T_4_9_lc_trk_g0_2
T_4_9_wire_logic_cluster/lc_4/in_0

T_4_7_wire_logic_cluster/lc_5/out
T_4_6_sp4_v_t_42
T_4_9_lc_trk_g0_2
T_4_9_wire_logic_cluster/lc_6/in_0

T_4_7_wire_logic_cluster/lc_5/out
T_4_6_sp4_v_t_42
T_4_9_lc_trk_g0_2
T_4_9_wire_logic_cluster/lc_0/in_0

T_4_7_wire_logic_cluster/lc_5/out
T_3_7_sp4_h_l_2
T_2_7_lc_trk_g0_2
T_2_7_wire_logic_cluster/lc_5/in_3

T_4_7_wire_logic_cluster/lc_5/out
T_4_6_sp4_v_t_42
T_4_9_lc_trk_g0_2
T_4_9_wire_logic_cluster/lc_1/in_3

T_4_7_wire_logic_cluster/lc_5/out
T_4_6_sp4_v_t_42
T_4_9_lc_trk_g0_2
T_4_9_wire_logic_cluster/lc_3/in_3

T_4_7_wire_logic_cluster/lc_5/out
T_4_6_sp4_v_t_42
T_4_9_lc_trk_g0_2
T_4_9_wire_logic_cluster/lc_5/in_3

T_4_7_wire_logic_cluster/lc_5/out
T_4_6_sp4_v_t_42
T_4_9_lc_trk_g0_2
T_4_9_wire_logic_cluster/lc_7/in_3

T_4_7_wire_logic_cluster/lc_5/out
T_4_7_lc_trk_g1_5
T_4_7_wire_logic_cluster/lc_5/in_3

End 

Net : Inst_core.Inst_sync.n2566
T_7_13_wire_logic_cluster/lc_7/out
T_7_12_sp4_v_t_46
T_7_15_lc_trk_g0_6
T_7_15_wire_logic_cluster/lc_6/in_0

T_7_13_wire_logic_cluster/lc_7/out
T_7_12_sp4_v_t_46
T_7_15_lc_trk_g0_6
T_7_15_wire_logic_cluster/lc_3/in_1

T_7_13_wire_logic_cluster/lc_7/out
T_7_12_sp4_v_t_46
T_6_15_lc_trk_g3_6
T_6_15_wire_logic_cluster/lc_3/in_0

T_7_13_wire_logic_cluster/lc_7/out
T_7_12_sp4_v_t_46
T_6_15_lc_trk_g3_6
T_6_15_wire_logic_cluster/lc_6/in_3

T_7_13_wire_logic_cluster/lc_7/out
T_7_12_lc_trk_g1_7
T_7_12_wire_logic_cluster/lc_0/in_0

T_7_13_wire_logic_cluster/lc_7/out
T_7_12_lc_trk_g1_7
T_7_12_wire_logic_cluster/lc_1/in_1

T_7_13_wire_logic_cluster/lc_7/out
T_7_14_lc_trk_g0_7
T_7_14_wire_logic_cluster/lc_0/in_1

T_7_13_wire_logic_cluster/lc_7/out
T_6_13_lc_trk_g3_7
T_6_13_wire_logic_cluster/lc_5/in_3

End 

Net : Inst_core.Inst_sync.n9129
T_7_15_wire_logic_cluster/lc_6/out
T_7_12_sp4_v_t_36
T_6_13_lc_trk_g2_4
T_6_13_wire_logic_cluster/lc_6/in_0

End 

Net : configRegister_17
T_11_8_wire_logic_cluster/lc_0/out
T_11_5_sp4_v_t_40
T_11_6_lc_trk_g2_0
T_11_6_wire_logic_cluster/lc_4/in_0

T_11_8_wire_logic_cluster/lc_0/out
T_11_8_lc_trk_g1_0
T_11_8_wire_logic_cluster/lc_0/in_3

End 

Net : Inst_eia232.Inst_transmitter.n3652
T_2_5_wire_logic_cluster/lc_6/out
T_2_4_lc_trk_g0_6
T_2_4_wire_logic_cluster/lc_3/in_3

T_2_5_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_44
T_3_4_sp4_h_l_2
T_2_0_span4_vert_42
T_2_3_lc_trk_g0_2
T_2_3_wire_logic_cluster/lc_6/cen

T_2_5_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_44
T_3_4_sp4_h_l_2
T_2_0_span4_vert_42
T_2_3_lc_trk_g0_2
T_2_3_wire_logic_cluster/lc_6/cen

T_2_5_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_44
T_3_4_sp4_h_l_2
T_2_0_span4_vert_42
T_2_3_lc_trk_g0_2
T_2_3_wire_logic_cluster/lc_6/cen

T_2_5_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_44
T_3_4_sp4_h_l_2
T_2_0_span4_vert_42
T_2_3_lc_trk_g0_2
T_2_3_wire_logic_cluster/lc_6/cen

T_2_5_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_44
T_3_4_sp4_h_l_2
T_2_4_lc_trk_g0_2
T_2_4_wire_logic_cluster/lc_3/cen

T_2_5_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_44
T_3_4_sp4_h_l_2
T_2_4_lc_trk_g0_2
T_2_4_wire_logic_cluster/lc_3/cen

End 

Net : GENERIC_FIFO_1.n7929
T_2_8_wire_logic_cluster/lc_0/cout
T_2_8_wire_logic_cluster/lc_1/in_3

Net : Inst_eia232.Inst_transmitter.n6703
T_2_4_wire_logic_cluster/lc_3/out
T_2_3_sp4_v_t_38
T_2_7_sp4_v_t_46
T_2_9_lc_trk_g2_3
T_2_9_wire_logic_cluster/lc_6/in_1

T_2_4_wire_logic_cluster/lc_3/out
T_2_3_sp4_v_t_38
T_2_7_lc_trk_g1_3
T_2_7_wire_logic_cluster/lc_3/in_1

T_2_4_wire_logic_cluster/lc_3/out
T_2_3_lc_trk_g1_3
T_2_3_wire_logic_cluster/lc_0/in_0

T_2_4_wire_logic_cluster/lc_3/out
T_2_4_lc_trk_g0_3
T_2_4_wire_logic_cluster/lc_7/in_0

T_2_4_wire_logic_cluster/lc_3/out
T_2_4_lc_trk_g0_3
T_2_4_wire_logic_cluster/lc_0/in_1

T_2_4_wire_logic_cluster/lc_3/out
T_2_3_lc_trk_g1_3
T_2_3_wire_logic_cluster/lc_7/in_3

T_2_4_wire_logic_cluster/lc_3/out
T_2_3_lc_trk_g1_3
T_2_3_wire_logic_cluster/lc_3/in_3

T_2_4_wire_logic_cluster/lc_3/out
T_2_3_lc_trk_g1_3
T_2_3_wire_logic_cluster/lc_5/in_3

End 

Net : configRegister_17_adj_1303
T_9_6_wire_logic_cluster/lc_0/out
T_10_2_sp4_v_t_36
T_9_5_lc_trk_g2_4
T_9_5_wire_logic_cluster/lc_2/in_0

T_9_6_wire_logic_cluster/lc_0/out
T_9_6_lc_trk_g1_0
T_9_6_wire_logic_cluster/lc_0/in_3

End 

Net : Inst_core.Inst_sync.n2564
T_7_13_wire_logic_cluster/lc_4/out
T_7_12_sp4_v_t_40
T_7_15_lc_trk_g1_0
T_7_15_wire_logic_cluster/lc_6/in_1

T_7_13_wire_logic_cluster/lc_4/out
T_7_12_sp4_v_t_40
T_7_15_lc_trk_g1_0
T_7_15_wire_logic_cluster/lc_3/in_0

T_7_13_wire_logic_cluster/lc_4/out
T_7_11_sp4_v_t_37
T_4_15_sp4_h_l_5
T_6_15_lc_trk_g2_0
T_6_15_wire_logic_cluster/lc_6/in_0

T_7_13_wire_logic_cluster/lc_4/out
T_7_11_sp4_v_t_37
T_4_15_sp4_h_l_5
T_6_15_lc_trk_g2_0
T_6_15_wire_logic_cluster/lc_3/in_1

T_7_13_wire_logic_cluster/lc_4/out
T_7_11_sp4_v_t_37
T_4_15_sp4_h_l_5
T_6_15_lc_trk_g2_0
T_6_15_wire_logic_cluster/lc_4/in_0

T_7_13_wire_logic_cluster/lc_4/out
T_7_11_sp4_v_t_37
T_4_15_sp4_h_l_5
T_6_15_lc_trk_g2_0
T_6_15_wire_logic_cluster/lc_7/in_3

T_7_13_wire_logic_cluster/lc_4/out
T_7_12_lc_trk_g0_4
T_7_12_wire_logic_cluster/lc_7/in_1

T_7_13_wire_logic_cluster/lc_4/out
T_6_13_lc_trk_g3_4
T_6_13_wire_logic_cluster/lc_6/in_3

End 

Net : bwd_2
T_8_9_wire_logic_cluster/lc_1/out
T_9_7_sp4_v_t_46
T_10_11_sp4_h_l_5
T_11_11_lc_trk_g2_5
T_11_11_wire_logic_cluster/lc_0/in_1

T_8_9_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g3_1
T_8_9_wire_logic_cluster/lc_1/in_3

End 

Net : Inst_core.Inst_controller.n17_cascade_
T_11_11_wire_logic_cluster/lc_0/ltout
T_11_11_wire_logic_cluster/lc_1/in_2

End 

Net : Inst_core.Inst_sampler.n7970
T_9_16_wire_logic_cluster/lc_6/cout
T_9_16_wire_logic_cluster/lc_7/in_3

End 

Net : Inst_core.state_1_adj_1134
T_9_2_wire_logic_cluster/lc_1/out
T_8_1_lc_trk_g2_1
T_8_1_wire_logic_cluster/lc_6/in_1

T_9_2_wire_logic_cluster/lc_1/out
T_8_1_lc_trk_g2_1
T_8_1_wire_logic_cluster/lc_4/in_3

T_9_2_wire_logic_cluster/lc_1/out
T_8_1_lc_trk_g3_1
T_8_1_wire_logic_cluster/lc_5/in_3

T_9_2_wire_logic_cluster/lc_1/out
T_9_1_lc_trk_g0_1
T_9_1_wire_logic_cluster/lc_3/in_0

T_9_2_wire_logic_cluster/lc_1/out
T_9_2_lc_trk_g3_1
T_9_2_wire_logic_cluster/lc_1/in_1

T_9_2_wire_logic_cluster/lc_1/out
T_9_2_lc_trk_g0_1
T_9_2_input_2_5
T_9_2_wire_logic_cluster/lc_5/in_2

End 

Net : Inst_eia232.Inst_receiver.n8_cascade_
T_5_2_wire_logic_cluster/lc_0/ltout
T_5_2_wire_logic_cluster/lc_1/in_2

End 

Net : Inst_eia232.state_0
T_5_2_wire_logic_cluster/lc_7/out
T_5_0_span4_vert_27
T_5_3_sp4_v_t_43
T_5_7_sp4_v_t_43
T_4_10_lc_trk_g3_3
T_4_10_wire_logic_cluster/lc_5/in_3

T_5_2_wire_logic_cluster/lc_7/out
T_5_0_span4_vert_27
T_5_3_sp4_v_t_43
T_5_7_sp4_v_t_43
T_4_10_lc_trk_g3_3
T_4_10_wire_logic_cluster/lc_7/in_3

T_5_2_wire_logic_cluster/lc_7/out
T_5_2_lc_trk_g1_7
T_5_2_wire_logic_cluster/lc_5/in_1

T_5_2_wire_logic_cluster/lc_7/out
T_4_1_lc_trk_g3_7
T_4_1_wire_logic_cluster/lc_7/in_3

T_5_2_wire_logic_cluster/lc_7/out
T_5_0_span4_vert_27
T_5_3_sp4_v_t_43
T_5_5_lc_trk_g3_6
T_5_5_wire_logic_cluster/lc_1/in_0

T_5_2_wire_logic_cluster/lc_7/out
T_5_0_span4_vert_27
T_5_3_sp4_v_t_43
T_5_5_lc_trk_g3_6
T_5_5_wire_logic_cluster/lc_3/in_0

T_5_2_wire_logic_cluster/lc_7/out
T_5_2_lc_trk_g1_7
T_5_2_wire_logic_cluster/lc_3/in_3

T_5_2_wire_logic_cluster/lc_7/out
T_5_2_lc_trk_g1_7
T_5_2_wire_logic_cluster/lc_0/in_0

T_5_2_wire_logic_cluster/lc_7/out
T_5_0_span4_vert_27
T_5_3_sp4_v_t_43
T_5_5_lc_trk_g3_6
T_5_5_wire_logic_cluster/lc_4/in_1

T_5_2_wire_logic_cluster/lc_7/out
T_5_1_lc_trk_g1_7
T_5_1_wire_logic_cluster/lc_4/in_0

T_5_2_wire_logic_cluster/lc_7/out
T_4_2_lc_trk_g3_7
T_4_2_wire_logic_cluster/lc_7/in_3

T_5_2_wire_logic_cluster/lc_7/out
T_5_3_lc_trk_g0_7
T_5_3_input_2_7
T_5_3_wire_logic_cluster/lc_7/in_2

T_5_2_wire_logic_cluster/lc_7/out
T_5_1_lc_trk_g1_7
T_5_1_wire_logic_cluster/lc_5/in_3

T_5_2_wire_logic_cluster/lc_7/out
T_5_2_lc_trk_g1_7
T_5_2_input_2_2
T_5_2_wire_logic_cluster/lc_2/in_2

T_5_2_wire_logic_cluster/lc_7/out
T_5_1_lc_trk_g1_7
T_5_1_wire_logic_cluster/lc_1/in_3

T_5_2_wire_logic_cluster/lc_7/out
T_5_2_lc_trk_g1_7
T_5_2_wire_logic_cluster/lc_6/in_0

T_5_2_wire_logic_cluster/lc_7/out
T_5_1_lc_trk_g1_7
T_5_1_wire_logic_cluster/lc_6/in_0

T_5_2_wire_logic_cluster/lc_7/out
T_5_1_lc_trk_g1_7
T_5_1_wire_logic_cluster/lc_0/in_0

End 

Net : memoryOut_5
T_6_15_wire_logic_cluster/lc_5/out
T_7_11_sp4_v_t_46
T_4_11_sp4_h_l_5
T_3_7_sp4_v_t_40
T_2_9_lc_trk_g1_5
T_2_9_wire_logic_cluster/lc_2/in_0

T_6_15_wire_logic_cluster/lc_5/out
T_6_15_sp12_h_l_1
T_5_3_sp12_v_t_22
T_5_9_lc_trk_g3_5
T_5_9_wire_logic_cluster/lc_5/in_3

T_6_15_wire_logic_cluster/lc_5/out
T_7_11_sp4_v_t_46
T_7_7_sp4_v_t_39
T_6_9_lc_trk_g1_2
T_6_9_wire_logic_cluster/lc_3/in_0

T_6_15_wire_logic_cluster/lc_5/out
T_6_15_sp12_h_l_1
T_5_3_sp12_v_t_22
T_5_8_lc_trk_g2_6
T_5_8_wire_logic_cluster/lc_1/in_3

T_6_15_wire_logic_cluster/lc_5/out
T_7_11_sp4_v_t_46
T_4_11_sp4_h_l_5
T_3_11_sp4_v_t_46
T_3_7_sp4_v_t_39
T_2_10_lc_trk_g2_7
T_2_10_wire_logic_cluster/lc_4/in_3

T_6_15_wire_logic_cluster/lc_5/out
T_7_11_sp4_v_t_46
T_4_11_sp4_h_l_5
T_3_11_sp4_v_t_46
T_3_7_sp4_v_t_39
T_3_9_lc_trk_g2_2
T_3_9_wire_bram/ram/WDATA_5

T_6_15_wire_logic_cluster/lc_5/out
T_5_15_sp4_h_l_2
T_8_11_sp4_v_t_45
T_8_7_sp4_v_t_45
T_8_10_lc_trk_g1_5
T_8_10_input_2_0
T_8_10_wire_logic_cluster/lc_0/in_2

T_6_15_wire_logic_cluster/lc_5/out
T_0_15_span12_horz_6
T_9_3_sp12_v_t_22
T_9_5_lc_trk_g3_5
T_9_5_input_2_0
T_9_5_wire_logic_cluster/lc_0/in_2

T_6_15_wire_logic_cluster/lc_5/out
T_5_15_sp4_h_l_2
T_8_11_sp4_v_t_39
T_8_14_lc_trk_g1_7
T_8_14_input_2_0
T_8_14_wire_logic_cluster/lc_0/in_2

T_6_15_wire_logic_cluster/lc_5/out
T_6_15_lc_trk_g1_5
T_6_15_wire_logic_cluster/lc_5/in_1

End 

Net : Inst_eia232.Inst_prescaler.counter_4__N_38
T_5_5_wire_logic_cluster/lc_6/out
T_4_5_sp4_h_l_4
T_3_5_sp4_v_t_47
T_3_9_sp4_v_t_47
T_3_13_sp4_v_t_36
T_2_16_lc_trk_g2_4
T_2_16_wire_logic_cluster/lc_5/s_r

T_5_5_wire_logic_cluster/lc_6/out
T_4_5_sp4_h_l_4
T_3_5_sp4_v_t_47
T_3_9_sp4_v_t_47
T_3_13_sp4_v_t_36
T_2_16_lc_trk_g2_4
T_2_16_wire_logic_cluster/lc_5/s_r

End 

Net : bwd_0
T_12_10_wire_logic_cluster/lc_1/out
T_11_11_lc_trk_g1_1
T_11_11_input_2_4
T_11_11_wire_logic_cluster/lc_4/in_2

T_12_10_wire_logic_cluster/lc_1/out
T_12_10_lc_trk_g3_1
T_12_10_wire_logic_cluster/lc_1/in_3

End 

Net : Inst_eia232.Inst_prescaler.counter_1
T_2_16_wire_logic_cluster/lc_0/out
T_2_13_sp4_v_t_40
T_2_9_sp4_v_t_40
T_2_5_sp4_v_t_40
T_3_5_sp4_h_l_10
T_5_5_lc_trk_g2_7
T_5_5_wire_logic_cluster/lc_6/in_1

T_2_16_wire_logic_cluster/lc_0/out
T_2_13_sp4_v_t_40
T_2_9_sp4_v_t_40
T_2_5_sp4_v_t_40
T_3_5_sp4_h_l_10
T_6_5_sp4_v_t_38
T_5_6_lc_trk_g2_6
T_5_6_wire_logic_cluster/lc_7/in_1

T_2_16_wire_logic_cluster/lc_0/out
T_2_16_lc_trk_g1_0
T_2_16_wire_logic_cluster/lc_0/in_3

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n9087_cascade_
T_5_9_wire_logic_cluster/lc_4/ltout
T_5_9_wire_logic_cluster/lc_5/in_2

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n9090_cascade_
T_5_9_wire_logic_cluster/lc_5/ltout
T_5_9_wire_logic_cluster/lc_6/in_2

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.serialChannelH16
T_5_9_wire_logic_cluster/lc_6/out
T_6_8_sp4_v_t_45
T_6_12_sp4_v_t_45
T_7_16_sp4_h_l_2
T_8_16_lc_trk_g3_2
T_8_16_wire_logic_cluster/lc_1/in_0

T_5_9_wire_logic_cluster/lc_6/out
T_6_8_sp4_v_t_45
T_6_12_sp4_v_t_45
T_7_16_sp4_h_l_2
T_8_16_lc_trk_g3_2
T_8_16_wire_logic_cluster/lc_0/in_1

T_5_9_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g3_6
T_5_9_wire_logic_cluster/lc_6/in_3

End 

Net : Inst_eia232.state_2
T_5_1_wire_logic_cluster/lc_7/out
T_5_0_span4_vert_30
T_5_3_sp4_v_t_39
T_5_7_sp4_v_t_47
T_4_10_lc_trk_g3_7
T_4_10_wire_logic_cluster/lc_5/in_1

T_5_1_wire_logic_cluster/lc_7/out
T_5_0_span4_vert_30
T_5_3_sp4_v_t_39
T_5_5_lc_trk_g3_2
T_5_5_wire_logic_cluster/lc_2/in_3

T_5_1_wire_logic_cluster/lc_7/out
T_5_0_span4_vert_30
T_5_3_sp4_v_t_39
T_5_7_sp4_v_t_47
T_4_10_lc_trk_g3_7
T_4_10_wire_logic_cluster/lc_7/in_1

T_5_1_wire_logic_cluster/lc_7/out
T_5_2_lc_trk_g0_7
T_5_2_wire_logic_cluster/lc_5/in_0

T_5_1_wire_logic_cluster/lc_7/out
T_4_1_lc_trk_g2_7
T_4_1_wire_logic_cluster/lc_7/in_0

T_5_1_wire_logic_cluster/lc_7/out
T_5_0_span4_vert_30
T_5_3_sp4_v_t_39
T_5_5_lc_trk_g2_2
T_5_5_wire_logic_cluster/lc_1/in_3

T_5_1_wire_logic_cluster/lc_7/out
T_5_2_lc_trk_g0_7
T_5_2_input_2_3
T_5_2_wire_logic_cluster/lc_3/in_2

T_5_1_wire_logic_cluster/lc_7/out
T_5_2_lc_trk_g0_7
T_5_2_wire_logic_cluster/lc_0/in_1

T_5_1_wire_logic_cluster/lc_7/out
T_4_2_lc_trk_g1_7
T_4_2_wire_logic_cluster/lc_7/in_1

T_5_1_wire_logic_cluster/lc_7/out
T_5_0_span4_vert_30
T_5_3_sp4_v_t_39
T_5_6_lc_trk_g1_7
T_5_6_wire_logic_cluster/lc_5/in_3

T_5_1_wire_logic_cluster/lc_7/out
T_5_1_lc_trk_g0_7
T_5_1_wire_logic_cluster/lc_4/in_3

T_5_1_wire_logic_cluster/lc_7/out
T_5_1_lc_trk_g0_7
T_5_1_wire_logic_cluster/lc_2/in_1

T_5_1_wire_logic_cluster/lc_7/out
T_5_1_lc_trk_g0_7
T_5_1_wire_logic_cluster/lc_7/in_0

T_5_1_wire_logic_cluster/lc_7/out
T_5_2_lc_trk_g0_7
T_5_2_wire_logic_cluster/lc_7/in_0

T_5_1_wire_logic_cluster/lc_7/out
T_5_1_lc_trk_g0_7
T_5_1_wire_logic_cluster/lc_3/in_0

T_5_1_wire_logic_cluster/lc_7/out
T_5_1_lc_trk_g0_7
T_5_1_wire_logic_cluster/lc_0/in_3

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n8844_cascade_
T_9_1_wire_logic_cluster/lc_0/ltout
T_9_1_wire_logic_cluster/lc_1/in_2

End 

Net : bwd_13
T_11_8_wire_logic_cluster/lc_1/out
T_11_5_sp12_v_t_22
T_11_11_lc_trk_g3_5
T_11_11_input_2_0
T_11_11_wire_logic_cluster/lc_0/in_2

T_11_8_wire_logic_cluster/lc_1/out
T_11_8_lc_trk_g3_1
T_11_8_wire_logic_cluster/lc_1/in_3

End 

Net : Inst_core.Inst_sampler.n7969
T_9_16_wire_logic_cluster/lc_5/cout
T_9_16_wire_logic_cluster/lc_6/in_3

Net : memoryOut_4
T_6_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_47
T_6_9_sp4_v_t_47
T_3_9_sp4_h_l_4
T_2_9_lc_trk_g0_4
T_2_9_input_2_2
T_2_9_wire_logic_cluster/lc_2/in_2

T_6_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_47
T_6_9_sp4_v_t_47
T_3_9_sp4_h_l_10
T_5_9_lc_trk_g3_7
T_5_9_wire_logic_cluster/lc_5/in_1

T_6_15_wire_logic_cluster/lc_1/out
T_6_15_sp4_h_l_7
T_5_11_sp4_v_t_37
T_5_7_sp4_v_t_45
T_5_8_lc_trk_g3_5
T_5_8_wire_logic_cluster/lc_1/in_1

T_6_15_wire_logic_cluster/lc_1/out
T_6_4_sp12_v_t_22
T_6_9_lc_trk_g2_6
T_6_9_wire_logic_cluster/lc_3/in_1

T_6_15_wire_logic_cluster/lc_1/out
T_6_15_sp4_h_l_7
T_5_11_sp4_v_t_37
T_5_7_sp4_v_t_45
T_5_3_sp4_v_t_41
T_6_3_sp4_h_l_4
T_10_3_sp4_h_l_7
T_11_3_lc_trk_g3_7
T_11_3_input_2_0
T_11_3_wire_logic_cluster/lc_0/in_2

T_6_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_47
T_6_9_sp4_v_t_47
T_3_13_sp4_h_l_3
T_2_9_sp4_v_t_45
T_2_12_lc_trk_g1_5
T_2_12_wire_logic_cluster/lc_0/in_0

T_6_15_wire_logic_cluster/lc_1/out
T_6_15_sp4_h_l_7
T_5_11_sp4_v_t_37
T_6_11_sp4_h_l_0
T_8_11_lc_trk_g2_5
T_8_11_wire_logic_cluster/lc_0/in_3

T_6_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_47
T_6_9_sp4_v_t_47
T_3_9_sp4_h_l_4
T_3_9_lc_trk_g1_1
T_3_9_wire_bram/ram/WDATA_1

T_6_15_wire_logic_cluster/lc_1/out
T_6_15_sp4_h_l_7
T_9_11_sp4_v_t_42
T_8_13_lc_trk_g0_7
T_8_13_wire_logic_cluster/lc_0/in_3

T_6_15_wire_logic_cluster/lc_1/out
T_6_15_lc_trk_g3_1
T_6_15_wire_logic_cluster/lc_1/in_1

End 

Net : Inst_core.Inst_sync.n9117
T_7_15_wire_logic_cluster/lc_3/out
T_7_11_sp4_v_t_43
T_7_12_lc_trk_g3_3
T_7_12_wire_logic_cluster/lc_7/in_3

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n450
T_9_3_wire_logic_cluster/lc_4/out
T_10_2_sp4_v_t_41
T_11_6_sp4_h_l_4
T_11_6_lc_trk_g1_1
T_11_6_wire_logic_cluster/lc_5/in_3

T_9_3_wire_logic_cluster/lc_4/out
T_9_3_lc_trk_g0_4
T_9_3_input_2_4
T_9_3_wire_logic_cluster/lc_4/in_2

End 

Net : Inst_eia232.Inst_transmitter.n3571
T_2_3_wire_logic_cluster/lc_1/out
T_2_3_lc_trk_g2_1
T_2_3_wire_logic_cluster/lc_0/in_3

End 

Net : Inst_core.Inst_sampler.n7968
T_9_16_wire_logic_cluster/lc_4/cout
T_9_16_wire_logic_cluster/lc_5/in_3

Net : Inst_core.n8518_cascade_
T_8_1_wire_logic_cluster/lc_0/ltout
T_8_1_wire_logic_cluster/lc_1/in_2

End 

Net : flagFilter
T_6_10_wire_logic_cluster/lc_0/out
T_7_6_sp4_v_t_36
T_7_10_sp4_v_t_41
T_7_13_lc_trk_g1_1
T_7_13_wire_logic_cluster/lc_7/in_1

T_6_10_wire_logic_cluster/lc_0/out
T_7_6_sp4_v_t_36
T_7_10_sp4_v_t_41
T_7_13_lc_trk_g0_1
T_7_13_wire_logic_cluster/lc_4/in_1

T_6_10_wire_logic_cluster/lc_0/out
T_7_6_sp4_v_t_36
T_7_10_sp4_v_t_41
T_7_13_lc_trk_g0_1
T_7_13_wire_logic_cluster/lc_3/in_0

T_6_10_wire_logic_cluster/lc_0/out
T_7_6_sp4_v_t_36
T_7_10_sp4_v_t_41
T_7_13_lc_trk_g1_1
T_7_13_wire_logic_cluster/lc_5/in_1

T_6_10_wire_logic_cluster/lc_0/out
T_7_6_sp4_v_t_36
T_7_10_sp4_v_t_41
T_7_13_lc_trk_g0_1
T_7_13_wire_logic_cluster/lc_6/in_1

T_6_10_wire_logic_cluster/lc_0/out
T_6_6_sp12_v_t_23
T_6_13_lc_trk_g2_3
T_6_13_wire_logic_cluster/lc_4/in_1

T_6_10_wire_logic_cluster/lc_0/out
T_6_10_lc_trk_g1_0
T_6_10_wire_logic_cluster/lc_0/in_3

End 

Net : Inst_core.Inst_sync.synchronizedInput180_6
T_7_16_wire_logic_cluster/lc_4/out
T_7_15_lc_trk_g1_4
T_7_15_wire_logic_cluster/lc_6/in_3

T_7_16_wire_logic_cluster/lc_4/out
T_6_16_sp4_h_l_0
T_5_16_lc_trk_g1_0
T_5_16_wire_logic_cluster/lc_4/in_3

End 

Net : Inst_core.n4_cascade_
T_11_12_wire_logic_cluster/lc_3/ltout
T_11_12_wire_logic_cluster/lc_4/in_2

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n553
T_9_2_wire_logic_cluster/lc_7/out
T_9_1_sp4_v_t_46
T_9_5_lc_trk_g0_3
T_9_5_wire_logic_cluster/lc_3/in_0

T_9_2_wire_logic_cluster/lc_7/out
T_9_2_lc_trk_g1_7
T_9_2_wire_logic_cluster/lc_7/in_3

End 

Net : Inst_eia232.Inst_receiver.n7_adj_1264_cascade_
T_4_1_wire_logic_cluster/lc_5/ltout
T_4_1_wire_logic_cluster/lc_6/in_2

End 

Net : Inst_eia232.Inst_receiver.bitcount_1
T_4_1_wire_logic_cluster/lc_4/out
T_4_1_lc_trk_g3_4
T_4_1_wire_logic_cluster/lc_5/in_0

T_4_1_wire_logic_cluster/lc_4/out
T_4_1_lc_trk_g3_4
T_4_1_input_2_1
T_4_1_wire_logic_cluster/lc_1/in_2

T_4_1_wire_logic_cluster/lc_4/out
T_4_1_lc_trk_g3_4
T_4_1_wire_logic_cluster/lc_4/in_3

T_4_1_wire_logic_cluster/lc_4/out
T_4_1_lc_trk_g3_4
T_4_1_wire_logic_cluster/lc_0/in_3

End 

Net : Inst_eia232.Inst_receiver.bitcount_2
T_4_1_wire_logic_cluster/lc_0/out
T_4_1_lc_trk_g0_0
T_4_1_wire_logic_cluster/lc_5/in_1

T_4_1_wire_logic_cluster/lc_0/out
T_4_1_lc_trk_g0_0
T_4_1_wire_logic_cluster/lc_2/in_0

T_4_1_wire_logic_cluster/lc_0/out
T_4_1_lc_trk_g0_0
T_4_1_input_2_0
T_4_1_wire_logic_cluster/lc_0/in_2

End 

Net : Inst_core.Inst_sampler.n7967
T_9_16_wire_logic_cluster/lc_3/cout
T_9_16_wire_logic_cluster/lc_4/in_3

Net : Inst_eia232.Inst_receiver.bitcount_3
T_4_1_wire_logic_cluster/lc_2/out
T_4_1_lc_trk_g3_2
T_4_1_input_2_5
T_4_1_wire_logic_cluster/lc_5/in_2

T_4_1_wire_logic_cluster/lc_2/out
T_4_1_lc_trk_g3_2
T_4_1_wire_logic_cluster/lc_2/in_3

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n22_cascade_
T_9_3_wire_logic_cluster/lc_0/ltout
T_9_3_wire_logic_cluster/lc_1/in_2

End 

Net : Inst_eia232.Inst_receiver.n4628
T_4_10_wire_logic_cluster/lc_7/out
T_4_7_sp4_v_t_38
T_4_3_sp4_v_t_43
T_4_0_span4_vert_33
T_4_2_lc_trk_g0_4
T_4_2_wire_logic_cluster/lc_5/s_r

T_4_10_wire_logic_cluster/lc_7/out
T_4_7_sp4_v_t_38
T_4_3_sp4_v_t_43
T_4_0_span4_vert_33
T_4_2_lc_trk_g0_4
T_4_2_wire_logic_cluster/lc_5/s_r

End 

Net : Inst_eia232.Inst_receiver.n3718
T_4_2_wire_logic_cluster/lc_7/out
T_3_2_sp4_h_l_6
T_6_2_sp4_v_t_46
T_5_6_lc_trk_g2_3
T_5_6_wire_logic_cluster/lc_1/in_0

T_4_2_wire_logic_cluster/lc_7/out
T_3_2_sp4_h_l_6
T_6_2_sp4_v_t_46
T_5_6_lc_trk_g2_3
T_5_6_wire_logic_cluster/lc_2/in_3

T_4_2_wire_logic_cluster/lc_7/out
T_3_2_sp4_h_l_6
T_6_2_sp4_v_t_46
T_5_6_lc_trk_g2_3
T_5_6_wire_logic_cluster/lc_0/in_1

T_4_2_wire_logic_cluster/lc_7/out
T_4_3_lc_trk_g0_7
T_4_3_wire_logic_cluster/lc_7/in_0

T_4_2_wire_logic_cluster/lc_7/out
T_4_3_lc_trk_g0_7
T_4_3_wire_logic_cluster/lc_1/in_0

T_4_2_wire_logic_cluster/lc_7/out
T_4_3_lc_trk_g0_7
T_4_3_wire_logic_cluster/lc_6/in_3

T_4_2_wire_logic_cluster/lc_7/out
T_4_3_lc_trk_g0_7
T_4_3_wire_logic_cluster/lc_0/in_3

T_4_2_wire_logic_cluster/lc_7/out
T_4_3_lc_trk_g0_7
T_4_3_wire_logic_cluster/lc_4/in_3

End 

Net : Inst_core.Inst_sync.synchronizedInput180_3
T_7_16_wire_logic_cluster/lc_3/out
T_7_12_sp4_v_t_43
T_7_13_lc_trk_g2_3
T_7_13_wire_logic_cluster/lc_5/in_0

T_7_16_wire_logic_cluster/lc_3/out
T_7_15_lc_trk_g0_3
T_7_15_wire_logic_cluster/lc_0/in_3

End 

Net : Inst_core.Inst_sync.n2791
T_7_13_wire_logic_cluster/lc_5/out
T_7_12_lc_trk_g0_5
T_7_12_wire_logic_cluster/lc_0/in_3

End 

Net : Inst_eia232.Inst_receiver.n8831_cascade_
T_4_2_wire_logic_cluster/lc_6/ltout
T_4_2_wire_logic_cluster/lc_7/in_2

End 

Net : Inst_eia232.Inst_prescaler.counter_0
T_2_16_wire_logic_cluster/lc_1/out
T_2_5_sp12_v_t_22
T_3_5_sp12_h_l_1
T_5_5_lc_trk_g1_6
T_5_5_wire_logic_cluster/lc_6/in_3

T_2_16_wire_logic_cluster/lc_1/out
T_2_5_sp12_v_t_22
T_2_6_sp4_v_t_44
T_3_6_sp4_h_l_2
T_5_6_lc_trk_g3_7
T_5_6_wire_logic_cluster/lc_7/in_3

T_2_16_wire_logic_cluster/lc_1/out
T_2_16_lc_trk_g3_1
T_2_16_wire_logic_cluster/lc_0/in_0

T_2_16_wire_logic_cluster/lc_1/out
T_2_16_lc_trk_g3_1
T_2_16_wire_logic_cluster/lc_1/in_3

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.match32Register
T_9_8_wire_logic_cluster/lc_0/out
T_9_0_span12_vert_15
T_9_2_lc_trk_g3_4
T_9_2_wire_logic_cluster/lc_0/in_1

T_9_8_wire_logic_cluster/lc_0/out
T_9_0_span12_vert_15
T_9_2_lc_trk_g3_4
T_9_2_wire_logic_cluster/lc_2/in_1

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n3
T_8_1_wire_logic_cluster/lc_5/out
T_7_1_lc_trk_g3_5
T_7_1_wire_logic_cluster/lc_5/s_r

End 

Net : flagInverted
T_7_9_wire_logic_cluster/lc_7/out
T_7_4_sp12_v_t_22
T_7_13_lc_trk_g3_6
T_7_13_wire_logic_cluster/lc_7/in_0

T_7_9_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g2_7
T_7_9_wire_logic_cluster/lc_7/in_0

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.serialChannelL16
T_5_9_wire_logic_cluster/lc_3/out
T_5_9_sp4_h_l_11
T_8_9_sp4_v_t_46
T_8_13_sp4_v_t_42
T_8_16_lc_trk_g0_2
T_8_16_input_2_0
T_8_16_wire_logic_cluster/lc_0/in_2

T_5_9_wire_logic_cluster/lc_3/out
T_5_9_sp4_h_l_11
T_5_9_lc_trk_g0_6
T_5_9_wire_logic_cluster/lc_3/in_3

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n9081_cascade_
T_5_9_wire_logic_cluster/lc_1/ltout
T_5_9_wire_logic_cluster/lc_2/in_2

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n9084_cascade_
T_5_9_wire_logic_cluster/lc_2/ltout
T_5_9_wire_logic_cluster/lc_3/in_2

End 

Net : memoryOut_3
T_7_12_wire_logic_cluster/lc_6/out
T_7_9_sp4_v_t_36
T_4_9_sp4_h_l_1
T_5_9_lc_trk_g3_1
T_5_9_wire_logic_cluster/lc_1/in_1

T_7_12_wire_logic_cluster/lc_6/out
T_6_12_sp12_h_l_0
T_5_0_span12_vert_23
T_5_8_lc_trk_g3_0
T_5_8_wire_logic_cluster/lc_3/in_0

T_7_12_wire_logic_cluster/lc_6/out
T_6_12_sp12_h_l_0
T_5_0_span12_vert_23
T_5_6_sp4_v_t_39
T_4_8_lc_trk_g0_2
T_4_8_wire_logic_cluster/lc_1/in_1

T_7_12_wire_logic_cluster/lc_6/out
T_7_9_sp4_v_t_36
T_4_9_sp4_h_l_1
T_6_9_lc_trk_g3_4
T_6_9_wire_logic_cluster/lc_4/in_1

T_7_12_wire_logic_cluster/lc_6/out
T_6_12_sp4_h_l_4
T_9_8_sp4_v_t_47
T_9_4_sp4_v_t_43
T_10_4_sp4_h_l_11
T_12_4_lc_trk_g2_6
T_12_4_input_2_0
T_12_4_wire_logic_cluster/lc_0/in_2

T_7_12_wire_logic_cluster/lc_6/out
T_7_9_sp4_v_t_36
T_8_13_sp4_h_l_7
T_11_13_sp4_v_t_37
T_11_14_lc_trk_g3_5
T_11_14_wire_logic_cluster/lc_3/in_3

T_7_12_wire_logic_cluster/lc_6/out
T_6_12_sp12_h_l_0
T_5_0_span12_vert_23
T_5_8_lc_trk_g3_0
T_5_8_wire_logic_cluster/lc_6/in_3

T_7_12_wire_logic_cluster/lc_6/out
T_6_12_sp4_h_l_4
T_9_8_sp4_v_t_47
T_9_10_lc_trk_g3_2
T_9_10_wire_logic_cluster/lc_2/in_3

T_7_12_wire_logic_cluster/lc_6/out
T_0_12_span12_horz_7
T_3_12_lc_trk_g0_4
T_3_12_wire_bram/ram/WDATA_13

T_7_12_wire_logic_cluster/lc_6/out
T_7_12_lc_trk_g1_6
T_7_12_wire_logic_cluster/lc_6/in_1

End 

Net : Inst_eia232.Inst_transmitter.n1323
T_2_2_wire_logic_cluster/lc_6/out
T_2_3_lc_trk_g0_6
T_2_3_wire_logic_cluster/lc_5/in_1

End 

Net : n1320
T_2_4_wire_logic_cluster/lc_5/out
T_2_0_span4_vert_47
T_2_2_lc_trk_g3_2
T_2_2_wire_logic_cluster/lc_6/in_3

T_2_4_wire_logic_cluster/lc_5/out
T_2_4_lc_trk_g2_5
T_2_4_wire_logic_cluster/lc_4/in_3

T_2_4_wire_logic_cluster/lc_5/out
T_2_0_span4_vert_47
T_2_3_lc_trk_g1_7
T_2_3_input_2_0
T_2_3_wire_logic_cluster/lc_0/in_2

T_2_4_wire_logic_cluster/lc_5/out
T_2_3_lc_trk_g0_5
T_2_3_wire_logic_cluster/lc_7/in_0

T_2_4_wire_logic_cluster/lc_5/out
T_2_3_lc_trk_g0_5
T_2_3_wire_logic_cluster/lc_3/in_0

End 

Net : n4248
T_2_4_wire_logic_cluster/lc_1/out
T_2_4_lc_trk_g0_1
T_2_4_input_2_5
T_2_4_wire_logic_cluster/lc_5/in_2

End 

Net : Inst_eia232.Inst_receiver.bitcount_0
T_4_1_wire_logic_cluster/lc_3/out
T_4_1_lc_trk_g1_3
T_4_1_wire_logic_cluster/lc_5/in_3

T_4_1_wire_logic_cluster/lc_3/out
T_4_1_lc_trk_g1_3
T_4_1_wire_logic_cluster/lc_1/in_3

T_4_1_wire_logic_cluster/lc_3/out
T_4_1_lc_trk_g1_3
T_4_1_wire_logic_cluster/lc_4/in_0

T_4_1_wire_logic_cluster/lc_3/out
T_4_1_lc_trk_g1_3
T_4_1_wire_logic_cluster/lc_0/in_0

T_4_1_wire_logic_cluster/lc_3/out
T_4_1_lc_trk_g1_3
T_4_1_wire_logic_cluster/lc_3/in_3

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n9099_cascade_
T_5_8_wire_logic_cluster/lc_3/ltout
T_5_8_wire_logic_cluster/lc_4/in_2

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.serialChannelL16
T_5_8_wire_logic_cluster/lc_5/out
T_4_8_sp4_h_l_2
T_7_4_sp4_v_t_45
T_7_5_lc_trk_g3_5
T_7_5_input_2_0
T_7_5_wire_logic_cluster/lc_0/in_2

T_5_8_wire_logic_cluster/lc_5/out
T_5_8_lc_trk_g1_5
T_5_8_wire_logic_cluster/lc_5/in_3

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n9102_cascade_
T_5_8_wire_logic_cluster/lc_4/ltout
T_5_8_wire_logic_cluster/lc_5/in_2

End 

Net : Inst_eia232.Inst_transmitter.n4634
T_4_11_wire_logic_cluster/lc_1/out
T_4_11_sp4_h_l_7
T_3_7_sp4_v_t_37
T_3_3_sp4_v_t_45
T_0_3_span4_horz_21
T_2_3_lc_trk_g3_5
T_2_3_wire_logic_cluster/lc_5/s_r

T_4_11_wire_logic_cluster/lc_1/out
T_4_11_sp4_h_l_7
T_3_7_sp4_v_t_37
T_3_3_sp4_v_t_45
T_0_3_span4_horz_21
T_2_3_lc_trk_g3_5
T_2_3_wire_logic_cluster/lc_5/s_r

T_4_11_wire_logic_cluster/lc_1/out
T_4_11_sp4_h_l_7
T_3_7_sp4_v_t_37
T_3_3_sp4_v_t_45
T_0_3_span4_horz_21
T_2_3_lc_trk_g3_5
T_2_3_wire_logic_cluster/lc_5/s_r

T_4_11_wire_logic_cluster/lc_1/out
T_4_11_sp4_h_l_7
T_3_7_sp4_v_t_37
T_3_3_sp4_v_t_45
T_0_3_span4_horz_21
T_2_3_lc_trk_g3_5
T_2_3_wire_logic_cluster/lc_5/s_r

T_4_11_wire_logic_cluster/lc_1/out
T_4_11_sp4_h_l_7
T_3_7_sp4_v_t_37
T_3_3_sp4_v_t_45
T_2_4_lc_trk_g3_5
T_2_4_wire_logic_cluster/lc_5/s_r

T_4_11_wire_logic_cluster/lc_1/out
T_4_11_sp4_h_l_7
T_3_7_sp4_v_t_37
T_3_3_sp4_v_t_45
T_2_4_lc_trk_g3_5
T_2_4_wire_logic_cluster/lc_5/s_r

End 

Net : Inst_core.n8518
T_8_1_wire_logic_cluster/lc_0/out
T_9_2_lc_trk_g2_0
T_9_2_wire_logic_cluster/lc_5/in_1

End 

Net : Inst_core.Inst_sampler.n7966
T_9_16_wire_logic_cluster/lc_2/cout
T_9_16_wire_logic_cluster/lc_3/in_3

Net : memoryOut_2
T_6_13_wire_logic_cluster/lc_3/out
T_6_9_sp4_v_t_43
T_3_9_sp4_h_l_6
T_5_9_lc_trk_g3_3
T_5_9_wire_logic_cluster/lc_1/in_3

T_6_13_wire_logic_cluster/lc_3/out
T_6_9_sp4_v_t_43
T_6_5_sp4_v_t_43
T_5_8_lc_trk_g3_3
T_5_8_wire_logic_cluster/lc_3/in_1

T_6_13_wire_logic_cluster/lc_3/out
T_6_13_sp4_h_l_11
T_5_9_sp4_v_t_46
T_5_5_sp4_v_t_46
T_4_8_lc_trk_g3_6
T_4_8_wire_logic_cluster/lc_1/in_0

T_6_13_wire_logic_cluster/lc_3/out
T_6_9_sp4_v_t_43
T_6_5_sp4_v_t_43
T_6_9_lc_trk_g0_6
T_6_9_wire_logic_cluster/lc_4/in_0

T_6_13_wire_logic_cluster/lc_3/out
T_4_13_sp4_h_l_3
T_8_13_sp4_h_l_3
T_11_9_sp4_v_t_38
T_11_13_lc_trk_g1_3
T_11_13_wire_logic_cluster/lc_0/in_0

T_6_13_wire_logic_cluster/lc_3/out
T_4_13_sp4_h_l_3
T_8_13_sp4_h_l_3
T_11_9_sp4_v_t_38
T_11_11_lc_trk_g2_3
T_11_11_input_2_5
T_11_11_wire_logic_cluster/lc_5/in_2

T_6_13_wire_logic_cluster/lc_3/out
T_0_13_span12_horz_2
T_11_1_sp12_v_t_22
T_11_6_lc_trk_g3_6
T_11_6_wire_logic_cluster/lc_0/in_3

T_6_13_wire_logic_cluster/lc_3/out
T_6_9_sp4_v_t_43
T_3_9_sp4_h_l_6
T_5_9_lc_trk_g3_3
T_5_9_wire_logic_cluster/lc_0/in_0

T_6_13_wire_logic_cluster/lc_3/out
T_4_13_sp4_h_l_3
T_3_9_sp4_v_t_38
T_3_12_lc_trk_g0_6
T_3_12_wire_bram/ram/WDATA_9

T_6_13_wire_logic_cluster/lc_3/out
T_6_13_sp4_h_l_11
T_6_13_lc_trk_g0_6
T_6_13_wire_logic_cluster/lc_3/in_1

End 

Net : n3615
T_1_6_wire_logic_cluster/lc_7/out
T_1_5_sp4_v_t_46
T_1_7_lc_trk_g3_3
T_1_7_wire_logic_cluster/lc_0/cen

T_1_6_wire_logic_cluster/lc_7/out
T_1_5_sp4_v_t_46
T_1_7_lc_trk_g3_3
T_1_7_wire_logic_cluster/lc_0/cen

T_1_6_wire_logic_cluster/lc_7/out
T_1_5_sp4_v_t_46
T_1_7_lc_trk_g3_3
T_1_7_wire_logic_cluster/lc_0/cen

T_1_6_wire_logic_cluster/lc_7/out
T_1_5_sp4_v_t_46
T_1_7_lc_trk_g3_3
T_1_7_wire_logic_cluster/lc_0/cen

T_1_6_wire_logic_cluster/lc_7/out
T_1_5_sp4_v_t_46
T_1_8_lc_trk_g1_6
T_1_8_wire_logic_cluster/lc_0/in_3

End 

Net : wrDivider
T_5_4_wire_logic_cluster/lc_1/out
T_0_4_span12_horz_1
T_12_4_sp12_v_t_22
T_12_9_sp4_v_t_40
T_9_13_sp4_h_l_10
T_8_13_sp4_v_t_41
T_8_9_sp4_v_t_37
T_5_9_sp4_h_l_0
T_8_5_sp4_v_t_43
T_7_7_lc_trk_g1_6
T_7_7_wire_logic_cluster/lc_7/in_0

T_5_4_wire_logic_cluster/lc_1/out
T_0_4_span12_horz_1
T_12_4_sp12_v_t_22
T_12_9_sp4_v_t_40
T_9_13_sp4_h_l_10
T_8_13_sp4_v_t_41
T_8_9_sp4_v_t_37
T_5_9_sp4_h_l_0
T_8_5_sp4_v_t_43
T_8_6_lc_trk_g2_3
T_8_6_wire_logic_cluster/lc_4/in_1

T_5_4_wire_logic_cluster/lc_1/out
T_0_4_span12_horz_1
T_12_4_sp12_v_t_22
T_12_9_sp4_v_t_40
T_9_13_sp4_h_l_10
T_8_13_sp4_v_t_41
T_8_9_sp4_v_t_37
T_8_5_sp4_v_t_45
T_8_7_lc_trk_g2_0
T_8_7_wire_logic_cluster/lc_7/in_1

T_5_4_wire_logic_cluster/lc_1/out
T_0_4_span12_horz_1
T_12_4_sp12_v_t_22
T_12_9_sp4_v_t_40
T_9_13_sp4_h_l_10
T_8_13_sp4_v_t_41
T_8_9_sp4_v_t_37
T_8_5_sp4_v_t_45
T_7_8_lc_trk_g3_5
T_7_8_wire_logic_cluster/lc_7/in_1

T_5_4_wire_logic_cluster/lc_1/out
T_5_4_lc_trk_g0_1
T_5_4_wire_logic_cluster/lc_2/in_1

T_5_4_wire_logic_cluster/lc_1/out
T_0_4_span12_horz_1
T_12_4_sp12_v_t_22
T_12_9_sp4_v_t_40
T_9_13_sp4_h_l_10
T_8_13_sp4_v_t_41
T_8_9_sp4_v_t_37
T_5_9_sp4_h_l_0
T_7_9_lc_trk_g3_5
T_7_9_wire_logic_cluster/lc_3/in_1

T_5_4_wire_logic_cluster/lc_1/out
T_0_4_span12_horz_1
T_12_4_sp12_v_t_22
T_12_9_sp4_v_t_40
T_9_13_sp4_h_l_10
T_8_13_sp4_v_t_41
T_8_9_sp4_v_t_37
T_8_5_sp4_v_t_45
T_8_7_lc_trk_g2_0
T_8_7_input_2_2
T_8_7_wire_logic_cluster/lc_2/in_2

T_5_4_wire_logic_cluster/lc_1/out
T_0_4_span12_horz_1
T_12_4_sp12_v_t_22
T_12_9_sp4_v_t_40
T_9_13_sp4_h_l_10
T_8_13_sp4_v_t_41
T_8_9_sp4_v_t_37
T_7_10_lc_trk_g2_5
T_7_10_wire_logic_cluster/lc_3/in_0

T_5_4_wire_logic_cluster/lc_1/out
T_0_4_span12_horz_1
T_12_4_sp12_v_t_22
T_12_9_sp4_v_t_40
T_9_13_sp4_h_l_10
T_8_13_sp4_v_t_41
T_8_9_sp4_v_t_37
T_8_12_lc_trk_g0_5
T_8_12_wire_logic_cluster/lc_3/in_0

T_5_4_wire_logic_cluster/lc_1/out
T_0_4_span12_horz_1
T_12_4_sp12_v_t_22
T_12_9_sp4_v_t_40
T_9_13_sp4_h_l_10
T_8_13_sp4_v_t_41
T_8_9_sp4_v_t_37
T_8_12_lc_trk_g0_5
T_8_12_wire_logic_cluster/lc_7/in_0

T_5_4_wire_logic_cluster/lc_1/out
T_0_4_span12_horz_1
T_12_4_sp12_v_t_22
T_12_9_sp4_v_t_40
T_9_13_sp4_h_l_10
T_8_13_sp4_v_t_41
T_8_9_sp4_v_t_37
T_7_10_lc_trk_g2_5
T_7_10_wire_logic_cluster/lc_6/in_1

T_5_4_wire_logic_cluster/lc_1/out
T_0_4_span12_horz_1
T_12_4_sp12_v_t_22
T_12_9_sp4_v_t_40
T_9_13_sp4_h_l_10
T_8_13_sp4_v_t_41
T_8_9_sp4_v_t_37
T_8_12_lc_trk_g0_5
T_8_12_wire_logic_cluster/lc_2/in_1

T_5_4_wire_logic_cluster/lc_1/out
T_0_4_span12_horz_1
T_12_4_sp12_v_t_22
T_12_9_sp4_v_t_40
T_9_13_sp4_h_l_10
T_8_9_sp4_v_t_47
T_7_12_lc_trk_g3_7
T_7_12_wire_logic_cluster/lc_6/in_0

T_5_4_wire_logic_cluster/lc_1/out
T_0_4_span12_horz_1
T_12_4_sp12_v_t_22
T_12_9_sp4_v_t_40
T_9_13_sp4_h_l_10
T_8_13_sp4_v_t_41
T_7_14_lc_trk_g3_1
T_7_14_wire_logic_cluster/lc_6/in_0

T_5_4_wire_logic_cluster/lc_1/out
T_0_4_span12_horz_1
T_12_4_sp12_v_t_22
T_12_9_sp4_v_t_40
T_9_13_sp4_h_l_10
T_8_13_sp4_v_t_41
T_7_14_lc_trk_g3_1
T_7_14_wire_logic_cluster/lc_2/in_0

T_5_4_wire_logic_cluster/lc_1/out
T_0_4_span12_horz_1
T_12_4_sp12_v_t_22
T_12_9_sp4_v_t_40
T_9_13_sp4_h_l_10
T_8_13_sp4_v_t_41
T_7_14_lc_trk_g3_1
T_7_14_wire_logic_cluster/lc_7/in_1

T_5_4_wire_logic_cluster/lc_1/out
T_0_4_span12_horz_1
T_12_4_sp12_v_t_22
T_12_9_sp4_v_t_40
T_9_13_sp4_h_l_10
T_8_13_sp4_v_t_41
T_7_14_lc_trk_g3_1
T_7_14_wire_logic_cluster/lc_3/in_1

T_5_4_wire_logic_cluster/lc_1/out
T_0_4_span12_horz_1
T_12_4_sp12_v_t_22
T_12_5_sp4_v_t_44
T_11_9_lc_trk_g2_1
T_11_9_wire_logic_cluster/lc_5/in_0

T_5_4_wire_logic_cluster/lc_1/out
T_0_4_span12_horz_1
T_12_4_sp12_v_t_22
T_12_9_sp4_v_t_40
T_11_10_lc_trk_g3_0
T_11_10_wire_logic_cluster/lc_7/in_0

T_5_4_wire_logic_cluster/lc_1/out
T_6_0_span4_vert_38
T_6_4_sp4_v_t_38
T_6_8_sp4_v_t_46
T_6_12_sp4_v_t_42
T_6_15_lc_trk_g1_2
T_6_15_wire_logic_cluster/lc_1/in_0

T_5_4_wire_logic_cluster/lc_1/out
T_6_0_span4_vert_38
T_6_4_sp4_v_t_38
T_6_8_sp4_v_t_46
T_6_12_sp4_v_t_42
T_6_15_lc_trk_g1_2
T_6_15_wire_logic_cluster/lc_5/in_0

T_5_4_wire_logic_cluster/lc_1/out
T_6_0_span4_vert_38
T_6_4_sp4_v_t_38
T_6_8_sp4_v_t_46
T_6_12_sp4_v_t_39
T_6_13_lc_trk_g2_7
T_6_13_wire_logic_cluster/lc_3/in_0

T_5_4_wire_logic_cluster/lc_1/out
T_6_0_span4_vert_38
T_6_4_sp4_v_t_38
T_6_8_sp4_v_t_46
T_6_12_sp4_v_t_39
T_5_13_lc_trk_g2_7
T_5_13_wire_logic_cluster/lc_5/in_0

T_5_4_wire_logic_cluster/lc_1/out
T_0_4_span12_horz_1
T_12_4_sp12_v_t_22
T_12_13_sp4_v_t_36
T_11_15_lc_trk_g0_1
T_11_15_wire_logic_cluster/lc_4/in_1

T_5_4_wire_logic_cluster/lc_1/out
T_0_4_span12_horz_1
T_12_4_sp12_v_t_22
T_12_5_sp4_v_t_44
T_11_7_lc_trk_g2_1
T_11_7_wire_logic_cluster/lc_2/in_1

T_5_4_wire_logic_cluster/lc_1/out
T_0_4_span12_horz_1
T_12_4_sp12_v_t_22
T_12_5_sp4_v_t_44
T_11_8_lc_trk_g3_4
T_11_8_wire_logic_cluster/lc_6/in_1

T_5_4_wire_logic_cluster/lc_1/out
T_0_4_span12_horz_1
T_12_4_sp12_v_t_22
T_12_5_sp4_v_t_44
T_11_9_lc_trk_g2_1
T_11_9_wire_logic_cluster/lc_2/in_1

T_5_4_wire_logic_cluster/lc_1/out
T_0_4_span12_horz_1
T_12_4_sp12_v_t_22
T_12_13_sp4_v_t_36
T_11_15_lc_trk_g0_1
T_11_15_wire_logic_cluster/lc_2/in_1

T_5_4_wire_logic_cluster/lc_1/out
T_6_0_span4_vert_38
T_6_4_sp4_v_t_38
T_7_8_sp4_h_l_3
T_10_8_sp4_v_t_45
T_9_11_lc_trk_g3_5
T_9_11_wire_logic_cluster/lc_0/in_0

T_5_4_wire_logic_cluster/lc_1/out
T_6_0_span4_vert_38
T_6_4_sp4_v_t_38
T_7_8_sp4_h_l_3
T_10_8_sp4_v_t_45
T_9_11_lc_trk_g3_5
T_9_11_wire_logic_cluster/lc_2/in_0

T_5_4_wire_logic_cluster/lc_1/out
T_6_0_span4_vert_38
T_6_4_sp4_v_t_38
T_6_8_sp4_v_t_46
T_6_12_sp4_v_t_39
T_5_13_lc_trk_g2_7
T_5_13_wire_logic_cluster/lc_4/in_1

T_5_4_wire_logic_cluster/lc_1/out
T_6_0_span4_vert_38
T_6_4_sp4_v_t_38
T_6_8_sp4_v_t_46
T_6_12_sp4_v_t_39
T_6_13_lc_trk_g2_7
T_6_13_input_2_1
T_6_13_wire_logic_cluster/lc_1/in_2

T_5_4_wire_logic_cluster/lc_1/out
T_6_0_span4_vert_38
T_6_4_sp4_v_t_38
T_7_8_sp4_h_l_3
T_10_8_sp4_v_t_45
T_9_11_lc_trk_g3_5
T_9_11_wire_logic_cluster/lc_1/in_1

T_5_4_wire_logic_cluster/lc_1/out
T_0_4_span12_horz_1
T_9_4_lc_trk_g1_2
T_9_4_wire_logic_cluster/lc_2/in_1

End 

Net : n6749
T_1_6_wire_logic_cluster/lc_5/out
T_1_2_sp4_v_t_47
T_1_4_lc_trk_g2_2
T_1_4_wire_logic_cluster/lc_7/in_3

End 

Net : Inst_core.Inst_sampler.n7965
T_9_16_wire_logic_cluster/lc_1/cout
T_9_16_wire_logic_cluster/lc_2/in_3

Net : Inst_eia232.Inst_receiver.n7_adj_1264
T_4_1_wire_logic_cluster/lc_5/out
T_4_2_lc_trk_g0_5
T_4_2_wire_logic_cluster/lc_6/in_1

T_4_1_wire_logic_cluster/lc_5/out
T_5_2_lc_trk_g2_5
T_5_2_wire_logic_cluster/lc_2/in_1

T_4_1_wire_logic_cluster/lc_5/out
T_3_1_sp4_h_l_2
T_6_1_sp4_v_t_39
T_6_5_lc_trk_g1_2
T_6_5_wire_logic_cluster/lc_0/in_1

T_4_1_wire_logic_cluster/lc_5/out
T_4_2_lc_trk_g1_5
T_4_2_wire_logic_cluster/lc_1/in_3

T_4_1_wire_logic_cluster/lc_5/out
T_4_2_lc_trk_g1_5
T_4_2_wire_logic_cluster/lc_3/in_3

End 

Net : configRegister_20_adj_1342
T_6_7_wire_logic_cluster/lc_5/out
T_6_6_sp4_v_t_42
T_5_9_lc_trk_g3_2
T_5_9_wire_logic_cluster/lc_4/in_1

T_6_7_wire_logic_cluster/lc_5/out
T_6_6_sp4_v_t_42
T_5_9_lc_trk_g3_2
T_5_9_wire_logic_cluster/lc_1/in_0

T_6_7_wire_logic_cluster/lc_5/out
T_6_7_lc_trk_g1_5
T_6_7_wire_logic_cluster/lc_5/in_3

End 

Net : n1
T_5_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_9
T_8_5_sp4_v_t_44
T_9_9_sp4_h_l_9
T_12_9_sp4_v_t_44
T_11_10_lc_trk_g3_4
T_11_10_wire_logic_cluster/lc_1/in_0

T_5_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_9
T_8_5_sp4_v_t_44
T_9_9_sp4_h_l_9
T_12_5_sp4_v_t_38
T_12_8_lc_trk_g0_6
T_12_8_input_2_2
T_12_8_wire_logic_cluster/lc_2/in_2

T_5_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_9
T_8_5_sp4_v_t_44
T_9_9_sp4_h_l_9
T_12_9_sp4_v_t_44
T_11_10_lc_trk_g3_4
T_11_10_wire_logic_cluster/lc_4/in_3

T_5_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_9
T_8_5_sp4_v_t_44
T_9_9_sp4_h_l_9
T_12_9_sp4_v_t_44
T_11_10_lc_trk_g3_4
T_11_10_wire_logic_cluster/lc_2/in_3

T_5_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_9
T_8_5_sp4_v_t_44
T_9_9_sp4_h_l_9
T_12_9_sp4_v_t_44
T_11_10_lc_trk_g3_4
T_11_10_wire_logic_cluster/lc_0/in_3

T_5_5_wire_logic_cluster/lc_2/out
T_5_2_sp4_v_t_44
T_5_6_sp4_v_t_37
T_6_10_sp4_h_l_6
T_6_10_lc_trk_g1_3
T_6_10_wire_logic_cluster/lc_5/in_1

T_5_5_wire_logic_cluster/lc_2/out
T_6_5_sp4_h_l_4
T_9_5_sp4_v_t_44
T_10_9_sp4_h_l_3
T_9_9_lc_trk_g0_3
T_9_9_wire_logic_cluster/lc_0/in_1

T_5_5_wire_logic_cluster/lc_2/out
T_6_5_sp4_h_l_4
T_9_5_sp4_v_t_44
T_10_9_sp4_h_l_3
T_11_9_lc_trk_g3_3
T_11_9_wire_logic_cluster/lc_3/in_1

T_5_5_wire_logic_cluster/lc_2/out
T_6_5_sp4_h_l_4
T_9_5_sp4_v_t_44
T_10_9_sp4_h_l_3
T_9_9_lc_trk_g0_3
T_9_9_input_2_1
T_9_9_wire_logic_cluster/lc_1/in_2

T_5_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_9
T_8_5_sp4_v_t_44
T_7_8_lc_trk_g3_4
T_7_8_wire_logic_cluster/lc_5/in_0

T_5_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_9
T_8_5_sp4_v_t_44
T_8_9_lc_trk_g1_1
T_8_9_wire_logic_cluster/lc_2/in_0

T_5_5_wire_logic_cluster/lc_2/out
T_5_2_sp4_v_t_44
T_5_6_sp4_v_t_37
T_5_7_lc_trk_g3_5
T_5_7_wire_logic_cluster/lc_6/in_0

T_5_5_wire_logic_cluster/lc_2/out
T_5_2_sp4_v_t_44
T_5_6_sp4_v_t_37
T_4_7_lc_trk_g2_5
T_4_7_wire_logic_cluster/lc_4/in_1

T_5_5_wire_logic_cluster/lc_2/out
T_5_2_sp4_v_t_44
T_5_6_sp4_v_t_37
T_4_7_lc_trk_g2_5
T_4_7_wire_logic_cluster/lc_0/in_1

T_5_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_9
T_8_5_sp4_v_t_44
T_7_7_lc_trk_g0_2
T_7_7_wire_logic_cluster/lc_1/in_1

T_5_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_9
T_4_1_sp4_v_t_44
T_4_3_lc_trk_g3_1
T_4_3_wire_logic_cluster/lc_7/in_1

T_5_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_9
T_8_1_sp4_v_t_38
T_8_4_lc_trk_g0_6
T_8_4_wire_logic_cluster/lc_1/in_1

T_5_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_9
T_8_5_sp4_v_t_44
T_8_8_lc_trk_g0_4
T_8_8_input_2_4
T_8_8_wire_logic_cluster/lc_4/in_2

T_5_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_9
T_8_1_sp4_v_t_38
T_7_4_lc_trk_g2_6
T_7_4_input_2_4
T_7_4_wire_logic_cluster/lc_4/in_2

T_5_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_9
T_4_1_sp4_v_t_44
T_4_3_lc_trk_g3_1
T_4_3_input_2_6
T_4_3_wire_logic_cluster/lc_6/in_2

T_5_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_9
T_8_5_sp4_v_t_44
T_8_8_lc_trk_g0_4
T_8_8_wire_logic_cluster/lc_1/in_3

T_5_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_9
T_8_5_sp4_v_t_44
T_7_6_lc_trk_g3_4
T_7_6_wire_logic_cluster/lc_0/in_3

T_5_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_9
T_8_5_sp4_v_t_44
T_7_7_lc_trk_g2_1
T_7_7_wire_logic_cluster/lc_0/in_3

T_5_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_9
T_8_5_sp4_v_t_44
T_7_8_lc_trk_g3_4
T_7_8_wire_logic_cluster/lc_6/in_3

T_5_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_9
T_8_5_sp4_v_t_44
T_8_8_lc_trk_g1_4
T_8_8_wire_logic_cluster/lc_2/in_3

T_5_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_9
T_8_5_sp4_v_t_44
T_7_9_lc_trk_g2_1
T_7_9_wire_logic_cluster/lc_6/in_3

T_5_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_9
T_8_5_sp4_v_t_44
T_8_8_lc_trk_g1_4
T_8_8_wire_logic_cluster/lc_6/in_3

T_5_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_9
T_4_1_sp4_v_t_44
T_4_3_lc_trk_g3_1
T_4_3_wire_logic_cluster/lc_1/in_3

T_5_5_wire_logic_cluster/lc_2/out
T_5_2_sp4_v_t_44
T_5_6_sp4_v_t_37
T_5_7_lc_trk_g3_5
T_5_7_wire_logic_cluster/lc_7/in_3

T_5_5_wire_logic_cluster/lc_2/out
T_6_4_sp4_v_t_37
T_6_8_lc_trk_g0_0
T_6_8_wire_logic_cluster/lc_5/in_1

T_5_5_wire_logic_cluster/lc_2/out
T_5_2_sp4_v_t_44
T_4_3_lc_trk_g3_4
T_4_3_wire_logic_cluster/lc_4/in_1

T_5_5_wire_logic_cluster/lc_2/out
T_5_2_sp4_v_t_44
T_4_3_lc_trk_g3_4
T_4_3_wire_logic_cluster/lc_0/in_1

T_5_5_wire_logic_cluster/lc_2/out
T_6_1_sp4_v_t_40
T_6_2_lc_trk_g2_0
T_6_2_wire_logic_cluster/lc_7/in_1

T_5_5_wire_logic_cluster/lc_2/out
T_5_6_lc_trk_g1_2
T_5_6_wire_logic_cluster/lc_6/in_1

T_5_5_wire_logic_cluster/lc_2/out
T_5_6_lc_trk_g1_2
T_5_6_wire_logic_cluster/lc_2/in_1

T_5_5_wire_logic_cluster/lc_2/out
T_6_6_lc_trk_g3_2
T_6_6_wire_logic_cluster/lc_6/in_1

T_5_5_wire_logic_cluster/lc_2/out
T_6_6_lc_trk_g3_2
T_6_6_input_2_7
T_6_6_wire_logic_cluster/lc_7/in_2

T_5_5_wire_logic_cluster/lc_2/out
T_5_6_lc_trk_g1_2
T_5_6_wire_logic_cluster/lc_4/in_3

T_5_5_wire_logic_cluster/lc_2/out
T_5_6_lc_trk_g1_2
T_5_6_wire_logic_cluster/lc_0/in_3

T_5_5_wire_logic_cluster/lc_2/out
T_5_6_lc_trk_g0_2
T_5_6_wire_logic_cluster/lc_1/in_3

End 

Net : Inst_core.Inst_sync.synchronizedInput180_0
T_7_16_wire_logic_cluster/lc_0/out
T_7_12_sp4_v_t_37
T_7_13_lc_trk_g2_5
T_7_13_wire_logic_cluster/lc_6/in_3

T_7_16_wire_logic_cluster/lc_0/out
T_6_15_lc_trk_g3_0
T_6_15_wire_logic_cluster/lc_2/in_3

End 

Net : Inst_core.Inst_sync.synchronizedInput180_1
T_7_16_wire_logic_cluster/lc_1/out
T_8_12_sp4_v_t_38
T_7_13_lc_trk_g2_6
T_7_13_wire_logic_cluster/lc_3/in_3

T_7_16_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g0_1
T_7_15_wire_logic_cluster/lc_2/in_1

End 

Net : Inst_core.Inst_sync.n2787
T_7_13_wire_logic_cluster/lc_3/out
T_7_14_lc_trk_g0_3
T_7_14_wire_logic_cluster/lc_0/in_3

End 

Net : Inst_core.Inst_sync.n2793
T_7_13_wire_logic_cluster/lc_6/out
T_7_12_lc_trk_g0_6
T_7_12_wire_logic_cluster/lc_1/in_3

End 

Net : Inst_core.Inst_sync.synchronizedInput180_7
T_7_16_wire_logic_cluster/lc_7/out
T_7_15_lc_trk_g1_7
T_7_15_wire_logic_cluster/lc_3/in_3

T_7_16_wire_logic_cluster/lc_7/out
T_6_15_lc_trk_g2_7
T_6_15_wire_logic_cluster/lc_0/in_3

End 

Net : Inst_eia232.Inst_receiver.bytecount_1
T_4_2_wire_logic_cluster/lc_1/out
T_4_1_lc_trk_g1_1
T_4_1_wire_logic_cluster/lc_6/in_0

T_4_2_wire_logic_cluster/lc_1/out
T_4_2_lc_trk_g3_1
T_4_2_wire_logic_cluster/lc_5/in_3

T_4_2_wire_logic_cluster/lc_1/out
T_4_2_lc_trk_g3_1
T_4_2_input_2_0
T_4_2_wire_logic_cluster/lc_0/in_2

T_4_2_wire_logic_cluster/lc_1/out
T_4_2_lc_trk_g3_1
T_4_2_wire_logic_cluster/lc_1/in_1

T_4_2_wire_logic_cluster/lc_1/out
T_4_2_lc_trk_g3_1
T_4_2_wire_logic_cluster/lc_3/in_1

End 

Net : Inst_eia232.Inst_transmitter.n8854_cascade_
T_2_3_wire_logic_cluster/lc_2/ltout
T_2_3_wire_logic_cluster/lc_3/in_2

End 

Net : Inst_eia232.Inst_transmitter.n3632_cascade_
T_2_3_wire_logic_cluster/lc_4/ltout
T_2_3_wire_logic_cluster/lc_5/in_2

End 

Net : Inst_eia232.Inst_transmitter.n8851_cascade_
T_2_3_wire_logic_cluster/lc_6/ltout
T_2_3_wire_logic_cluster/lc_7/in_2

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n770_cascade_
T_9_5_wire_logic_cluster/lc_6/ltout
T_9_5_wire_logic_cluster/lc_7/in_2

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n2_cascade_
T_9_5_wire_logic_cluster/lc_4/ltout
T_9_5_wire_logic_cluster/lc_5/in_2

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n100_cascade_
T_9_5_wire_logic_cluster/lc_5/ltout
T_9_5_wire_logic_cluster/lc_6/in_2

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.serialChannelL16
T_4_8_wire_logic_cluster/lc_3/out
T_4_9_lc_trk_g0_3
T_4_9_wire_logic_cluster/lc_0/in_1

T_4_8_wire_logic_cluster/lc_3/out
T_4_8_lc_trk_g3_3
T_4_8_wire_logic_cluster/lc_3/in_1

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n9111_cascade_
T_4_8_wire_logic_cluster/lc_1/ltout
T_4_8_wire_logic_cluster/lc_2/in_2

End 

Net : configRegister_16_adj_1384
T_9_8_wire_logic_cluster/lc_4/out
T_9_4_sp4_v_t_45
T_9_5_lc_trk_g2_5
T_9_5_wire_logic_cluster/lc_4/in_3

T_9_8_wire_logic_cluster/lc_4/out
T_9_8_lc_trk_g1_4
T_9_8_wire_logic_cluster/lc_4/in_3

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n9114_cascade_
T_4_8_wire_logic_cluster/lc_2/ltout
T_4_8_wire_logic_cluster/lc_3/in_2

End 

Net : Inst_eia232.Inst_transmitter.n8847
T_2_4_wire_logic_cluster/lc_4/out
T_2_4_lc_trk_g2_4
T_2_4_wire_logic_cluster/lc_0/in_0

End 

Net : Inst_core.Inst_sampler.n7964
T_9_16_wire_logic_cluster/lc_0/cout
T_9_16_wire_logic_cluster/lc_1/in_3

Net : Inst_core.Inst_sync.n9057_cascade_
T_6_15_wire_logic_cluster/lc_6/ltout
T_6_15_wire_logic_cluster/lc_7/in_2

End 

Net : configRegister_21_adj_1341
T_7_9_wire_logic_cluster/lc_4/out
T_6_9_sp4_h_l_0
T_5_9_lc_trk_g1_0
T_5_9_wire_logic_cluster/lc_4/in_3

T_7_9_wire_logic_cluster/lc_4/out
T_6_9_sp4_h_l_0
T_5_9_lc_trk_g1_0
T_5_9_input_2_1
T_5_9_wire_logic_cluster/lc_1/in_2

T_7_9_wire_logic_cluster/lc_4/out
T_6_9_sp4_h_l_0
T_5_9_lc_trk_g1_0
T_5_9_wire_logic_cluster/lc_5/in_0

T_7_9_wire_logic_cluster/lc_4/out
T_6_9_sp4_h_l_0
T_5_9_lc_trk_g1_0
T_5_9_wire_logic_cluster/lc_2/in_3

T_7_9_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g1_4
T_7_9_wire_logic_cluster/lc_4/in_3

End 

Net : Inst_core.Inst_sync.n9063_cascade_
T_6_15_wire_logic_cluster/lc_3/ltout
T_6_15_wire_logic_cluster/lc_4/in_2

End 

Net : memoryOut_0
T_8_12_wire_logic_cluster/lc_3/out
T_9_9_sp4_v_t_47
T_6_9_sp4_h_l_4
T_5_9_lc_trk_g0_4
T_5_9_wire_logic_cluster/lc_2/in_0

T_8_12_wire_logic_cluster/lc_3/out
T_8_8_sp4_v_t_43
T_5_8_sp4_h_l_6
T_5_8_lc_trk_g0_3
T_5_8_wire_logic_cluster/lc_4/in_1

T_8_12_wire_logic_cluster/lc_3/out
T_9_9_sp4_v_t_47
T_6_9_sp4_h_l_4
T_6_9_lc_trk_g0_1
T_6_9_wire_logic_cluster/lc_5/in_0

T_8_12_wire_logic_cluster/lc_3/out
T_8_8_sp4_v_t_43
T_5_8_sp4_h_l_0
T_4_8_lc_trk_g1_0
T_4_8_wire_logic_cluster/lc_2/in_1

T_8_12_wire_logic_cluster/lc_3/out
T_9_9_sp4_v_t_47
T_6_9_sp4_h_l_4
T_2_9_sp4_h_l_4
T_0_9_span4_horz_37
T_0_9_span4_horz_13
T_3_9_sp4_v_t_40
T_2_11_lc_trk_g0_5
T_2_11_wire_logic_cluster/lc_0/in_3

T_8_12_wire_logic_cluster/lc_3/out
T_9_9_sp4_v_t_47
T_6_9_sp4_h_l_4
T_2_9_sp4_h_l_4
T_0_9_span4_horz_37
T_0_9_span4_horz_13
T_3_9_sp4_v_t_40
T_3_11_lc_trk_g3_5
T_3_11_wire_bram/ram/WDATA_1

T_8_12_wire_logic_cluster/lc_3/out
T_8_3_sp12_v_t_22
T_9_3_sp12_h_l_1
T_12_3_lc_trk_g1_1
T_12_3_input_2_0
T_12_3_wire_logic_cluster/lc_0/in_2

T_8_12_wire_logic_cluster/lc_3/out
T_9_12_sp4_h_l_6
T_12_12_sp4_v_t_46
T_11_16_lc_trk_g2_3
T_11_16_wire_logic_cluster/lc_0/in_3

T_8_12_wire_logic_cluster/lc_3/out
T_8_8_sp4_v_t_43
T_5_8_sp4_h_l_0
T_4_8_lc_trk_g1_0
T_4_8_wire_logic_cluster/lc_0/in_3

T_8_12_wire_logic_cluster/lc_3/out
T_8_12_lc_trk_g0_3
T_8_12_input_2_3
T_8_12_wire_logic_cluster/lc_3/in_2

End 

Net : memoryOut_1
T_8_12_wire_logic_cluster/lc_7/out
T_8_9_sp4_v_t_38
T_5_9_sp4_h_l_9
T_5_9_lc_trk_g1_4
T_5_9_wire_logic_cluster/lc_2/in_1

T_8_12_wire_logic_cluster/lc_7/out
T_6_12_sp12_h_l_1
T_5_0_span12_vert_22
T_5_8_lc_trk_g3_1
T_5_8_wire_logic_cluster/lc_4/in_0

T_8_12_wire_logic_cluster/lc_7/out
T_8_9_sp4_v_t_38
T_5_9_sp4_h_l_9
T_0_9_span4_horz_0
T_4_5_sp4_v_t_37
T_4_8_lc_trk_g1_5
T_4_8_wire_logic_cluster/lc_2/in_0

T_8_12_wire_logic_cluster/lc_7/out
T_8_9_sp4_v_t_38
T_5_9_sp4_h_l_9
T_6_9_lc_trk_g3_1
T_6_9_wire_logic_cluster/lc_5/in_1

T_8_12_wire_logic_cluster/lc_7/out
T_8_9_sp4_v_t_38
T_5_9_sp4_h_l_9
T_4_9_sp4_v_t_44
T_3_11_lc_trk_g0_2
T_3_11_wire_bram/ram/WDATA_5

T_8_12_wire_logic_cluster/lc_7/out
T_8_7_sp12_v_t_22
T_9_7_sp12_h_l_1
T_12_7_lc_trk_g0_1
T_12_7_wire_logic_cluster/lc_0/in_1

T_8_12_wire_logic_cluster/lc_7/out
T_8_9_sp4_v_t_38
T_5_9_sp4_h_l_9
T_6_9_lc_trk_g2_1
T_6_9_input_2_1
T_6_9_wire_logic_cluster/lc_1/in_2

T_8_12_wire_logic_cluster/lc_7/out
T_8_7_sp12_v_t_22
T_8_15_lc_trk_g2_1
T_8_15_wire_logic_cluster/lc_0/in_3

T_8_12_wire_logic_cluster/lc_7/out
T_8_9_sp4_v_t_38
T_7_11_lc_trk_g1_3
T_7_11_input_2_0
T_7_11_wire_logic_cluster/lc_0/in_2

T_8_12_wire_logic_cluster/lc_7/out
T_8_12_lc_trk_g3_7
T_8_12_wire_logic_cluster/lc_7/in_1

End 

Net : Inst_core.nstate_1_N_831_0
T_12_3_wire_logic_cluster/lc_4/out
T_13_3_span12_horz_0
T_12_3_sp12_v_t_23
T_12_7_sp4_v_t_41
T_12_11_lc_trk_g0_4
T_12_11_wire_logic_cluster/lc_1/in_3

T_12_3_wire_logic_cluster/lc_4/out
T_13_3_span12_horz_0
T_12_3_sp12_v_t_23
T_12_11_lc_trk_g3_0
T_12_11_wire_logic_cluster/lc_2/in_1

End 

Net : Inst_core.Inst_trigger.stageRun_0
T_9_1_wire_logic_cluster/lc_2/out
T_9_0_span12_vert_4
T_10_3_sp12_h_l_0
T_12_3_lc_trk_g1_7
T_12_3_wire_logic_cluster/lc_4/in_0

T_9_1_wire_logic_cluster/lc_2/out
T_9_0_span12_vert_4
T_10_3_sp12_h_l_0
T_12_3_lc_trk_g1_7
T_12_3_wire_logic_cluster/lc_3/in_1

End 

Net : Inst_core.stageRun_2
T_9_1_wire_logic_cluster/lc_3/out
T_9_1_sp4_h_l_11
T_12_1_sp4_v_t_46
T_12_3_lc_trk_g3_3
T_12_3_input_2_4
T_12_3_wire_logic_cluster/lc_4/in_2

T_9_1_wire_logic_cluster/lc_3/out
T_8_1_lc_trk_g3_3
T_8_1_wire_logic_cluster/lc_1/in_1

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_3
T_9_10_wire_logic_cluster/lc_2/out
T_10_7_sp4_v_t_45
T_7_11_sp4_h_l_8
T_3_11_sp4_h_l_11
T_2_11_lc_trk_g0_3
T_2_11_input_2_1
T_2_11_wire_logic_cluster/lc_1/in_2

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n14
T_2_11_wire_logic_cluster/lc_1/out
T_3_8_sp4_v_t_43
T_4_12_sp4_h_l_0
T_8_12_sp4_h_l_3
T_8_12_lc_trk_g0_6
T_8_12_wire_logic_cluster/lc_0/in_0

End 

Net : writeByte
T_1_4_wire_logic_cluster/lc_2/out
T_1_2_sp12_v_t_23
T_2_14_sp12_h_l_0
T_4_14_lc_trk_g1_7
T_4_14_wire_logic_cluster/lc_1/in_1

T_1_4_wire_logic_cluster/lc_2/out
T_2_3_sp4_v_t_37
T_1_6_lc_trk_g2_5
T_1_6_wire_logic_cluster/lc_3/in_0

T_1_4_wire_logic_cluster/lc_2/out
T_2_3_sp4_v_t_37
T_1_6_lc_trk_g2_5
T_1_6_wire_logic_cluster/lc_7/in_0

T_1_4_wire_logic_cluster/lc_2/out
T_2_4_sp4_h_l_4
T_1_4_sp4_v_t_41
T_1_0_span4_vert_41
T_1_3_lc_trk_g1_1
T_1_3_wire_logic_cluster/lc_4/in_0

T_1_4_wire_logic_cluster/lc_2/out
T_2_4_sp4_h_l_4
T_1_4_sp4_v_t_41
T_1_0_span4_vert_41
T_1_2_lc_trk_g2_4
T_1_2_wire_logic_cluster/lc_5/s_r

T_1_4_wire_logic_cluster/lc_2/out
T_1_4_lc_trk_g3_2
T_1_4_wire_logic_cluster/lc_0/in_1

T_1_4_wire_logic_cluster/lc_2/out
T_1_2_sp12_v_t_23
T_1_6_sp4_v_t_41
T_1_10_lc_trk_g0_4
T_1_10_wire_logic_cluster/lc_5/s_r

T_1_4_wire_logic_cluster/lc_2/out
T_2_4_sp4_h_l_4
T_1_4_sp4_v_t_41
T_1_6_lc_trk_g2_4
T_1_6_wire_logic_cluster/lc_5/s_r

T_1_4_wire_logic_cluster/lc_2/out
T_2_4_sp4_h_l_4
T_1_4_sp4_v_t_41
T_1_6_lc_trk_g2_4
T_1_6_wire_logic_cluster/lc_5/s_r

T_1_4_wire_logic_cluster/lc_2/out
T_2_4_sp4_h_l_4
T_1_4_sp4_v_t_41
T_1_6_lc_trk_g2_4
T_1_6_wire_logic_cluster/lc_5/s_r

T_1_4_wire_logic_cluster/lc_2/out
T_1_4_lc_trk_g3_2
T_1_4_wire_logic_cluster/lc_3/in_0

T_1_4_wire_logic_cluster/lc_2/out
T_1_3_lc_trk_g1_2
T_1_3_wire_logic_cluster/lc_5/in_0

T_1_4_wire_logic_cluster/lc_2/out
T_1_3_lc_trk_g1_2
T_1_3_wire_logic_cluster/lc_3/in_0

T_1_4_wire_logic_cluster/lc_2/out
T_1_3_lc_trk_g1_2
T_1_3_wire_logic_cluster/lc_1/in_0

T_1_4_wire_logic_cluster/lc_2/out
T_1_3_lc_trk_g1_2
T_1_3_wire_logic_cluster/lc_7/in_0

T_1_4_wire_logic_cluster/lc_2/out
T_1_4_lc_trk_g3_2
T_1_4_input_2_7
T_1_4_wire_logic_cluster/lc_7/in_2

T_1_4_wire_logic_cluster/lc_2/out
T_1_4_lc_trk_g3_2
T_1_4_wire_logic_cluster/lc_2/in_3

T_1_4_wire_logic_cluster/lc_2/out
T_1_3_lc_trk_g1_2
T_1_3_wire_logic_cluster/lc_2/in_3

T_1_4_wire_logic_cluster/lc_2/out
T_1_3_lc_trk_g1_2
T_1_3_wire_logic_cluster/lc_0/in_3

T_1_4_wire_logic_cluster/lc_2/out
T_1_3_lc_trk_g1_2
T_1_3_wire_logic_cluster/lc_6/in_3

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n656
T_9_2_wire_logic_cluster/lc_3/out
T_9_2_lc_trk_g1_3
T_9_2_wire_logic_cluster/lc_0/in_0

T_9_2_wire_logic_cluster/lc_3/out
T_9_2_lc_trk_g1_3
T_9_2_wire_logic_cluster/lc_3/in_3

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_1
T_7_11_wire_logic_cluster/lc_0/out
T_8_11_sp4_h_l_0
T_4_11_sp4_h_l_0
T_0_11_span4_horz_21
T_2_11_lc_trk_g2_5
T_2_11_wire_logic_cluster/lc_1/in_0

End 

Net : bfn_9_16_0_
T_9_16_wire_logic_cluster/carry_in_mux/cout
T_9_16_wire_logic_cluster/lc_0/in_3

Net : Inst_eia232.Inst_transmitter.n3594_cascade_
T_1_7_wire_logic_cluster/lc_6/ltout
T_1_7_wire_logic_cluster/lc_7/in_2

End 

Net : Inst_eia232.Inst_transmitter.n4719
T_1_7_wire_logic_cluster/lc_7/out
T_2_5_sp4_v_t_42
T_0_5_span4_horz_25
T_1_5_lc_trk_g2_4
T_1_5_wire_logic_cluster/lc_5/s_r

T_1_7_wire_logic_cluster/lc_7/out
T_2_5_sp4_v_t_42
T_0_5_span4_horz_25
T_1_5_lc_trk_g2_4
T_1_5_wire_logic_cluster/lc_5/s_r

T_1_7_wire_logic_cluster/lc_7/out
T_2_5_sp4_v_t_42
T_0_5_span4_horz_25
T_1_5_lc_trk_g2_4
T_1_5_wire_logic_cluster/lc_5/s_r

End 

Net : Inst_eia232.Inst_transmitter.bits_0
T_1_2_wire_logic_cluster/lc_0/out
T_1_0_span12_vert_19
T_1_6_lc_trk_g3_0
T_1_6_wire_logic_cluster/lc_4/in_1

T_1_2_wire_logic_cluster/lc_0/out
T_1_0_span12_vert_19
T_1_6_lc_trk_g3_0
T_1_6_wire_logic_cluster/lc_6/in_1

T_1_2_wire_logic_cluster/lc_0/out
T_1_0_span12_vert_19
T_1_6_lc_trk_g3_0
T_1_6_wire_logic_cluster/lc_0/in_1

T_1_2_wire_logic_cluster/lc_0/out
T_1_0_span12_vert_19
T_1_6_lc_trk_g2_0
T_1_6_wire_logic_cluster/lc_1/in_3

T_1_2_wire_logic_cluster/lc_0/out
T_1_2_lc_trk_g1_0
T_1_2_wire_logic_cluster/lc_0/in_1

End 

Net : n3493
T_1_6_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g0_4
T_1_6_wire_logic_cluster/lc_3/in_3

End 

Net : n4082
T_1_6_wire_logic_cluster/lc_3/out
T_1_0_span12_vert_17
T_1_2_lc_trk_g3_6
T_1_2_wire_logic_cluster/lc_0/in_3

T_1_6_wire_logic_cluster/lc_3/out
T_1_6_lc_trk_g1_3
T_1_6_wire_logic_cluster/lc_0/cen

T_1_6_wire_logic_cluster/lc_3/out
T_1_6_lc_trk_g1_3
T_1_6_wire_logic_cluster/lc_0/cen

T_1_6_wire_logic_cluster/lc_3/out
T_1_6_lc_trk_g1_3
T_1_6_wire_logic_cluster/lc_0/cen

End 

Net : configRegister_17_adj_1383
T_8_8_wire_logic_cluster/lc_3/out
T_9_5_sp4_v_t_47
T_10_5_sp4_h_l_3
T_9_5_lc_trk_g1_3
T_9_5_wire_logic_cluster/lc_5/in_3

T_8_8_wire_logic_cluster/lc_3/out
T_8_8_lc_trk_g1_3
T_8_8_wire_logic_cluster/lc_3/in_3

End 

Net : Inst_eia232.Inst_transmitter.n3594
T_1_7_wire_logic_cluster/lc_6/out
T_1_4_sp4_v_t_36
T_0_8_span4_horz_36
T_1_4_sp4_v_t_42
T_1_5_lc_trk_g2_2
T_1_5_wire_logic_cluster/lc_1/cen

T_1_7_wire_logic_cluster/lc_6/out
T_1_4_sp4_v_t_36
T_0_8_span4_horz_36
T_1_4_sp4_v_t_42
T_1_5_lc_trk_g2_2
T_1_5_wire_logic_cluster/lc_1/cen

T_1_7_wire_logic_cluster/lc_6/out
T_1_4_sp4_v_t_36
T_0_8_span4_horz_36
T_1_4_sp4_v_t_42
T_1_5_lc_trk_g2_2
T_1_5_wire_logic_cluster/lc_1/cen

End 

Net : Inst_core.Inst_trigger.stageRun_3
T_9_1_wire_logic_cluster/lc_1/out
T_10_0_span4_vert_35
T_11_3_sp4_h_l_5
T_12_3_lc_trk_g2_5
T_12_3_wire_logic_cluster/lc_4/in_1

T_9_1_wire_logic_cluster/lc_1/out
T_9_1_lc_trk_g3_1
T_9_1_wire_logic_cluster/lc_1/in_3

End 

Net : Inst_core.Inst_controller.n7861
T_12_14_wire_logic_cluster/lc_0/cout
T_12_14_wire_logic_cluster/lc_1/in_3

End 

Net : Inst_core.Inst_controller.n320
T_12_11_wire_logic_cluster/lc_1/out
T_12_11_lc_trk_g2_1
T_12_11_wire_logic_cluster/lc_6/in_1

T_12_11_wire_logic_cluster/lc_1/out
T_12_11_lc_trk_g2_1
T_12_11_wire_logic_cluster/lc_0/in_1

T_12_11_wire_logic_cluster/lc_1/out
T_12_11_lc_trk_g2_1
T_12_11_input_2_1
T_12_11_wire_logic_cluster/lc_1/in_2

T_12_11_wire_logic_cluster/lc_1/out
T_12_11_lc_trk_g2_1
T_12_11_wire_logic_cluster/lc_4/in_3

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n100
T_11_6_wire_logic_cluster/lc_4/out
T_10_6_sp4_h_l_0
T_9_2_sp4_v_t_40
T_9_3_lc_trk_g3_0
T_9_3_wire_logic_cluster/lc_4/in_3

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n667_cascade_
T_9_2_wire_logic_cluster/lc_0/ltout
T_9_2_wire_logic_cluster/lc_1/in_2

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n100_cascade_
T_9_2_wire_logic_cluster/lc_2/ltout
T_9_2_wire_logic_cluster/lc_3/in_2

End 

Net : configRegister_20_adj_1382
T_7_8_wire_logic_cluster/lc_2/out
T_5_8_sp4_h_l_1
T_5_8_lc_trk_g0_4
T_5_8_wire_logic_cluster/lc_0/in_0

T_7_8_wire_logic_cluster/lc_2/out
T_5_8_sp4_h_l_1
T_5_8_lc_trk_g0_4
T_5_8_wire_logic_cluster/lc_3/in_3

T_7_8_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g3_2
T_7_8_wire_logic_cluster/lc_2/in_3

End 

Net : configRegister_22_adj_1340
T_7_8_wire_logic_cluster/lc_3/out
T_8_5_sp4_v_t_47
T_5_9_sp4_h_l_10
T_5_9_lc_trk_g1_7
T_5_9_wire_logic_cluster/lc_6/in_0

T_7_8_wire_logic_cluster/lc_3/out
T_8_5_sp4_v_t_47
T_5_9_sp4_h_l_10
T_5_9_lc_trk_g1_7
T_5_9_wire_logic_cluster/lc_3/in_1

T_7_8_wire_logic_cluster/lc_3/out
T_7_8_lc_trk_g1_3
T_7_8_wire_logic_cluster/lc_3/in_3

End 

Net : configRegister_20_adj_1302
T_6_10_wire_logic_cluster/lc_7/out
T_6_9_lc_trk_g0_7
T_6_9_wire_logic_cluster/lc_2/in_1

T_6_10_wire_logic_cluster/lc_7/out
T_6_9_lc_trk_g0_7
T_6_9_wire_logic_cluster/lc_4/in_3

T_6_10_wire_logic_cluster/lc_7/out
T_6_10_lc_trk_g1_7
T_6_10_wire_logic_cluster/lc_7/in_3

End 

Net : Inst_eia232.Inst_receiver.n8826
T_5_5_wire_logic_cluster/lc_4/out
T_5_0_span12_vert_16
T_5_1_lc_trk_g2_0
T_5_1_wire_logic_cluster/lc_7/in_3

End 

Net : Inst_eia232.Inst_transmitter.n3
T_2_5_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g2_2
T_2_5_wire_logic_cluster/lc_5/in_3

End 

Net : Inst_eia232.Inst_transmitter.disabledBuffer_0
T_7_6_wire_logic_cluster/lc_7/out
T_7_5_sp4_v_t_46
T_4_5_sp4_h_l_5
T_0_5_span4_horz_12
T_2_5_lc_trk_g2_4
T_2_5_wire_logic_cluster/lc_3/in_3

T_7_6_wire_logic_cluster/lc_7/out
T_7_6_lc_trk_g1_7
T_7_6_wire_logic_cluster/lc_7/in_3

End 

Net : Inst_eia232.Inst_transmitter.n1
T_2_5_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g0_3
T_2_5_wire_logic_cluster/lc_2/in_1

End 

Net : Inst_eia232.Inst_receiver.n6_cascade_
T_5_1_wire_logic_cluster/lc_6/ltout
T_5_1_wire_logic_cluster/lc_7/in_2

End 

Net : Inst_eia232.Inst_receiver.n5
T_5_3_wire_logic_cluster/lc_7/out
T_6_0_span4_vert_39
T_5_1_lc_trk_g2_7
T_5_1_wire_logic_cluster/lc_6/in_1

T_5_3_wire_logic_cluster/lc_7/out
T_6_0_span4_vert_39
T_5_1_lc_trk_g2_7
T_5_1_wire_logic_cluster/lc_2/in_3

End 

Net : Inst_eia232.Inst_receiver.n3504
T_5_3_wire_logic_cluster/lc_4/out
T_5_3_lc_trk_g1_4
T_5_3_wire_logic_cluster/lc_7/in_0

End 

Net : configRegister_21_adj_1301
T_6_8_wire_logic_cluster/lc_4/out
T_6_9_lc_trk_g0_4
T_6_9_input_2_2
T_6_9_wire_logic_cluster/lc_2/in_2

T_6_8_wire_logic_cluster/lc_4/out
T_6_9_lc_trk_g0_4
T_6_9_wire_logic_cluster/lc_3/in_3

T_6_8_wire_logic_cluster/lc_4/out
T_6_9_lc_trk_g0_4
T_6_9_input_2_4
T_6_9_wire_logic_cluster/lc_4/in_2

T_6_8_wire_logic_cluster/lc_4/out
T_6_9_lc_trk_g0_4
T_6_9_wire_logic_cluster/lc_5/in_3

T_6_8_wire_logic_cluster/lc_4/out
T_6_8_lc_trk_g1_4
T_6_8_wire_logic_cluster/lc_4/in_3

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n4752
T_9_12_wire_logic_cluster/lc_1/out
T_9_1_sp12_v_t_22
T_9_0_span12_vert_1
T_9_0_span4_vert_12
T_8_1_lc_trk_g2_4
T_8_1_wire_logic_cluster/lc_5/s_r

End 

Net : maskRegister_7_adj_1281
T_5_13_wire_logic_cluster/lc_2/out
T_6_12_sp4_v_t_37
T_7_12_sp4_h_l_5
T_9_12_lc_trk_g2_0
T_9_12_wire_logic_cluster/lc_1/in_3

T_5_13_wire_logic_cluster/lc_2/out
T_5_13_lc_trk_g3_2
T_5_13_wire_logic_cluster/lc_2/in_3

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n4746
T_6_12_wire_logic_cluster/lc_2/out
T_7_9_sp4_v_t_45
T_8_13_sp4_h_l_8
T_4_13_sp4_h_l_11
T_7_9_sp4_v_t_40
T_7_11_lc_trk_g3_5
T_7_11_wire_logic_cluster/lc_5/s_r

End 

Net : maskRegister_1_adj_1287
T_6_10_wire_logic_cluster/lc_4/out
T_6_8_sp4_v_t_37
T_6_12_lc_trk_g1_0
T_6_12_wire_logic_cluster/lc_2/in_3

T_6_10_wire_logic_cluster/lc_4/out
T_6_10_lc_trk_g1_4
T_6_10_wire_logic_cluster/lc_4/in_3

End 

Net : bfn_12_14_0_
T_12_14_wire_logic_cluster/carry_in_mux/cout
T_12_14_wire_logic_cluster/lc_0/in_3

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n7
T_11_16_wire_logic_cluster/lc_1/out
T_11_12_sp4_v_t_39
T_11_8_sp4_v_t_40
T_8_8_sp4_h_l_11
T_9_8_lc_trk_g3_3
T_9_8_wire_logic_cluster/lc_0/in_0

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_1
T_8_15_wire_logic_cluster/lc_0/out
T_8_15_sp4_h_l_5
T_11_15_sp4_v_t_47
T_11_16_lc_trk_g2_7
T_11_16_wire_logic_cluster/lc_1/in_0

End 

Net : Inst_eia232.Inst_receiver.n9123_cascade_
T_5_1_wire_logic_cluster/lc_2/ltout
T_5_1_wire_logic_cluster/lc_3/in_2

End 

Net : n9_cascade_
T_1_6_wire_logic_cluster/lc_2/ltout
T_1_6_wire_logic_cluster/lc_3/in_2

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.serialChannelL16
T_6_9_wire_logic_cluster/lc_6/out
T_6_8_sp4_v_t_44
T_6_11_lc_trk_g1_4
T_6_11_wire_logic_cluster/lc_0/in_3

T_6_9_wire_logic_cluster/lc_6/out
T_6_9_lc_trk_g3_6
T_6_9_wire_logic_cluster/lc_6/in_3

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n9072_cascade_
T_6_9_wire_logic_cluster/lc_5/ltout
T_6_9_wire_logic_cluster/lc_6/in_2

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n9069_cascade_
T_6_9_wire_logic_cluster/lc_4/ltout
T_6_9_wire_logic_cluster/lc_5/in_2

End 

Net : Inst_eia232.Inst_receiver.n8784
T_5_1_wire_logic_cluster/lc_5/out
T_5_1_lc_trk_g1_5
T_5_1_wire_logic_cluster/lc_3/in_3

End 

Net : Inst_core.Inst_sync.demuxedInput_5
T_7_15_wire_logic_cluster/lc_2/out
T_7_14_sp4_v_t_36
T_4_14_sp4_h_l_7
T_5_14_lc_trk_g3_7
T_5_14_wire_logic_cluster/lc_1/in_3

T_7_15_wire_logic_cluster/lc_2/out
T_5_15_sp4_h_l_1
T_6_15_lc_trk_g2_1
T_6_15_wire_logic_cluster/lc_4/in_3

End 

Net : Inst_core.Inst_sync.Inst_filter.n4729
T_5_14_wire_logic_cluster/lc_1/out
T_5_11_sp4_v_t_42
T_5_15_sp4_v_t_47
T_5_11_sp4_v_t_36
T_4_12_lc_trk_g2_4
T_4_12_wire_logic_cluster/lc_5/s_r

End 

Net : Inst_core.Inst_sampler.n7962
T_9_15_wire_logic_cluster/lc_6/cout
T_9_15_wire_logic_cluster/lc_7/in_3

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_2
T_11_13_wire_logic_cluster/lc_0/out
T_11_9_sp12_v_t_23
T_11_16_lc_trk_g3_3
T_11_16_wire_logic_cluster/lc_1/in_1

End 

Net : configRegister_23_adj_1339
T_5_7_wire_logic_cluster/lc_2/out
T_5_5_sp12_v_t_23
T_5_9_lc_trk_g3_0
T_5_9_wire_logic_cluster/lc_6/in_1

T_5_7_wire_logic_cluster/lc_2/out
T_5_5_sp12_v_t_23
T_5_9_lc_trk_g3_0
T_5_9_wire_logic_cluster/lc_3/in_0

T_5_7_wire_logic_cluster/lc_2/out
T_5_7_lc_trk_g3_2
T_5_7_wire_logic_cluster/lc_2/in_3

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n4759
T_9_7_wire_logic_cluster/lc_4/out
T_10_5_sp4_v_t_36
T_10_9_sp4_v_t_36
T_7_13_sp4_h_l_1
T_7_13_lc_trk_g0_4
T_7_13_wire_logic_cluster/lc_5/s_r

End 

Net : maskRegister_7_adj_1321
T_4_7_wire_logic_cluster/lc_2/out
T_0_7_span12_horz_4
T_9_7_lc_trk_g0_7
T_9_7_wire_logic_cluster/lc_4/in_3

T_4_7_wire_logic_cluster/lc_2/out
T_4_7_lc_trk_g1_2
T_4_7_wire_logic_cluster/lc_2/in_3

End 

Net : Inst_core.Inst_trigger.levelReg_1__N_590
T_12_7_wire_logic_cluster/lc_1/out
T_8_7_sp12_h_l_1
T_9_7_lc_trk_g1_5
T_9_7_wire_logic_cluster/lc_1/in_1

T_12_7_wire_logic_cluster/lc_1/out
T_8_7_sp12_h_l_1
T_9_7_lc_trk_g1_5
T_9_7_input_2_0
T_9_7_wire_logic_cluster/lc_0/in_2

End 

Net : Inst_core.Inst_trigger.stageMatch_2
T_7_1_wire_logic_cluster/lc_0/out
T_8_0_span4_vert_33
T_9_3_sp4_h_l_3
T_12_3_sp4_v_t_38
T_12_7_lc_trk_g0_3
T_12_7_wire_logic_cluster/lc_1/in_0

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_3
T_11_14_wire_logic_cluster/lc_3/out
T_11_13_sp12_v_t_22
T_11_16_lc_trk_g3_2
T_11_16_input_2_1
T_11_16_wire_logic_cluster/lc_1/in_2

End 

Net : outputdata_2
T_3_12_wire_bram/ram/RDATA_9
T_3_1_sp12_v_t_22
T_3_4_sp4_v_t_42
T_2_6_lc_trk_g1_7
T_2_6_wire_logic_cluster/lc_1/in_1

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_2
T_11_11_wire_logic_cluster/lc_5/out
T_3_11_sp12_h_l_1
T_2_11_lc_trk_g1_1
T_2_11_wire_logic_cluster/lc_1/in_1

End 

Net : Inst_core.Inst_sync.demuxedInput_7
T_7_15_wire_logic_cluster/lc_0/out
T_7_15_sp4_h_l_5
T_6_11_sp4_v_t_40
T_5_14_lc_trk_g3_0
T_5_14_wire_logic_cluster/lc_5/in_0

T_7_15_wire_logic_cluster/lc_0/out
T_7_11_sp12_v_t_23
T_7_12_lc_trk_g2_7
T_7_12_wire_logic_cluster/lc_7/in_0

End 

Net : Inst_eia232.Inst_receiver.n14_adj_1265
T_4_3_wire_logic_cluster/lc_3/out
T_4_2_sp4_v_t_38
T_4_6_lc_trk_g1_3
T_4_6_wire_logic_cluster/lc_5/in_3

T_4_3_wire_logic_cluster/lc_3/out
T_4_4_lc_trk_g0_3
T_4_4_wire_logic_cluster/lc_6/in_3

T_4_3_wire_logic_cluster/lc_3/out
T_4_2_sp4_v_t_38
T_4_5_lc_trk_g0_6
T_4_5_wire_logic_cluster/lc_0/in_0

T_4_3_wire_logic_cluster/lc_3/out
T_4_2_sp4_v_t_38
T_4_5_lc_trk_g0_6
T_4_5_wire_logic_cluster/lc_6/in_0

T_4_3_wire_logic_cluster/lc_3/out
T_4_2_sp4_v_t_38
T_4_5_lc_trk_g0_6
T_4_5_wire_logic_cluster/lc_7/in_3

End 

Net : Inst_eia232.Inst_receiver.n112
T_4_6_wire_logic_cluster/lc_5/out
T_4_6_lc_trk_g1_5
T_4_6_wire_logic_cluster/lc_2/in_0

T_4_6_wire_logic_cluster/lc_5/out
T_4_6_lc_trk_g1_5
T_4_6_wire_logic_cluster/lc_4/in_0

T_4_6_wire_logic_cluster/lc_5/out
T_4_6_lc_trk_g1_5
T_4_6_wire_logic_cluster/lc_0/in_0

T_4_6_wire_logic_cluster/lc_5/out
T_4_6_lc_trk_g1_5
T_4_6_wire_logic_cluster/lc_1/in_3

T_4_6_wire_logic_cluster/lc_5/out
T_4_6_lc_trk_g1_5
T_4_6_wire_logic_cluster/lc_3/in_3

End 

Net : Inst_eia232.Inst_receiver.cmd_5
T_4_3_wire_logic_cluster/lc_1/out
T_4_3_lc_trk_g0_1
T_4_3_wire_logic_cluster/lc_3/in_0

T_4_3_wire_logic_cluster/lc_1/out
T_4_1_sp4_v_t_47
T_5_5_sp4_h_l_4
T_5_5_lc_trk_g1_1
T_5_5_wire_logic_cluster/lc_7/in_3

T_4_3_wire_logic_cluster/lc_1/out
T_4_3_lc_trk_g0_1
T_4_3_wire_logic_cluster/lc_2/in_1

T_4_3_wire_logic_cluster/lc_1/out
T_4_4_lc_trk_g0_1
T_4_4_wire_logic_cluster/lc_4/in_1

T_4_3_wire_logic_cluster/lc_1/out
T_4_3_lc_trk_g0_1
T_4_3_input_2_1
T_4_3_wire_logic_cluster/lc_1/in_2

T_4_3_wire_logic_cluster/lc_1/out
T_4_3_lc_trk_g0_1
T_4_3_input_2_7
T_4_3_wire_logic_cluster/lc_7/in_2

End 

Net : Inst_core.Inst_sync.Inst_filter.n4731
T_5_14_wire_logic_cluster/lc_5/out
T_5_7_sp12_v_t_22
T_5_0_span12_vert_13
T_5_5_lc_trk_g3_5
T_5_5_wire_logic_cluster/lc_5/s_r

End 

Net : outputdata_3
T_3_12_wire_bram/ram/RDATA_13
T_3_12_sp12_h_l_1
T_2_0_span12_vert_22
T_2_6_lc_trk_g3_5
T_2_6_input_2_2
T_2_6_wire_logic_cluster/lc_2/in_2

End 

Net : Inst_eia232.Inst_receiver.n5505
T_5_2_wire_logic_cluster/lc_2/out
T_5_2_lc_trk_g0_2
T_5_2_wire_logic_cluster/lc_7/in_3

End 

Net : Inst_eia232.Inst_receiver.n5504
T_4_2_wire_logic_cluster/lc_0/out
T_5_2_lc_trk_g1_0
T_5_2_wire_logic_cluster/lc_2/in_3

T_4_2_wire_logic_cluster/lc_0/out
T_5_1_lc_trk_g3_0
T_5_1_wire_logic_cluster/lc_1/in_0

T_4_2_wire_logic_cluster/lc_0/out
T_5_1_lc_trk_g3_0
T_5_1_wire_logic_cluster/lc_6/in_3

End 

Net : Inst_eia232.Inst_receiver.n8582_cascade_
T_4_2_wire_logic_cluster/lc_5/ltout
T_4_2_wire_logic_cluster/lc_6/in_2

End 

Net : configRegister_22_adj_1380
T_7_7_wire_logic_cluster/lc_5/out
T_6_7_sp4_h_l_2
T_5_7_sp4_v_t_39
T_5_8_lc_trk_g3_7
T_5_8_wire_logic_cluster/lc_2/in_0

T_7_7_wire_logic_cluster/lc_5/out
T_6_7_sp4_h_l_2
T_5_7_sp4_v_t_39
T_5_8_lc_trk_g3_7
T_5_8_wire_logic_cluster/lc_5/in_1

T_7_7_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g1_5
T_7_7_wire_logic_cluster/lc_5/in_3

End 

Net : Inst_core.Inst_sampler.n7961
T_9_15_wire_logic_cluster/lc_5/cout
T_9_15_wire_logic_cluster/lc_6/in_3

Net : cmd_6
T_4_3_wire_logic_cluster/lc_0/out
T_4_3_lc_trk_g0_0
T_4_3_wire_logic_cluster/lc_3/in_1

T_4_3_wire_logic_cluster/lc_0/out
T_4_3_lc_trk_g0_0
T_4_3_wire_logic_cluster/lc_5/in_1

T_4_3_wire_logic_cluster/lc_0/out
T_4_3_lc_trk_g0_0
T_4_3_input_2_2
T_4_3_wire_logic_cluster/lc_2/in_2

T_4_3_wire_logic_cluster/lc_0/out
T_4_1_sp4_v_t_45
T_4_5_lc_trk_g0_0
T_4_5_wire_logic_cluster/lc_5/in_1

T_4_3_wire_logic_cluster/lc_0/out
T_4_3_lc_trk_g0_0
T_4_3_wire_logic_cluster/lc_1/in_1

T_4_3_wire_logic_cluster/lc_0/out
T_4_3_lc_trk_g0_0
T_4_3_input_2_0
T_4_3_wire_logic_cluster/lc_0/in_2

End 

Net : Inst_eia232.Inst_transmitter.bits_3
T_1_6_wire_logic_cluster/lc_0/out
T_1_6_lc_trk_g0_0
T_1_6_wire_logic_cluster/lc_4/in_0

T_1_6_wire_logic_cluster/lc_0/out
T_1_6_lc_trk_g0_0
T_1_6_wire_logic_cluster/lc_0/in_0

End 

Net : Inst_eia232.Inst_receiver.cmd_4
T_4_3_wire_logic_cluster/lc_7/out
T_4_3_lc_trk_g2_7
T_4_3_input_2_3
T_4_3_wire_logic_cluster/lc_3/in_2

T_4_3_wire_logic_cluster/lc_7/out
T_5_2_sp4_v_t_47
T_5_5_lc_trk_g1_7
T_5_5_wire_logic_cluster/lc_7/in_1

T_4_3_wire_logic_cluster/lc_7/out
T_4_4_lc_trk_g1_7
T_4_4_wire_logic_cluster/lc_4/in_0

T_4_3_wire_logic_cluster/lc_7/out
T_4_3_lc_trk_g2_7
T_4_3_wire_logic_cluster/lc_2/in_3

T_4_3_wire_logic_cluster/lc_7/out
T_4_3_lc_trk_g1_7
T_4_3_wire_logic_cluster/lc_6/in_0

T_4_3_wire_logic_cluster/lc_7/out
T_4_3_lc_trk_g1_7
T_4_3_wire_logic_cluster/lc_7/in_3

End 

Net : n1336_cascade_
T_2_4_wire_logic_cluster/lc_2/ltout
T_2_4_wire_logic_cluster/lc_3/in_2

End 

Net : n4005_cascade_
T_2_2_wire_logic_cluster/lc_0/ltout
T_2_2_wire_logic_cluster/lc_1/in_2

End 

Net : cmd_13
T_11_9_wire_logic_cluster/lc_3/out
T_11_8_sp4_v_t_38
T_11_4_sp4_v_t_46
T_12_4_sp4_h_l_4
T_8_4_sp4_h_l_7
T_4_4_sp4_h_l_10
T_3_4_sp4_v_t_41
T_0_8_span4_horz_20
T_3_4_sp4_v_t_44
T_2_7_lc_trk_g3_4
T_2_7_wire_logic_cluster/lc_4/in_1

T_11_9_wire_logic_cluster/lc_3/out
T_11_8_sp4_v_t_38
T_11_4_sp4_v_t_46
T_12_4_sp4_h_l_4
T_8_4_sp4_h_l_7
T_4_4_sp4_h_l_10
T_8_4_sp4_h_l_10
T_7_4_lc_trk_g0_2
T_7_4_wire_logic_cluster/lc_2/in_0

T_11_9_wire_logic_cluster/lc_3/out
T_11_8_sp4_v_t_38
T_11_4_sp4_v_t_46
T_12_4_sp4_h_l_4
T_8_4_sp4_h_l_7
T_4_4_sp4_h_l_10
T_3_4_sp4_v_t_41
T_2_6_lc_trk_g0_4
T_2_6_wire_logic_cluster/lc_7/in_3

T_11_9_wire_logic_cluster/lc_3/out
T_12_9_sp4_h_l_6
T_10_9_sp4_h_l_6
T_6_9_sp4_h_l_6
T_5_5_sp4_v_t_43
T_5_6_lc_trk_g3_3
T_5_6_input_2_6
T_5_6_wire_logic_cluster/lc_6/in_2

T_11_9_wire_logic_cluster/lc_3/out
T_11_6_sp4_v_t_46
T_8_10_sp4_h_l_4
T_7_10_sp4_v_t_47
T_7_6_sp4_v_t_43
T_6_8_lc_trk_g1_6
T_6_8_wire_logic_cluster/lc_6/in_3

T_11_9_wire_logic_cluster/lc_3/out
T_11_8_sp4_v_t_38
T_11_4_sp4_v_t_46
T_12_4_sp4_h_l_4
T_8_4_sp4_h_l_7
T_8_4_lc_trk_g0_2
T_8_4_wire_logic_cluster/lc_5/in_1

T_11_9_wire_logic_cluster/lc_3/out
T_11_8_sp4_v_t_38
T_11_4_sp4_v_t_46
T_12_4_sp4_h_l_4
T_8_4_sp4_h_l_7
T_9_4_lc_trk_g3_7
T_9_4_wire_logic_cluster/lc_1/in_3

T_11_9_wire_logic_cluster/lc_3/out
T_12_9_sp4_h_l_6
T_10_9_sp4_h_l_6
T_9_5_sp4_v_t_43
T_8_7_lc_trk_g0_6
T_8_7_wire_logic_cluster/lc_3/in_1

T_11_9_wire_logic_cluster/lc_3/out
T_11_6_sp4_v_t_46
T_8_10_sp4_h_l_4
T_4_10_sp4_h_l_7
T_6_10_lc_trk_g2_2
T_6_10_wire_logic_cluster/lc_1/in_1

T_11_9_wire_logic_cluster/lc_3/out
T_11_6_sp4_v_t_46
T_8_10_sp4_h_l_4
T_7_10_sp4_v_t_47
T_7_12_lc_trk_g3_2
T_7_12_wire_logic_cluster/lc_2/in_3

T_11_9_wire_logic_cluster/lc_3/out
T_11_6_sp4_v_t_46
T_8_10_sp4_h_l_4
T_4_10_sp4_h_l_7
T_5_10_lc_trk_g3_7
T_5_10_wire_logic_cluster/lc_5/in_3

T_11_9_wire_logic_cluster/lc_3/out
T_11_8_sp4_v_t_38
T_8_8_sp4_h_l_3
T_9_8_lc_trk_g2_3
T_9_8_wire_logic_cluster/lc_1/in_0

T_11_9_wire_logic_cluster/lc_3/out
T_11_6_sp4_v_t_46
T_8_10_sp4_h_l_4
T_7_10_lc_trk_g0_4
T_7_10_wire_logic_cluster/lc_4/in_0

T_11_9_wire_logic_cluster/lc_3/out
T_11_6_sp4_v_t_46
T_8_6_sp4_h_l_11
T_7_6_lc_trk_g1_3
T_7_6_wire_logic_cluster/lc_5/in_1

T_11_9_wire_logic_cluster/lc_3/out
T_11_8_sp12_v_t_22
T_11_15_lc_trk_g2_2
T_11_15_wire_logic_cluster/lc_2/in_0

T_11_9_wire_logic_cluster/lc_3/out
T_11_6_sp4_v_t_46
T_11_7_lc_trk_g2_6
T_11_7_wire_logic_cluster/lc_1/in_3

T_11_9_wire_logic_cluster/lc_3/out
T_11_9_lc_trk_g2_3
T_11_9_input_2_3
T_11_9_wire_logic_cluster/lc_3/in_2

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n4754
T_9_12_wire_logic_cluster/lc_5/out
T_8_12_sp4_h_l_2
T_7_8_sp4_v_t_42
T_8_12_sp4_h_l_7
T_11_12_sp4_v_t_37
T_11_13_lc_trk_g3_5
T_11_13_wire_logic_cluster/lc_5/s_r

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n4750
T_6_12_wire_logic_cluster/lc_6/out
T_6_10_sp4_v_t_41
T_7_10_sp4_h_l_4
T_8_10_lc_trk_g2_4
T_8_10_wire_logic_cluster/lc_5/s_r

End 

Net : maskRegister_2_adj_1326
T_9_11_wire_logic_cluster/lc_3/out
T_9_12_lc_trk_g1_3
T_9_12_wire_logic_cluster/lc_5/in_3

T_9_11_wire_logic_cluster/lc_3/out
T_9_11_lc_trk_g1_3
T_9_11_wire_logic_cluster/lc_3/in_3

End 

Net : maskRegister_5_adj_1283
T_6_10_wire_logic_cluster/lc_1/out
T_7_10_sp4_h_l_2
T_6_10_sp4_v_t_39
T_6_12_lc_trk_g3_2
T_6_12_wire_logic_cluster/lc_6/in_3

T_6_10_wire_logic_cluster/lc_1/out
T_6_10_lc_trk_g3_1
T_6_10_wire_logic_cluster/lc_1/in_3

End 

Net : outputdata_1
T_3_11_wire_bram/ram/RDATA_5
T_3_7_sp4_v_t_47
T_3_3_sp4_v_t_43
T_2_6_lc_trk_g3_3
T_2_6_wire_logic_cluster/lc_0/in_0

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.match32Register
T_9_4_wire_logic_cluster/lc_0/out
T_9_5_lc_trk_g0_0
T_9_5_wire_logic_cluster/lc_5/in_1

End 

Net : Inst_eia232.Inst_receiver.n90
T_4_4_wire_logic_cluster/lc_6/out
T_4_3_sp4_v_t_44
T_4_6_lc_trk_g0_4
T_4_6_wire_logic_cluster/lc_7/in_1

T_4_4_wire_logic_cluster/lc_6/out
T_4_4_lc_trk_g3_6
T_4_4_wire_logic_cluster/lc_2/in_3

End 

Net : Inst_eia232.Inst_transmitter.bits_2
T_1_6_wire_logic_cluster/lc_1/out
T_1_6_lc_trk_g1_1
T_1_6_input_2_4
T_1_6_wire_logic_cluster/lc_4/in_2

T_1_6_wire_logic_cluster/lc_1/out
T_1_6_lc_trk_g1_1
T_1_6_wire_logic_cluster/lc_1/in_1

T_1_6_wire_logic_cluster/lc_1/out
T_1_6_lc_trk_g1_1
T_1_6_input_2_0
T_1_6_wire_logic_cluster/lc_0/in_2

End 

Net : nstate_2_N_241_0
T_4_3_wire_logic_cluster/lc_4/out
T_4_3_lc_trk_g0_4
T_4_3_wire_logic_cluster/lc_3/in_3

T_4_3_wire_logic_cluster/lc_4/out
T_4_2_lc_trk_g1_4
T_4_2_wire_logic_cluster/lc_0/in_1

T_4_3_wire_logic_cluster/lc_4/out
T_4_3_lc_trk_g0_4
T_4_3_wire_logic_cluster/lc_5/in_3

T_4_3_wire_logic_cluster/lc_4/out
T_4_3_lc_trk_g0_4
T_4_3_wire_logic_cluster/lc_2/in_0

T_4_3_wire_logic_cluster/lc_4/out
T_5_1_sp4_v_t_36
T_4_5_lc_trk_g1_1
T_4_5_wire_logic_cluster/lc_5/in_3

T_4_3_wire_logic_cluster/lc_4/out
T_4_3_lc_trk_g0_4
T_4_3_wire_logic_cluster/lc_0/in_0

T_4_3_wire_logic_cluster/lc_4/out
T_4_3_lc_trk_g0_4
T_4_3_wire_logic_cluster/lc_4/in_0

End 

Net : Inst_core.Inst_controller.n7859
T_12_13_wire_logic_cluster/lc_6/cout
T_12_13_wire_logic_cluster/lc_7/in_3

Net : Inst_eia232.Inst_receiver.n8755_cascade_
T_5_1_wire_logic_cluster/lc_1/ltout
T_5_1_wire_logic_cluster/lc_2/in_2

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n7
T_4_8_wire_logic_cluster/lc_4/out
T_4_7_sp4_v_t_40
T_0_7_span4_horz_5
T_2_7_lc_trk_g2_5
T_2_7_wire_logic_cluster/lc_5/in_0

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n759
T_9_3_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_42
T_9_5_lc_trk_g1_2
T_9_5_wire_logic_cluster/lc_6/in_3

T_9_3_wire_logic_cluster/lc_5/out
T_9_3_lc_trk_g0_5
T_9_3_input_2_5
T_9_3_wire_logic_cluster/lc_5/in_2

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_1
T_6_9_wire_logic_cluster/lc_1/out
T_6_9_sp4_h_l_7
T_5_5_sp4_v_t_42
T_4_8_lc_trk_g3_2
T_4_8_wire_logic_cluster/lc_4/in_1

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n770
T_9_5_wire_logic_cluster/lc_6/out
T_9_2_sp4_v_t_36
T_9_3_lc_trk_g2_4
T_9_3_wire_logic_cluster/lc_7/in_3

End 

Net : Inst_core.Inst_sampler.n7960
T_9_15_wire_logic_cluster/lc_4/cout
T_9_15_wire_logic_cluster/lc_5/in_3

Net : trxClock
T_5_6_wire_logic_cluster/lc_7/out
T_5_1_sp12_v_t_22
T_5_2_lc_trk_g3_6
T_5_2_wire_logic_cluster/lc_4/in_1

T_5_6_wire_logic_cluster/lc_7/out
T_0_6_span12_horz_13
T_1_6_lc_trk_g0_6
T_1_6_wire_logic_cluster/lc_7/in_1

End 

Net : configRegister_21_adj_1381
T_6_8_wire_logic_cluster/lc_1/out
T_5_8_lc_trk_g2_1
T_5_8_input_2_3
T_5_8_wire_logic_cluster/lc_3/in_2

T_6_8_wire_logic_cluster/lc_1/out
T_5_8_lc_trk_g2_1
T_5_8_wire_logic_cluster/lc_0/in_3

T_6_8_wire_logic_cluster/lc_1/out
T_5_8_lc_trk_g2_1
T_5_8_wire_logic_cluster/lc_1/in_0

T_6_8_wire_logic_cluster/lc_1/out
T_5_8_lc_trk_g2_1
T_5_8_wire_logic_cluster/lc_4/in_3

T_6_8_wire_logic_cluster/lc_1/out
T_6_8_lc_trk_g3_1
T_6_8_wire_logic_cluster/lc_1/in_3

End 

Net : maskRegister_1_adj_1327
T_8_12_wire_logic_cluster/lc_1/out
T_9_12_lc_trk_g0_1
T_9_12_wire_logic_cluster/lc_4/in_1

T_8_12_wire_logic_cluster/lc_1/out
T_8_12_lc_trk_g3_1
T_8_12_wire_logic_cluster/lc_1/in_3

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n4753
T_9_12_wire_logic_cluster/lc_4/out
T_10_12_sp12_h_l_0
T_9_12_sp4_h_l_1
T_8_12_sp4_v_t_36
T_8_15_lc_trk_g0_4
T_8_15_wire_logic_cluster/lc_5/s_r

End 

Net : Inst_eia232.Inst_transmitter.bits_1
T_1_6_wire_logic_cluster/lc_6/out
T_1_6_lc_trk_g3_6
T_1_6_wire_logic_cluster/lc_4/in_3

T_1_6_wire_logic_cluster/lc_6/out
T_1_6_lc_trk_g3_6
T_1_6_wire_logic_cluster/lc_1/in_0

T_1_6_wire_logic_cluster/lc_6/out
T_1_6_lc_trk_g3_6
T_1_6_wire_logic_cluster/lc_6/in_3

T_1_6_wire_logic_cluster/lc_6/out
T_1_6_lc_trk_g3_6
T_1_6_wire_logic_cluster/lc_0/in_3

End 

Net : outputdata_7
T_3_10_wire_bram/ram/RDATA_13
T_4_10_sp4_h_l_10
T_3_6_sp4_v_t_38
T_2_7_lc_trk_g2_6
T_2_7_wire_logic_cluster/lc_7/in_1

End 

Net : Inst_eia232.Inst_receiver.n3202
T_5_5_wire_logic_cluster/lc_1/out
T_5_1_sp4_v_t_39
T_5_0_span4_vert_5
T_4_1_lc_trk_g1_5
T_4_1_wire_logic_cluster/lc_5/s_r

T_5_5_wire_logic_cluster/lc_1/out
T_5_1_sp4_v_t_39
T_5_0_span4_vert_5
T_4_1_lc_trk_g1_5
T_4_1_wire_logic_cluster/lc_5/s_r

T_5_5_wire_logic_cluster/lc_1/out
T_5_1_sp4_v_t_39
T_5_0_span4_vert_5
T_4_1_lc_trk_g1_5
T_4_1_wire_logic_cluster/lc_5/s_r

T_5_5_wire_logic_cluster/lc_1/out
T_5_1_sp4_v_t_39
T_5_0_span4_vert_5
T_4_1_lc_trk_g1_5
T_4_1_wire_logic_cluster/lc_5/s_r

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n11
T_11_3_wire_logic_cluster/lc_1/out
T_11_0_span4_vert_42
T_8_4_sp4_h_l_0
T_9_4_lc_trk_g3_0
T_9_4_wire_logic_cluster/lc_0/in_1

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_6
T_7_2_wire_logic_cluster/lc_0/out
T_8_0_span4_vert_28
T_9_3_sp4_h_l_10
T_11_3_lc_trk_g2_7
T_11_3_input_2_1
T_11_3_wire_logic_cluster/lc_1/in_2

End 

Net : GENERIC_FIFO_1.n18_cascade_
T_2_11_wire_logic_cluster/lc_2/ltout
T_2_11_wire_logic_cluster/lc_3/in_2

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_1
T_12_7_wire_logic_cluster/lc_0/out
T_12_3_sp4_v_t_37
T_13_3_span4_horz_5
T_12_3_lc_trk_g0_5
T_12_3_wire_logic_cluster/lc_1/in_0

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n7_adj_1000
T_12_3_wire_logic_cluster/lc_1/out
T_12_0_span4_vert_42
T_9_4_sp4_h_l_0
T_9_4_lc_trk_g1_5
T_9_4_wire_logic_cluster/lc_0/in_0

End 

Net : maskRegister_0_adj_1328
T_7_12_wire_logic_cluster/lc_5/out
T_8_12_sp4_h_l_10
T_9_12_lc_trk_g2_2
T_9_12_wire_logic_cluster/lc_3/in_3

T_7_12_wire_logic_cluster/lc_5/out
T_7_12_lc_trk_g1_5
T_7_12_wire_logic_cluster/lc_5/in_3

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n4643
T_9_12_wire_logic_cluster/lc_3/out
T_9_12_sp4_h_l_11
T_13_12_span4_horz_11
T_12_12_sp4_v_t_40
T_11_16_lc_trk_g1_5
T_11_16_wire_logic_cluster/lc_5/s_r

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_5
T_9_5_wire_logic_cluster/lc_0/out
T_10_3_sp4_v_t_44
T_11_3_sp4_h_l_9
T_11_3_lc_trk_g1_4
T_11_3_wire_logic_cluster/lc_1/in_0

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n4751
T_11_9_wire_logic_cluster/lc_4/out
T_12_9_sp4_h_l_8
T_11_9_sp4_v_t_45
T_11_12_lc_trk_g1_5
T_11_12_wire_logic_cluster/lc_5/s_r

End 

Net : maskRegister_1
T_6_7_wire_logic_cluster/lc_3/out
T_6_6_sp12_v_t_22
T_6_14_lc_trk_g3_1
T_6_14_wire_logic_cluster/lc_7/in_3

T_6_7_wire_logic_cluster/lc_3/out
T_6_7_lc_trk_g1_3
T_6_7_wire_logic_cluster/lc_3/in_3

End 

Net : maskRegister_6_adj_1282
T_7_9_wire_logic_cluster/lc_1/out
T_3_9_sp12_h_l_1
T_11_9_lc_trk_g1_2
T_11_9_wire_logic_cluster/lc_4/in_3

T_7_9_wire_logic_cluster/lc_1/out
T_7_9_lc_trk_g1_1
T_7_9_wire_logic_cluster/lc_1/in_3

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_2
T_11_6_wire_logic_cluster/lc_0/out
T_11_3_sp4_v_t_40
T_12_3_sp4_h_l_5
T_12_3_lc_trk_g0_0
T_12_3_wire_logic_cluster/lc_1/in_1

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n4739
T_6_14_wire_logic_cluster/lc_7/out
T_7_11_sp4_v_t_39
T_7_7_sp4_v_t_40
T_6_9_lc_trk_g1_5
T_6_9_wire_logic_cluster/lc_5/s_r

End 

Net : Inst_core.Inst_controller.n7858
T_12_13_wire_logic_cluster/lc_5/cout
T_12_13_wire_logic_cluster/lc_6/in_3

Net : Inst_eia232.Inst_receiver.n1_adj_1266
T_5_5_wire_logic_cluster/lc_3/out
T_5_0_span12_vert_14
T_5_1_lc_trk_g2_6
T_5_1_wire_logic_cluster/lc_3/in_1

End 

Net : wrFlags
T_4_5_wire_logic_cluster/lc_5/out
T_4_0_span12_vert_18
T_5_10_sp12_h_l_1
T_5_10_sp4_h_l_0
T_8_6_sp4_v_t_43
T_5_6_sp4_h_l_0
T_0_6_span4_horz_8
T_2_6_lc_trk_g3_0
T_2_6_wire_logic_cluster/lc_5/in_0

T_4_5_wire_logic_cluster/lc_5/out
T_4_0_span12_vert_18
T_5_10_sp12_h_l_1
T_5_10_sp4_h_l_0
T_8_6_sp4_v_t_43
T_5_6_sp4_h_l_0
T_0_6_span4_horz_8
T_2_6_lc_trk_g3_0
T_2_6_input_2_7
T_2_6_wire_logic_cluster/lc_7/in_2

T_4_5_wire_logic_cluster/lc_5/out
T_4_0_span12_vert_18
T_5_10_sp12_h_l_1
T_5_10_sp4_h_l_0
T_8_6_sp4_v_t_43
T_5_6_sp4_h_l_0
T_7_6_lc_trk_g3_5
T_7_6_wire_logic_cluster/lc_6/in_0

T_4_5_wire_logic_cluster/lc_5/out
T_4_0_span12_vert_18
T_5_10_sp12_h_l_1
T_5_10_sp4_h_l_0
T_8_6_sp4_v_t_43
T_7_9_lc_trk_g3_3
T_7_9_wire_logic_cluster/lc_7/in_3

T_4_5_wire_logic_cluster/lc_5/out
T_4_5_sp12_h_l_1
T_3_5_sp12_v_t_22
T_3_4_sp4_v_t_46
T_2_7_lc_trk_g3_6
T_2_7_wire_logic_cluster/lc_1/in_0

T_4_5_wire_logic_cluster/lc_5/out
T_4_0_span12_vert_18
T_5_10_sp12_h_l_1
T_6_10_lc_trk_g0_5
T_6_10_wire_logic_cluster/lc_0/in_1

T_4_5_wire_logic_cluster/lc_5/out
T_4_0_span12_vert_18
T_4_7_lc_trk_g2_6
T_4_7_wire_logic_cluster/lc_5/in_1

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n4642
T_5_10_wire_logic_cluster/lc_7/out
T_6_8_sp4_v_t_42
T_3_8_sp4_h_l_7
T_0_8_span4_horz_27
T_2_8_sp4_v_t_45
T_2_11_lc_trk_g1_5
T_2_11_wire_logic_cluster/lc_5/s_r

End 

Net : maskRegister_0_adj_1288
T_5_10_wire_logic_cluster/lc_1/out
T_5_10_lc_trk_g3_1
T_5_10_wire_logic_cluster/lc_7/in_3

T_5_10_wire_logic_cluster/lc_1/out
T_5_10_lc_trk_g3_1
T_5_10_wire_logic_cluster/lc_1/in_3

End 

Net : Inst_core.Inst_sync.synchronizedInput180_2
T_7_16_wire_logic_cluster/lc_2/out
T_7_12_sp4_v_t_41
T_6_13_lc_trk_g3_1
T_6_13_wire_logic_cluster/lc_4/in_0

T_7_16_wire_logic_cluster/lc_2/out
T_7_12_sp4_v_t_41
T_6_13_lc_trk_g3_1
T_6_13_wire_logic_cluster/lc_0/in_0

End 

Net : Inst_core.Inst_sync.n2789_cascade_
T_6_13_wire_logic_cluster/lc_4/ltout
T_6_13_wire_logic_cluster/lc_5/in_2

End 

Net : maskRegister_3_adj_1325
T_9_9_wire_logic_cluster/lc_4/out
T_9_8_sp4_v_t_40
T_9_12_lc_trk_g1_5
T_9_12_wire_logic_cluster/lc_6/in_0

T_9_9_wire_logic_cluster/lc_4/out
T_9_9_lc_trk_g1_4
T_9_9_wire_logic_cluster/lc_4/in_3

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n4755
T_9_12_wire_logic_cluster/lc_6/out
T_10_10_sp4_v_t_40
T_10_14_sp4_v_t_45
T_11_14_sp4_h_l_8
T_11_14_lc_trk_g1_5
T_11_14_wire_logic_cluster/lc_5/s_r

End 

Net : Inst_core.Inst_sampler.n7959
T_9_15_wire_logic_cluster/lc_3/cout
T_9_15_wire_logic_cluster/lc_4/in_3

Net : outputdata_0
T_3_11_wire_bram/ram/RDATA_1
T_4_9_sp4_v_t_46
T_0_9_span4_horz_11
T_1_9_lc_trk_g1_6
T_1_9_wire_logic_cluster/lc_0/in_1

End 

Net : Inst_core.stageRun_1
T_11_2_wire_logic_cluster/lc_0/out
T_12_3_lc_trk_g3_0
T_12_3_wire_logic_cluster/lc_4/in_3

T_11_2_wire_logic_cluster/lc_0/out
T_11_2_lc_trk_g1_0
T_11_2_wire_logic_cluster/lc_0/in_1

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n4763
T_6_5_wire_logic_cluster/lc_2/out
T_7_4_sp4_v_t_37
T_8_4_sp4_h_l_5
T_12_4_sp4_h_l_1
T_11_0_span4_vert_36
T_11_3_lc_trk_g0_4
T_11_3_wire_logic_cluster/lc_5/s_r

End 

Net : maskRegister_3_adj_1285
T_6_8_wire_logic_cluster/lc_3/out
T_6_7_sp12_v_t_22
T_6_12_lc_trk_g3_6
T_6_12_wire_logic_cluster/lc_4/in_3

T_6_8_wire_logic_cluster/lc_3/out
T_6_8_lc_trk_g1_3
T_6_8_wire_logic_cluster/lc_3/in_3

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n4748
T_6_12_wire_logic_cluster/lc_4/out
T_6_10_sp4_v_t_37
T_7_10_sp4_h_l_0
T_9_10_lc_trk_g3_5
T_9_10_wire_logic_cluster/lc_5/s_r

End 

Net : maskRegister_4_adj_1364
T_6_6_wire_logic_cluster/lc_2/out
T_6_5_lc_trk_g0_2
T_6_5_wire_logic_cluster/lc_2/in_0

T_6_6_wire_logic_cluster/lc_2/out
T_6_6_lc_trk_g1_2
T_6_6_wire_logic_cluster/lc_2/in_3

End 

Net : Inst_core.n8515_cascade_
T_9_3_wire_logic_cluster/lc_2/ltout
T_9_3_wire_logic_cluster/lc_3/in_2

End 

Net : Inst_core.Inst_trigger.stageMatch_3
T_11_1_wire_logic_cluster/lc_0/out
T_12_0_span4_vert_33
T_12_3_sp4_v_t_44
T_12_7_lc_trk_g1_1
T_12_7_wire_logic_cluster/lc_1/in_1

End 

Net : cmd_10
T_6_2_wire_logic_cluster/lc_7/out
T_6_0_span12_vert_17
T_6_9_sp12_v_t_22
T_6_10_sp4_v_t_44
T_6_14_sp4_v_t_40
T_6_10_sp4_v_t_36
T_3_10_sp4_h_l_1
T_5_10_lc_trk_g3_4
T_5_10_wire_logic_cluster/lc_2/in_1

T_6_2_wire_logic_cluster/lc_7/out
T_6_0_span12_vert_17
T_6_9_sp12_v_t_22
T_6_10_sp4_v_t_44
T_7_10_sp4_h_l_9
T_10_10_sp4_v_t_39
T_9_11_lc_trk_g2_7
T_9_11_wire_logic_cluster/lc_3/in_0

T_6_2_wire_logic_cluster/lc_7/out
T_6_0_span12_vert_17
T_6_9_sp12_v_t_22
T_6_10_sp4_v_t_44
T_7_10_sp4_h_l_9
T_10_10_sp4_v_t_39
T_9_11_lc_trk_g2_7
T_9_11_wire_logic_cluster/lc_5/in_0

T_6_2_wire_logic_cluster/lc_7/out
T_6_0_span12_vert_17
T_6_9_sp12_v_t_22
T_6_10_sp4_v_t_44
T_7_10_sp4_h_l_9
T_10_10_sp4_v_t_39
T_9_11_lc_trk_g2_7
T_9_11_wire_logic_cluster/lc_0/in_1

T_6_2_wire_logic_cluster/lc_7/out
T_6_0_span12_vert_17
T_6_9_sp12_v_t_22
T_6_10_sp4_v_t_44
T_6_14_sp4_v_t_40
T_6_10_sp4_v_t_36
T_5_11_lc_trk_g2_4
T_5_11_wire_logic_cluster/lc_6/in_0

T_6_2_wire_logic_cluster/lc_7/out
T_6_0_span12_vert_17
T_6_9_sp12_v_t_22
T_6_10_sp4_v_t_44
T_6_6_sp4_v_t_37
T_5_7_lc_trk_g2_5
T_5_7_wire_logic_cluster/lc_6/in_1

T_6_2_wire_logic_cluster/lc_7/out
T_6_0_span12_vert_17
T_6_9_sp12_v_t_22
T_6_10_sp4_v_t_44
T_5_13_lc_trk_g3_4
T_5_13_wire_logic_cluster/lc_6/in_1

T_6_2_wire_logic_cluster/lc_7/out
T_7_0_span4_vert_42
T_8_4_sp4_h_l_1
T_11_4_sp4_v_t_36
T_11_8_lc_trk_g0_1
T_11_8_wire_logic_cluster/lc_2/in_1

T_6_2_wire_logic_cluster/lc_7/out
T_6_0_span12_vert_17
T_7_9_sp12_h_l_1
T_11_9_lc_trk_g0_2
T_11_9_wire_logic_cluster/lc_7/in_1

T_6_2_wire_logic_cluster/lc_7/out
T_6_0_span12_vert_17
T_7_9_sp12_h_l_1
T_8_9_lc_trk_g0_5
T_8_9_input_2_1
T_8_9_wire_logic_cluster/lc_1/in_2

T_6_2_wire_logic_cluster/lc_7/out
T_5_2_sp4_h_l_6
T_8_2_sp4_v_t_43
T_7_6_lc_trk_g1_6
T_7_6_wire_logic_cluster/lc_6/in_1

T_6_2_wire_logic_cluster/lc_7/out
T_5_2_sp4_h_l_6
T_8_2_sp4_v_t_43
T_8_6_lc_trk_g0_6
T_8_6_wire_logic_cluster/lc_7/in_1

T_6_2_wire_logic_cluster/lc_7/out
T_5_2_sp4_h_l_6
T_8_2_sp4_v_t_43
T_8_4_lc_trk_g3_6
T_8_4_wire_logic_cluster/lc_6/in_3

T_6_2_wire_logic_cluster/lc_7/out
T_7_0_span4_vert_42
T_8_4_sp4_h_l_1
T_9_4_lc_trk_g3_1
T_9_4_wire_logic_cluster/lc_7/in_3

T_6_2_wire_logic_cluster/lc_7/out
T_6_2_lc_trk_g2_7
T_6_2_wire_logic_cluster/lc_7/in_0

T_6_2_wire_logic_cluster/lc_7/out
T_6_2_lc_trk_g1_7
T_6_2_wire_logic_cluster/lc_4/in_0

T_6_2_wire_logic_cluster/lc_7/out
T_6_2_lc_trk_g1_7
T_6_2_wire_logic_cluster/lc_2/in_0

End 

Net : outputdata_6
T_3_10_wire_bram/ram/RDATA_9
T_3_6_sp4_v_t_39
T_0_6_span4_horz_15
T_2_6_lc_trk_g3_7
T_2_6_wire_logic_cluster/lc_3/in_1

End 

Net : Inst_core.Inst_trigger.stageMatch_1
T_12_1_wire_logic_cluster/lc_0/out
T_12_0_span4_vert_32
T_12_3_sp4_v_t_41
T_12_7_lc_trk_g1_4
T_12_7_input_2_1
T_12_7_wire_logic_cluster/lc_1/in_2

End 

Net : n3493_cascade_
T_1_6_wire_logic_cluster/lc_4/ltout
T_1_6_wire_logic_cluster/lc_5/in_2

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_7
T_7_3_wire_logic_cluster/lc_0/out
T_4_3_sp12_h_l_0
T_11_3_lc_trk_g0_0
T_11_3_wire_logic_cluster/lc_1/in_1

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n100
T_9_5_wire_logic_cluster/lc_2/out
T_9_1_sp4_v_t_41
T_9_2_lc_trk_g2_1
T_9_2_wire_logic_cluster/lc_7/in_0

End 

Net : Inst_core.Inst_controller.n7857
T_12_13_wire_logic_cluster/lc_4/cout
T_12_13_wire_logic_cluster/lc_5/in_3

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n4764
T_9_6_wire_logic_cluster/lc_2/out
T_10_6_sp4_h_l_4
T_9_2_sp4_v_t_44
T_9_5_lc_trk_g0_4
T_9_5_wire_logic_cluster/lc_5/s_r

End 

Net : maskRegister_5_adj_1363
T_7_6_wire_logic_cluster/lc_5/out
T_8_6_sp4_h_l_10
T_9_6_lc_trk_g3_2
T_9_6_wire_logic_cluster/lc_2/in_3

T_7_6_wire_logic_cluster/lc_5/out
T_7_6_lc_trk_g1_5
T_7_6_wire_logic_cluster/lc_5/in_3

End 

Net : Inst_core.Inst_sync.demuxedInput_6
T_6_13_wire_logic_cluster/lc_0/out
T_7_13_sp4_h_l_0
T_6_9_sp4_v_t_40
T_5_10_lc_trk_g3_0
T_5_10_wire_logic_cluster/lc_0/in_3

T_6_13_wire_logic_cluster/lc_0/out
T_6_13_lc_trk_g1_0
T_6_13_wire_logic_cluster/lc_6/in_1

End 

Net : Inst_core.Inst_sync.Inst_filter.n4730
T_5_10_wire_logic_cluster/lc_0/out
T_5_10_sp4_h_l_5
T_4_10_lc_trk_g1_5
T_4_10_wire_logic_cluster/lc_5/s_r

End 

Net : Inst_core.Inst_sampler.n7958
T_9_15_wire_logic_cluster/lc_2/cout
T_9_15_wire_logic_cluster/lc_3/in_3

Net : wrtrigcfg_3
T_4_6_wire_logic_cluster/lc_7/out
T_4_1_sp12_v_t_22
T_5_1_sp12_h_l_1
T_11_1_sp4_h_l_6
T_10_1_sp4_v_t_37
T_10_5_sp4_v_t_38
T_9_8_lc_trk_g2_6
T_9_8_wire_logic_cluster/lc_4/in_0

T_4_6_wire_logic_cluster/lc_7/out
T_4_1_sp12_v_t_22
T_5_1_sp12_h_l_1
T_11_1_sp4_h_l_6
T_10_1_sp4_v_t_37
T_10_5_sp4_v_t_38
T_9_8_lc_trk_g2_6
T_9_8_wire_logic_cluster/lc_3/in_1

T_4_6_wire_logic_cluster/lc_7/out
T_4_1_sp12_v_t_22
T_5_1_sp12_h_l_1
T_11_1_sp4_h_l_6
T_10_1_sp4_v_t_37
T_9_4_lc_trk_g2_5
T_9_4_wire_logic_cluster/lc_5/in_0

T_4_6_wire_logic_cluster/lc_7/out
T_4_3_sp4_v_t_38
T_5_7_sp4_h_l_9
T_9_7_sp4_h_l_9
T_8_3_sp4_v_t_39
T_8_4_lc_trk_g3_7
T_8_4_wire_logic_cluster/lc_4/in_0

T_4_6_wire_logic_cluster/lc_7/out
T_4_6_sp4_h_l_3
T_8_6_sp4_h_l_6
T_7_6_sp4_v_t_37
T_7_8_lc_trk_g2_0
T_7_8_wire_logic_cluster/lc_2/in_0

T_4_6_wire_logic_cluster/lc_7/out
T_4_6_sp4_h_l_3
T_7_2_sp4_v_t_44
T_7_6_sp4_v_t_44
T_6_8_lc_trk_g0_2
T_6_8_wire_logic_cluster/lc_1/in_1

T_4_6_wire_logic_cluster/lc_7/out
T_4_3_sp4_v_t_38
T_5_7_sp4_h_l_9
T_8_7_sp4_v_t_39
T_8_8_lc_trk_g3_7
T_8_8_wire_logic_cluster/lc_3/in_1

T_4_6_wire_logic_cluster/lc_7/out
T_4_6_sp4_h_l_3
T_7_2_sp4_v_t_44
T_7_0_span4_vert_13
T_6_2_lc_trk_g1_0
T_6_2_wire_logic_cluster/lc_1/in_0

T_4_6_wire_logic_cluster/lc_7/out
T_4_3_sp4_v_t_38
T_5_7_sp4_h_l_9
T_9_7_sp4_h_l_9
T_8_7_lc_trk_g0_1
T_8_7_wire_logic_cluster/lc_4/in_1

T_4_6_wire_logic_cluster/lc_7/out
T_4_3_sp4_v_t_38
T_5_7_sp4_h_l_9
T_9_7_sp4_h_l_9
T_8_7_lc_trk_g0_1
T_8_7_input_2_5
T_8_7_wire_logic_cluster/lc_5/in_2

T_4_6_wire_logic_cluster/lc_7/out
T_4_1_sp12_v_t_22
T_5_1_sp12_h_l_1
T_9_1_lc_trk_g0_2
T_9_1_wire_logic_cluster/lc_6/in_0

T_4_6_wire_logic_cluster/lc_7/out
T_4_6_sp4_h_l_3
T_7_2_sp4_v_t_44
T_7_0_span4_vert_13
T_6_2_lc_trk_g1_0
T_6_2_wire_logic_cluster/lc_0/in_1

T_4_6_wire_logic_cluster/lc_7/out
T_4_6_sp4_h_l_3
T_7_2_sp4_v_t_44
T_7_0_span4_vert_13
T_6_2_lc_trk_g1_0
T_6_2_input_2_5
T_6_2_wire_logic_cluster/lc_5/in_2

T_4_6_wire_logic_cluster/lc_7/out
T_4_6_sp4_h_l_3
T_7_2_sp4_v_t_44
T_7_0_span4_vert_13
T_6_2_lc_trk_g1_0
T_6_2_wire_logic_cluster/lc_2/in_3

T_4_6_wire_logic_cluster/lc_7/out
T_4_6_sp4_h_l_3
T_7_2_sp4_v_t_44
T_7_4_lc_trk_g2_1
T_7_4_wire_logic_cluster/lc_7/in_0

T_4_6_wire_logic_cluster/lc_7/out
T_4_3_sp4_v_t_38
T_5_7_sp4_h_l_9
T_6_7_lc_trk_g3_1
T_6_7_wire_logic_cluster/lc_4/in_0

T_4_6_wire_logic_cluster/lc_7/out
T_4_3_sp4_v_t_38
T_5_7_sp4_h_l_9
T_6_7_lc_trk_g3_1
T_6_7_wire_logic_cluster/lc_6/in_0

T_4_6_wire_logic_cluster/lc_7/out
T_4_6_sp4_h_l_3
T_8_6_sp4_h_l_6
T_7_6_lc_trk_g0_6
T_7_6_wire_logic_cluster/lc_4/in_0

T_4_6_wire_logic_cluster/lc_7/out
T_4_6_sp4_h_l_3
T_7_2_sp4_v_t_44
T_7_4_lc_trk_g2_1
T_7_4_wire_logic_cluster/lc_6/in_1

T_4_6_wire_logic_cluster/lc_7/out
T_4_3_sp4_v_t_38
T_5_7_sp4_h_l_9
T_7_7_lc_trk_g2_4
T_7_7_wire_logic_cluster/lc_5/in_1

T_4_6_wire_logic_cluster/lc_7/out
T_4_6_sp4_h_l_3
T_8_6_sp4_h_l_6
T_7_6_lc_trk_g0_6
T_7_6_wire_logic_cluster/lc_1/in_1

T_4_6_wire_logic_cluster/lc_7/out
T_4_6_sp4_h_l_3
T_7_2_sp4_v_t_44
T_7_4_lc_trk_g2_1
T_7_4_wire_logic_cluster/lc_2/in_3

T_4_6_wire_logic_cluster/lc_7/out
T_4_6_sp4_h_l_3
T_6_6_lc_trk_g3_6
T_6_6_wire_logic_cluster/lc_3/in_0

T_4_6_wire_logic_cluster/lc_7/out
T_4_6_sp4_h_l_3
T_6_6_lc_trk_g3_6
T_6_6_wire_logic_cluster/lc_5/in_0

T_4_6_wire_logic_cluster/lc_7/out
T_5_7_lc_trk_g2_7
T_5_7_wire_logic_cluster/lc_5/in_0

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n4762
T_6_5_wire_logic_cluster/lc_1/out
T_5_5_sp4_h_l_10
T_9_5_sp4_h_l_1
T_12_1_sp4_v_t_36
T_12_4_lc_trk_g0_4
T_12_4_wire_logic_cluster/lc_5/s_r

End 

Net : maskRegister_2
T_5_11_wire_logic_cluster/lc_6/out
T_5_12_lc_trk_g0_6
T_5_12_wire_logic_cluster/lc_1/in_3

T_5_11_wire_logic_cluster/lc_6/out
T_5_11_lc_trk_g3_6
T_5_11_wire_logic_cluster/lc_6/in_3

End 

Net : maskRegister_7_adj_1361
T_6_6_wire_logic_cluster/lc_1/out
T_6_5_lc_trk_g1_1
T_6_5_wire_logic_cluster/lc_5/in_3

T_6_6_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g0_1
T_6_6_wire_logic_cluster/lc_1/in_0

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n4757
T_9_7_wire_logic_cluster/lc_2/out
T_9_6_sp4_v_t_36
T_9_10_sp4_v_t_44
T_6_14_sp4_h_l_9
T_8_14_lc_trk_g2_4
T_8_14_wire_logic_cluster/lc_5/s_r

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n4740
T_5_12_wire_logic_cluster/lc_1/out
T_5_10_sp4_v_t_47
T_6_10_sp4_h_l_3
T_5_6_sp4_v_t_45
T_5_9_lc_trk_g1_5
T_5_9_wire_logic_cluster/lc_5/s_r

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n4766
T_6_5_wire_logic_cluster/lc_5/out
T_7_1_sp4_v_t_46
T_8_5_sp4_h_l_11
T_7_1_sp4_v_t_41
T_7_3_lc_trk_g2_4
T_7_3_wire_logic_cluster/lc_5/s_r

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n4747
T_6_12_wire_logic_cluster/lc_3/out
T_7_9_sp4_v_t_47
T_8_13_sp4_h_l_4
T_11_9_sp4_v_t_41
T_11_11_lc_trk_g2_4
T_11_11_wire_logic_cluster/lc_5/s_r

End 

Net : Inst_core.Inst_sync.Inst_filter.input180Delay_6
T_5_16_wire_logic_cluster/lc_4/out
T_6_16_lc_trk_g0_4
T_6_16_wire_logic_cluster/lc_1/in_3

End 

Net : maskRegister_2_adj_1286
T_5_13_wire_logic_cluster/lc_6/out
T_6_12_lc_trk_g2_6
T_6_12_wire_logic_cluster/lc_3/in_3

T_5_13_wire_logic_cluster/lc_6/out
T_5_13_lc_trk_g3_6
T_5_13_wire_logic_cluster/lc_6/in_3

End 

Net : maskRegister_5_adj_1323
T_8_7_wire_logic_cluster/lc_3/out
T_9_7_lc_trk_g0_3
T_9_7_wire_logic_cluster/lc_2/in_3

T_8_7_wire_logic_cluster/lc_3/out
T_8_7_lc_trk_g1_3
T_8_7_wire_logic_cluster/lc_3/in_3

End 

Net : maskRegister_3_adj_1365
T_6_6_wire_logic_cluster/lc_4/out
T_6_5_lc_trk_g0_4
T_6_5_wire_logic_cluster/lc_1/in_3

T_6_6_wire_logic_cluster/lc_4/out
T_6_6_lc_trk_g1_4
T_6_6_wire_logic_cluster/lc_4/in_3

End 

Net : Inst_core.Inst_sync.Inst_filter.n4734
T_6_16_wire_logic_cluster/lc_1/out
T_6_16_sp4_h_l_7
T_9_12_sp4_v_t_42
T_6_12_sp4_h_l_1
T_6_12_lc_trk_g0_4
T_6_12_wire_logic_cluster/lc_5/s_r

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_7
T_7_13_wire_logic_cluster/lc_0/out
T_8_10_sp4_v_t_41
T_8_13_lc_trk_g0_1
T_8_13_wire_logic_cluster/lc_4/in_1

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_7
T_4_13_wire_logic_cluster/lc_2/out
T_4_12_sp4_v_t_36
T_0_12_span4_horz_7
T_2_12_lc_trk_g2_7
T_2_12_input_2_1
T_2_12_wire_logic_cluster/lc_1/in_2

End 

Net : Inst_eia232.Inst_receiver.n2143_cascade_
T_4_1_wire_logic_cluster/lc_1/ltout
T_4_1_wire_logic_cluster/lc_2/in_2

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n7_adj_996
T_8_13_wire_logic_cluster/lc_4/out
T_9_11_sp4_v_t_36
T_9_7_sp4_v_t_44
T_9_8_lc_trk_g3_4
T_9_8_wire_logic_cluster/lc_0/in_1

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n11
T_2_12_wire_logic_cluster/lc_1/out
T_2_1_sp12_v_t_22
T_2_7_lc_trk_g3_5
T_2_7_wire_logic_cluster/lc_5/in_1

End 

Net : maskRegister_3
T_5_7_wire_logic_cluster/lc_1/out
T_5_4_sp12_v_t_22
T_5_12_lc_trk_g2_1
T_5_12_wire_logic_cluster/lc_2/in_3

T_5_7_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g3_1
T_5_7_wire_logic_cluster/lc_1/in_3

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n4741
T_5_12_wire_logic_cluster/lc_2/out
T_5_2_sp12_v_t_23
T_5_8_lc_trk_g2_4
T_5_8_wire_logic_cluster/lc_5/s_r

End 

Net : Inst_eia232.Inst_receiver.cmd_3
T_4_3_wire_logic_cluster/lc_6/out
T_4_2_sp4_v_t_44
T_5_6_sp4_h_l_9
T_5_6_lc_trk_g0_4
T_5_6_wire_logic_cluster/lc_3/in_3

T_4_3_wire_logic_cluster/lc_6/out
T_4_4_lc_trk_g0_6
T_4_4_wire_logic_cluster/lc_3/in_3

T_4_3_wire_logic_cluster/lc_6/out
T_4_2_sp4_v_t_44
T_5_6_sp4_h_l_9
T_5_6_lc_trk_g0_4
T_5_6_wire_logic_cluster/lc_0/in_0

T_4_3_wire_logic_cluster/lc_6/out
T_4_2_sp4_v_t_44
T_4_6_lc_trk_g0_1
T_4_6_wire_logic_cluster/lc_4/in_1

T_4_3_wire_logic_cluster/lc_6/out
T_4_2_sp4_v_t_44
T_4_6_lc_trk_g0_1
T_4_6_wire_logic_cluster/lc_0/in_1

T_4_3_wire_logic_cluster/lc_6/out
T_4_2_sp4_v_t_44
T_4_6_lc_trk_g0_1
T_4_6_wire_logic_cluster/lc_2/in_1

T_4_3_wire_logic_cluster/lc_6/out
T_4_2_sp4_v_t_44
T_4_6_lc_trk_g0_1
T_4_6_wire_logic_cluster/lc_6/in_1

T_4_3_wire_logic_cluster/lc_6/out
T_4_2_sp4_v_t_44
T_4_6_lc_trk_g0_1
T_4_6_input_2_3
T_4_6_wire_logic_cluster/lc_3/in_2

T_4_3_wire_logic_cluster/lc_6/out
T_4_2_sp4_v_t_44
T_4_6_lc_trk_g0_1
T_4_6_input_2_1
T_4_6_wire_logic_cluster/lc_1/in_2

T_4_3_wire_logic_cluster/lc_6/out
T_4_2_sp4_v_t_44
T_4_6_lc_trk_g0_1
T_4_6_input_2_7
T_4_6_wire_logic_cluster/lc_7/in_2

T_4_3_wire_logic_cluster/lc_6/out
T_4_4_lc_trk_g0_6
T_4_4_wire_logic_cluster/lc_2/in_0

T_4_3_wire_logic_cluster/lc_6/out
T_4_3_lc_trk_g1_6
T_4_3_wire_logic_cluster/lc_6/in_1

T_4_3_wire_logic_cluster/lc_6/out
T_4_4_lc_trk_g0_6
T_4_4_wire_logic_cluster/lc_7/in_3

End 

Net : n5698_cascade_
T_4_5_wire_logic_cluster/lc_4/ltout
T_4_5_wire_logic_cluster/lc_5/in_2

End 

Net : Inst_eia232.Inst_receiver.n69
T_5_6_wire_logic_cluster/lc_3/out
T_4_5_lc_trk_g2_3
T_4_5_wire_logic_cluster/lc_4/in_3

T_5_6_wire_logic_cluster/lc_3/out
T_6_2_sp4_v_t_42
T_5_4_lc_trk_g1_7
T_5_4_wire_logic_cluster/lc_1/in_3

T_5_6_wire_logic_cluster/lc_3/out
T_4_5_lc_trk_g2_3
T_4_5_wire_logic_cluster/lc_7/in_0

T_5_6_wire_logic_cluster/lc_3/out
T_4_5_lc_trk_g2_3
T_4_5_wire_logic_cluster/lc_1/in_0

T_5_6_wire_logic_cluster/lc_3/out
T_4_5_lc_trk_g3_3
T_4_5_input_2_2
T_4_5_wire_logic_cluster/lc_2/in_2

T_5_6_wire_logic_cluster/lc_3/out
T_4_5_lc_trk_g2_3
T_4_5_wire_logic_cluster/lc_6/in_3

End 

Net : Inst_core.Inst_controller.n7856
T_12_13_wire_logic_cluster/lc_3/cout
T_12_13_wire_logic_cluster/lc_4/in_3

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_0
T_11_16_wire_logic_cluster/lc_0/out
T_11_16_lc_trk_g2_0
T_11_16_wire_logic_cluster/lc_1/in_3

End 

Net : outputdata_4
T_3_9_wire_bram/ram/RDATA_1
T_0_9_span12_horz_5
T_1_9_lc_trk_g0_6
T_1_9_wire_logic_cluster/lc_1/in_3

End 

Net : Inst_core.Inst_sync.Inst_filter.n4637
T_6_14_wire_logic_cluster/lc_1/out
T_6_3_sp12_v_t_22
T_6_8_sp4_v_t_40
T_5_12_lc_trk_g1_5
T_5_12_wire_logic_cluster/lc_5/s_r

End 

Net : Inst_core.Inst_sync.demuxedInput_4
T_6_15_wire_logic_cluster/lc_2/out
T_6_14_lc_trk_g0_2
T_6_14_wire_logic_cluster/lc_1/in_3

T_6_15_wire_logic_cluster/lc_2/out
T_6_15_lc_trk_g2_2
T_6_15_wire_logic_cluster/lc_7/in_1

End 

Net : outputdata_5
T_3_9_wire_bram/ram/RDATA_5
T_2_9_sp4_h_l_2
T_1_9_lc_trk_g1_2
T_1_9_wire_logic_cluster/lc_2/in_1

End 

Net : wrsize
T_5_4_wire_logic_cluster/lc_0/out
T_5_0_span4_vert_37
T_2_4_sp4_h_l_0
T_6_4_sp4_h_l_3
T_9_4_sp4_v_t_38
T_10_8_sp4_h_l_9
T_9_8_sp4_v_t_44
T_8_9_lc_trk_g3_4
T_8_9_wire_logic_cluster/lc_1/in_0

T_5_4_wire_logic_cluster/lc_0/out
T_5_0_span4_vert_37
T_2_4_sp4_h_l_0
T_6_4_sp4_h_l_3
T_9_4_sp4_v_t_38
T_10_8_sp4_h_l_9
T_9_8_sp4_v_t_44
T_8_9_lc_trk_g3_4
T_8_9_wire_logic_cluster/lc_5/in_0

T_5_4_wire_logic_cluster/lc_0/out
T_5_0_span4_vert_37
T_2_4_sp4_h_l_0
T_6_4_sp4_h_l_3
T_9_4_sp4_v_t_38
T_10_8_sp4_h_l_9
T_9_8_sp4_v_t_44
T_8_9_lc_trk_g3_4
T_8_9_wire_logic_cluster/lc_3/in_0

T_5_4_wire_logic_cluster/lc_0/out
T_5_0_span4_vert_37
T_2_4_sp4_h_l_0
T_6_4_sp4_h_l_3
T_9_4_sp4_v_t_38
T_10_8_sp4_h_l_9
T_9_8_sp4_v_t_44
T_9_9_lc_trk_g2_4
T_9_9_wire_logic_cluster/lc_6/in_0

T_5_4_wire_logic_cluster/lc_0/out
T_5_0_span4_vert_37
T_2_4_sp4_h_l_0
T_6_4_sp4_h_l_3
T_9_4_sp4_v_t_38
T_10_8_sp4_h_l_9
T_9_8_sp4_v_t_44
T_9_9_lc_trk_g2_4
T_9_9_wire_logic_cluster/lc_2/in_0

T_5_4_wire_logic_cluster/lc_0/out
T_5_0_span4_vert_37
T_2_4_sp4_h_l_0
T_6_4_sp4_h_l_3
T_9_4_sp4_v_t_38
T_10_8_sp4_h_l_9
T_9_8_sp4_v_t_44
T_9_9_lc_trk_g3_4
T_9_9_wire_logic_cluster/lc_7/in_0

T_5_4_wire_logic_cluster/lc_0/out
T_5_0_span4_vert_37
T_2_4_sp4_h_l_0
T_6_4_sp4_h_l_3
T_9_4_sp4_v_t_38
T_10_8_sp4_h_l_9
T_9_8_sp4_v_t_44
T_9_11_lc_trk_g0_4
T_9_11_wire_logic_cluster/lc_4/in_0

T_5_4_wire_logic_cluster/lc_0/out
T_5_0_span4_vert_37
T_2_4_sp4_h_l_0
T_6_4_sp4_h_l_3
T_9_4_sp4_v_t_38
T_10_8_sp4_h_l_9
T_9_8_sp4_v_t_44
T_9_11_lc_trk_g0_4
T_9_11_wire_logic_cluster/lc_6/in_0

T_5_4_wire_logic_cluster/lc_0/out
T_5_0_span4_vert_37
T_2_4_sp4_h_l_0
T_6_4_sp4_h_l_3
T_9_4_sp4_v_t_38
T_10_8_sp4_h_l_9
T_9_8_sp4_v_t_44
T_8_9_lc_trk_g3_4
T_8_9_wire_logic_cluster/lc_4/in_1

T_5_4_wire_logic_cluster/lc_0/out
T_5_0_span4_vert_37
T_2_4_sp4_h_l_0
T_6_4_sp4_h_l_3
T_9_4_sp4_v_t_38
T_10_8_sp4_h_l_9
T_9_8_sp4_v_t_44
T_8_9_lc_trk_g3_4
T_8_9_wire_logic_cluster/lc_0/in_3

T_5_4_wire_logic_cluster/lc_0/out
T_5_0_span4_vert_37
T_2_4_sp4_h_l_0
T_6_4_sp4_h_l_3
T_9_4_sp4_v_t_38
T_10_8_sp4_h_l_9
T_9_8_sp4_v_t_44
T_8_9_lc_trk_g3_4
T_8_9_wire_logic_cluster/lc_6/in_3

T_5_4_wire_logic_cluster/lc_0/out
T_4_4_sp4_h_l_8
T_8_4_sp4_h_l_4
T_11_4_sp4_v_t_44
T_8_8_sp4_h_l_2
T_11_8_sp4_v_t_39
T_11_9_lc_trk_g3_7
T_11_9_wire_logic_cluster/lc_0/in_0

T_5_4_wire_logic_cluster/lc_0/out
T_4_4_sp4_h_l_8
T_8_4_sp4_h_l_4
T_11_4_sp4_v_t_44
T_8_8_sp4_h_l_2
T_11_8_sp4_v_t_39
T_11_9_lc_trk_g2_7
T_11_9_wire_logic_cluster/lc_1/in_0

T_5_4_wire_logic_cluster/lc_0/out
T_5_0_span4_vert_37
T_2_4_sp4_h_l_0
T_6_4_sp4_h_l_3
T_9_4_sp4_v_t_38
T_6_8_sp4_h_l_3
T_7_8_lc_trk_g3_3
T_7_8_wire_logic_cluster/lc_0/in_0

T_5_4_wire_logic_cluster/lc_0/out
T_5_0_span4_vert_37
T_2_4_sp4_h_l_0
T_6_4_sp4_h_l_3
T_9_4_sp4_v_t_38
T_6_8_sp4_h_l_3
T_8_8_lc_trk_g3_6
T_8_8_wire_logic_cluster/lc_5/in_0

T_5_4_wire_logic_cluster/lc_0/out
T_4_4_sp4_h_l_8
T_8_4_sp4_h_l_4
T_11_4_sp4_v_t_44
T_8_8_sp4_h_l_2
T_11_8_sp4_v_t_39
T_11_10_lc_trk_g2_2
T_11_10_wire_logic_cluster/lc_5/in_1

T_5_4_wire_logic_cluster/lc_0/out
T_5_0_span4_vert_37
T_2_4_sp4_h_l_0
T_6_4_sp4_h_l_3
T_9_4_sp4_v_t_38
T_10_8_sp4_h_l_9
T_12_8_lc_trk_g3_4
T_12_8_wire_logic_cluster/lc_5/in_0

T_5_4_wire_logic_cluster/lc_0/out
T_5_0_span4_vert_37
T_2_4_sp4_h_l_0
T_6_4_sp4_h_l_3
T_9_4_sp4_v_t_38
T_6_8_sp4_h_l_3
T_8_8_lc_trk_g3_6
T_8_8_wire_logic_cluster/lc_0/in_3

T_5_4_wire_logic_cluster/lc_0/out
T_5_0_span4_vert_37
T_2_4_sp4_h_l_0
T_6_4_sp4_h_l_3
T_9_4_sp4_v_t_38
T_8_7_lc_trk_g2_6
T_8_7_wire_logic_cluster/lc_6/in_0

T_5_4_wire_logic_cluster/lc_0/out
T_5_0_span4_vert_37
T_2_4_sp4_h_l_0
T_6_4_sp4_h_l_3
T_9_4_sp4_v_t_38
T_9_8_lc_trk_g0_3
T_9_8_wire_logic_cluster/lc_7/in_0

T_5_4_wire_logic_cluster/lc_0/out
T_6_2_sp4_v_t_44
T_6_6_sp4_v_t_40
T_7_10_sp4_h_l_11
T_11_10_sp4_h_l_7
T_12_10_lc_trk_g2_7
T_12_10_wire_logic_cluster/lc_1/in_0

T_5_4_wire_logic_cluster/lc_0/out
T_6_2_sp4_v_t_44
T_6_6_sp4_v_t_40
T_7_10_sp4_h_l_11
T_11_10_sp4_h_l_7
T_12_10_lc_trk_g3_7
T_12_10_wire_logic_cluster/lc_4/in_0

T_5_4_wire_logic_cluster/lc_0/out
T_5_0_span4_vert_37
T_2_4_sp4_h_l_0
T_6_4_sp4_h_l_3
T_9_4_sp4_v_t_38
T_9_8_lc_trk_g0_3
T_9_8_wire_logic_cluster/lc_2/in_3

T_5_4_wire_logic_cluster/lc_0/out
T_6_2_sp4_v_t_44
T_6_6_sp4_v_t_40
T_7_10_sp4_h_l_11
T_7_10_lc_trk_g0_6
T_7_10_wire_logic_cluster/lc_2/in_0

T_5_4_wire_logic_cluster/lc_0/out
T_6_2_sp4_v_t_44
T_6_6_sp4_v_t_40
T_7_10_sp4_h_l_11
T_7_10_lc_trk_g1_6
T_7_10_wire_logic_cluster/lc_5/in_0

T_5_4_wire_logic_cluster/lc_0/out
T_4_4_sp4_h_l_8
T_8_4_sp4_h_l_4
T_11_4_sp4_v_t_44
T_11_7_lc_trk_g0_4
T_11_7_wire_logic_cluster/lc_6/in_0

T_5_4_wire_logic_cluster/lc_0/out
T_6_2_sp4_v_t_44
T_6_6_sp4_v_t_40
T_7_10_sp4_h_l_11
T_7_10_lc_trk_g1_6
T_7_10_wire_logic_cluster/lc_4/in_1

T_5_4_wire_logic_cluster/lc_0/out
T_6_2_sp4_v_t_44
T_6_6_sp4_v_t_40
T_7_10_sp4_h_l_11
T_7_10_lc_trk_g1_6
T_7_10_wire_logic_cluster/lc_0/in_1

T_5_4_wire_logic_cluster/lc_0/out
T_4_4_sp4_h_l_8
T_8_4_sp4_h_l_4
T_11_4_sp4_v_t_44
T_11_8_lc_trk_g1_1
T_11_8_wire_logic_cluster/lc_1/in_1

T_5_4_wire_logic_cluster/lc_0/out
T_6_2_sp4_v_t_44
T_6_6_sp4_v_t_40
T_7_10_sp4_h_l_11
T_7_10_lc_trk_g1_6
T_7_10_input_2_1
T_7_10_wire_logic_cluster/lc_1/in_2

T_5_4_wire_logic_cluster/lc_0/out
T_6_2_sp4_v_t_44
T_6_6_sp4_v_t_40
T_6_7_lc_trk_g3_0
T_6_7_wire_logic_cluster/lc_7/in_0

T_5_4_wire_logic_cluster/lc_0/out
T_6_2_sp4_v_t_44
T_6_6_sp4_v_t_40
T_6_10_lc_trk_g1_5
T_6_10_wire_logic_cluster/lc_2/in_0

End 

Net : Inst_core.Inst_sampler.n7957
T_9_15_wire_logic_cluster/lc_1/cout
T_9_15_wire_logic_cluster/lc_2/in_3

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n4758
T_9_7_wire_logic_cluster/lc_3/out
T_10_6_sp4_v_t_39
T_11_10_sp4_h_l_8
T_10_10_sp4_v_t_45
T_9_13_lc_trk_g3_5
T_9_13_wire_logic_cluster/lc_5/s_r

End 

Net : maskRegister_6_adj_1322
T_8_7_wire_logic_cluster/lc_1/out
T_9_7_lc_trk_g1_1
T_9_7_wire_logic_cluster/lc_3/in_3

T_8_7_wire_logic_cluster/lc_1/out
T_8_7_lc_trk_g3_1
T_8_7_wire_logic_cluster/lc_1/in_3

End 

Net : Inst_eia232.Inst_receiver.n3_cascade_
T_5_2_wire_logic_cluster/lc_6/ltout
T_5_2_wire_logic_cluster/lc_7/in_2

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n100
T_9_5_wire_logic_cluster/lc_5/out
T_9_1_sp4_v_t_47
T_9_3_lc_trk_g2_2
T_9_3_wire_logic_cluster/lc_5/in_3

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_0
T_2_11_wire_logic_cluster/lc_0/out
T_2_11_lc_trk_g2_0
T_2_11_wire_logic_cluster/lc_1/in_3

End 

Net : maskRegister_2_adj_1366
T_8_6_wire_logic_cluster/lc_7/out
T_9_7_lc_trk_g3_7
T_9_7_wire_logic_cluster/lc_7/in_3

T_8_6_wire_logic_cluster/lc_7/out
T_8_6_lc_trk_g1_7
T_8_6_wire_logic_cluster/lc_7/in_3

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n4761
T_9_7_wire_logic_cluster/lc_7/out
T_10_6_sp4_v_t_47
T_7_6_sp4_h_l_10
T_11_6_sp4_h_l_1
T_11_6_lc_trk_g0_4
T_11_6_wire_logic_cluster/lc_5/s_r

End 

Net : Inst_core.Inst_trigger.stageMatch_0
T_12_2_wire_logic_cluster/lc_0/out
T_12_0_span12_vert_19
T_12_7_lc_trk_g3_7
T_12_7_wire_logic_cluster/lc_1/in_3

End 

Net : Inst_core.Inst_trigger.configRegister_27
T_11_2_wire_logic_cluster/lc_3/out
T_12_1_sp4_v_t_39
T_12_3_lc_trk_g3_2
T_12_3_wire_logic_cluster/lc_3/in_0

T_11_2_wire_logic_cluster/lc_3/out
T_11_2_lc_trk_g1_3
T_11_2_wire_logic_cluster/lc_3/in_3

T_11_2_wire_logic_cluster/lc_3/out
T_12_2_lc_trk_g0_3
T_12_2_wire_logic_cluster/lc_0/in_3

End 

Net : Inst_eia232.Inst_transmitter.disabledBuffer_1
T_2_6_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g0_4
T_2_5_wire_logic_cluster/lc_3/in_1

T_2_6_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g1_4
T_2_6_wire_logic_cluster/lc_4/in_3

End 

Net : Inst_core.Inst_controller.n7855
T_12_13_wire_logic_cluster/lc_2/cout
T_12_13_wire_logic_cluster/lc_3/in_3

Net : Inst_core.Inst_sync.filteredInput_1
T_4_12_wire_logic_cluster/lc_0/out
T_5_12_sp4_h_l_0
T_9_12_sp4_h_l_3
T_8_12_sp4_v_t_44
T_7_13_lc_trk_g3_4
T_7_13_input_2_3
T_7_13_wire_logic_cluster/lc_3/in_2

T_4_12_wire_logic_cluster/lc_0/out
T_4_12_lc_trk_g3_0
T_4_12_wire_logic_cluster/lc_0/in_3

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_5
T_2_10_wire_logic_cluster/lc_4/out
T_3_8_sp4_v_t_36
T_2_12_lc_trk_g1_1
T_2_12_wire_logic_cluster/lc_1/in_1

End 

Net : Inst_core.Inst_sampler.n7956
T_9_15_wire_logic_cluster/lc_0/cout
T_9_15_wire_logic_cluster/lc_1/in_3

Net : configRegister_22_adj_1300
T_6_7_wire_logic_cluster/lc_2/out
T_6_6_sp4_v_t_36
T_6_9_lc_trk_g1_4
T_6_9_wire_logic_cluster/lc_0/in_3

T_6_7_wire_logic_cluster/lc_2/out
T_6_6_sp4_v_t_36
T_6_9_lc_trk_g1_4
T_6_9_wire_logic_cluster/lc_6/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_7_lc_trk_g3_2
T_6_7_wire_logic_cluster/lc_2/in_3

End 

Net : Inst_core.Inst_sync.filteredInput_0
T_5_12_wire_logic_cluster/lc_0/out
T_5_9_sp4_v_t_40
T_2_13_sp4_h_l_10
T_6_13_sp4_h_l_10
T_7_13_lc_trk_g2_2
T_7_13_input_2_6
T_7_13_wire_logic_cluster/lc_6/in_2

T_5_12_wire_logic_cluster/lc_0/out
T_5_12_lc_trk_g3_0
T_5_12_wire_logic_cluster/lc_0/in_3

End 

Net : Inst_eia232.Inst_transmitter.paused
T_1_1_wire_logic_cluster/lc_0/out
T_2_1_sp4_h_l_0
T_1_1_sp4_v_t_43
T_1_5_sp4_v_t_39
T_2_9_sp4_h_l_8
T_5_9_sp4_v_t_36
T_4_11_lc_trk_g1_1
T_4_11_wire_logic_cluster/lc_0/in_0

T_1_1_wire_logic_cluster/lc_0/out
T_2_1_sp4_h_l_0
T_1_1_sp4_v_t_43
T_1_4_lc_trk_g1_3
T_1_4_wire_logic_cluster/lc_0/in_0

End 

Net : Inst_eia232.Inst_receiver.n5498
T_4_3_wire_logic_cluster/lc_5/out
T_4_4_lc_trk_g0_5
T_4_4_wire_logic_cluster/lc_4/in_3

T_4_3_wire_logic_cluster/lc_5/out
T_4_2_sp4_v_t_42
T_4_5_lc_trk_g0_2
T_4_5_wire_logic_cluster/lc_2/in_0

T_4_3_wire_logic_cluster/lc_5/out
T_4_2_sp4_v_t_42
T_4_5_lc_trk_g0_2
T_4_5_wire_logic_cluster/lc_3/in_3

T_4_3_wire_logic_cluster/lc_5/out
T_4_2_sp4_v_t_42
T_4_5_lc_trk_g0_2
T_4_5_wire_logic_cluster/lc_1/in_3

End 

Net : Inst_eia232.Inst_receiver.n5597
T_4_4_wire_logic_cluster/lc_4/out
T_4_4_lc_trk_g0_4
T_4_4_wire_logic_cluster/lc_1/in_3

End 

Net : n12
T_5_5_wire_logic_cluster/lc_7/out
T_4_5_lc_trk_g2_7
T_4_5_wire_logic_cluster/lc_5/in_0

T_5_5_wire_logic_cluster/lc_7/out
T_4_5_lc_trk_g3_7
T_4_5_wire_logic_cluster/lc_3/in_1

T_5_5_wire_logic_cluster/lc_7/out
T_4_5_lc_trk_g2_7
T_4_5_wire_logic_cluster/lc_2/in_1

T_5_5_wire_logic_cluster/lc_7/out
T_4_5_lc_trk_g3_7
T_4_5_wire_logic_cluster/lc_1/in_1

End 

Net : configRegister_23
T_7_7_wire_logic_cluster/lc_6/out
T_7_4_sp4_v_t_36
T_4_8_sp4_h_l_1
T_4_8_lc_trk_g1_4
T_4_8_wire_logic_cluster/lc_5/in_0

T_7_7_wire_logic_cluster/lc_6/out
T_7_4_sp4_v_t_36
T_4_8_sp4_h_l_1
T_4_8_lc_trk_g1_4
T_4_8_wire_logic_cluster/lc_3/in_0

T_7_7_wire_logic_cluster/lc_6/out
T_7_7_lc_trk_g3_6
T_7_7_wire_logic_cluster/lc_6/in_3

End 

Net : maskRegister_4_adj_1284
T_6_13_wire_logic_cluster/lc_7/out
T_6_12_lc_trk_g1_7
T_6_12_wire_logic_cluster/lc_5/in_3

T_6_13_wire_logic_cluster/lc_7/out
T_6_13_lc_trk_g1_7
T_6_13_wire_logic_cluster/lc_7/in_3

End 

Net : maskRegister_6
T_5_11_wire_logic_cluster/lc_2/out
T_5_12_lc_trk_g0_2
T_5_12_wire_logic_cluster/lc_5/in_3

T_5_11_wire_logic_cluster/lc_2/out
T_5_11_lc_trk_g3_2
T_5_11_wire_logic_cluster/lc_2/in_3

End 

Net : n1917
T_5_1_wire_logic_cluster/lc_4/out
T_5_0_span4_vert_40
T_5_4_sp4_v_t_45
T_4_5_lc_trk_g3_5
T_4_5_wire_logic_cluster/lc_5/s_r

T_5_1_wire_logic_cluster/lc_4/out
T_5_0_span4_vert_40
T_5_4_sp4_v_t_45
T_4_5_lc_trk_g3_5
T_4_5_wire_logic_cluster/lc_5/s_r

T_5_1_wire_logic_cluster/lc_4/out
T_5_0_span4_vert_40
T_5_4_sp4_v_t_45
T_4_5_lc_trk_g3_5
T_4_5_wire_logic_cluster/lc_5/s_r

T_5_1_wire_logic_cluster/lc_4/out
T_5_0_span4_vert_40
T_5_4_sp4_v_t_45
T_4_5_lc_trk_g3_5
T_4_5_wire_logic_cluster/lc_5/s_r

T_5_1_wire_logic_cluster/lc_4/out
T_5_0_span4_vert_40
T_5_4_sp4_v_t_45
T_4_5_lc_trk_g3_5
T_4_5_wire_logic_cluster/lc_5/s_r

T_5_1_wire_logic_cluster/lc_4/out
T_5_0_span4_vert_40
T_5_4_sp4_v_t_45
T_4_5_lc_trk_g3_5
T_4_5_wire_logic_cluster/lc_5/s_r

T_5_1_wire_logic_cluster/lc_4/out
T_5_0_span4_vert_40
T_5_4_sp4_v_t_45
T_4_5_lc_trk_g3_5
T_4_5_wire_logic_cluster/lc_5/s_r

T_5_1_wire_logic_cluster/lc_4/out
T_5_0_span4_vert_24
T_5_3_sp4_v_t_45
T_4_6_lc_trk_g3_5
T_4_6_wire_logic_cluster/lc_5/s_r

T_5_1_wire_logic_cluster/lc_4/out
T_5_0_span4_vert_24
T_5_3_sp4_v_t_45
T_4_6_lc_trk_g3_5
T_4_6_wire_logic_cluster/lc_5/s_r

T_5_1_wire_logic_cluster/lc_4/out
T_5_0_span4_vert_24
T_5_3_sp4_v_t_45
T_4_6_lc_trk_g3_5
T_4_6_wire_logic_cluster/lc_5/s_r

T_5_1_wire_logic_cluster/lc_4/out
T_5_0_span4_vert_24
T_5_3_sp4_v_t_45
T_4_6_lc_trk_g3_5
T_4_6_wire_logic_cluster/lc_5/s_r

T_5_1_wire_logic_cluster/lc_4/out
T_5_0_span4_vert_24
T_5_3_sp4_v_t_45
T_4_6_lc_trk_g3_5
T_4_6_wire_logic_cluster/lc_5/s_r

T_5_1_wire_logic_cluster/lc_4/out
T_5_0_span4_vert_24
T_5_3_sp4_v_t_45
T_4_6_lc_trk_g3_5
T_4_6_wire_logic_cluster/lc_5/s_r

T_5_1_wire_logic_cluster/lc_4/out
T_5_0_span4_vert_24
T_5_3_sp4_v_t_45
T_4_6_lc_trk_g3_5
T_4_6_wire_logic_cluster/lc_5/s_r

T_5_1_wire_logic_cluster/lc_4/out
T_5_0_span4_vert_40
T_5_4_lc_trk_g1_5
T_5_4_wire_logic_cluster/lc_5/s_r

T_5_1_wire_logic_cluster/lc_4/out
T_5_0_span4_vert_40
T_5_4_lc_trk_g1_5
T_5_4_wire_logic_cluster/lc_5/s_r

T_5_1_wire_logic_cluster/lc_4/out
T_5_0_span4_vert_40
T_4_4_lc_trk_g1_5
T_4_4_wire_logic_cluster/lc_5/s_r

T_5_1_wire_logic_cluster/lc_4/out
T_5_0_span4_vert_40
T_4_4_lc_trk_g1_5
T_4_4_wire_logic_cluster/lc_5/s_r

T_5_1_wire_logic_cluster/lc_4/out
T_5_0_span4_vert_40
T_4_4_lc_trk_g1_5
T_4_4_wire_logic_cluster/lc_5/s_r

T_5_1_wire_logic_cluster/lc_4/out
T_5_0_span4_vert_40
T_4_4_lc_trk_g1_5
T_4_4_wire_logic_cluster/lc_5/s_r

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n4744
T_5_12_wire_logic_cluster/lc_5/out
T_4_12_sp4_h_l_2
T_3_12_sp4_v_t_45
T_2_15_lc_trk_g3_5
T_2_15_wire_logic_cluster/lc_5/s_r

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_6
T_2_15_wire_logic_cluster/lc_0/out
T_3_11_sp4_v_t_36
T_2_12_lc_trk_g2_4
T_2_12_wire_logic_cluster/lc_1/in_3

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n4749
T_6_12_wire_logic_cluster/lc_5/out
T_5_12_sp4_h_l_2
T_8_8_sp4_v_t_45
T_8_11_lc_trk_g1_5
T_8_11_wire_logic_cluster/lc_5/s_r

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_6
T_9_13_wire_logic_cluster/lc_0/out
T_8_13_lc_trk_g2_0
T_8_13_wire_logic_cluster/lc_4/in_0

End 

Net : Inst_eia232.Inst_receiver.n112_cascade_
T_4_6_wire_logic_cluster/lc_5/ltout
T_4_6_wire_logic_cluster/lc_6/in_2

End 

Net : Inst_core.Inst_controller.n7854
T_12_13_wire_logic_cluster/lc_1/cout
T_12_13_wire_logic_cluster/lc_2/in_3

Net : Inst_eia232.Inst_transmitter.n6745
T_2_5_wire_logic_cluster/lc_1/out
T_3_2_sp4_v_t_43
T_2_5_lc_trk_g3_3
T_2_5_wire_logic_cluster/lc_2/cen

End 

Net : state_1_N_371_1_cascade_
T_2_5_wire_logic_cluster/lc_0/ltout
T_2_5_wire_logic_cluster/lc_1/in_2

End 

Net : configRegister_23_adj_1379
T_5_7_wire_logic_cluster/lc_5/out
T_5_8_lc_trk_g0_5
T_5_8_wire_logic_cluster/lc_2/in_3

T_5_7_wire_logic_cluster/lc_5/out
T_5_8_lc_trk_g0_5
T_5_8_wire_logic_cluster/lc_5/in_0

T_5_7_wire_logic_cluster/lc_5/out
T_5_7_lc_trk_g1_5
T_5_7_wire_logic_cluster/lc_5/in_3

End 

Net : n234
T_1_4_wire_logic_cluster/lc_0/out
T_1_4_lc_trk_g0_0
T_1_4_input_2_4
T_1_4_wire_logic_cluster/lc_4/in_2

End 

Net : maskRegister_4
T_5_11_wire_logic_cluster/lc_7/out
T_5_12_lc_trk_g1_7
T_5_12_wire_logic_cluster/lc_3/in_3

T_5_11_wire_logic_cluster/lc_7/out
T_5_11_lc_trk_g1_7
T_5_11_wire_logic_cluster/lc_7/in_3

End 

Net : Inst_core.Inst_sync.Inst_filter.input180Delay_7
T_6_15_wire_logic_cluster/lc_0/out
T_6_14_lc_trk_g1_0
T_6_14_wire_logic_cluster/lc_6/in_3

End 

Net : Inst_core.Inst_sync.Inst_filter.input180Delay_5
T_5_16_wire_logic_cluster/lc_3/out
T_6_16_lc_trk_g1_3
T_6_16_wire_logic_cluster/lc_5/in_3

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n4742
T_5_12_wire_logic_cluster/lc_3/out
T_6_12_sp4_h_l_6
T_2_12_sp4_h_l_9
T_2_12_lc_trk_g0_4
T_2_12_wire_logic_cluster/lc_5/s_r

End 

Net : Inst_core.Inst_sync.Inst_filter.n4732
T_5_16_wire_logic_cluster/lc_1/out
T_6_14_sp4_v_t_46
T_3_14_sp4_h_l_5
T_4_14_lc_trk_g3_5
T_4_14_wire_logic_cluster/lc_5/s_r

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n4745
T_5_12_wire_logic_cluster/lc_6/out
T_6_9_sp4_v_t_37
T_3_13_sp4_h_l_5
T_4_13_lc_trk_g3_5
T_4_13_wire_logic_cluster/lc_5/s_r

End 

Net : Inst_core.Inst_sync.Inst_filter.n4733
T_6_16_wire_logic_cluster/lc_5/out
T_7_14_sp4_v_t_38
T_4_14_sp4_h_l_9
T_6_14_lc_trk_g2_4
T_6_14_wire_logic_cluster/lc_5/s_r

End 

Net : Inst_core.Inst_sync.Inst_filter.n4735
T_6_14_wire_logic_cluster/lc_6/out
T_6_12_sp4_v_t_41
T_7_12_sp4_h_l_9
T_9_12_lc_trk_g2_4
T_9_12_wire_logic_cluster/lc_5/s_r

End 

Net : Inst_core.Inst_sync.Inst_filter.input180Delay_4
T_5_16_wire_logic_cluster/lc_6/out
T_5_16_lc_trk_g2_6
T_5_16_wire_logic_cluster/lc_1/in_3

End 

Net : executePrev
T_5_1_wire_logic_cluster/lc_0/out
T_5_1_lc_trk_g1_0
T_5_1_wire_logic_cluster/lc_4/in_1

End 

Net : maskRegister_7
T_5_11_wire_logic_cluster/lc_0/out
T_5_12_lc_trk_g1_0
T_5_12_wire_logic_cluster/lc_6/in_3

T_5_11_wire_logic_cluster/lc_0/out
T_5_11_lc_trk_g0_0
T_5_11_wire_logic_cluster/lc_0/in_0

End 

Net : bfn_9_15_0_
T_9_15_wire_logic_cluster/carry_in_mux/cout
T_9_15_wire_logic_cluster/lc_0/in_3

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_6
T_11_12_wire_logic_cluster/lc_0/out
T_10_12_sp4_h_l_8
T_9_8_sp4_v_t_45
T_8_11_lc_trk_g3_5
T_8_11_wire_logic_cluster/lc_1/in_1

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_3
T_12_4_wire_logic_cluster/lc_0/out
T_12_3_lc_trk_g1_0
T_12_3_input_2_1
T_12_3_wire_logic_cluster/lc_1/in_2

End 

Net : Inst_eia232.Inst_receiver.cmd_1
T_5_6_wire_logic_cluster/lc_1/out
T_5_3_sp4_v_t_42
T_4_4_lc_trk_g3_2
T_4_4_wire_logic_cluster/lc_6/in_1

T_5_6_wire_logic_cluster/lc_1/out
T_4_6_lc_trk_g3_1
T_4_6_wire_logic_cluster/lc_5/in_1

T_5_6_wire_logic_cluster/lc_1/out
T_6_4_sp4_v_t_46
T_3_4_sp4_h_l_5
T_5_4_lc_trk_g2_0
T_5_4_wire_logic_cluster/lc_1/in_1

T_5_6_wire_logic_cluster/lc_1/out
T_6_4_sp4_v_t_46
T_3_4_sp4_h_l_5
T_5_4_lc_trk_g2_0
T_5_4_input_2_0
T_5_4_wire_logic_cluster/lc_0/in_2

T_5_6_wire_logic_cluster/lc_1/out
T_5_3_sp4_v_t_42
T_4_4_lc_trk_g3_2
T_4_4_wire_logic_cluster/lc_5/in_0

T_5_6_wire_logic_cluster/lc_1/out
T_5_3_sp4_v_t_42
T_4_4_lc_trk_g3_2
T_4_4_wire_logic_cluster/lc_1/in_0

T_5_6_wire_logic_cluster/lc_1/out
T_4_5_lc_trk_g2_1
T_4_5_wire_logic_cluster/lc_4/in_1

T_5_6_wire_logic_cluster/lc_1/out
T_5_6_lc_trk_g1_1
T_5_6_wire_logic_cluster/lc_1/in_1

T_5_6_wire_logic_cluster/lc_1/out
T_4_5_lc_trk_g2_1
T_4_5_wire_logic_cluster/lc_6/in_1

T_5_6_wire_logic_cluster/lc_1/out
T_4_5_lc_trk_g2_1
T_4_5_wire_logic_cluster/lc_0/in_1

T_5_6_wire_logic_cluster/lc_1/out
T_4_5_lc_trk_g3_1
T_4_5_wire_logic_cluster/lc_7/in_1

T_5_6_wire_logic_cluster/lc_1/out
T_4_5_lc_trk_g2_1
T_4_5_input_2_1
T_4_5_wire_logic_cluster/lc_1/in_2

T_5_6_wire_logic_cluster/lc_1/out
T_5_6_lc_trk_g1_1
T_5_6_input_2_2
T_5_6_wire_logic_cluster/lc_2/in_2

T_5_6_wire_logic_cluster/lc_1/out
T_4_5_lc_trk_g2_1
T_4_5_input_2_3
T_4_5_wire_logic_cluster/lc_3/in_2

T_5_6_wire_logic_cluster/lc_1/out
T_4_5_lc_trk_g2_1
T_4_5_wire_logic_cluster/lc_2/in_3

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n11
T_8_11_wire_logic_cluster/lc_1/out
T_8_12_lc_trk_g0_1
T_8_12_wire_logic_cluster/lc_0/in_1

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_2
T_5_9_wire_logic_cluster/lc_0/out
T_4_8_lc_trk_g2_0
T_4_8_wire_logic_cluster/lc_4/in_0

End 

Net : Inst_eia232.Inst_transmitter.n8756_cascade_
T_2_4_wire_logic_cluster/lc_6/ltout
T_2_4_wire_logic_cluster/lc_7/in_2

End 

Net : Inst_core.Inst_sync.synchronizedInput_7
T_11_15_wire_logic_cluster/lc_1/out
T_7_15_sp12_h_l_1
T_7_15_lc_trk_g1_2
T_7_15_input_2_3
T_7_15_wire_logic_cluster/lc_3/in_2

T_11_15_wire_logic_cluster/lc_1/out
T_12_12_sp4_v_t_43
T_9_12_sp4_h_l_0
T_9_12_lc_trk_g0_5
T_9_12_wire_logic_cluster/lc_0/in_3

T_11_15_wire_logic_cluster/lc_1/out
T_11_15_lc_trk_g2_1
T_11_15_wire_logic_cluster/lc_0/in_3

End 

Net : n1320_cascade_
T_2_4_wire_logic_cluster/lc_5/ltout
T_2_4_wire_logic_cluster/lc_6/in_2

End 

Net : configRegister_26_adj_1297
T_11_7_wire_logic_cluster/lc_7/out
T_11_7_sp4_h_l_3
T_7_7_sp4_h_l_6
T_6_7_sp4_v_t_37
T_3_11_sp4_h_l_5
T_7_11_sp4_h_l_1
T_8_11_lc_trk_g3_1
T_8_11_wire_logic_cluster/lc_0/in_0

T_11_7_wire_logic_cluster/lc_7/out
T_11_7_sp4_h_l_3
T_7_7_sp4_h_l_6
T_6_7_sp4_v_t_37
T_3_11_sp4_h_l_5
T_7_11_sp4_h_l_1
T_7_11_lc_trk_g1_4
T_7_11_wire_logic_cluster/lc_0/in_3

T_11_7_wire_logic_cluster/lc_7/out
T_11_7_sp4_h_l_3
T_7_7_sp4_h_l_6
T_6_7_sp4_v_t_37
T_3_11_sp4_h_l_0
T_2_11_lc_trk_g0_0
T_2_11_input_2_0
T_2_11_wire_logic_cluster/lc_0/in_2

T_11_7_wire_logic_cluster/lc_7/out
T_10_7_sp4_h_l_6
T_9_3_sp4_v_t_46
T_9_0_span4_vert_35
T_8_1_lc_trk_g2_3
T_8_1_wire_logic_cluster/lc_2/in_1

T_11_7_wire_logic_cluster/lc_7/out
T_11_7_sp4_h_l_3
T_10_7_sp4_v_t_38
T_11_11_sp4_h_l_3
T_11_11_lc_trk_g0_6
T_11_11_wire_logic_cluster/lc_5/in_3

T_11_7_wire_logic_cluster/lc_7/out
T_10_7_sp4_h_l_6
T_9_7_sp4_v_t_37
T_9_10_lc_trk_g1_5
T_9_10_input_2_2
T_9_10_wire_logic_cluster/lc_2/in_2

T_11_7_wire_logic_cluster/lc_7/out
T_12_6_sp4_v_t_47
T_12_10_sp4_v_t_36
T_11_12_lc_trk_g1_1
T_11_12_input_2_0
T_11_12_wire_logic_cluster/lc_0/in_2

T_11_7_wire_logic_cluster/lc_7/out
T_10_7_sp4_h_l_6
T_9_7_sp4_v_t_37
T_8_10_lc_trk_g2_5
T_8_10_wire_logic_cluster/lc_0/in_3

T_11_7_wire_logic_cluster/lc_7/out
T_11_7_lc_trk_g3_7
T_11_7_wire_logic_cluster/lc_7/in_1

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_5
T_8_14_wire_logic_cluster/lc_0/out
T_8_13_lc_trk_g0_0
T_8_13_input_2_4
T_8_13_wire_logic_cluster/lc_4/in_2

End 

Net : Inst_eia232.Inst_receiver.n6736_cascade_
T_4_2_wire_logic_cluster/lc_2/ltout
T_4_2_wire_logic_cluster/lc_3/in_2

End 

Net : wrtrigval_3
T_4_6_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_37
T_6_7_sp4_h_l_0
T_10_7_sp4_h_l_8
T_9_7_sp4_v_t_39
T_9_3_sp4_v_t_39
T_8_4_lc_trk_g2_7
T_8_4_wire_logic_cluster/lc_7/in_0

T_4_6_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_37
T_6_7_sp4_h_l_0
T_10_7_sp4_h_l_8
T_9_7_sp4_v_t_39
T_9_8_lc_trk_g3_7
T_9_8_wire_logic_cluster/lc_1/in_1

T_4_6_wire_logic_cluster/lc_6/out
T_4_4_sp4_v_t_41
T_5_8_sp4_h_l_10
T_9_8_sp4_h_l_10
T_11_8_lc_trk_g2_7
T_11_8_wire_logic_cluster/lc_7/in_0

T_4_6_wire_logic_cluster/lc_6/out
T_5_5_sp4_v_t_45
T_6_9_sp4_h_l_8
T_10_9_sp4_h_l_8
T_11_9_lc_trk_g3_0
T_11_9_wire_logic_cluster/lc_7/in_0

T_4_6_wire_logic_cluster/lc_6/out
T_5_5_sp4_v_t_45
T_6_9_sp4_h_l_8
T_10_9_sp4_h_l_8
T_12_9_lc_trk_g2_5
T_12_9_wire_logic_cluster/lc_7/in_0

T_4_6_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_37
T_6_7_sp4_h_l_0
T_10_7_sp4_h_l_8
T_11_7_lc_trk_g3_0
T_11_7_wire_logic_cluster/lc_0/in_3

T_4_6_wire_logic_cluster/lc_6/out
T_4_4_sp4_v_t_41
T_5_4_sp4_h_l_9
T_7_4_lc_trk_g2_4
T_7_4_wire_logic_cluster/lc_0/in_0

T_4_6_wire_logic_cluster/lc_6/out
T_4_4_sp4_v_t_41
T_5_4_sp4_h_l_9
T_7_4_lc_trk_g3_4
T_7_4_wire_logic_cluster/lc_5/in_0

End 

Net : maskRegister_6_adj_1362
T_6_6_wire_logic_cluster/lc_0/out
T_6_5_lc_trk_g1_0
T_6_5_wire_logic_cluster/lc_4/in_3

T_6_6_wire_logic_cluster/lc_0/out
T_6_6_lc_trk_g1_0
T_6_6_wire_logic_cluster/lc_0/in_3

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n4765
T_6_5_wire_logic_cluster/lc_4/out
T_7_3_sp4_v_t_36
T_7_0_span4_vert_25
T_7_2_lc_trk_g0_4
T_7_2_wire_logic_cluster/lc_5/s_r

End 

Net : Inst_core.Inst_sync.filteredInput_3
T_5_5_wire_logic_cluster/lc_0/out
T_5_1_sp12_v_t_23
T_6_13_sp12_h_l_0
T_7_13_lc_trk_g1_4
T_7_13_input_2_5
T_7_13_wire_logic_cluster/lc_5/in_2

T_5_5_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g1_0
T_5_5_wire_logic_cluster/lc_0/in_3

End 

Net : Inst_eia232.Inst_transmitter.n3552
T_4_4_wire_logic_cluster/lc_0/out
T_5_1_sp4_v_t_41
T_2_1_sp4_h_l_10
T_1_1_lc_trk_g0_2
T_1_1_wire_logic_cluster/lc_7/cen

End 

Net : Inst_eia232.xoff
T_4_4_wire_logic_cluster/lc_5/out
T_4_4_lc_trk_g2_5
T_4_4_wire_logic_cluster/lc_0/in_3

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_0
T_12_3_wire_logic_cluster/lc_0/out
T_12_3_lc_trk_g2_0
T_12_3_wire_logic_cluster/lc_1/in_3

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_3
T_5_8_wire_logic_cluster/lc_6/out
T_4_8_lc_trk_g2_6
T_4_8_input_2_4
T_4_8_wire_logic_cluster/lc_4/in_2

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_4
T_8_13_wire_logic_cluster/lc_0/out
T_8_13_lc_trk_g3_0
T_8_13_wire_logic_cluster/lc_4/in_3

End 

Net : configRegister_22
T_8_8_wire_logic_cluster/lc_7/out
T_0_8_span12_horz_6
T_4_8_lc_trk_g0_6
T_4_8_wire_logic_cluster/lc_5/in_3

T_8_8_wire_logic_cluster/lc_7/out
T_0_8_span12_horz_6
T_4_8_lc_trk_g0_6
T_4_8_wire_logic_cluster/lc_3/in_3

T_8_8_wire_logic_cluster/lc_7/out
T_8_8_lc_trk_g1_7
T_8_8_wire_logic_cluster/lc_7/in_3

End 

Net : Inst_core.Inst_controller.n7853
T_12_13_wire_logic_cluster/lc_0/cout
T_12_13_wire_logic_cluster/lc_1/in_3

Net : GENERIC_FIFO_1.n7844
T_1_12_wire_logic_cluster/lc_0/cout
T_1_12_wire_logic_cluster/lc_1/in_3

End 

Net : maskRegister_0_adj_1368
T_8_6_wire_logic_cluster/lc_6/out
T_9_7_lc_trk_g2_6
T_9_7_wire_logic_cluster/lc_5/in_3

T_8_6_wire_logic_cluster/lc_6/out
T_8_6_sp4_h_l_1
T_8_6_lc_trk_g0_4
T_8_6_wire_logic_cluster/lc_6/in_0

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n4645
T_9_7_wire_logic_cluster/lc_5/out
T_10_3_sp4_v_t_46
T_11_3_sp4_h_l_4
T_12_3_lc_trk_g2_4
T_12_3_wire_logic_cluster/lc_5/s_r

End 

Net : Inst_core.Inst_controller.nstate_1_N_825_0
T_12_11_wire_logic_cluster/lc_5/out
T_12_11_lc_trk_g3_5
T_12_11_input_2_0
T_12_11_wire_logic_cluster/lc_0/in_2

End 

Net : busy
T_4_11_wire_logic_cluster/lc_0/out
T_0_11_span12_horz_0
T_13_11_span12_horz_0
T_12_11_lc_trk_g0_0
T_12_11_wire_logic_cluster/lc_5/in_1

T_4_11_wire_logic_cluster/lc_0/out
T_0_11_span12_horz_0
T_13_11_span12_horz_0
T_12_11_lc_trk_g0_0
T_12_11_wire_logic_cluster/lc_3/in_1

End 

Net : Inst_eia232.xon
T_4_4_wire_logic_cluster/lc_1/out
T_4_4_lc_trk_g2_1
T_4_4_wire_logic_cluster/lc_0/in_1

T_4_4_wire_logic_cluster/lc_1/out
T_5_1_sp4_v_t_43
T_2_1_sp4_h_l_6
T_1_1_lc_trk_g1_6
T_1_1_wire_logic_cluster/lc_0/in_3

End 

Net : wrtrigcfg_1
T_4_4_wire_logic_cluster/lc_7/out
T_4_4_sp4_h_l_3
T_3_4_sp4_v_t_38
T_4_8_sp4_h_l_3
T_7_8_sp4_v_t_45
T_7_4_sp4_v_t_41
T_7_6_lc_trk_g2_4
T_7_6_wire_logic_cluster/lc_3/in_3

T_4_4_wire_logic_cluster/lc_7/out
T_5_3_sp4_v_t_47
T_6_3_sp4_h_l_3
T_9_3_sp4_v_t_45
T_6_7_sp4_h_l_1
T_8_7_lc_trk_g2_4
T_8_7_wire_logic_cluster/lc_0/in_0

T_4_4_wire_logic_cluster/lc_7/out
T_5_3_sp4_v_t_47
T_6_3_sp4_h_l_3
T_9_3_sp4_v_t_45
T_6_7_sp4_h_l_1
T_6_7_lc_trk_g0_4
T_6_7_wire_logic_cluster/lc_2/in_0

T_4_4_wire_logic_cluster/lc_7/out
T_4_4_sp4_h_l_3
T_3_4_sp4_v_t_38
T_4_8_sp4_h_l_3
T_7_8_sp4_v_t_45
T_6_10_lc_trk_g2_0
T_6_10_wire_logic_cluster/lc_7/in_1

T_4_4_wire_logic_cluster/lc_7/out
T_4_4_sp4_h_l_3
T_3_4_sp4_v_t_38
T_4_8_sp4_h_l_9
T_8_8_sp4_h_l_0
T_9_8_lc_trk_g2_0
T_9_8_wire_logic_cluster/lc_5/in_1

T_4_4_wire_logic_cluster/lc_7/out
T_5_3_sp4_v_t_47
T_6_3_sp4_h_l_3
T_9_3_sp4_v_t_38
T_6_7_sp4_h_l_3
T_7_7_lc_trk_g2_3
T_7_7_wire_logic_cluster/lc_4/in_1

T_4_4_wire_logic_cluster/lc_7/out
T_4_4_sp4_h_l_3
T_3_4_sp4_v_t_38
T_4_8_sp4_h_l_9
T_6_8_lc_trk_g2_4
T_6_8_wire_logic_cluster/lc_4/in_0

T_4_4_wire_logic_cluster/lc_7/out
T_4_4_sp4_h_l_3
T_3_4_sp4_v_t_38
T_4_8_sp4_h_l_9
T_6_8_lc_trk_g2_4
T_6_8_wire_logic_cluster/lc_2/in_0

T_4_4_wire_logic_cluster/lc_7/out
T_5_3_sp4_v_t_47
T_6_3_sp4_h_l_3
T_9_3_sp4_v_t_45
T_8_5_lc_trk_g0_3
T_8_5_wire_logic_cluster/lc_3/in_0

T_4_4_wire_logic_cluster/lc_7/out
T_5_3_sp4_v_t_47
T_6_3_sp4_h_l_3
T_9_3_sp4_v_t_45
T_8_5_lc_trk_g2_0
T_8_5_wire_logic_cluster/lc_6/in_0

T_4_4_wire_logic_cluster/lc_7/out
T_5_3_sp4_v_t_47
T_6_3_sp4_h_l_3
T_9_3_sp4_v_t_38
T_9_6_lc_trk_g0_6
T_9_6_wire_logic_cluster/lc_0/in_0

T_4_4_wire_logic_cluster/lc_7/out
T_5_3_sp4_v_t_47
T_6_3_sp4_h_l_3
T_9_3_sp4_v_t_38
T_9_6_lc_trk_g0_6
T_9_6_wire_logic_cluster/lc_6/in_0

T_4_4_wire_logic_cluster/lc_7/out
T_4_4_sp4_h_l_3
T_8_4_sp4_h_l_11
T_11_4_sp4_v_t_41
T_11_7_lc_trk_g1_1
T_11_7_wire_logic_cluster/lc_4/in_0

T_4_4_wire_logic_cluster/lc_7/out
T_4_4_sp4_h_l_3
T_8_4_sp4_h_l_11
T_11_4_sp4_v_t_41
T_11_7_lc_trk_g0_1
T_11_7_wire_logic_cluster/lc_7/in_0

T_4_4_wire_logic_cluster/lc_7/out
T_4_4_sp4_h_l_3
T_8_4_sp4_h_l_11
T_11_0_span4_vert_40
T_11_2_lc_trk_g2_5
T_11_2_wire_logic_cluster/lc_5/in_0

T_4_4_wire_logic_cluster/lc_7/out
T_4_4_sp4_h_l_3
T_8_4_sp4_h_l_11
T_11_0_span4_vert_40
T_11_2_lc_trk_g2_5
T_11_2_wire_logic_cluster/lc_7/in_0

T_4_4_wire_logic_cluster/lc_7/out
T_4_4_sp4_h_l_3
T_8_4_sp4_h_l_11
T_11_4_sp4_v_t_41
T_11_8_lc_trk_g1_4
T_11_8_wire_logic_cluster/lc_4/in_1

T_4_4_wire_logic_cluster/lc_7/out
T_5_3_sp4_v_t_47
T_6_3_sp4_h_l_3
T_9_3_sp4_v_t_38
T_9_6_lc_trk_g1_6
T_9_6_wire_logic_cluster/lc_4/in_1

T_4_4_wire_logic_cluster/lc_7/out
T_4_4_sp4_h_l_3
T_8_4_sp4_h_l_11
T_11_0_span4_vert_40
T_11_2_lc_trk_g2_5
T_11_2_input_2_1
T_11_2_wire_logic_cluster/lc_1/in_2

T_4_4_wire_logic_cluster/lc_7/out
T_4_4_sp4_h_l_3
T_8_4_sp4_h_l_11
T_9_4_lc_trk_g2_3
T_9_4_wire_logic_cluster/lc_7/in_0

T_4_4_wire_logic_cluster/lc_7/out
T_4_4_sp4_h_l_3
T_8_4_sp4_h_l_11
T_9_4_lc_trk_g2_3
T_9_4_wire_logic_cluster/lc_3/in_0

T_4_4_wire_logic_cluster/lc_7/out
T_4_4_sp4_h_l_3
T_8_4_sp4_h_l_11
T_9_4_lc_trk_g2_3
T_9_4_wire_logic_cluster/lc_1/in_0

T_4_4_wire_logic_cluster/lc_7/out
T_5_3_sp4_v_t_47
T_5_7_sp4_v_t_36
T_5_10_lc_trk_g0_4
T_5_10_wire_logic_cluster/lc_3/in_1

T_4_4_wire_logic_cluster/lc_7/out
T_4_4_sp4_h_l_3
T_8_4_sp4_h_l_11
T_9_4_lc_trk_g2_3
T_9_4_wire_logic_cluster/lc_6/in_1

T_4_4_wire_logic_cluster/lc_7/out
T_4_4_sp4_h_l_3
T_8_4_sp4_h_l_6
T_7_4_lc_trk_g0_6
T_7_4_wire_logic_cluster/lc_1/in_1

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_7
T_6_11_wire_logic_cluster/lc_7/out
T_5_11_sp4_h_l_6
T_4_7_sp4_v_t_46
T_4_3_sp4_v_t_42
T_5_3_sp4_h_l_7
T_8_0_span4_vert_31
T_8_1_lc_trk_g3_7
T_8_1_input_2_2
T_8_1_wire_logic_cluster/lc_2/in_2

End 

Net : Inst_eia232.Inst_receiver.cmd_0
T_5_6_wire_logic_cluster/lc_2/out
T_5_2_sp4_v_t_41
T_4_4_lc_trk_g1_4
T_4_4_wire_logic_cluster/lc_3/in_0

T_5_6_wire_logic_cluster/lc_2/out
T_5_6_lc_trk_g2_2
T_5_6_wire_logic_cluster/lc_3/in_1

T_5_6_wire_logic_cluster/lc_2/out
T_5_2_sp4_v_t_41
T_4_4_lc_trk_g1_4
T_4_4_wire_logic_cluster/lc_7/in_0

T_5_6_wire_logic_cluster/lc_2/out
T_5_2_sp4_v_t_41
T_4_4_lc_trk_g1_4
T_4_4_wire_logic_cluster/lc_2/in_1

T_5_6_wire_logic_cluster/lc_2/out
T_5_6_lc_trk_g2_2
T_5_6_wire_logic_cluster/lc_2/in_0

T_5_6_wire_logic_cluster/lc_2/out
T_4_6_lc_trk_g3_2
T_4_6_wire_logic_cluster/lc_7/in_0

T_5_6_wire_logic_cluster/lc_2/out
T_4_6_lc_trk_g3_2
T_4_6_wire_logic_cluster/lc_3/in_0

T_5_6_wire_logic_cluster/lc_2/out
T_4_6_lc_trk_g3_2
T_4_6_wire_logic_cluster/lc_1/in_0

T_5_6_wire_logic_cluster/lc_2/out
T_4_6_lc_trk_g3_2
T_4_6_wire_logic_cluster/lc_2/in_3

T_5_6_wire_logic_cluster/lc_2/out
T_4_6_lc_trk_g3_2
T_4_6_wire_logic_cluster/lc_4/in_3

T_5_6_wire_logic_cluster/lc_2/out
T_4_6_lc_trk_g3_2
T_4_6_wire_logic_cluster/lc_0/in_3

T_5_6_wire_logic_cluster/lc_2/out
T_4_6_lc_trk_g3_2
T_4_6_wire_logic_cluster/lc_6/in_3

End 

Net : Inst_eia232.Inst_receiver.n75_cascade_
T_4_4_wire_logic_cluster/lc_3/ltout
T_4_4_wire_logic_cluster/lc_4/in_2

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n4760
T_9_7_wire_logic_cluster/lc_6/out
T_8_7_sp4_h_l_4
T_12_7_sp4_h_l_0
T_12_7_lc_trk_g1_5
T_12_7_wire_logic_cluster/lc_5/s_r

End 

Net : maskRegister_1_adj_1367
T_8_6_wire_logic_cluster/lc_3/out
T_9_7_lc_trk_g2_3
T_9_7_wire_logic_cluster/lc_6/in_3

T_8_6_wire_logic_cluster/lc_3/out
T_8_6_lc_trk_g1_3
T_8_6_wire_logic_cluster/lc_3/in_3

End 

Net : Inst_eia232.Inst_receiver.cmd_2
T_5_6_wire_logic_cluster/lc_0/out
T_5_2_sp4_v_t_37
T_4_4_lc_trk_g0_0
T_4_4_wire_logic_cluster/lc_3/in_1

T_5_6_wire_logic_cluster/lc_0/out
T_5_6_lc_trk_g1_0
T_5_6_wire_logic_cluster/lc_3/in_0

T_5_6_wire_logic_cluster/lc_0/out
T_5_2_sp4_v_t_37
T_4_4_lc_trk_g0_0
T_4_4_wire_logic_cluster/lc_7/in_1

T_5_6_wire_logic_cluster/lc_0/out
T_5_2_sp4_v_t_37
T_4_4_lc_trk_g0_0
T_4_4_input_2_2
T_4_4_wire_logic_cluster/lc_2/in_2

T_5_6_wire_logic_cluster/lc_0/out
T_4_6_lc_trk_g2_0
T_4_6_wire_logic_cluster/lc_6/in_0

T_5_6_wire_logic_cluster/lc_0/out
T_5_6_lc_trk_g0_0
T_5_6_input_2_0
T_5_6_wire_logic_cluster/lc_0/in_2

T_5_6_wire_logic_cluster/lc_0/out
T_4_6_lc_trk_g2_0
T_4_6_wire_logic_cluster/lc_3/in_1

T_5_6_wire_logic_cluster/lc_0/out
T_4_6_lc_trk_g2_0
T_4_6_wire_logic_cluster/lc_1/in_1

T_5_6_wire_logic_cluster/lc_0/out
T_5_6_lc_trk_g1_0
T_5_6_input_2_1
T_5_6_wire_logic_cluster/lc_1/in_2

T_5_6_wire_logic_cluster/lc_0/out
T_4_6_lc_trk_g2_0
T_4_6_input_2_4
T_4_6_wire_logic_cluster/lc_4/in_2

T_5_6_wire_logic_cluster/lc_0/out
T_4_6_lc_trk_g2_0
T_4_6_input_2_0
T_4_6_wire_logic_cluster/lc_0/in_2

T_5_6_wire_logic_cluster/lc_0/out
T_4_6_lc_trk_g2_0
T_4_6_input_2_2
T_4_6_wire_logic_cluster/lc_2/in_2

T_5_6_wire_logic_cluster/lc_0/out
T_4_6_lc_trk_g2_0
T_4_6_wire_logic_cluster/lc_7/in_3

End 

Net : Inst_eia232.Inst_transmitter.dataBuffer_0
T_1_9_wire_logic_cluster/lc_0/out
T_2_6_sp4_v_t_41
T_2_2_sp4_v_t_42
T_2_3_lc_trk_g2_2
T_2_3_wire_logic_cluster/lc_1/in_1

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_0
T_4_8_wire_logic_cluster/lc_0/out
T_4_8_lc_trk_g3_0
T_4_8_wire_logic_cluster/lc_4/in_3

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_4
T_11_3_wire_logic_cluster/lc_0/out
T_11_3_lc_trk_g2_0
T_11_3_wire_logic_cluster/lc_1/in_3

End 

Net : maskRegister_0
T_7_8_wire_logic_cluster/lc_1/out
T_6_8_lc_trk_g2_1
T_6_8_wire_logic_cluster/lc_0/in_3

T_7_8_wire_logic_cluster/lc_1/out
T_7_8_lc_trk_g3_1
T_7_8_wire_logic_cluster/lc_1/in_3

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n4641
T_6_8_wire_logic_cluster/lc_0/out
T_3_8_sp12_h_l_0
T_4_8_lc_trk_g0_4
T_4_8_wire_logic_cluster/lc_5/s_r

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_4
T_2_12_wire_logic_cluster/lc_0/out
T_2_12_lc_trk_g3_0
T_2_12_wire_logic_cluster/lc_1/in_0

End 

Net : wrtrigmask_1
T_4_6_wire_logic_cluster/lc_3/out
T_4_0_span12_vert_17
T_4_4_sp4_v_t_38
T_0_8_span4_horz_8
T_5_8_sp4_h_l_11
T_6_8_lc_trk_g2_3
T_6_8_wire_logic_cluster/lc_3/in_0

T_4_6_wire_logic_cluster/lc_3/out
T_4_0_span12_vert_17
T_4_6_sp4_v_t_36
T_5_10_sp4_h_l_7
T_6_10_lc_trk_g2_7
T_6_10_wire_logic_cluster/lc_1/in_0

T_4_6_wire_logic_cluster/lc_3/out
T_4_0_span12_vert_17
T_4_6_sp4_v_t_36
T_5_10_sp4_h_l_7
T_6_10_lc_trk_g2_7
T_6_10_wire_logic_cluster/lc_4/in_1

T_4_6_wire_logic_cluster/lc_3/out
T_5_5_sp4_v_t_39
T_5_9_sp4_v_t_47
T_6_13_sp4_h_l_4
T_6_13_lc_trk_g1_1
T_6_13_wire_logic_cluster/lc_7/in_1

T_4_6_wire_logic_cluster/lc_3/out
T_4_0_span12_vert_17
T_5_9_sp12_h_l_1
T_7_9_lc_trk_g1_6
T_7_9_wire_logic_cluster/lc_1/in_0

T_4_6_wire_logic_cluster/lc_3/out
T_5_5_sp4_v_t_39
T_5_9_sp4_v_t_39
T_5_10_lc_trk_g2_7
T_5_10_wire_logic_cluster/lc_1/in_0

T_4_6_wire_logic_cluster/lc_3/out
T_5_5_sp4_v_t_39
T_5_9_sp4_v_t_39
T_5_13_lc_trk_g0_2
T_5_13_wire_logic_cluster/lc_6/in_0

T_4_6_wire_logic_cluster/lc_3/out
T_5_5_sp4_v_t_39
T_5_9_sp4_v_t_39
T_5_13_lc_trk_g1_2
T_5_13_wire_logic_cluster/lc_2/in_1

End 

Net : wrtrigval_1
T_4_6_wire_logic_cluster/lc_2/out
T_4_6_sp4_h_l_9
T_0_6_span4_horz_16
T_4_6_sp4_h_l_8
T_7_6_sp4_v_t_45
T_4_10_sp4_h_l_8
T_6_10_lc_trk_g3_5
T_6_10_wire_logic_cluster/lc_3/in_1

T_4_6_wire_logic_cluster/lc_2/out
T_4_0_span12_vert_15
T_5_8_sp12_h_l_0
T_10_8_sp4_h_l_7
T_12_8_lc_trk_g3_2
T_12_8_wire_logic_cluster/lc_3/in_0

T_4_6_wire_logic_cluster/lc_2/out
T_4_6_sp4_h_l_9
T_0_6_span4_horz_16
T_4_6_sp4_h_l_8
T_7_6_sp4_v_t_45
T_6_7_lc_trk_g3_5
T_6_7_wire_logic_cluster/lc_0/in_0

T_4_6_wire_logic_cluster/lc_2/out
T_4_6_sp4_h_l_9
T_0_6_span4_horz_16
T_4_6_sp4_h_l_8
T_7_6_sp4_v_t_45
T_6_8_lc_trk_g2_0
T_6_8_wire_logic_cluster/lc_6/in_0

T_4_6_wire_logic_cluster/lc_2/out
T_4_6_sp4_h_l_9
T_0_6_span4_horz_16
T_4_6_sp4_h_l_8
T_7_6_sp4_v_t_45
T_7_9_lc_trk_g1_5
T_7_9_wire_logic_cluster/lc_2/in_0

T_4_6_wire_logic_cluster/lc_2/out
T_4_6_sp4_h_l_9
T_8_6_sp4_h_l_9
T_12_6_sp4_h_l_9
T_11_6_sp4_v_t_38
T_11_8_lc_trk_g3_3
T_11_8_wire_logic_cluster/lc_2/in_0

T_4_6_wire_logic_cluster/lc_2/out
T_5_5_sp4_v_t_37
T_5_9_sp4_v_t_45
T_6_9_sp4_h_l_1
T_10_9_sp4_h_l_4
T_9_9_lc_trk_g0_4
T_9_9_wire_logic_cluster/lc_5/in_1

T_4_6_wire_logic_cluster/lc_2/out
T_5_5_sp4_v_t_37
T_5_9_sp4_v_t_45
T_5_11_lc_trk_g3_0
T_5_11_input_2_5
T_5_11_wire_logic_cluster/lc_5/in_2

End 

Net : wrtrigval_0
T_4_5_wire_logic_cluster/lc_0/out
T_3_5_sp4_h_l_8
T_6_5_sp4_v_t_36
T_6_9_sp4_v_t_44
T_6_5_sp4_v_t_37
T_6_8_lc_trk_g0_5
T_6_8_wire_logic_cluster/lc_7/in_0

T_4_5_wire_logic_cluster/lc_0/out
T_3_5_sp4_h_l_8
T_6_5_sp4_v_t_36
T_6_9_sp4_v_t_44
T_6_13_sp4_v_t_37
T_5_14_lc_trk_g2_5
T_5_14_wire_logic_cluster/lc_0/in_3

T_4_5_wire_logic_cluster/lc_0/out
T_3_5_sp4_h_l_8
T_6_5_sp4_v_t_36
T_6_9_sp4_v_t_44
T_5_13_lc_trk_g2_1
T_5_13_wire_logic_cluster/lc_3/in_0

T_4_5_wire_logic_cluster/lc_0/out
T_3_5_sp4_h_l_8
T_6_5_sp4_v_t_36
T_6_9_sp4_v_t_36
T_5_10_lc_trk_g2_4
T_5_10_wire_logic_cluster/lc_2/in_0

T_4_5_wire_logic_cluster/lc_0/out
T_3_5_sp4_h_l_8
T_6_5_sp4_v_t_36
T_6_9_sp4_v_t_44
T_5_11_lc_trk_g2_1
T_5_11_wire_logic_cluster/lc_4/in_1

T_4_5_wire_logic_cluster/lc_0/out
T_3_5_sp4_h_l_8
T_6_5_sp4_v_t_36
T_6_9_sp4_v_t_36
T_5_10_lc_trk_g2_4
T_5_10_wire_logic_cluster/lc_5/in_1

T_4_5_wire_logic_cluster/lc_0/out
T_3_5_sp4_h_l_8
T_6_5_sp4_v_t_36
T_5_7_lc_trk_g0_1
T_5_7_wire_logic_cluster/lc_0/in_1

T_4_5_wire_logic_cluster/lc_0/out
T_4_3_sp4_v_t_45
T_4_7_lc_trk_g1_0
T_4_7_input_2_3
T_4_7_wire_logic_cluster/lc_3/in_2

End 

Net : bfn_1_12_0_
T_1_12_wire_logic_cluster/carry_in_mux/cout
T_1_12_wire_logic_cluster/lc_0/in_3

Net : bfn_12_13_0_
T_12_13_wire_logic_cluster/carry_in_mux/cout
T_12_13_wire_logic_cluster/lc_0/in_3

Net : configRegister_23_adj_1299
T_6_8_wire_logic_cluster/lc_2/out
T_6_9_lc_trk_g0_2
T_6_9_wire_logic_cluster/lc_0/in_0

T_6_8_wire_logic_cluster/lc_2/out
T_6_9_lc_trk_g0_2
T_6_9_wire_logic_cluster/lc_6/in_0

T_6_8_wire_logic_cluster/lc_2/out
T_6_8_lc_trk_g3_2
T_6_8_wire_logic_cluster/lc_2/in_3

End 

Net : Inst_eia232.Inst_receiver.n75
T_4_4_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g1_3
T_5_4_wire_logic_cluster/lc_0/in_0

T_4_4_wire_logic_cluster/lc_3/out
T_4_5_lc_trk_g0_3
T_4_5_wire_logic_cluster/lc_3/in_0

T_4_4_wire_logic_cluster/lc_3/out
T_4_5_lc_trk_g0_3
T_4_5_wire_logic_cluster/lc_0/in_3

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_7
T_8_1_wire_logic_cluster/lc_2/out
T_8_0_span12_vert_20
T_8_11_lc_trk_g3_0
T_8_11_input_2_1
T_8_11_wire_logic_cluster/lc_1/in_2

End 

Net : wrtrigcfg_2
T_4_4_wire_logic_cluster/lc_2/out
T_4_3_sp4_v_t_36
T_5_7_sp4_h_l_7
T_8_7_sp4_v_t_42
T_8_3_sp4_v_t_38
T_8_6_lc_trk_g1_6
T_8_6_wire_logic_cluster/lc_5/in_0

T_4_4_wire_logic_cluster/lc_2/out
T_5_1_sp4_v_t_45
T_6_5_sp4_h_l_2
T_9_5_sp4_v_t_39
T_9_1_sp4_v_t_40
T_8_4_lc_trk_g3_0
T_8_4_wire_logic_cluster/lc_3/in_0

T_4_4_wire_logic_cluster/lc_2/out
T_4_3_sp4_v_t_36
T_5_7_sp4_h_l_7
T_8_7_sp4_v_t_42
T_8_3_sp4_v_t_38
T_8_5_lc_trk_g2_3
T_8_5_wire_logic_cluster/lc_1/in_0

T_4_4_wire_logic_cluster/lc_2/out
T_4_3_sp4_v_t_36
T_5_7_sp4_h_l_7
T_8_7_sp4_v_t_42
T_8_3_sp4_v_t_38
T_8_5_lc_trk_g2_3
T_8_5_wire_logic_cluster/lc_7/in_0

T_4_4_wire_logic_cluster/lc_2/out
T_5_1_sp4_v_t_45
T_6_5_sp4_h_l_2
T_9_5_sp4_v_t_39
T_9_1_sp4_v_t_40
T_8_4_lc_trk_g3_0
T_8_4_wire_logic_cluster/lc_5/in_0

T_4_4_wire_logic_cluster/lc_2/out
T_5_1_sp4_v_t_45
T_6_5_sp4_h_l_2
T_9_5_sp4_v_t_39
T_9_1_sp4_v_t_40
T_9_4_lc_trk_g0_0
T_9_4_wire_logic_cluster/lc_4/in_0

T_4_4_wire_logic_cluster/lc_2/out
T_4_3_sp4_v_t_36
T_5_7_sp4_h_l_7
T_8_7_sp4_v_t_42
T_8_3_sp4_v_t_38
T_8_6_lc_trk_g1_6
T_8_6_wire_logic_cluster/lc_0/in_1

T_4_4_wire_logic_cluster/lc_2/out
T_4_3_sp4_v_t_36
T_5_7_sp4_h_l_7
T_9_7_sp4_h_l_3
T_12_7_sp4_v_t_38
T_12_10_lc_trk_g1_6
T_12_10_wire_logic_cluster/lc_2/in_1

T_4_4_wire_logic_cluster/lc_2/out
T_4_3_sp4_v_t_36
T_5_7_sp4_h_l_7
T_9_7_sp4_h_l_3
T_12_7_sp4_v_t_38
T_12_8_lc_trk_g2_6
T_12_8_wire_logic_cluster/lc_7/in_1

T_4_4_wire_logic_cluster/lc_2/out
T_5_1_sp4_v_t_45
T_6_5_sp4_h_l_2
T_9_5_sp4_v_t_39
T_9_1_sp4_v_t_40
T_8_4_lc_trk_g3_0
T_8_4_wire_logic_cluster/lc_0/in_3

T_4_4_wire_logic_cluster/lc_2/out
T_5_1_sp4_v_t_45
T_6_5_sp4_h_l_2
T_9_5_sp4_v_t_39
T_9_1_sp4_v_t_40
T_8_4_lc_trk_g3_0
T_8_4_wire_logic_cluster/lc_2/in_3

T_4_4_wire_logic_cluster/lc_2/out
T_4_4_sp4_h_l_9
T_7_4_sp4_v_t_39
T_7_8_sp4_v_t_39
T_6_10_lc_trk_g0_2
T_6_10_wire_logic_cluster/lc_6/in_0

T_4_4_wire_logic_cluster/lc_2/out
T_4_3_sp4_v_t_36
T_5_7_sp4_h_l_7
T_8_7_sp4_v_t_42
T_7_9_lc_trk_g1_7
T_7_9_wire_logic_cluster/lc_4/in_0

T_4_4_wire_logic_cluster/lc_2/out
T_4_3_sp4_v_t_36
T_5_7_sp4_h_l_7
T_8_7_sp4_v_t_42
T_8_9_lc_trk_g2_7
T_8_9_wire_logic_cluster/lc_7/in_0

T_4_4_wire_logic_cluster/lc_2/out
T_5_1_sp4_v_t_45
T_6_5_sp4_h_l_2
T_9_5_sp4_v_t_39
T_9_6_lc_trk_g3_7
T_9_6_wire_logic_cluster/lc_5/in_1

T_4_4_wire_logic_cluster/lc_2/out
T_5_1_sp4_v_t_45
T_6_5_sp4_h_l_2
T_9_5_sp4_v_t_39
T_9_6_lc_trk_g3_7
T_9_6_wire_logic_cluster/lc_1/in_1

T_4_4_wire_logic_cluster/lc_2/out
T_4_4_sp4_h_l_9
T_8_4_sp4_h_l_9
T_11_0_span4_vert_44
T_11_2_lc_trk_g2_1
T_11_2_wire_logic_cluster/lc_6/in_1

T_4_4_wire_logic_cluster/lc_2/out
T_4_4_sp4_h_l_9
T_7_4_sp4_v_t_39
T_6_7_lc_trk_g2_7
T_6_7_wire_logic_cluster/lc_5/in_0

T_4_4_wire_logic_cluster/lc_2/out
T_4_4_sp4_h_l_9
T_7_0_span4_vert_44
T_6_2_lc_trk_g2_1
T_6_2_wire_logic_cluster/lc_3/in_0

T_4_4_wire_logic_cluster/lc_2/out
T_4_4_sp4_h_l_9
T_7_0_span4_vert_44
T_6_2_lc_trk_g0_2
T_6_2_wire_logic_cluster/lc_6/in_0

T_4_4_wire_logic_cluster/lc_2/out
T_4_4_sp4_h_l_9
T_8_4_sp4_h_l_9
T_7_4_lc_trk_g0_1
T_7_4_wire_logic_cluster/lc_3/in_0

T_4_4_wire_logic_cluster/lc_2/out
T_4_4_sp4_h_l_9
T_7_4_sp4_v_t_39
T_7_8_lc_trk_g0_2
T_7_8_wire_logic_cluster/lc_3/in_1

T_4_4_wire_logic_cluster/lc_2/out
T_4_3_sp4_v_t_36
T_5_7_sp4_h_l_7
T_5_7_lc_trk_g1_2
T_5_7_wire_logic_cluster/lc_2/in_1

T_4_4_wire_logic_cluster/lc_2/out
T_5_1_sp4_v_t_45
T_6_5_sp4_h_l_2
T_8_5_lc_trk_g3_7
T_8_5_wire_logic_cluster/lc_5/in_1

T_4_4_wire_logic_cluster/lc_2/out
T_4_4_sp4_h_l_9
T_7_0_span4_vert_44
T_6_2_lc_trk_g2_1
T_6_2_wire_logic_cluster/lc_4/in_3

End 

Net : wrtrigmask_2
T_4_6_wire_logic_cluster/lc_4/out
T_5_5_sp4_v_t_41
T_6_9_sp4_h_l_10
T_9_9_sp4_v_t_38
T_9_5_sp4_v_t_46
T_8_7_lc_trk_g2_3
T_8_7_wire_logic_cluster/lc_3/in_0

T_4_6_wire_logic_cluster/lc_4/out
T_5_5_sp4_v_t_41
T_6_9_sp4_h_l_10
T_9_9_sp4_v_t_38
T_9_5_sp4_v_t_46
T_8_7_lc_trk_g2_3
T_8_7_wire_logic_cluster/lc_1/in_0

T_4_6_wire_logic_cluster/lc_4/out
T_5_5_sp4_v_t_41
T_6_9_sp4_h_l_10
T_9_9_sp4_v_t_38
T_9_11_lc_trk_g2_3
T_9_11_wire_logic_cluster/lc_7/in_0

T_4_6_wire_logic_cluster/lc_4/out
T_5_4_sp4_v_t_36
T_5_8_sp4_v_t_44
T_6_12_sp4_h_l_9
T_7_12_lc_trk_g2_1
T_7_12_wire_logic_cluster/lc_5/in_0

T_4_6_wire_logic_cluster/lc_4/out
T_5_4_sp4_v_t_36
T_5_8_sp4_v_t_44
T_6_12_sp4_h_l_9
T_8_12_lc_trk_g3_4
T_8_12_wire_logic_cluster/lc_1/in_0

T_4_6_wire_logic_cluster/lc_4/out
T_5_5_sp4_v_t_41
T_6_9_sp4_h_l_10
T_9_9_sp4_v_t_38
T_9_11_lc_trk_g3_3
T_9_11_wire_logic_cluster/lc_3/in_1

T_4_6_wire_logic_cluster/lc_4/out
T_5_5_sp4_v_t_41
T_6_9_sp4_h_l_10
T_10_9_sp4_h_l_10
T_9_9_lc_trk_g0_2
T_9_9_wire_logic_cluster/lc_4/in_0

T_4_6_wire_logic_cluster/lc_4/out
T_4_5_sp4_v_t_40
T_4_7_lc_trk_g3_5
T_4_7_wire_logic_cluster/lc_2/in_0

End 

Net : wrtrigcfg_0
T_4_5_wire_logic_cluster/lc_7/out
T_4_5_sp4_h_l_3
T_7_1_sp4_v_t_44
T_7_5_sp4_v_t_40
T_8_5_sp4_h_l_5
T_8_5_lc_trk_g0_0
T_8_5_wire_logic_cluster/lc_2/in_0

T_4_5_wire_logic_cluster/lc_7/out
T_4_5_sp4_h_l_3
T_7_1_sp4_v_t_44
T_7_5_sp4_v_t_40
T_8_5_sp4_h_l_5
T_8_5_lc_trk_g0_0
T_8_5_wire_logic_cluster/lc_0/in_0

T_4_5_wire_logic_cluster/lc_7/out
T_4_4_sp4_v_t_46
T_5_8_sp4_h_l_5
T_8_4_sp4_v_t_40
T_8_8_sp4_v_t_36
T_7_10_lc_trk_g1_1
T_7_10_wire_logic_cluster/lc_7/in_1

T_4_5_wire_logic_cluster/lc_7/out
T_4_4_sp4_v_t_46
T_5_8_sp4_h_l_5
T_8_4_sp4_v_t_40
T_9_4_sp4_h_l_10
T_8_4_lc_trk_g1_2
T_8_4_wire_logic_cluster/lc_6/in_1

T_4_5_wire_logic_cluster/lc_7/out
T_4_4_sp4_v_t_46
T_5_8_sp4_h_l_5
T_9_8_sp4_h_l_5
T_13_8_span4_horz_8
T_12_8_lc_trk_g0_0
T_12_8_wire_logic_cluster/lc_4/in_0

T_4_5_wire_logic_cluster/lc_7/out
T_4_4_sp4_v_t_46
T_5_8_sp4_h_l_5
T_9_8_sp4_h_l_5
T_13_8_span4_horz_8
T_12_8_lc_trk_g0_0
T_12_8_wire_logic_cluster/lc_6/in_0

T_4_5_wire_logic_cluster/lc_7/out
T_4_4_sp4_v_t_46
T_5_8_sp4_h_l_5
T_9_8_sp4_h_l_5
T_13_8_span4_horz_8
T_12_8_lc_trk_g0_0
T_12_8_wire_logic_cluster/lc_1/in_1

T_4_5_wire_logic_cluster/lc_7/out
T_4_4_sp4_v_t_46
T_5_8_sp4_h_l_5
T_9_8_sp4_h_l_5
T_13_8_span4_horz_8
T_12_8_lc_trk_g0_0
T_12_8_input_2_0
T_12_8_wire_logic_cluster/lc_0/in_2

T_4_5_wire_logic_cluster/lc_7/out
T_4_4_sp4_v_t_46
T_5_8_sp4_h_l_5
T_8_4_sp4_v_t_40
T_8_6_lc_trk_g3_5
T_8_6_wire_logic_cluster/lc_2/in_0

T_4_5_wire_logic_cluster/lc_7/out
T_4_5_sp4_h_l_3
T_8_5_sp4_h_l_6
T_11_5_sp4_v_t_46
T_11_7_lc_trk_g2_3
T_11_7_wire_logic_cluster/lc_3/in_0

T_4_5_wire_logic_cluster/lc_7/out
T_4_5_sp4_h_l_3
T_8_5_sp4_h_l_6
T_11_5_sp4_v_t_46
T_11_7_lc_trk_g2_3
T_11_7_wire_logic_cluster/lc_1/in_0

T_4_5_wire_logic_cluster/lc_7/out
T_4_5_sp4_h_l_3
T_8_5_sp4_h_l_6
T_11_5_sp4_v_t_46
T_11_7_lc_trk_g2_3
T_11_7_wire_logic_cluster/lc_5/in_0

T_4_5_wire_logic_cluster/lc_7/out
T_4_5_sp4_h_l_3
T_8_5_sp4_h_l_6
T_11_5_sp4_v_t_46
T_11_8_lc_trk_g1_6
T_11_8_wire_logic_cluster/lc_3/in_0

T_4_5_wire_logic_cluster/lc_7/out
T_4_5_sp4_h_l_3
T_8_5_sp4_h_l_6
T_11_5_sp4_v_t_46
T_11_8_lc_trk_g1_6
T_11_8_wire_logic_cluster/lc_5/in_0

T_4_5_wire_logic_cluster/lc_7/out
T_4_4_sp4_v_t_46
T_5_8_sp4_h_l_5
T_8_4_sp4_v_t_40
T_8_6_lc_trk_g2_5
T_8_6_wire_logic_cluster/lc_1/in_0

T_4_5_wire_logic_cluster/lc_7/out
T_4_5_sp4_h_l_3
T_7_1_sp4_v_t_44
T_7_5_sp4_v_t_40
T_7_7_lc_trk_g2_5
T_7_7_wire_logic_cluster/lc_2/in_1

T_4_5_wire_logic_cluster/lc_7/out
T_4_5_sp4_h_l_3
T_7_1_sp4_v_t_44
T_7_5_sp4_v_t_40
T_7_7_lc_trk_g2_5
T_7_7_wire_logic_cluster/lc_6/in_1

T_4_5_wire_logic_cluster/lc_7/out
T_4_5_sp4_h_l_3
T_8_5_sp4_h_l_6
T_11_5_sp4_v_t_46
T_11_8_lc_trk_g1_6
T_11_8_wire_logic_cluster/lc_0/in_1

T_4_5_wire_logic_cluster/lc_7/out
T_4_5_sp4_h_l_3
T_8_5_sp4_h_l_6
T_11_1_sp4_v_t_43
T_11_2_lc_trk_g3_3
T_11_2_wire_logic_cluster/lc_3/in_1

T_4_5_wire_logic_cluster/lc_7/out
T_4_4_sp4_v_t_46
T_5_8_sp4_h_l_5
T_8_4_sp4_v_t_40
T_8_8_lc_trk_g0_5
T_8_8_input_2_7
T_8_8_wire_logic_cluster/lc_7/in_2

T_4_5_wire_logic_cluster/lc_7/out
T_5_2_sp4_v_t_39
T_6_6_sp4_h_l_2
T_10_6_sp4_h_l_5
T_9_6_lc_trk_g0_5
T_9_6_wire_logic_cluster/lc_3/in_0

T_4_5_wire_logic_cluster/lc_7/out
T_5_2_sp4_v_t_39
T_6_6_sp4_h_l_2
T_10_6_sp4_h_l_5
T_9_6_lc_trk_g0_5
T_9_6_wire_logic_cluster/lc_7/in_0

T_4_5_wire_logic_cluster/lc_7/out
T_4_4_sp4_v_t_46
T_5_8_sp4_h_l_5
T_8_8_sp4_v_t_40
T_7_9_lc_trk_g3_0
T_7_9_wire_logic_cluster/lc_0/in_3

T_4_5_wire_logic_cluster/lc_7/out
T_5_2_sp4_v_t_39
T_5_6_sp4_v_t_40
T_5_10_lc_trk_g1_5
T_5_10_wire_logic_cluster/lc_6/in_0

T_4_5_wire_logic_cluster/lc_7/out
T_5_2_sp4_v_t_39
T_5_6_sp4_v_t_40
T_5_10_lc_trk_g1_5
T_5_10_input_2_4
T_5_10_wire_logic_cluster/lc_4/in_2

End 

Net : Inst_core.Inst_sync.synchronizedInput180_4
T_6_16_wire_logic_cluster/lc_6/out
T_6_15_lc_trk_g0_6
T_6_15_input_2_6
T_6_15_wire_logic_cluster/lc_6/in_2

T_6_16_wire_logic_cluster/lc_6/out
T_5_16_lc_trk_g3_6
T_5_16_wire_logic_cluster/lc_6/in_3

End 

Net : Inst_core.configRegister_27
T_8_4_wire_logic_cluster/lc_0/out
T_8_0_span12_vert_23
T_8_1_lc_trk_g2_7
T_8_1_wire_logic_cluster/lc_1/in_0

T_8_4_wire_logic_cluster/lc_0/out
T_8_0_span4_vert_37
T_7_1_lc_trk_g2_5
T_7_1_wire_logic_cluster/lc_0/in_3

T_8_4_wire_logic_cluster/lc_0/out
T_8_4_lc_trk_g0_0
T_8_4_wire_logic_cluster/lc_0/in_0

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n4743
T_2_9_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g1_5
T_2_10_wire_logic_cluster/lc_5/s_r

End 

Net : maskRegister_5
T_2_7_wire_logic_cluster/lc_4/out
T_3_6_sp4_v_t_41
T_2_9_lc_trk_g3_1
T_2_9_wire_logic_cluster/lc_5/in_3

T_2_7_wire_logic_cluster/lc_4/out
T_2_7_lc_trk_g1_4
T_2_7_wire_logic_cluster/lc_4/in_3

End 

Net : Inst_core.Inst_sync.synchronizedInput_6
T_7_15_wire_logic_cluster/lc_7/out
T_7_15_lc_trk_g3_7
T_7_15_input_2_6
T_7_15_wire_logic_cluster/lc_6/in_2

T_7_15_wire_logic_cluster/lc_7/out
T_7_12_sp4_v_t_38
T_4_12_sp4_h_l_9
T_6_12_lc_trk_g3_4
T_6_12_wire_logic_cluster/lc_0/in_3

T_7_15_wire_logic_cluster/lc_7/out
T_7_12_sp4_v_t_38
T_7_14_lc_trk_g3_3
T_7_14_wire_logic_cluster/lc_5/in_3

End 

Net : Inst_core.Inst_sampler.n7954
T_9_14_wire_logic_cluster/lc_6/cout
T_9_14_wire_logic_cluster/lc_7/in_3

Net : wrtrigval_2
T_4_6_wire_logic_cluster/lc_0/out
T_4_4_sp4_v_t_45
T_4_8_sp4_v_t_41
T_5_12_sp4_h_l_4
T_9_12_sp4_h_l_4
T_8_12_lc_trk_g0_4
T_8_12_wire_logic_cluster/lc_4/in_0

T_4_6_wire_logic_cluster/lc_0/out
T_3_6_sp4_h_l_8
T_7_6_sp4_h_l_8
T_10_6_sp4_v_t_36
T_10_10_sp4_v_t_36
T_9_11_lc_trk_g2_4
T_9_11_wire_logic_cluster/lc_5/in_1

T_4_6_wire_logic_cluster/lc_0/out
T_4_4_sp4_v_t_45
T_4_8_sp4_v_t_41
T_5_12_sp4_h_l_4
T_9_12_sp4_h_l_4
T_8_12_lc_trk_g0_4
T_8_12_input_2_6
T_8_12_wire_logic_cluster/lc_6/in_2

T_4_6_wire_logic_cluster/lc_0/out
T_3_6_sp4_h_l_8
T_7_6_sp4_h_l_8
T_10_6_sp4_v_t_45
T_11_10_sp4_h_l_2
T_11_10_lc_trk_g0_7
T_11_10_wire_logic_cluster/lc_3/in_0

T_4_6_wire_logic_cluster/lc_0/out
T_4_4_sp4_v_t_45
T_4_8_sp4_v_t_41
T_5_12_sp4_h_l_4
T_7_12_lc_trk_g3_1
T_7_12_wire_logic_cluster/lc_2/in_0

T_4_6_wire_logic_cluster/lc_0/out
T_3_6_sp4_h_l_8
T_7_6_sp4_h_l_8
T_10_6_sp4_v_t_45
T_9_9_lc_trk_g3_5
T_9_9_wire_logic_cluster/lc_3/in_1

T_4_6_wire_logic_cluster/lc_0/out
T_4_4_sp4_v_t_45
T_4_8_sp4_v_t_41
T_5_12_sp4_h_l_4
T_7_12_lc_trk_g3_1
T_7_12_wire_logic_cluster/lc_3/in_1

T_4_6_wire_logic_cluster/lc_0/out
T_4_3_sp4_v_t_40
T_5_7_sp4_h_l_5
T_7_7_lc_trk_g3_0
T_7_7_wire_logic_cluster/lc_3/in_0

End 

Net : cmd_34
T_5_6_wire_logic_cluster/lc_4/out
T_5_5_sp4_v_t_40
T_6_5_sp4_h_l_5
T_9_5_sp4_v_t_40
T_9_9_sp4_v_t_36
T_9_11_lc_trk_g2_1
T_9_11_wire_logic_cluster/lc_6/in_1

T_5_6_wire_logic_cluster/lc_4/out
T_5_5_sp4_v_t_40
T_6_5_sp4_h_l_5
T_9_5_sp4_v_t_40
T_8_7_lc_trk_g0_5
T_8_7_wire_logic_cluster/lc_5/in_0

T_5_6_wire_logic_cluster/lc_4/out
T_4_6_sp4_h_l_0
T_8_6_sp4_h_l_8
T_11_6_sp4_v_t_36
T_12_10_sp4_h_l_7
T_12_10_lc_trk_g1_2
T_12_10_wire_logic_cluster/lc_2/in_3

T_5_6_wire_logic_cluster/lc_4/out
T_5_5_sp4_v_t_40
T_6_5_sp4_h_l_5
T_9_5_sp4_v_t_40
T_8_8_lc_trk_g3_0
T_8_8_wire_logic_cluster/lc_4/in_3

T_5_6_wire_logic_cluster/lc_4/out
T_4_6_sp4_h_l_0
T_8_6_sp4_h_l_8
T_11_6_sp4_v_t_36
T_11_7_lc_trk_g2_4
T_11_7_wire_logic_cluster/lc_7/in_3

T_5_6_wire_logic_cluster/lc_4/out
T_5_0_span12_vert_19
T_5_10_lc_trk_g2_0
T_5_10_wire_logic_cluster/lc_4/in_0

T_5_6_wire_logic_cluster/lc_4/out
T_5_6_lc_trk_g3_4
T_5_6_wire_logic_cluster/lc_4/in_1

End 

Net : GENERIC_FIFO_1.n16_cascade_
T_2_12_wire_logic_cluster/lc_3/ltout
T_2_12_wire_logic_cluster/lc_4/in_2

End 

Net : Inst_core.Inst_sync.demuxedInput_3
T_7_15_wire_logic_cluster/lc_4/out
T_7_13_sp4_v_t_37
T_7_9_sp4_v_t_37
T_7_5_sp4_v_t_45
T_4_5_sp4_h_l_8
T_5_5_lc_trk_g3_0
T_5_5_wire_logic_cluster/lc_0/in_1

T_7_15_wire_logic_cluster/lc_4/out
T_7_13_sp4_v_t_37
T_7_9_sp4_v_t_37
T_7_5_sp4_v_t_45
T_6_7_lc_trk_g2_0
T_6_7_wire_logic_cluster/lc_1/in_3

T_7_15_wire_logic_cluster/lc_4/out
T_7_11_sp4_v_t_45
T_7_12_lc_trk_g2_5
T_7_12_wire_logic_cluster/lc_0/in_1

End 

Net : configRegister_26_adj_1337
T_12_10_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_36
T_12_13_sp4_v_t_41
T_9_13_sp4_h_l_4
T_5_13_sp4_h_l_4
T_7_13_lc_trk_g3_1
T_7_13_wire_logic_cluster/lc_0/in_0

T_12_10_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_36
T_9_13_sp4_h_l_6
T_8_13_sp4_v_t_43
T_8_14_lc_trk_g3_3
T_8_14_wire_logic_cluster/lc_0/in_0

T_12_10_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_36
T_12_13_sp4_v_t_41
T_9_13_sp4_h_l_4
T_8_13_lc_trk_g1_4
T_8_13_wire_logic_cluster/lc_0/in_1

T_12_10_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_36
T_9_13_sp4_h_l_6
T_8_13_sp4_v_t_43
T_8_15_lc_trk_g2_6
T_8_15_input_2_0
T_8_15_wire_logic_cluster/lc_0/in_2

T_12_10_wire_logic_cluster/lc_2/out
T_12_10_sp4_h_l_9
T_11_10_sp4_v_t_38
T_11_14_lc_trk_g0_3
T_11_14_input_2_3
T_11_14_wire_logic_cluster/lc_3/in_2

T_12_10_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_36
T_12_13_sp4_v_t_41
T_11_16_lc_trk_g3_1
T_11_16_input_2_0
T_11_16_wire_logic_cluster/lc_0/in_2

T_12_10_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_36
T_9_13_sp4_h_l_6
T_9_13_lc_trk_g1_3
T_9_13_input_2_0
T_9_13_wire_logic_cluster/lc_0/in_2

T_12_10_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_36
T_11_13_lc_trk_g1_1
T_11_13_input_2_0
T_11_13_wire_logic_cluster/lc_0/in_2

T_12_10_wire_logic_cluster/lc_2/out
T_12_10_lc_trk_g0_2
T_12_10_wire_logic_cluster/lc_2/in_0

End 

Net : Inst_eia232.Inst_receiver.n90_cascade_
T_4_4_wire_logic_cluster/lc_6/ltout
T_4_4_wire_logic_cluster/lc_7/in_2

End 

Net : Inst_core.Inst_sync.synchronizedInput180_5
T_7_16_wire_logic_cluster/lc_5/out
T_6_15_lc_trk_g3_5
T_6_15_wire_logic_cluster/lc_3/in_3

T_7_16_wire_logic_cluster/lc_5/out
T_6_16_sp4_h_l_2
T_5_16_lc_trk_g0_2
T_5_16_wire_logic_cluster/lc_3/in_3

End 

Net : cmd_35
T_8_8_wire_logic_cluster/lc_6/out
T_6_8_sp4_h_l_9
T_5_4_sp4_v_t_44
T_6_4_sp4_h_l_2
T_9_0_span4_vert_39
T_9_1_lc_trk_g2_7
T_9_1_wire_logic_cluster/lc_6/in_1

T_8_8_wire_logic_cluster/lc_6/out
T_6_8_sp4_h_l_9
T_5_4_sp4_v_t_44
T_5_6_lc_trk_g3_1
T_5_6_wire_logic_cluster/lc_4/in_0

T_8_8_wire_logic_cluster/lc_6/out
T_8_2_sp12_v_t_23
T_9_2_sp12_h_l_0
T_11_2_lc_trk_g0_7
T_11_2_wire_logic_cluster/lc_3/in_0

T_8_8_wire_logic_cluster/lc_6/out
T_8_2_sp12_v_t_23
T_9_2_sp12_h_l_0
T_11_2_lc_trk_g0_7
T_11_2_wire_logic_cluster/lc_1/in_0

T_8_8_wire_logic_cluster/lc_6/out
T_8_2_sp12_v_t_23
T_8_4_lc_trk_g3_4
T_8_4_wire_logic_cluster/lc_0/in_1

T_8_8_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_44
T_7_10_lc_trk_g3_4
T_7_10_wire_logic_cluster/lc_1/in_0

T_8_8_wire_logic_cluster/lc_6/out
T_8_8_lc_trk_g2_6
T_8_8_input_2_6
T_8_8_wire_logic_cluster/lc_6/in_2

End 

Net : cmd_15
T_6_6_wire_logic_cluster/lc_6/out
T_6_5_sp4_v_t_44
T_7_9_sp4_h_l_3
T_6_9_sp4_v_t_38
T_6_13_sp4_v_t_46
T_5_14_lc_trk_g3_6
T_5_14_wire_logic_cluster/lc_0/in_1

T_6_6_wire_logic_cluster/lc_6/out
T_6_5_sp4_v_t_44
T_7_9_sp4_h_l_3
T_6_9_sp4_v_t_38
T_5_11_lc_trk_g0_3
T_5_11_wire_logic_cluster/lc_5/in_0

T_6_6_wire_logic_cluster/lc_6/out
T_6_5_sp4_v_t_44
T_7_9_sp4_h_l_3
T_6_9_sp4_v_t_38
T_5_13_lc_trk_g1_3
T_5_13_wire_logic_cluster/lc_4/in_0

T_6_6_wire_logic_cluster/lc_6/out
T_6_5_sp4_v_t_44
T_7_9_sp4_h_l_3
T_6_9_sp4_v_t_38
T_5_13_lc_trk_g1_3
T_5_13_wire_logic_cluster/lc_2/in_0

T_6_6_wire_logic_cluster/lc_6/out
T_6_5_sp4_v_t_44
T_7_9_sp4_h_l_3
T_6_9_sp4_v_t_38
T_5_11_lc_trk_g0_3
T_5_11_wire_logic_cluster/lc_0/in_1

T_6_6_wire_logic_cluster/lc_6/out
T_6_5_sp4_v_t_44
T_7_9_sp4_h_l_3
T_10_9_sp4_v_t_45
T_9_11_lc_trk_g0_3
T_9_11_wire_logic_cluster/lc_4/in_1

T_6_6_wire_logic_cluster/lc_6/out
T_6_4_sp4_v_t_41
T_7_4_sp4_h_l_4
T_8_4_lc_trk_g2_4
T_8_4_wire_logic_cluster/lc_2/in_0

T_6_6_wire_logic_cluster/lc_6/out
T_6_3_sp4_v_t_36
T_3_7_sp4_h_l_1
T_4_7_lc_trk_g2_1
T_4_7_wire_logic_cluster/lc_2/in_1

T_6_6_wire_logic_cluster/lc_6/out
T_6_5_sp4_v_t_44
T_7_9_sp4_h_l_3
T_7_9_lc_trk_g0_6
T_7_9_wire_logic_cluster/lc_7/in_1

T_6_6_wire_logic_cluster/lc_6/out
T_6_4_sp4_v_t_41
T_7_4_sp4_h_l_4
T_7_4_lc_trk_g1_1
T_7_4_wire_logic_cluster/lc_5/in_1

T_6_6_wire_logic_cluster/lc_6/out
T_6_3_sp4_v_t_36
T_3_7_sp4_h_l_1
T_4_7_lc_trk_g3_1
T_4_7_input_2_0
T_4_7_wire_logic_cluster/lc_0/in_2

T_6_6_wire_logic_cluster/lc_6/out
T_7_4_sp4_v_t_40
T_7_8_sp4_v_t_36
T_7_12_lc_trk_g1_1
T_7_12_wire_logic_cluster/lc_3/in_3

T_6_6_wire_logic_cluster/lc_6/out
T_6_5_sp4_v_t_44
T_7_5_sp4_h_l_9
T_8_5_lc_trk_g2_1
T_8_5_wire_logic_cluster/lc_6/in_3

T_6_6_wire_logic_cluster/lc_6/out
T_6_6_sp4_h_l_1
T_8_6_lc_trk_g3_4
T_8_6_wire_logic_cluster/lc_2/in_3

T_6_6_wire_logic_cluster/lc_6/out
T_6_6_lc_trk_g2_6
T_6_6_wire_logic_cluster/lc_6/in_0

T_6_6_wire_logic_cluster/lc_6/out
T_6_6_lc_trk_g2_6
T_6_6_wire_logic_cluster/lc_1/in_1

T_6_6_wire_logic_cluster/lc_6/out
T_6_6_lc_trk_g2_6
T_6_6_wire_logic_cluster/lc_5/in_3

End 

Net : cmd_25
T_11_10_wire_logic_cluster/lc_1/out
T_10_10_sp4_h_l_10
T_9_6_sp4_v_t_38
T_10_6_sp4_h_l_3
T_6_6_sp4_h_l_6
T_8_6_lc_trk_g3_3
T_8_6_wire_logic_cluster/lc_4/in_0

T_11_10_wire_logic_cluster/lc_1/out
T_10_10_sp4_h_l_10
T_9_6_sp4_v_t_38
T_10_6_sp4_h_l_3
T_6_6_sp4_h_l_6
T_8_6_lc_trk_g3_3
T_8_6_wire_logic_cluster/lc_0/in_0

T_11_10_wire_logic_cluster/lc_1/out
T_10_10_sp4_h_l_10
T_9_6_sp4_v_t_38
T_10_6_sp4_h_l_3
T_9_6_lc_trk_g0_3
T_9_6_wire_logic_cluster/lc_0/in_1

T_11_10_wire_logic_cluster/lc_1/out
T_10_10_sp4_h_l_10
T_9_6_sp4_v_t_38
T_8_8_lc_trk_g0_3
T_8_8_wire_logic_cluster/lc_3/in_0

T_11_10_wire_logic_cluster/lc_1/out
T_10_10_sp4_h_l_10
T_9_6_sp4_v_t_38
T_8_9_lc_trk_g2_6
T_8_9_wire_logic_cluster/lc_5/in_1

T_11_10_wire_logic_cluster/lc_1/out
T_11_7_sp12_v_t_22
T_11_8_lc_trk_g2_6
T_11_8_wire_logic_cluster/lc_0/in_0

T_11_10_wire_logic_cluster/lc_1/out
T_11_10_lc_trk_g3_1
T_11_10_wire_logic_cluster/lc_1/in_1

T_11_10_wire_logic_cluster/lc_1/out
T_11_10_lc_trk_g3_1
T_11_10_input_2_2
T_11_10_wire_logic_cluster/lc_2/in_2

End 

Net : cmd_8
T_7_7_wire_logic_cluster/lc_1/out
T_3_7_sp12_h_l_1
T_9_7_sp4_h_l_6
T_12_7_sp4_v_t_46
T_12_9_lc_trk_g3_3
T_12_9_wire_logic_cluster/lc_7/in_1

T_7_7_wire_logic_cluster/lc_1/out
T_3_7_sp12_h_l_1
T_9_7_sp4_h_l_6
T_12_7_sp4_v_t_46
T_12_10_lc_trk_g0_6
T_12_10_wire_logic_cluster/lc_1/in_1

T_7_7_wire_logic_cluster/lc_1/out
T_7_4_sp4_v_t_42
T_7_8_sp4_v_t_47
T_7_12_sp4_v_t_47
T_7_14_lc_trk_g3_2
T_7_14_wire_logic_cluster/lc_7/in_0

T_7_7_wire_logic_cluster/lc_1/out
T_8_7_sp4_h_l_2
T_11_3_sp4_v_t_39
T_11_0_span4_vert_29
T_11_2_lc_trk_g0_0
T_11_2_wire_logic_cluster/lc_6/in_0

T_7_7_wire_logic_cluster/lc_1/out
T_8_7_sp4_h_l_2
T_11_3_sp4_v_t_39
T_11_0_span4_vert_29
T_11_2_lc_trk_g0_0
T_11_2_wire_logic_cluster/lc_5/in_1

T_7_7_wire_logic_cluster/lc_1/out
T_7_4_sp4_v_t_42
T_7_8_sp4_v_t_47
T_7_12_lc_trk_g0_2
T_7_12_wire_logic_cluster/lc_5/in_1

T_7_7_wire_logic_cluster/lc_1/out
T_6_7_sp4_h_l_10
T_5_7_sp4_v_t_41
T_5_10_lc_trk_g1_1
T_5_10_wire_logic_cluster/lc_1/in_1

T_7_7_wire_logic_cluster/lc_1/out
T_8_7_sp4_h_l_2
T_11_7_sp4_v_t_42
T_11_10_lc_trk_g0_2
T_11_10_wire_logic_cluster/lc_3/in_1

T_7_7_wire_logic_cluster/lc_1/out
T_3_7_sp12_h_l_1
T_4_7_lc_trk_g0_5
T_4_7_wire_logic_cluster/lc_5/in_0

T_7_7_wire_logic_cluster/lc_1/out
T_3_7_sp12_h_l_1
T_4_7_lc_trk_g0_5
T_4_7_wire_logic_cluster/lc_3/in_0

T_7_7_wire_logic_cluster/lc_1/out
T_3_7_sp12_h_l_1
T_11_7_lc_trk_g0_2
T_11_7_wire_logic_cluster/lc_3/in_1

T_7_7_wire_logic_cluster/lc_1/out
T_7_8_lc_trk_g1_1
T_7_8_wire_logic_cluster/lc_1/in_1

T_7_7_wire_logic_cluster/lc_1/out
T_6_7_lc_trk_g2_1
T_6_7_wire_logic_cluster/lc_0/in_1

T_7_7_wire_logic_cluster/lc_1/out
T_6_7_lc_trk_g2_1
T_6_7_wire_logic_cluster/lc_4/in_1

T_7_7_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g2_1
T_8_6_wire_logic_cluster/lc_6/in_1

T_7_7_wire_logic_cluster/lc_1/out
T_7_7_lc_trk_g0_1
T_7_7_input_2_1
T_7_7_wire_logic_cluster/lc_1/in_2

End 

Net : cmd_14
T_4_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_8
T_7_7_sp4_h_l_8
T_11_7_sp4_h_l_8
T_10_3_sp4_v_t_36
T_9_4_lc_trk_g2_4
T_9_4_wire_logic_cluster/lc_6/in_0

T_4_7_wire_logic_cluster/lc_0/out
T_5_7_sp4_h_l_0
T_9_7_sp4_h_l_8
T_12_7_sp4_v_t_45
T_11_8_lc_trk_g3_5
T_11_8_wire_logic_cluster/lc_6/in_0

T_4_7_wire_logic_cluster/lc_0/out
T_5_7_sp4_h_l_0
T_9_7_sp4_h_l_8
T_12_7_sp4_v_t_45
T_11_9_lc_trk_g0_3
T_11_9_wire_logic_cluster/lc_3/in_0

T_4_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_8
T_7_7_sp4_h_l_8
T_10_7_sp4_v_t_36
T_9_9_lc_trk_g0_1
T_9_9_wire_logic_cluster/lc_2/in_1

T_4_7_wire_logic_cluster/lc_0/out
T_5_7_sp4_h_l_0
T_9_7_sp4_h_l_8
T_12_7_sp4_v_t_45
T_12_8_lc_trk_g3_5
T_12_8_wire_logic_cluster/lc_3/in_1

T_4_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_8
T_6_7_sp4_v_t_36
T_5_11_lc_trk_g1_1
T_5_11_wire_logic_cluster/lc_2/in_0

T_4_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_8
T_6_7_sp4_v_t_36
T_5_11_lc_trk_g1_1
T_5_11_wire_logic_cluster/lc_4/in_0

T_4_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_8
T_6_3_sp4_v_t_45
T_6_6_lc_trk_g0_5
T_6_6_wire_logic_cluster/lc_0/in_1

T_4_7_wire_logic_cluster/lc_0/out
T_5_7_sp4_h_l_0
T_8_7_sp4_v_t_37
T_7_9_lc_trk_g0_0
T_7_9_wire_logic_cluster/lc_1/in_1

T_4_7_wire_logic_cluster/lc_0/out
T_5_7_sp4_h_l_0
T_8_3_sp4_v_t_37
T_7_4_lc_trk_g2_5
T_7_4_wire_logic_cluster/lc_0/in_1

T_4_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_8
T_6_3_sp4_v_t_45
T_6_6_lc_trk_g0_5
T_6_6_input_2_3
T_6_6_wire_logic_cluster/lc_3/in_2

T_4_7_wire_logic_cluster/lc_0/out
T_5_7_sp4_h_l_0
T_9_7_sp4_h_l_8
T_8_7_lc_trk_g0_0
T_8_7_wire_logic_cluster/lc_1/in_1

T_4_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_8
T_7_7_sp4_h_l_4
T_7_7_lc_trk_g1_1
T_7_7_wire_logic_cluster/lc_3/in_1

T_4_7_wire_logic_cluster/lc_0/out
T_5_7_sp4_h_l_0
T_8_7_sp4_v_t_37
T_8_9_lc_trk_g2_0
T_8_9_wire_logic_cluster/lc_7/in_3

T_4_7_wire_logic_cluster/lc_0/out
T_5_7_sp4_h_l_0
T_9_7_sp4_h_l_8
T_11_7_lc_trk_g3_5
T_11_7_wire_logic_cluster/lc_5/in_3

T_4_7_wire_logic_cluster/lc_0/out
T_4_7_lc_trk_g0_0
T_4_7_wire_logic_cluster/lc_0/in_0

End 

Net : Inst_eia232.Inst_transmitter.disabledBuffer_2
T_2_7_wire_logic_cluster/lc_0/out
T_2_4_sp4_v_t_40
T_2_5_lc_trk_g2_0
T_2_5_wire_logic_cluster/lc_2/in_0

T_2_7_wire_logic_cluster/lc_0/out
T_2_7_lc_trk_g3_0
T_2_7_wire_logic_cluster/lc_0/in_1

End 

Net : Inst_eia232.Inst_transmitter.dataBuffer_8
T_2_1_wire_logic_cluster/lc_0/out
T_2_0_span4_vert_32
T_2_3_lc_trk_g1_0
T_2_3_wire_logic_cluster/lc_1/in_0

End 

Net : cmd_9
T_5_7_wire_logic_cluster/lc_6/out
T_5_7_sp4_h_l_1
T_9_7_sp4_h_l_1
T_12_3_sp4_v_t_42
T_12_0_span4_vert_27
T_11_2_lc_trk_g2_6
T_11_2_wire_logic_cluster/lc_7/in_1

T_5_7_wire_logic_cluster/lc_6/out
T_5_7_sp4_h_l_1
T_8_7_sp4_v_t_36
T_8_11_sp4_v_t_44
T_8_12_lc_trk_g2_4
T_8_12_wire_logic_cluster/lc_6/in_0

T_5_7_wire_logic_cluster/lc_6/out
T_5_7_sp4_h_l_1
T_9_7_sp4_h_l_1
T_12_7_sp4_v_t_36
T_11_9_lc_trk_g1_1
T_11_9_wire_logic_cluster/lc_2/in_0

T_5_7_wire_logic_cluster/lc_6/out
T_5_7_sp4_h_l_1
T_9_7_sp4_h_l_1
T_12_7_sp4_v_t_36
T_12_8_lc_trk_g2_4
T_12_8_wire_logic_cluster/lc_0/in_0

T_5_7_wire_logic_cluster/lc_6/out
T_5_7_sp4_h_l_1
T_8_7_sp4_v_t_36
T_8_11_sp4_v_t_44
T_8_12_lc_trk_g2_4
T_8_12_wire_logic_cluster/lc_1/in_1

T_5_7_wire_logic_cluster/lc_6/out
T_5_7_sp4_h_l_1
T_9_7_sp4_h_l_1
T_12_7_sp4_v_t_36
T_11_8_lc_trk_g2_4
T_11_8_wire_logic_cluster/lc_7/in_1

T_5_7_wire_logic_cluster/lc_6/out
T_5_7_sp4_h_l_1
T_9_7_sp4_h_l_1
T_12_7_sp4_v_t_36
T_12_8_lc_trk_g2_4
T_12_8_wire_logic_cluster/lc_5/in_1

T_5_7_wire_logic_cluster/lc_6/out
T_6_6_sp4_v_t_45
T_6_2_sp4_v_t_41
T_6_0_span4_vert_17
T_6_2_lc_trk_g0_4
T_6_2_wire_logic_cluster/lc_3/in_3

T_5_7_wire_logic_cluster/lc_6/out
T_6_6_sp4_v_t_45
T_6_2_sp4_v_t_41
T_6_0_span4_vert_17
T_6_2_lc_trk_g0_4
T_6_2_wire_logic_cluster/lc_1/in_3

T_5_7_wire_logic_cluster/lc_6/out
T_5_7_sp4_h_l_1
T_8_7_sp4_v_t_36
T_7_9_lc_trk_g0_1
T_7_9_wire_logic_cluster/lc_2/in_1

T_5_7_wire_logic_cluster/lc_6/out
T_5_7_sp4_h_l_1
T_8_3_sp4_v_t_42
T_8_6_lc_trk_g0_2
T_8_6_wire_logic_cluster/lc_3/in_1

T_5_7_wire_logic_cluster/lc_6/out
T_5_7_sp4_h_l_1
T_7_7_lc_trk_g3_4
T_7_7_wire_logic_cluster/lc_1/in_0

T_5_7_wire_logic_cluster/lc_6/out
T_6_6_sp4_v_t_45
T_6_10_lc_trk_g0_0
T_6_10_wire_logic_cluster/lc_0/in_0

T_5_7_wire_logic_cluster/lc_6/out
T_6_6_sp4_v_t_45
T_6_10_lc_trk_g0_0
T_6_10_wire_logic_cluster/lc_4/in_0

T_5_7_wire_logic_cluster/lc_6/out
T_6_7_lc_trk_g0_6
T_6_7_wire_logic_cluster/lc_3/in_1

T_5_7_wire_logic_cluster/lc_6/out
T_6_8_lc_trk_g2_6
T_6_8_wire_logic_cluster/lc_7/in_1

T_5_7_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g2_6
T_5_7_input_2_6
T_5_7_wire_logic_cluster/lc_6/in_2

End 

Net : Inst_core.Inst_sampler.n7953
T_9_14_wire_logic_cluster/lc_5/cout
T_9_14_wire_logic_cluster/lc_6/in_3

Net : Inst_eia232.Inst_receiver.n5597_cascade_
T_4_4_wire_logic_cluster/lc_4/ltout
T_4_4_wire_logic_cluster/lc_5/in_2

End 

Net : Inst_core.Inst_controller.n7851
T_12_12_wire_logic_cluster/lc_6/cout
T_12_12_wire_logic_cluster/lc_7/in_3

Net : testcnt_c_0
T_6_1_wire_logic_cluster/lc_0/out
T_6_1_lc_trk_g3_0
T_6_1_wire_logic_cluster/lc_0/in_1

T_6_1_wire_logic_cluster/lc_0/out
T_6_1_sp4_h_l_5
T_9_0_span4_vert_11
T_9_0_lc_trk_g0_3
T_9_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : n7868
T_6_1_wire_logic_cluster/lc_6/cout
T_6_1_wire_logic_cluster/lc_7/in_3

End 

Net : GENERIC_FIFO_1.n7842
T_1_11_wire_logic_cluster/lc_6/cout
T_1_11_wire_logic_cluster/lc_7/in_3

Net : Inst_core.Inst_sampler.n7952
T_9_14_wire_logic_cluster/lc_4/cout
T_9_14_wire_logic_cluster/lc_5/in_3

Net : cmd_12
T_5_6_wire_logic_cluster/lc_6/out
T_4_6_sp4_h_l_4
T_8_6_sp4_h_l_7
T_11_6_sp4_v_t_42
T_11_7_lc_trk_g2_2
T_11_7_wire_logic_cluster/lc_0/in_0

T_5_6_wire_logic_cluster/lc_6/out
T_6_5_sp4_v_t_45
T_7_9_sp4_h_l_2
T_10_9_sp4_v_t_39
T_9_11_lc_trk_g0_2
T_9_11_wire_logic_cluster/lc_7/in_1

T_5_6_wire_logic_cluster/lc_6/out
T_4_6_sp4_h_l_4
T_8_6_sp4_h_l_7
T_11_6_sp4_v_t_37
T_11_8_lc_trk_g2_0
T_11_8_wire_logic_cluster/lc_5/in_3

T_5_6_wire_logic_cluster/lc_6/out
T_5_4_sp4_v_t_41
T_5_8_sp4_v_t_41
T_6_12_sp4_h_l_10
T_8_12_lc_trk_g2_7
T_8_12_wire_logic_cluster/lc_4/in_3

T_5_6_wire_logic_cluster/lc_6/out
T_6_5_sp4_v_t_45
T_6_9_sp4_v_t_41
T_6_13_lc_trk_g1_4
T_6_13_wire_logic_cluster/lc_7/in_0

T_5_6_wire_logic_cluster/lc_6/out
T_6_5_sp4_v_t_45
T_6_9_sp4_v_t_41
T_6_10_lc_trk_g2_1
T_6_10_wire_logic_cluster/lc_3/in_0

T_5_6_wire_logic_cluster/lc_6/out
T_6_5_sp4_v_t_45
T_7_9_sp4_h_l_2
T_8_9_lc_trk_g2_2
T_8_9_wire_logic_cluster/lc_0/in_0

T_5_6_wire_logic_cluster/lc_6/out
T_4_6_sp4_h_l_4
T_8_6_sp4_h_l_7
T_9_6_lc_trk_g2_7
T_9_6_wire_logic_cluster/lc_1/in_0

T_5_6_wire_logic_cluster/lc_6/out
T_6_5_sp4_v_t_45
T_6_9_sp4_v_t_41
T_6_13_lc_trk_g0_4
T_6_13_wire_logic_cluster/lc_1/in_1

T_5_6_wire_logic_cluster/lc_6/out
T_6_5_sp4_v_t_45
T_6_9_sp4_v_t_41
T_5_11_lc_trk_g0_4
T_5_11_wire_logic_cluster/lc_7/in_1

T_5_6_wire_logic_cluster/lc_6/out
T_6_3_sp4_v_t_37
T_3_7_sp4_h_l_5
T_2_7_lc_trk_g1_5
T_2_7_wire_logic_cluster/lc_1/in_1

T_5_6_wire_logic_cluster/lc_6/out
T_6_5_sp4_v_t_45
T_6_9_sp4_v_t_45
T_5_13_lc_trk_g2_0
T_5_13_wire_logic_cluster/lc_3/in_3

T_5_6_wire_logic_cluster/lc_6/out
T_4_6_sp4_h_l_4
T_8_6_sp4_h_l_7
T_9_6_lc_trk_g2_7
T_9_6_wire_logic_cluster/lc_6/in_3

T_5_6_wire_logic_cluster/lc_6/out
T_4_6_sp12_h_l_0
T_7_6_lc_trk_g0_0
T_7_6_input_2_0
T_7_6_wire_logic_cluster/lc_0/in_2

T_5_6_wire_logic_cluster/lc_6/out
T_4_6_sp4_h_l_4
T_5_6_lc_trk_g2_4
T_5_6_wire_logic_cluster/lc_6/in_0

T_5_6_wire_logic_cluster/lc_6/out
T_6_6_lc_trk_g1_6
T_6_6_wire_logic_cluster/lc_2/in_1

T_5_6_wire_logic_cluster/lc_6/out
T_6_7_lc_trk_g3_6
T_6_7_wire_logic_cluster/lc_6/in_3

End 

Net : cmd_38
T_4_7_wire_logic_cluster/lc_4/out
T_4_6_sp4_v_t_40
T_5_6_sp4_h_l_5
T_8_6_sp4_v_t_40
T_8_8_lc_trk_g3_5
T_8_8_wire_logic_cluster/lc_0/in_0

T_4_7_wire_logic_cluster/lc_4/out
T_4_6_sp4_v_t_40
T_5_6_sp4_h_l_5
T_8_6_sp4_v_t_40
T_7_8_lc_trk_g0_5
T_7_8_wire_logic_cluster/lc_6/in_1

T_4_7_wire_logic_cluster/lc_4/out
T_4_7_lc_trk_g0_4
T_4_7_wire_logic_cluster/lc_4/in_0

End 

Net : configRegister_2
T_8_4_wire_logic_cluster/lc_6/out
T_8_2_sp4_v_t_41
T_9_6_sp4_h_l_10
T_12_2_sp4_v_t_47
T_12_5_lc_trk_g1_7
T_12_5_wire_logic_cluster/lc_2/in_0

T_8_4_wire_logic_cluster/lc_6/out
T_8_4_lc_trk_g2_6
T_8_4_wire_logic_cluster/lc_6/in_0

End 

Net : Inst_core.Inst_sync.demuxedInput_0
T_5_16_wire_logic_cluster/lc_7/out
T_3_16_sp4_h_l_11
T_6_12_sp4_v_t_40
T_7_12_sp4_h_l_10
T_7_12_lc_trk_g0_7
T_7_12_wire_logic_cluster/lc_1/in_0

T_5_16_wire_logic_cluster/lc_7/out
T_5_11_sp12_v_t_22
T_5_12_lc_trk_g3_6
T_5_12_wire_logic_cluster/lc_0/in_1

T_5_16_wire_logic_cluster/lc_7/out
T_5_16_lc_trk_g2_7
T_5_16_wire_logic_cluster/lc_0/in_3

End 

Net : configRegister_9_adj_1391
T_8_7_wire_logic_cluster/lc_4/out
T_7_7_sp4_h_l_0
T_3_7_sp4_h_l_0
T_6_3_sp4_v_t_43
T_6_4_lc_trk_g2_3
T_6_4_wire_logic_cluster/lc_1/in_0

T_8_7_wire_logic_cluster/lc_4/out
T_8_7_lc_trk_g1_4
T_8_7_wire_logic_cluster/lc_4/in_3

End 

Net : cmd_21
T_8_4_wire_logic_cluster/lc_1/out
T_9_4_sp4_h_l_2
T_8_4_sp4_v_t_45
T_9_8_sp4_h_l_8
T_9_8_lc_trk_g0_5
T_9_8_wire_logic_cluster/lc_3/in_0

T_8_4_wire_logic_cluster/lc_1/out
T_9_4_sp4_h_l_2
T_8_4_sp4_v_t_45
T_9_8_sp4_h_l_8
T_11_8_lc_trk_g2_5
T_11_8_wire_logic_cluster/lc_1/in_0

T_8_4_wire_logic_cluster/lc_1/out
T_8_1_sp4_v_t_42
T_8_5_sp4_v_t_38
T_9_9_sp4_h_l_3
T_9_9_lc_trk_g0_6
T_9_9_input_2_0
T_9_9_wire_logic_cluster/lc_0/in_2

T_8_4_wire_logic_cluster/lc_1/out
T_9_4_sp4_h_l_2
T_8_4_sp4_v_t_45
T_8_7_lc_trk_g1_5
T_8_7_wire_logic_cluster/lc_2/in_0

T_8_4_wire_logic_cluster/lc_1/out
T_9_4_sp4_h_l_2
T_8_4_sp4_v_t_45
T_7_7_lc_trk_g3_5
T_7_7_wire_logic_cluster/lc_2/in_0

T_8_4_wire_logic_cluster/lc_1/out
T_9_4_sp4_h_l_2
T_8_4_sp4_v_t_45
T_7_7_lc_trk_g3_5
T_7_7_wire_logic_cluster/lc_4/in_0

T_8_4_wire_logic_cluster/lc_1/out
T_8_4_lc_trk_g0_1
T_8_4_wire_logic_cluster/lc_1/in_0

T_8_4_wire_logic_cluster/lc_1/out
T_9_4_lc_trk_g0_1
T_9_4_wire_logic_cluster/lc_4/in_1

End 

Net : dataBuffer_25
T_1_4_wire_logic_cluster/lc_6/out
T_2_4_lc_trk_g1_6
T_2_4_wire_logic_cluster/lc_4/in_1

T_1_4_wire_logic_cluster/lc_6/out
T_1_4_lc_trk_g2_6
T_1_4_input_2_6
T_1_4_wire_logic_cluster/lc_6/in_2

End 

Net : cmd_24
T_11_10_wire_logic_cluster/lc_2/out
T_9_10_sp4_h_l_1
T_8_6_sp4_v_t_36
T_8_10_sp4_v_t_44
T_7_14_lc_trk_g2_1
T_7_14_wire_logic_cluster/lc_6/in_1

T_11_10_wire_logic_cluster/lc_2/out
T_11_10_sp4_h_l_9
T_10_6_sp4_v_t_44
T_9_8_lc_trk_g2_1
T_9_8_wire_logic_cluster/lc_5/in_0

T_11_10_wire_logic_cluster/lc_2/out
T_11_10_sp4_h_l_9
T_10_6_sp4_v_t_44
T_9_8_lc_trk_g2_1
T_9_8_wire_logic_cluster/lc_2/in_1

T_11_10_wire_logic_cluster/lc_2/out
T_11_10_sp4_h_l_9
T_10_6_sp4_v_t_44
T_9_8_lc_trk_g2_1
T_9_8_wire_logic_cluster/lc_4/in_1

T_11_10_wire_logic_cluster/lc_2/out
T_9_10_sp4_h_l_1
T_8_6_sp4_v_t_36
T_7_9_lc_trk_g2_4
T_7_9_input_2_6
T_7_9_wire_logic_cluster/lc_6/in_2

T_11_10_wire_logic_cluster/lc_2/out
T_12_6_sp4_v_t_40
T_12_8_lc_trk_g2_5
T_12_8_wire_logic_cluster/lc_1/in_0

T_11_10_wire_logic_cluster/lc_2/out
T_12_6_sp4_v_t_40
T_12_8_lc_trk_g2_5
T_12_8_wire_logic_cluster/lc_7/in_0

T_11_10_wire_logic_cluster/lc_2/out
T_11_10_lc_trk_g3_2
T_11_10_wire_logic_cluster/lc_2/in_1

End 

Net : maskRegister_4_adj_1324
T_9_11_wire_logic_cluster/lc_7/out
T_8_12_lc_trk_g0_7
T_8_12_wire_logic_cluster/lc_5/in_0

T_9_11_wire_logic_cluster/lc_7/out
T_9_11_lc_trk_g1_7
T_9_11_wire_logic_cluster/lc_7/in_3

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n4756
T_8_12_wire_logic_cluster/lc_5/out
T_8_13_lc_trk_g1_5
T_8_13_wire_logic_cluster/lc_5/s_r

End 

Net : cmd_19
T_12_8_wire_logic_cluster/lc_2/out
T_12_4_sp4_v_t_41
T_9_4_sp4_h_l_4
T_8_0_span4_vert_41
T_7_4_lc_trk_g1_4
T_7_4_wire_logic_cluster/lc_1/in_0

T_12_8_wire_logic_cluster/lc_2/out
T_12_4_sp4_v_t_41
T_9_4_sp4_h_l_4
T_5_4_sp4_h_l_0
T_7_4_lc_trk_g3_5
T_7_4_wire_logic_cluster/lc_6/in_0

T_12_8_wire_logic_cluster/lc_2/out
T_12_4_sp4_v_t_41
T_9_4_sp4_h_l_4
T_8_0_span4_vert_41
T_7_4_lc_trk_g1_4
T_7_4_wire_logic_cluster/lc_4/in_1

T_12_8_wire_logic_cluster/lc_2/out
T_13_8_span4_horz_4
T_9_8_sp4_h_l_0
T_8_8_lc_trk_g0_0
T_8_8_wire_logic_cluster/lc_5/in_1

T_12_8_wire_logic_cluster/lc_2/out
T_12_4_sp4_v_t_41
T_9_4_sp4_h_l_4
T_8_4_lc_trk_g0_4
T_8_4_wire_logic_cluster/lc_3/in_1

T_12_8_wire_logic_cluster/lc_2/out
T_7_8_sp12_h_l_0
T_7_8_lc_trk_g0_3
T_7_8_wire_logic_cluster/lc_7/in_0

T_12_8_wire_logic_cluster/lc_2/out
T_12_8_lc_trk_g2_2
T_12_8_wire_logic_cluster/lc_2/in_0

T_12_8_wire_logic_cluster/lc_2/out
T_11_8_lc_trk_g2_2
T_11_8_wire_logic_cluster/lc_3/in_1

End 

Net : dataBuffer_30
T_2_2_wire_logic_cluster/lc_7/out
T_2_2_lc_trk_g1_7
T_2_2_wire_logic_cluster/lc_6/in_0

T_2_2_wire_logic_cluster/lc_7/out
T_2_2_lc_trk_g1_7
T_2_2_wire_logic_cluster/lc_7/in_3

End 

Net : n234_cascade_
T_1_4_wire_logic_cluster/lc_0/ltout
T_1_4_wire_logic_cluster/lc_1/in_2

End 

Net : Inst_eia232.Inst_receiver.n14
T_4_3_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g3_2
T_5_4_wire_logic_cluster/lc_0/in_1

T_4_3_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g3_2
T_5_4_input_2_1
T_5_4_wire_logic_cluster/lc_1/in_2

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_5
T_8_10_wire_logic_cluster/lc_0/out
T_8_11_lc_trk_g1_0
T_8_11_wire_logic_cluster/lc_1/in_0

End 

Net : testcnt_c_1
T_6_1_wire_logic_cluster/lc_1/out
T_6_1_lc_trk_g3_1
T_6_1_wire_logic_cluster/lc_1/in_1

T_6_1_wire_logic_cluster/lc_1/out
T_6_1_sp4_h_l_7
T_9_0_span4_vert_1
T_9_0_lc_trk_g1_1
T_9_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : GENERIC_FIFO_1.n7841
T_1_11_wire_logic_cluster/lc_5/cout
T_1_11_wire_logic_cluster/lc_6/in_3

Net : n7867
T_6_1_wire_logic_cluster/lc_5/cout
T_6_1_wire_logic_cluster/lc_6/in_3

Net : Inst_core.Inst_controller.n7850
T_12_12_wire_logic_cluster/lc_5/cout
T_12_12_wire_logic_cluster/lc_6/in_3

Net : valueRegister_0_adj_1376
T_12_9_wire_logic_cluster/lc_7/out
T_12_7_sp4_v_t_43
T_12_3_sp4_v_t_39
T_12_0_span4_vert_29
T_12_3_lc_trk_g1_5
T_12_3_wire_logic_cluster/lc_0/in_0

T_12_9_wire_logic_cluster/lc_7/out
T_12_9_lc_trk_g1_7
T_12_9_wire_logic_cluster/lc_7/in_3

End 

Net : byteDone
T_1_4_wire_logic_cluster/lc_7/out
T_1_4_lc_trk_g2_7
T_1_4_wire_logic_cluster/lc_0/in_3

T_1_4_wire_logic_cluster/lc_7/out
T_1_4_lc_trk_g2_7
T_1_4_wire_logic_cluster/lc_7/in_0

End 

Net : Inst_core.Inst_sync.demuxedInput_2
T_7_15_wire_logic_cluster/lc_1/out
T_8_12_sp4_v_t_43
T_5_12_sp4_h_l_6
T_4_8_sp4_v_t_43
T_4_10_lc_trk_g3_6
T_4_10_wire_logic_cluster/lc_0/in_1

T_7_15_wire_logic_cluster/lc_1/out
T_8_11_sp4_v_t_38
T_5_11_sp4_h_l_3
T_5_11_lc_trk_g0_6
T_5_11_wire_logic_cluster/lc_3/in_3

T_7_15_wire_logic_cluster/lc_1/out
T_7_12_sp4_v_t_42
T_6_13_lc_trk_g3_2
T_6_13_wire_logic_cluster/lc_5/in_0

End 

Net : cmd_11
T_7_6_wire_logic_cluster/lc_0/out
T_7_3_sp4_v_t_40
T_4_7_sp4_h_l_10
T_3_3_sp4_v_t_38
T_2_6_lc_trk_g2_6
T_2_6_wire_logic_cluster/lc_5/in_1

T_7_6_wire_logic_cluster/lc_0/out
T_7_3_sp4_v_t_40
T_7_7_sp4_v_t_45
T_8_11_sp4_h_l_2
T_9_11_lc_trk_g3_2
T_9_11_wire_logic_cluster/lc_2/in_1

T_7_6_wire_logic_cluster/lc_0/out
T_7_6_sp4_h_l_5
T_10_6_sp4_v_t_40
T_9_9_lc_trk_g3_0
T_9_9_wire_logic_cluster/lc_5/in_0

T_7_6_wire_logic_cluster/lc_0/out
T_7_6_sp4_h_l_5
T_10_6_sp4_v_t_40
T_9_9_lc_trk_g3_0
T_9_9_wire_logic_cluster/lc_3/in_0

T_7_6_wire_logic_cluster/lc_0/out
T_7_3_sp4_v_t_40
T_4_7_sp4_h_l_10
T_5_7_lc_trk_g2_2
T_5_7_wire_logic_cluster/lc_0/in_0

T_7_6_wire_logic_cluster/lc_0/out
T_7_3_sp4_v_t_40
T_7_7_sp4_v_t_45
T_6_8_lc_trk_g3_5
T_6_8_wire_logic_cluster/lc_3/in_1

T_7_6_wire_logic_cluster/lc_0/out
T_7_6_sp4_h_l_5
T_10_6_sp4_v_t_40
T_9_9_lc_trk_g3_0
T_9_9_wire_logic_cluster/lc_6/in_1

T_7_6_wire_logic_cluster/lc_0/out
T_7_6_sp4_h_l_5
T_10_6_sp4_v_t_40
T_9_9_lc_trk_g3_0
T_9_9_wire_logic_cluster/lc_4/in_1

T_7_6_wire_logic_cluster/lc_0/out
T_7_3_sp4_v_t_40
T_7_0_span4_vert_29
T_6_2_lc_trk_g3_0
T_6_2_wire_logic_cluster/lc_5/in_0

T_7_6_wire_logic_cluster/lc_0/out
T_7_3_sp4_v_t_40
T_4_7_sp4_h_l_10
T_5_7_lc_trk_g2_2
T_5_7_wire_logic_cluster/lc_1/in_1

T_7_6_wire_logic_cluster/lc_0/out
T_7_3_sp4_v_t_40
T_7_0_span4_vert_29
T_6_2_lc_trk_g3_0
T_6_2_input_2_7
T_6_2_wire_logic_cluster/lc_7/in_2

T_7_6_wire_logic_cluster/lc_0/out
T_8_4_sp4_v_t_44
T_9_4_sp4_h_l_9
T_9_4_lc_trk_g0_4
T_9_4_wire_logic_cluster/lc_3/in_3

T_7_6_wire_logic_cluster/lc_0/out
T_7_3_sp4_v_t_40
T_7_0_span4_vert_29
T_6_2_lc_trk_g3_0
T_6_2_wire_logic_cluster/lc_6/in_3

T_7_6_wire_logic_cluster/lc_0/out
T_8_3_sp4_v_t_41
T_8_4_lc_trk_g3_1
T_8_4_wire_logic_cluster/lc_7/in_1

T_7_6_wire_logic_cluster/lc_0/out
T_7_6_lc_trk_g1_0
T_7_6_wire_logic_cluster/lc_0/in_1

T_7_6_wire_logic_cluster/lc_0/out
T_6_6_lc_trk_g3_0
T_6_6_wire_logic_cluster/lc_4/in_1

T_7_6_wire_logic_cluster/lc_0/out
T_8_5_lc_trk_g3_0
T_8_5_wire_logic_cluster/lc_0/in_3

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_4
T_6_11_wire_logic_cluster/lc_4/out
T_5_11_sp4_h_l_0
T_8_11_sp4_v_t_40
T_9_11_sp4_h_l_5
T_8_11_lc_trk_g0_5
T_8_11_wire_logic_cluster/lc_0/in_1

T_6_11_wire_logic_cluster/lc_4/out
T_6_11_lc_trk_g0_4
T_6_11_wire_logic_cluster/lc_5/in_1

T_6_11_wire_logic_cluster/lc_4/out
T_6_11_lc_trk_g0_4
T_6_11_input_2_6
T_6_11_wire_logic_cluster/lc_6/in_2

End 

Net : cmd_23
T_7_9_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_40
T_9_7_sp4_h_l_10
T_12_7_sp4_v_t_47
T_12_8_lc_trk_g2_7
T_12_8_wire_logic_cluster/lc_6/in_1

T_7_9_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_40
T_9_7_sp4_h_l_10
T_12_7_sp4_v_t_47
T_11_10_lc_trk_g3_7
T_11_10_input_2_4
T_11_10_wire_logic_cluster/lc_4/in_2

T_7_9_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_40
T_8_3_sp4_v_t_40
T_8_6_lc_trk_g0_0
T_8_6_wire_logic_cluster/lc_5/in_1

T_7_9_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_40
T_9_7_sp4_h_l_10
T_11_7_lc_trk_g2_7
T_11_7_wire_logic_cluster/lc_6/in_1

T_7_9_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_40
T_9_7_sp4_h_l_10
T_11_7_lc_trk_g2_7
T_11_7_wire_logic_cluster/lc_4/in_1

T_7_9_wire_logic_cluster/lc_6/out
T_7_3_sp12_v_t_23
T_7_6_lc_trk_g2_3
T_7_6_wire_logic_cluster/lc_1/in_0

T_7_9_wire_logic_cluster/lc_6/out
T_7_3_sp12_v_t_23
T_7_14_lc_trk_g2_3
T_7_14_wire_logic_cluster/lc_3/in_0

T_7_9_wire_logic_cluster/lc_6/out
T_7_9_lc_trk_g3_6
T_7_9_wire_logic_cluster/lc_6/in_1

End 

Net : configRegister_26_adj_1377
T_8_7_wire_logic_cluster/lc_5/out
T_8_5_sp4_v_t_39
T_9_5_sp4_h_l_7
T_12_1_sp4_v_t_42
T_12_3_lc_trk_g2_7
T_12_3_wire_logic_cluster/lc_0/in_1

T_8_7_wire_logic_cluster/lc_5/out
T_8_3_sp4_v_t_47
T_8_0_span4_vert_34
T_9_3_sp4_h_l_4
T_11_3_lc_trk_g3_1
T_11_3_wire_logic_cluster/lc_0/in_0

T_8_7_wire_logic_cluster/lc_5/out
T_8_5_sp4_v_t_39
T_9_5_sp4_h_l_7
T_12_1_sp4_v_t_42
T_12_4_lc_trk_g1_2
T_12_4_wire_logic_cluster/lc_0/in_3

T_8_7_wire_logic_cluster/lc_5/out
T_0_7_span12_horz_2
T_11_0_span12_vert_13
T_11_6_lc_trk_g3_2
T_11_6_wire_logic_cluster/lc_0/in_1

T_8_7_wire_logic_cluster/lc_5/out
T_8_3_sp4_v_t_47
T_8_0_span4_vert_34
T_7_3_lc_trk_g2_2
T_7_3_wire_logic_cluster/lc_0/in_0

T_8_7_wire_logic_cluster/lc_5/out
T_8_3_sp4_v_t_47
T_8_0_span4_vert_34
T_7_2_lc_trk_g3_7
T_7_2_input_2_0
T_7_2_wire_logic_cluster/lc_0/in_2

T_8_7_wire_logic_cluster/lc_5/out
T_6_7_sp4_h_l_7
T_10_7_sp4_h_l_3
T_12_7_lc_trk_g2_6
T_12_7_input_2_0
T_12_7_wire_logic_cluster/lc_0/in_2

T_8_7_wire_logic_cluster/lc_5/out
T_8_5_sp4_v_t_39
T_9_5_sp4_h_l_2
T_9_5_lc_trk_g0_7
T_9_5_wire_logic_cluster/lc_0/in_3

T_8_7_wire_logic_cluster/lc_5/out
T_8_7_lc_trk_g3_5
T_8_7_wire_logic_cluster/lc_5/in_3

End 

Net : cmd_22
T_11_10_wire_logic_cluster/lc_4/out
T_11_9_sp4_v_t_40
T_11_5_sp4_v_t_45
T_8_5_sp4_h_l_8
T_8_5_lc_trk_g1_5
T_8_5_wire_logic_cluster/lc_1/in_1

T_11_10_wire_logic_cluster/lc_4/out
T_11_8_sp4_v_t_37
T_11_4_sp4_v_t_45
T_8_4_sp4_h_l_2
T_9_4_lc_trk_g2_2
T_9_4_wire_logic_cluster/lc_5/in_1

T_11_10_wire_logic_cluster/lc_4/out
T_11_8_sp4_v_t_37
T_11_4_sp4_v_t_45
T_8_4_sp4_h_l_2
T_8_4_lc_trk_g0_7
T_8_4_input_2_1
T_8_4_wire_logic_cluster/lc_1/in_2

T_11_10_wire_logic_cluster/lc_4/out
T_10_10_sp4_h_l_0
T_9_6_sp4_v_t_40
T_8_7_lc_trk_g3_0
T_8_7_input_2_7
T_8_7_wire_logic_cluster/lc_7/in_2

T_11_10_wire_logic_cluster/lc_4/out
T_11_6_sp4_v_t_45
T_8_6_sp4_h_l_2
T_9_6_lc_trk_g2_2
T_9_6_wire_logic_cluster/lc_7/in_1

T_11_10_wire_logic_cluster/lc_4/out
T_11_6_sp4_v_t_45
T_11_8_lc_trk_g3_0
T_11_8_wire_logic_cluster/lc_4/in_3

T_11_10_wire_logic_cluster/lc_4/out
T_11_10_lc_trk_g1_4
T_11_10_wire_logic_cluster/lc_4/in_1

T_11_10_wire_logic_cluster/lc_4/out
T_11_9_lc_trk_g1_4
T_11_9_wire_logic_cluster/lc_0/in_1

End 

Net : valueRegister_0_adj_1296
T_6_7_wire_logic_cluster/lc_0/out
T_5_7_sp4_h_l_8
T_4_7_sp4_v_t_39
T_0_11_span4_horz_2
T_2_11_lc_trk_g2_2
T_2_11_wire_logic_cluster/lc_0/in_0

T_6_7_wire_logic_cluster/lc_0/out
T_6_7_lc_trk_g1_0
T_6_7_wire_logic_cluster/lc_0/in_3

End 

Net : Inst_core.Inst_sampler.n7951
T_9_14_wire_logic_cluster/lc_3/cout
T_9_14_wire_logic_cluster/lc_4/in_3

Net : dataBuffer_22
T_2_2_wire_logic_cluster/lc_2/out
T_2_2_lc_trk_g1_2
T_2_2_wire_logic_cluster/lc_6/in_1

T_2_2_wire_logic_cluster/lc_2/out
T_2_2_lc_trk_g1_2
T_2_2_wire_logic_cluster/lc_2/in_1

End 

Net : Inst_core.Inst_sync.filteredInput_2
T_4_10_wire_logic_cluster/lc_0/out
T_3_10_sp4_h_l_8
T_6_10_sp4_v_t_45
T_6_13_lc_trk_g1_5
T_6_13_input_2_4
T_6_13_wire_logic_cluster/lc_4/in_2

T_4_10_wire_logic_cluster/lc_0/out
T_4_10_lc_trk_g1_0
T_4_10_wire_logic_cluster/lc_0/in_3

End 

Net : valueRegister_7_adj_1289
T_5_11_wire_logic_cluster/lc_5/out
T_0_11_span12_horz_9
T_8_0_span12_vert_21
T_8_1_lc_trk_g3_5
T_8_1_wire_logic_cluster/lc_2/in_0

T_5_11_wire_logic_cluster/lc_5/out
T_5_11_lc_trk_g1_5
T_5_11_wire_logic_cluster/lc_5/in_3

End 

Net : configRegister_26
T_5_10_wire_logic_cluster/lc_4/out
T_4_10_sp4_h_l_0
T_3_10_sp4_v_t_43
T_3_14_sp4_v_t_44
T_2_15_lc_trk_g3_4
T_2_15_wire_logic_cluster/lc_0/in_1

T_5_10_wire_logic_cluster/lc_4/out
T_6_10_sp4_h_l_8
T_5_10_sp4_v_t_39
T_4_13_lc_trk_g2_7
T_4_13_wire_logic_cluster/lc_2/in_1

T_5_10_wire_logic_cluster/lc_4/out
T_4_10_sp4_h_l_0
T_3_10_sp4_v_t_43
T_2_12_lc_trk_g1_6
T_2_12_wire_logic_cluster/lc_0/in_1

T_5_10_wire_logic_cluster/lc_4/out
T_6_10_sp4_h_l_8
T_5_6_sp4_v_t_36
T_4_8_lc_trk_g1_1
T_4_8_input_2_0
T_4_8_wire_logic_cluster/lc_0/in_2

T_5_10_wire_logic_cluster/lc_4/out
T_0_10_span12_horz_7
T_2_10_lc_trk_g0_3
T_2_10_wire_logic_cluster/lc_4/in_1

T_5_10_wire_logic_cluster/lc_4/out
T_6_6_sp4_v_t_44
T_5_9_lc_trk_g3_4
T_5_9_wire_logic_cluster/lc_0/in_1

T_5_10_wire_logic_cluster/lc_4/out
T_6_6_sp4_v_t_44
T_5_8_lc_trk_g0_2
T_5_8_input_2_6
T_5_8_wire_logic_cluster/lc_6/in_2

T_5_10_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g1_4
T_5_10_wire_logic_cluster/lc_4/in_3

T_5_10_wire_logic_cluster/lc_4/out
T_6_9_lc_trk_g2_4
T_6_9_wire_logic_cluster/lc_1/in_3

End 

Net : configRegister_7_adj_1313
T_8_5_wire_logic_cluster/lc_6/out
T_8_5_sp4_h_l_1
T_12_5_sp4_h_l_4
T_11_1_sp4_v_t_41
T_11_4_lc_trk_g0_1
T_11_4_wire_logic_cluster/lc_7/in_0

T_8_5_wire_logic_cluster/lc_6/out
T_8_5_lc_trk_g3_6
T_8_5_wire_logic_cluster/lc_6/in_1

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_5
T_4_9_wire_logic_cluster/lc_5/out
T_3_9_sp4_h_l_2
T_0_9_span4_horz_34
T_2_9_sp4_v_t_38
T_2_10_lc_trk_g2_6
T_2_10_wire_logic_cluster/lc_4/in_0

T_4_9_wire_logic_cluster/lc_5/out
T_4_9_lc_trk_g2_5
T_4_9_wire_logic_cluster/lc_7/in_0

T_4_9_wire_logic_cluster/lc_5/out
T_4_9_lc_trk_g2_5
T_4_9_wire_logic_cluster/lc_6/in_3

End 

Net : valueRegister_3_adj_1333
T_9_9_wire_logic_cluster/lc_3/out
T_9_6_sp4_v_t_46
T_9_10_sp4_v_t_42
T_10_14_sp4_h_l_1
T_11_14_lc_trk_g3_1
T_11_14_wire_logic_cluster/lc_3/in_1

T_9_9_wire_logic_cluster/lc_3/out
T_9_9_lc_trk_g1_3
T_9_9_wire_logic_cluster/lc_3/in_3

End 

Net : Inst_core.Inst_sync.filteredInput_4
T_4_14_wire_logic_cluster/lc_0/out
T_5_11_sp4_v_t_41
T_5_15_sp4_v_t_37
T_6_15_sp4_h_l_5
T_6_15_lc_trk_g1_0
T_6_15_wire_logic_cluster/lc_7/in_0

T_4_14_wire_logic_cluster/lc_0/out
T_4_14_lc_trk_g0_0
T_4_14_wire_logic_cluster/lc_0/in_0

End 

Net : valueRegister_6_adj_1330
T_7_7_wire_logic_cluster/lc_3/out
T_7_7_sp4_h_l_11
T_10_7_sp4_v_t_41
T_10_11_sp4_v_t_37
T_9_13_lc_trk_g1_0
T_9_13_wire_logic_cluster/lc_0/in_3

T_7_7_wire_logic_cluster/lc_3/out
T_7_7_lc_trk_g1_3
T_7_7_wire_logic_cluster/lc_3/in_3

End 

Net : Inst_eia232.Inst_receiver.n7777
T_5_4_wire_logic_cluster/lc_7/out
T_5_3_lc_trk_g1_7
T_5_3_wire_logic_cluster/lc_3/in_3

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_4
T_8_11_wire_logic_cluster/lc_0/out
T_8_11_lc_trk_g2_0
T_8_11_wire_logic_cluster/lc_1/in_3

End 

Net : GENERIC_FIFO_1.n7840
T_1_11_wire_logic_cluster/lc_4/cout
T_1_11_wire_logic_cluster/lc_5/in_3

Net : n7866
T_6_1_wire_logic_cluster/lc_4/cout
T_6_1_wire_logic_cluster/lc_5/in_3

Net : testcnt_c_2
T_6_1_wire_logic_cluster/lc_2/out
T_6_1_lc_trk_g1_2
T_6_1_wire_logic_cluster/lc_2/in_1

T_6_1_wire_logic_cluster/lc_2/out
T_7_0_span4_vert_37
T_7_0_span4_horz_r_2
T_8_0_lc_trk_g1_6
T_8_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : Inst_core.Inst_controller.n7849
T_12_12_wire_logic_cluster/lc_4/cout
T_12_12_wire_logic_cluster/lc_5/in_3

Net : Inst_eia232.Inst_transmitter.dataBuffer_4
T_1_9_wire_logic_cluster/lc_1/out
T_2_5_sp4_v_t_38
T_3_5_sp4_h_l_3
T_2_1_sp4_v_t_45
T_2_4_lc_trk_g1_5
T_2_4_wire_logic_cluster/lc_7/in_3

End 

Net : configRegister_13
T_7_7_wire_logic_cluster/lc_2/out
T_8_6_sp4_v_t_37
T_9_6_sp4_h_l_5
T_13_6_span4_horz_8
T_12_6_lc_trk_g1_0
T_12_6_wire_logic_cluster/lc_5/in_0

T_7_7_wire_logic_cluster/lc_2/out
T_7_7_lc_trk_g1_2
T_7_7_wire_logic_cluster/lc_2/in_3

End 

Net : Inst_core.Inst_sampler.n7950
T_9_14_wire_logic_cluster/lc_2/cout
T_9_14_wire_logic_cluster/lc_3/in_3

Net : Inst_core.arm
T_4_5_wire_logic_cluster/lc_3/out
T_0_5_span12_horz_6
T_9_5_sp12_v_t_22
T_9_7_lc_trk_g3_5
T_9_7_wire_logic_cluster/lc_5/s_r

T_4_5_wire_logic_cluster/lc_3/out
T_0_5_span12_horz_6
T_9_5_sp12_v_t_22
T_9_7_lc_trk_g3_5
T_9_7_wire_logic_cluster/lc_5/s_r

T_4_5_wire_logic_cluster/lc_3/out
T_0_5_span12_horz_6
T_9_0_span12_vert_9
T_9_2_lc_trk_g2_6
T_9_2_wire_logic_cluster/lc_6/in_0

T_4_5_wire_logic_cluster/lc_3/out
T_0_5_span12_horz_6
T_9_0_span12_vert_9
T_9_3_lc_trk_g2_5
T_9_3_wire_logic_cluster/lc_1/in_0

T_4_5_wire_logic_cluster/lc_3/out
T_0_5_span12_horz_6
T_9_0_span12_vert_9
T_9_3_lc_trk_g2_5
T_9_3_wire_logic_cluster/lc_5/in_0

T_4_5_wire_logic_cluster/lc_3/out
T_0_5_span12_horz_6
T_9_0_span12_vert_9
T_9_3_lc_trk_g2_5
T_9_3_wire_logic_cluster/lc_3/in_0

T_4_5_wire_logic_cluster/lc_3/out
T_0_5_span12_horz_6
T_9_0_span12_vert_9
T_9_3_lc_trk_g2_5
T_9_3_wire_logic_cluster/lc_4/in_1

T_4_5_wire_logic_cluster/lc_3/out
T_0_5_span12_horz_6
T_9_0_span12_vert_9
T_9_2_lc_trk_g2_6
T_9_2_wire_logic_cluster/lc_7/in_1

T_4_5_wire_logic_cluster/lc_3/out
T_0_5_span12_horz_6
T_9_0_span12_vert_9
T_9_2_lc_trk_g2_6
T_9_2_wire_logic_cluster/lc_3/in_1

T_4_5_wire_logic_cluster/lc_3/out
T_0_5_span12_horz_6
T_9_0_span12_vert_9
T_9_2_lc_trk_g2_6
T_9_2_wire_logic_cluster/lc_5/in_3

End 

Net : configRegister_8_adj_1312
T_7_6_wire_logic_cluster/lc_3/out
T_7_5_sp12_v_t_22
T_8_5_sp12_h_l_1
T_11_5_lc_trk_g1_1
T_11_5_wire_logic_cluster/lc_0/in_0

T_7_6_wire_logic_cluster/lc_3/out
T_7_6_lc_trk_g0_3
T_7_6_input_2_3
T_7_6_wire_logic_cluster/lc_3/in_2

End 

Net : cmd_26
T_11_10_wire_logic_cluster/lc_0/out
T_10_10_sp4_h_l_8
T_9_10_sp4_v_t_45
T_9_11_lc_trk_g2_5
T_9_11_wire_logic_cluster/lc_1/in_0

T_11_10_wire_logic_cluster/lc_0/out
T_11_10_lc_trk_g1_0
T_11_10_wire_logic_cluster/lc_5/in_0

T_11_10_wire_logic_cluster/lc_0/out
T_11_10_lc_trk_g1_0
T_11_10_input_2_1
T_11_10_wire_logic_cluster/lc_1/in_2

T_11_10_wire_logic_cluster/lc_0/out
T_11_10_lc_trk_g0_0
T_11_10_input_2_0
T_11_10_wire_logic_cluster/lc_0/in_2

End 

Net : Inst_eia232.Inst_transmitter.byte_5
T_2_9_wire_logic_cluster/lc_6/out
T_2_6_sp4_v_t_36
T_2_2_sp4_v_t_36
T_1_3_lc_trk_g2_4
T_1_3_wire_logic_cluster/lc_0/in_0

T_2_9_wire_logic_cluster/lc_6/out
T_2_9_lc_trk_g2_6
T_2_9_wire_logic_cluster/lc_6/in_0

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_2
T_7_5_wire_logic_cluster/lc_2/out
T_8_5_sp4_h_l_4
T_11_5_sp4_v_t_41
T_11_6_lc_trk_g3_1
T_11_6_wire_logic_cluster/lc_0/in_0

T_7_5_wire_logic_cluster/lc_2/out
T_7_5_lc_trk_g2_2
T_7_5_wire_logic_cluster/lc_3/in_1

T_7_5_wire_logic_cluster/lc_2/out
T_7_5_lc_trk_g2_2
T_7_5_input_2_4
T_7_5_wire_logic_cluster/lc_4/in_2

End 

Net : Inst_core.Inst_controller.n7848
T_12_12_wire_logic_cluster/lc_3/cout
T_12_12_wire_logic_cluster/lc_4/in_3

Net : wrtrigmask_0
T_4_5_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_40
T_5_7_sp4_v_t_40
T_5_11_lc_trk_g0_5
T_5_11_wire_logic_cluster/lc_7/in_0

T_4_5_wire_logic_cluster/lc_6/out
T_4_3_sp4_v_t_41
T_5_7_sp4_h_l_4
T_6_7_lc_trk_g3_4
T_6_7_wire_logic_cluster/lc_3/in_0

T_4_5_wire_logic_cluster/lc_6/out
T_4_4_sp4_v_t_44
T_5_8_sp4_h_l_3
T_7_8_lc_trk_g3_6
T_7_8_wire_logic_cluster/lc_1/in_0

T_4_5_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_40
T_5_7_sp4_v_t_40
T_5_11_lc_trk_g0_5
T_5_11_wire_logic_cluster/lc_6/in_1

T_4_5_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_40
T_5_7_sp4_v_t_40
T_5_11_lc_trk_g0_5
T_5_11_wire_logic_cluster/lc_2/in_1

T_4_5_wire_logic_cluster/lc_6/out
T_4_3_sp4_v_t_41
T_0_7_span4_horz_4
T_2_7_lc_trk_g2_4
T_2_7_wire_logic_cluster/lc_4/in_0

T_4_5_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_40
T_5_7_sp4_v_t_40
T_5_11_lc_trk_g0_5
T_5_11_wire_logic_cluster/lc_0/in_3

T_4_5_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_40
T_5_7_lc_trk_g0_5
T_5_7_wire_logic_cluster/lc_1/in_0

End 

Net : n7865
T_6_1_wire_logic_cluster/lc_3/cout
T_6_1_wire_logic_cluster/lc_4/in_3

Net : testcnt_c_3
T_6_1_wire_logic_cluster/lc_3/out
T_6_1_lc_trk_g1_3
T_6_1_wire_logic_cluster/lc_3/in_1

T_6_1_wire_logic_cluster/lc_3/out
T_7_0_lc_trk_g0_3
T_7_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : GENERIC_FIFO_1.n7839
T_1_11_wire_logic_cluster/lc_3/cout
T_1_11_wire_logic_cluster/lc_4/in_3

Net : valueRegister_1_adj_1295
T_7_9_wire_logic_cluster/lc_2/out
T_7_5_sp4_v_t_41
T_7_9_sp4_v_t_42
T_7_11_lc_trk_g3_7
T_7_11_wire_logic_cluster/lc_0/in_0

T_7_9_wire_logic_cluster/lc_2/out
T_7_9_lc_trk_g3_2
T_7_9_wire_logic_cluster/lc_2/in_3

End 

Net : configRegister_10_adj_1310
T_8_7_wire_logic_cluster/lc_0/out
T_8_7_sp4_h_l_5
T_11_3_sp4_v_t_46
T_11_5_lc_trk_g3_3
T_11_5_wire_logic_cluster/lc_2/in_0

T_8_7_wire_logic_cluster/lc_0/out
T_8_7_lc_trk_g1_0
T_8_7_wire_logic_cluster/lc_0/in_3

End 

Net : configRegister_11
T_11_8_wire_logic_cluster/lc_3/out
T_9_8_sp4_h_l_3
T_12_4_sp4_v_t_44
T_12_6_lc_trk_g2_1
T_12_6_wire_logic_cluster/lc_3/in_0

T_11_8_wire_logic_cluster/lc_3/out
T_11_8_lc_trk_g1_3
T_11_8_wire_logic_cluster/lc_3/in_3

End 

Net : configRegister_13_adj_1307
T_7_7_wire_logic_cluster/lc_4/out
T_8_7_sp4_h_l_8
T_11_3_sp4_v_t_45
T_11_5_lc_trk_g3_0
T_11_5_wire_logic_cluster/lc_5/in_0

T_7_7_wire_logic_cluster/lc_4/out
T_7_7_lc_trk_g1_4
T_7_7_wire_logic_cluster/lc_4/in_3

End 

Net : cmd_29
T_6_8_wire_logic_cluster/lc_5/out
T_5_8_sp4_h_l_2
T_8_8_sp4_v_t_39
T_8_12_lc_trk_g0_2
T_8_12_wire_logic_cluster/lc_2/in_0

T_6_8_wire_logic_cluster/lc_5/out
T_5_8_sp4_h_l_2
T_8_8_sp4_v_t_39
T_7_10_lc_trk_g1_2
T_7_10_wire_logic_cluster/lc_2/in_1

T_6_8_wire_logic_cluster/lc_5/out
T_6_6_sp4_v_t_39
T_6_10_lc_trk_g1_2
T_6_10_input_2_5
T_6_10_wire_logic_cluster/lc_5/in_2

T_6_8_wire_logic_cluster/lc_5/out
T_6_8_lc_trk_g2_5
T_6_8_wire_logic_cluster/lc_5/in_0

T_6_8_wire_logic_cluster/lc_5/out
T_6_8_lc_trk_g2_5
T_6_8_wire_logic_cluster/lc_1/in_0

T_6_8_wire_logic_cluster/lc_5/out
T_6_8_lc_trk_g2_5
T_6_8_wire_logic_cluster/lc_4/in_1

T_6_8_wire_logic_cluster/lc_5/out
T_7_9_lc_trk_g2_5
T_7_9_wire_logic_cluster/lc_0/in_1

T_6_8_wire_logic_cluster/lc_5/out
T_7_9_lc_trk_g2_5
T_7_9_wire_logic_cluster/lc_4/in_1

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_3
T_8_16_wire_logic_cluster/lc_3/out
T_8_16_sp4_h_l_11
T_11_12_sp4_v_t_40
T_11_14_lc_trk_g2_5
T_11_14_wire_logic_cluster/lc_3/in_0

T_8_16_wire_logic_cluster/lc_3/out
T_8_16_lc_trk_g0_3
T_8_16_wire_logic_cluster/lc_5/in_0

T_8_16_wire_logic_cluster/lc_3/out
T_8_16_lc_trk_g0_3
T_8_16_wire_logic_cluster/lc_4/in_3

End 

Net : configRegister_7
T_8_6_wire_logic_cluster/lc_2/out
T_9_6_sp4_h_l_4
T_12_2_sp4_v_t_41
T_12_5_lc_trk_g0_1
T_12_5_wire_logic_cluster/lc_7/in_0

T_8_6_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g3_2
T_8_6_wire_logic_cluster/lc_2/in_1

End 

Net : valueRegister_6
T_5_11_wire_logic_cluster/lc_4/out
T_5_3_sp12_v_t_23
T_0_15_span12_horz_15
T_2_15_lc_trk_g1_3
T_2_15_wire_logic_cluster/lc_0/in_0

T_5_11_wire_logic_cluster/lc_4/out
T_5_11_lc_trk_g1_4
T_5_11_wire_logic_cluster/lc_4/in_3

End 

Net : Inst_core.Inst_sampler.n7949
T_9_14_wire_logic_cluster/lc_1/cout
T_9_14_wire_logic_cluster/lc_2/in_3

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_6
T_4_9_wire_logic_cluster/lc_6/out
T_3_9_sp12_h_l_0
T_2_9_sp12_v_t_23
T_2_15_lc_trk_g2_4
T_2_15_input_2_0
T_2_15_wire_logic_cluster/lc_0/in_2

T_4_9_wire_logic_cluster/lc_6/out
T_4_9_lc_trk_g2_6
T_4_9_wire_logic_cluster/lc_7/in_1

End 

Net : configRegister_4_adj_1396
T_6_7_wire_logic_cluster/lc_6/out
T_6_4_sp4_v_t_36
T_6_0_span4_vert_44
T_6_3_lc_trk_g0_4
T_6_3_wire_logic_cluster/lc_4/in_0

T_6_7_wire_logic_cluster/lc_6/out
T_6_7_lc_trk_g1_6
T_6_7_wire_logic_cluster/lc_6/in_1

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_6
T_6_11_wire_logic_cluster/lc_6/out
T_6_8_sp4_v_t_36
T_7_12_sp4_h_l_1
T_11_12_sp4_h_l_9
T_11_12_lc_trk_g1_4
T_11_12_wire_logic_cluster/lc_0/in_3

T_6_11_wire_logic_cluster/lc_6/out
T_6_11_lc_trk_g2_6
T_6_11_wire_logic_cluster/lc_7/in_1

End 

Net : configRegister_13_adj_1387
T_9_8_wire_logic_cluster/lc_3/out
T_10_4_sp4_v_t_42
T_7_4_sp4_h_l_1
T_6_4_lc_trk_g0_1
T_6_4_wire_logic_cluster/lc_5/in_0

T_9_8_wire_logic_cluster/lc_3/out
T_9_8_lc_trk_g1_3
T_9_8_wire_logic_cluster/lc_3/in_3

End 

Net : valueRegister_5_adj_1291
T_6_8_wire_logic_cluster/lc_6/out
T_6_6_sp4_v_t_41
T_7_10_sp4_h_l_10
T_8_10_lc_trk_g2_2
T_8_10_wire_logic_cluster/lc_0/in_0

T_6_8_wire_logic_cluster/lc_6/out
T_6_8_lc_trk_g3_6
T_6_8_wire_logic_cluster/lc_6/in_1

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_3
T_6_11_wire_logic_cluster/lc_3/out
T_6_10_sp4_v_t_38
T_7_10_sp4_h_l_3
T_9_10_lc_trk_g2_6
T_9_10_wire_logic_cluster/lc_2/in_0

T_6_11_wire_logic_cluster/lc_3/out
T_6_11_lc_trk_g0_3
T_6_11_wire_logic_cluster/lc_5/in_0

T_6_11_wire_logic_cluster/lc_3/out
T_6_11_lc_trk_g0_3
T_6_11_wire_logic_cluster/lc_4/in_3

End 

Net : cmd_32
T_7_8_wire_logic_cluster/lc_5/out
T_8_6_sp4_v_t_38
T_5_10_sp4_h_l_8
T_5_10_lc_trk_g0_5
T_5_10_wire_logic_cluster/lc_3/in_0

T_7_8_wire_logic_cluster/lc_5/out
T_8_6_sp4_v_t_38
T_5_10_sp4_h_l_8
T_5_10_lc_trk_g0_5
T_5_10_wire_logic_cluster/lc_6/in_3

T_7_8_wire_logic_cluster/lc_5/out
T_7_7_sp4_v_t_42
T_7_10_lc_trk_g0_2
T_7_10_wire_logic_cluster/lc_0/in_0

T_7_8_wire_logic_cluster/lc_5/out
T_7_4_sp4_v_t_47
T_7_6_lc_trk_g3_2
T_7_6_wire_logic_cluster/lc_4/in_3

T_7_8_wire_logic_cluster/lc_5/out
T_7_7_sp4_v_t_42
T_6_10_lc_trk_g3_2
T_6_10_wire_logic_cluster/lc_6/in_3

T_7_8_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g0_5
T_7_7_wire_logic_cluster/lc_0/in_1

T_7_8_wire_logic_cluster/lc_5/out
T_7_8_lc_trk_g2_5
T_7_8_input_2_5
T_7_8_wire_logic_cluster/lc_5/in_2

End 

Net : Inst_core.Inst_sync.demuxedInput_1
T_5_13_wire_logic_cluster/lc_0/out
T_5_10_sp4_v_t_40
T_6_14_sp4_h_l_5
T_7_14_lc_trk_g3_5
T_7_14_wire_logic_cluster/lc_0/in_0

T_5_13_wire_logic_cluster/lc_0/out
T_5_10_sp4_v_t_40
T_5_11_lc_trk_g2_0
T_5_11_wire_logic_cluster/lc_1/in_3

T_5_13_wire_logic_cluster/lc_0/out
T_4_12_lc_trk_g2_0
T_4_12_wire_logic_cluster/lc_0/in_0

End 

Net : configRegister_11_adj_1309
T_7_4_wire_logic_cluster/lc_1/out
T_8_1_sp4_v_t_43
T_9_5_sp4_h_l_6
T_11_5_lc_trk_g2_3
T_11_5_wire_logic_cluster/lc_3/in_0

T_7_4_wire_logic_cluster/lc_1/out
T_7_4_lc_trk_g3_1
T_7_4_wire_logic_cluster/lc_1/in_3

End 

Net : configRegister_6_adj_1354
T_8_9_wire_logic_cluster/lc_7/out
T_8_4_sp12_v_t_22
T_8_0_span12_vert_6
T_8_2_lc_trk_g3_5
T_8_2_wire_logic_cluster/lc_6/in_0

T_8_9_wire_logic_cluster/lc_7/out
T_8_9_lc_trk_g3_7
T_8_9_wire_logic_cluster/lc_7/in_1

End 

Net : cmd_18
T_7_4_wire_logic_cluster/lc_4/out
T_5_4_sp4_h_l_5
T_8_4_sp4_v_t_47
T_8_7_lc_trk_g0_7
T_8_7_wire_logic_cluster/lc_6/in_1

T_7_4_wire_logic_cluster/lc_4/out
T_5_4_sp4_h_l_5
T_8_4_sp4_v_t_47
T_8_7_lc_trk_g0_7
T_8_7_wire_logic_cluster/lc_0/in_1

T_7_4_wire_logic_cluster/lc_4/out
T_5_4_sp4_h_l_5
T_8_4_sp4_v_t_47
T_8_8_lc_trk_g0_2
T_8_8_input_2_2
T_8_8_wire_logic_cluster/lc_2/in_2

T_7_4_wire_logic_cluster/lc_4/out
T_8_4_sp4_h_l_8
T_9_4_lc_trk_g2_0
T_9_4_wire_logic_cluster/lc_2/in_0

T_7_4_wire_logic_cluster/lc_4/out
T_7_4_lc_trk_g0_4
T_7_4_wire_logic_cluster/lc_4/in_0

T_7_4_wire_logic_cluster/lc_4/out
T_7_4_lc_trk_g0_4
T_7_4_wire_logic_cluster/lc_3/in_1

T_7_4_wire_logic_cluster/lc_4/out
T_7_4_lc_trk_g0_4
T_7_4_wire_logic_cluster/lc_7/in_1

T_7_4_wire_logic_cluster/lc_4/out
T_8_5_lc_trk_g3_4
T_8_5_wire_logic_cluster/lc_2/in_1

End 

Net : cmd_31
T_7_7_wire_logic_cluster/lc_0/out
T_8_7_sp4_h_l_0
T_11_7_sp4_v_t_40
T_11_9_lc_trk_g3_5
T_11_9_wire_logic_cluster/lc_1/in_1

T_7_7_wire_logic_cluster/lc_0/out
T_8_7_sp4_h_l_0
T_11_7_sp4_v_t_40
T_11_9_lc_trk_g3_5
T_11_9_wire_logic_cluster/lc_5/in_1

T_7_7_wire_logic_cluster/lc_0/out
T_6_7_sp4_h_l_8
T_5_7_lc_trk_g0_0
T_5_7_wire_logic_cluster/lc_2/in_0

T_7_7_wire_logic_cluster/lc_0/out
T_6_7_sp4_h_l_8
T_5_7_lc_trk_g0_0
T_5_7_wire_logic_cluster/lc_5/in_1

T_7_7_wire_logic_cluster/lc_0/out
T_7_7_lc_trk_g0_0
T_7_7_wire_logic_cluster/lc_6/in_0

T_7_7_wire_logic_cluster/lc_0/out
T_6_8_lc_trk_g1_0
T_6_8_wire_logic_cluster/lc_2/in_1

T_7_7_wire_logic_cluster/lc_0/out
T_8_8_lc_trk_g2_0
T_8_8_wire_logic_cluster/lc_1/in_1

T_7_7_wire_logic_cluster/lc_0/out
T_7_7_lc_trk_g0_0
T_7_7_input_2_0
T_7_7_wire_logic_cluster/lc_0/in_2

End 

Net : cmd_20
T_9_9_wire_logic_cluster/lc_0/out
T_9_9_sp4_h_l_5
T_12_5_sp4_v_t_40
T_12_8_lc_trk_g1_0
T_12_8_wire_logic_cluster/lc_4/in_1

T_9_9_wire_logic_cluster/lc_0/out
T_9_5_sp4_v_t_37
T_9_1_sp4_v_t_37
T_8_4_lc_trk_g2_5
T_8_4_wire_logic_cluster/lc_4/in_1

T_9_9_wire_logic_cluster/lc_0/out
T_9_5_sp4_v_t_37
T_6_5_sp4_h_l_6
T_8_5_lc_trk_g3_3
T_8_5_wire_logic_cluster/lc_3/in_1

T_9_9_wire_logic_cluster/lc_0/out
T_10_7_sp4_v_t_44
T_11_7_sp4_h_l_2
T_11_7_lc_trk_g1_7
T_11_7_wire_logic_cluster/lc_2/in_0

T_9_9_wire_logic_cluster/lc_0/out
T_9_9_sp4_h_l_5
T_12_5_sp4_v_t_40
T_12_8_lc_trk_g1_0
T_12_8_wire_logic_cluster/lc_2/in_3

T_9_9_wire_logic_cluster/lc_0/out
T_10_6_sp4_v_t_41
T_11_10_sp4_h_l_10
T_12_10_lc_trk_g3_2
T_12_10_wire_logic_cluster/lc_4/in_1

T_9_9_wire_logic_cluster/lc_0/out
T_9_5_sp4_v_t_37
T_9_6_lc_trk_g2_5
T_9_6_wire_logic_cluster/lc_5/in_0

T_9_9_wire_logic_cluster/lc_0/out
T_9_9_lc_trk_g0_0
T_9_9_wire_logic_cluster/lc_0/in_0

End 

Net : cmd_30
T_8_8_wire_logic_cluster/lc_1/out
T_7_8_sp4_h_l_10
T_6_4_sp4_v_t_47
T_6_7_lc_trk_g0_7
T_6_7_wire_logic_cluster/lc_2/in_1

T_8_8_wire_logic_cluster/lc_1/out
T_8_5_sp4_v_t_42
T_7_7_lc_trk_g0_7
T_7_7_wire_logic_cluster/lc_5/in_0

T_8_8_wire_logic_cluster/lc_1/out
T_8_6_sp4_v_t_47
T_7_10_lc_trk_g2_2
T_7_10_wire_logic_cluster/lc_6/in_0

T_8_8_wire_logic_cluster/lc_1/out
T_8_6_sp4_v_t_47
T_7_10_lc_trk_g2_2
T_7_10_wire_logic_cluster/lc_5/in_1

T_8_8_wire_logic_cluster/lc_1/out
T_7_8_sp4_h_l_10
T_6_8_lc_trk_g1_2
T_6_8_input_2_5
T_6_8_wire_logic_cluster/lc_5/in_2

T_8_8_wire_logic_cluster/lc_1/out
T_8_8_lc_trk_g2_1
T_8_8_wire_logic_cluster/lc_7/in_0

T_8_8_wire_logic_cluster/lc_1/out
T_7_8_lc_trk_g2_1
T_7_8_wire_logic_cluster/lc_3/in_0

T_8_8_wire_logic_cluster/lc_1/out
T_8_8_lc_trk_g2_1
T_8_8_input_2_1
T_8_8_wire_logic_cluster/lc_1/in_2

End 

Net : valueRegister_6_adj_1290
T_12_8_wire_logic_cluster/lc_3/out
T_12_5_sp4_v_t_46
T_12_9_sp4_v_t_39
T_11_12_lc_trk_g2_7
T_11_12_wire_logic_cluster/lc_0/in_1

T_12_8_wire_logic_cluster/lc_3/out
T_12_8_lc_trk_g1_3
T_12_8_wire_logic_cluster/lc_3/in_3

End 

Net : Inst_core.Inst_sync.Inst_filter.input360_6
T_7_14_wire_logic_cluster/lc_5/out
T_8_14_sp4_h_l_10
T_7_10_sp4_v_t_38
T_6_12_lc_trk_g0_3
T_6_12_wire_logic_cluster/lc_0/in_1

End 

Net : Inst_eia232.Inst_transmitter.dataBuffer_2
T_2_6_wire_logic_cluster/lc_1/out
T_2_2_sp4_v_t_39
T_2_3_lc_trk_g2_7
T_2_3_wire_logic_cluster/lc_6/in_3

T_2_6_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g3_1
T_2_6_wire_logic_cluster/lc_1/in_3

End 

Net : Inst_eia232.Inst_transmitter.dataBuffer_6
T_2_6_wire_logic_cluster/lc_3/out
T_2_2_sp4_v_t_43
T_2_3_lc_trk_g2_3
T_2_3_wire_logic_cluster/lc_4/in_3

T_2_6_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g1_3
T_2_6_wire_logic_cluster/lc_3/in_3

End 

Net : Inst_eia232.Inst_transmitter.dataBuffer_3
T_2_6_wire_logic_cluster/lc_2/out
T_3_2_sp4_v_t_40
T_2_3_lc_trk_g3_0
T_2_3_wire_logic_cluster/lc_2/in_3

T_2_6_wire_logic_cluster/lc_2/out
T_2_6_lc_trk_g2_2
T_2_6_wire_logic_cluster/lc_2/in_0

End 

Net : configRegister_6_adj_1394
T_6_6_wire_logic_cluster/lc_3/out
T_6_3_sp4_v_t_46
T_6_0_span4_vert_26
T_6_3_lc_trk_g0_2
T_6_3_wire_logic_cluster/lc_6/in_0

T_6_6_wire_logic_cluster/lc_3/out
T_6_6_lc_trk_g1_3
T_6_6_wire_logic_cluster/lc_3/in_1

End 

Net : syncedInput_1
T_7_14_wire_logic_cluster/lc_0/out
T_6_14_sp4_h_l_8
T_9_10_sp4_v_t_39
T_8_12_lc_trk_g1_2
T_8_12_input_2_7
T_8_12_wire_logic_cluster/lc_7/in_2

End 

Net : configRegister_8_adj_1352
T_8_5_wire_logic_cluster/lc_7/out
T_8_3_sp4_v_t_43
T_8_0_span4_vert_26
T_8_3_lc_trk_g0_2
T_8_3_wire_logic_cluster/lc_0/in_0

T_8_5_wire_logic_cluster/lc_7/out
T_8_5_lc_trk_g1_7
T_8_5_wire_logic_cluster/lc_7/in_1

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_7
T_8_16_wire_logic_cluster/lc_7/out
T_8_15_sp4_v_t_46
T_8_11_sp4_v_t_42
T_7_13_lc_trk_g1_7
T_7_13_input_2_0
T_7_13_wire_logic_cluster/lc_0/in_2

End 

Net : configRegister_4_adj_1356
T_9_6_wire_logic_cluster/lc_1/out
T_9_3_sp4_v_t_42
T_9_0_span4_vert_27
T_8_2_lc_trk_g2_6
T_8_2_wire_logic_cluster/lc_4/in_0

T_9_6_wire_logic_cluster/lc_1/out
T_9_6_lc_trk_g3_1
T_9_6_wire_logic_cluster/lc_1/in_3

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_3
T_7_5_wire_logic_cluster/lc_3/out
T_0_5_span12_horz_1
T_12_0_span12_vert_9
T_12_4_lc_trk_g3_2
T_12_4_wire_logic_cluster/lc_0/in_1

T_7_5_wire_logic_cluster/lc_3/out
T_7_5_lc_trk_g0_3
T_7_5_wire_logic_cluster/lc_5/in_0

T_7_5_wire_logic_cluster/lc_3/out
T_7_5_lc_trk_g0_3
T_7_5_wire_logic_cluster/lc_4/in_3

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_1
T_7_5_wire_logic_cluster/lc_1/out
T_8_3_sp4_v_t_46
T_9_7_sp4_h_l_11
T_13_7_span4_horz_7
T_12_7_lc_trk_g0_7
T_12_7_wire_logic_cluster/lc_0/in_3

T_7_5_wire_logic_cluster/lc_1/out
T_7_5_lc_trk_g0_1
T_7_5_wire_logic_cluster/lc_3/in_0

T_7_5_wire_logic_cluster/lc_1/out
T_7_5_lc_trk_g0_1
T_7_5_wire_logic_cluster/lc_2/in_1

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_0
T_7_5_wire_logic_cluster/lc_0/out
T_8_3_sp4_v_t_44
T_9_3_sp4_h_l_2
T_13_3_span4_horz_2
T_12_3_lc_trk_g1_2
T_12_3_wire_logic_cluster/lc_0/in_3

T_7_5_wire_logic_cluster/lc_0/out
T_7_5_lc_trk_g0_0
T_7_5_wire_logic_cluster/lc_1/in_1

T_7_5_wire_logic_cluster/lc_0/out
T_7_5_lc_trk_g0_0
T_7_5_input_2_2
T_7_5_wire_logic_cluster/lc_2/in_2

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_7
T_4_9_wire_logic_cluster/lc_7/out
T_4_8_sp4_v_t_46
T_4_12_sp4_v_t_39
T_4_13_lc_trk_g3_7
T_4_13_input_2_2
T_4_13_wire_logic_cluster/lc_2/in_2

End 

Net : valueRegister_4
T_5_13_wire_logic_cluster/lc_3/out
T_5_12_sp12_v_t_22
T_0_12_span12_horz_14
T_2_12_lc_trk_g0_2
T_2_12_input_2_0
T_2_12_wire_logic_cluster/lc_0/in_2

T_5_13_wire_logic_cluster/lc_3/out
T_5_13_lc_trk_g3_3
T_5_13_wire_logic_cluster/lc_3/in_1

End 

Net : configRegister_10
T_8_5_wire_logic_cluster/lc_2/out
T_9_2_sp4_v_t_45
T_10_6_sp4_h_l_8
T_12_6_lc_trk_g3_5
T_12_6_wire_logic_cluster/lc_2/in_0

T_8_5_wire_logic_cluster/lc_2/out
T_8_5_lc_trk_g3_2
T_8_5_wire_logic_cluster/lc_2/in_3

End 

Net : Inst_core.Inst_sync.Inst_filter.input360_7
T_11_15_wire_logic_cluster/lc_0/out
T_12_12_sp4_v_t_41
T_9_12_sp4_h_l_10
T_9_12_lc_trk_g0_7
T_9_12_wire_logic_cluster/lc_0/in_1

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_5
T_6_11_wire_logic_cluster/lc_5/out
T_6_10_sp4_v_t_42
T_7_10_sp4_h_l_7
T_8_10_lc_trk_g2_7
T_8_10_wire_logic_cluster/lc_0/in_1

T_6_11_wire_logic_cluster/lc_5/out
T_6_11_lc_trk_g2_5
T_6_11_wire_logic_cluster/lc_7/in_0

T_6_11_wire_logic_cluster/lc_5/out
T_6_11_lc_trk_g2_5
T_6_11_wire_logic_cluster/lc_6/in_3

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_4
T_7_5_wire_logic_cluster/lc_4/out
T_8_3_sp4_v_t_36
T_9_3_sp4_h_l_1
T_11_3_lc_trk_g3_4
T_11_3_wire_logic_cluster/lc_0/in_1

T_7_5_wire_logic_cluster/lc_4/out
T_7_5_lc_trk_g0_4
T_7_5_wire_logic_cluster/lc_5/in_1

T_7_5_wire_logic_cluster/lc_4/out
T_7_5_lc_trk_g0_4
T_7_5_input_2_6
T_7_5_wire_logic_cluster/lc_6/in_2

End 

Net : configRegister_4_adj_1316
T_9_6_wire_logic_cluster/lc_6/out
T_9_4_sp4_v_t_41
T_10_4_sp4_h_l_9
T_11_4_lc_trk_g3_1
T_11_4_wire_logic_cluster/lc_4/in_0

T_9_6_wire_logic_cluster/lc_6/out
T_9_6_lc_trk_g3_6
T_9_6_wire_logic_cluster/lc_6/in_1

End 

Net : cmd_28
T_6_10_wire_logic_cluster/lc_5/out
T_6_9_sp4_v_t_42
T_7_9_sp4_h_l_7
T_9_9_lc_trk_g2_2
T_9_9_wire_logic_cluster/lc_1/in_1

T_6_10_wire_logic_cluster/lc_5/out
T_6_6_sp4_v_t_47
T_6_7_lc_trk_g3_7
T_6_7_wire_logic_cluster/lc_5/in_1

T_6_10_wire_logic_cluster/lc_5/out
T_7_6_sp4_v_t_46
T_7_8_lc_trk_g2_3
T_7_8_wire_logic_cluster/lc_2/in_1

T_6_10_wire_logic_cluster/lc_5/out
T_6_10_lc_trk_g2_5
T_6_10_wire_logic_cluster/lc_5/in_0

T_6_10_wire_logic_cluster/lc_5/out
T_6_10_lc_trk_g2_5
T_6_10_wire_logic_cluster/lc_7/in_0

T_6_10_wire_logic_cluster/lc_5/out
T_7_10_lc_trk_g0_5
T_7_10_wire_logic_cluster/lc_7/in_0

T_6_10_wire_logic_cluster/lc_5/out
T_6_10_lc_trk_g2_5
T_6_10_wire_logic_cluster/lc_2/in_1

T_6_10_wire_logic_cluster/lc_5/out
T_7_10_lc_trk_g0_5
T_7_10_input_2_3
T_7_10_wire_logic_cluster/lc_3/in_2

End 

Net : GENERIC_FIFO_1.n7838
T_1_11_wire_logic_cluster/lc_2/cout
T_1_11_wire_logic_cluster/lc_3/in_3

Net : testcnt_c_4
T_6_1_wire_logic_cluster/lc_4/out
T_6_1_lc_trk_g3_4
T_6_1_wire_logic_cluster/lc_4/in_1

T_6_1_wire_logic_cluster/lc_4/out
T_5_0_lc_trk_g1_4
T_5_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : Inst_core.Inst_controller.n7847
T_12_12_wire_logic_cluster/lc_2/cout
T_12_12_wire_logic_cluster/lc_3/in_3

Net : n7864
T_6_1_wire_logic_cluster/lc_2/cout
T_6_1_wire_logic_cluster/lc_3/in_3

Net : Inst_core.Inst_sync.synchronizedInput_5
T_7_15_wire_logic_cluster/lc_5/out
T_7_14_sp4_v_t_42
T_6_15_lc_trk_g3_2
T_6_15_input_2_3
T_6_15_wire_logic_cluster/lc_3/in_2

T_7_15_wire_logic_cluster/lc_5/out
T_6_14_lc_trk_g2_5
T_6_14_wire_logic_cluster/lc_0/in_3

T_7_15_wire_logic_cluster/lc_5/out
T_7_14_lc_trk_g1_5
T_7_14_wire_logic_cluster/lc_1/in_3

End 

Net : Inst_core.Inst_sync.filteredInput_7
T_9_12_wire_logic_cluster/lc_0/out
T_10_12_sp4_h_l_0
T_6_12_sp4_h_l_0
T_7_12_lc_trk_g3_0
T_7_12_input_2_7
T_7_12_wire_logic_cluster/lc_7/in_2

T_9_12_wire_logic_cluster/lc_0/out
T_9_12_lc_trk_g0_0
T_9_12_wire_logic_cluster/lc_0/in_0

End 

Net : syncedInput_7
T_7_12_wire_logic_cluster/lc_7/out
T_7_9_sp4_v_t_38
T_4_13_sp4_h_l_8
T_5_13_lc_trk_g3_0
T_5_13_input_2_5
T_5_13_wire_logic_cluster/lc_5/in_2

End 

Net : valueRegister_4_adj_1292
T_6_10_wire_logic_cluster/lc_3/out
T_6_7_sp4_v_t_46
T_7_11_sp4_h_l_11
T_8_11_lc_trk_g3_3
T_8_11_input_2_0
T_8_11_wire_logic_cluster/lc_0/in_2

T_6_10_wire_logic_cluster/lc_3/out
T_6_10_lc_trk_g3_3
T_6_10_wire_logic_cluster/lc_3/in_3

End 

Net : configRegister_9_adj_1311
T_9_6_wire_logic_cluster/lc_4/out
T_10_5_sp4_v_t_41
T_11_5_sp4_h_l_4
T_11_5_lc_trk_g0_1
T_11_5_wire_logic_cluster/lc_1/in_0

T_9_6_wire_logic_cluster/lc_4/out
T_9_6_lc_trk_g3_4
T_9_6_wire_logic_cluster/lc_4/in_3

End 

Net : configRegister_24_adj_1338
T_6_10_wire_logic_cluster/lc_6/out
T_6_4_sp12_v_t_23
T_7_16_sp12_h_l_0
T_8_16_lc_trk_g1_4
T_8_16_wire_logic_cluster/lc_0/in_3

T_6_10_wire_logic_cluster/lc_6/out
T_6_10_lc_trk_g3_6
T_6_10_wire_logic_cluster/lc_6/in_1

End 

Net : configRegister_1_adj_1319
T_11_2_wire_logic_cluster/lc_7/out
T_11_0_span4_vert_43
T_12_4_sp4_h_l_0
T_11_4_lc_trk_g1_0
T_11_4_wire_logic_cluster/lc_1/in_0

T_11_2_wire_logic_cluster/lc_7/out
T_11_2_lc_trk_g1_7
T_11_2_wire_logic_cluster/lc_7/in_3

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_6
T_8_16_wire_logic_cluster/lc_6/out
T_9_13_sp4_v_t_37
T_10_13_sp4_h_l_5
T_9_13_lc_trk_g0_5
T_9_13_wire_logic_cluster/lc_0/in_1

T_8_16_wire_logic_cluster/lc_6/out
T_8_16_lc_trk_g2_6
T_8_16_wire_logic_cluster/lc_7/in_1

End 

Net : cmd_17
T_8_8_wire_logic_cluster/lc_2/out
T_8_8_sp4_h_l_9
T_7_4_sp4_v_t_44
T_6_6_lc_trk_g0_2
T_6_6_wire_logic_cluster/lc_7/in_3

T_8_8_wire_logic_cluster/lc_2/out
T_9_5_sp4_v_t_45
T_6_5_sp4_h_l_8
T_8_5_lc_trk_g3_5
T_8_5_wire_logic_cluster/lc_5/in_3

T_8_8_wire_logic_cluster/lc_2/out
T_9_5_sp4_v_t_45
T_9_6_lc_trk_g3_5
T_9_6_wire_logic_cluster/lc_4/in_0

T_8_8_wire_logic_cluster/lc_2/out
T_9_5_sp4_v_t_45
T_9_6_lc_trk_g3_5
T_9_6_wire_logic_cluster/lc_3/in_3

T_8_8_wire_logic_cluster/lc_2/out
T_8_8_lc_trk_g2_2
T_8_8_wire_logic_cluster/lc_2/in_0

T_8_8_wire_logic_cluster/lc_2/out
T_8_7_lc_trk_g0_2
T_8_7_wire_logic_cluster/lc_4/in_0

T_8_8_wire_logic_cluster/lc_2/out
T_7_9_lc_trk_g1_2
T_7_9_wire_logic_cluster/lc_3/in_0

T_8_8_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g0_2
T_9_8_wire_logic_cluster/lc_7/in_1

End 

Net : Inst_eia232.Inst_transmitter.txBuffer_1
T_1_3_wire_logic_cluster/lc_5/out
T_1_2_sp4_v_t_42
T_1_6_sp4_v_t_47
T_1_10_lc_trk_g1_2
T_1_10_wire_logic_cluster/lc_0/in_3

End 

Net : cmd_16
T_6_6_wire_logic_cluster/lc_7/out
T_6_6_sp4_h_l_3
T_9_2_sp4_v_t_38
T_8_5_lc_trk_g2_6
T_8_5_wire_logic_cluster/lc_7/in_3

T_6_6_wire_logic_cluster/lc_7/out
T_6_1_sp12_v_t_22
T_6_2_lc_trk_g3_6
T_6_2_wire_logic_cluster/lc_0/in_3

T_6_6_wire_logic_cluster/lc_7/out
T_7_5_sp4_v_t_47
T_7_8_lc_trk_g0_7
T_7_8_wire_logic_cluster/lc_0/in_1

T_6_6_wire_logic_cluster/lc_7/out
T_6_6_sp4_h_l_3
T_8_6_lc_trk_g2_6
T_8_6_wire_logic_cluster/lc_1/in_3

T_6_6_wire_logic_cluster/lc_7/out
T_7_6_lc_trk_g0_7
T_7_6_wire_logic_cluster/lc_3/in_0

T_6_6_wire_logic_cluster/lc_7/out
T_6_6_lc_trk_g1_7
T_6_6_wire_logic_cluster/lc_7/in_1

T_6_6_wire_logic_cluster/lc_7/out
T_7_7_lc_trk_g3_7
T_7_7_wire_logic_cluster/lc_7/in_1

T_6_6_wire_logic_cluster/lc_7/out
T_6_6_lc_trk_g1_7
T_6_6_input_2_6
T_6_6_wire_logic_cluster/lc_6/in_2

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_4
T_4_9_wire_logic_cluster/lc_4/out
T_3_9_sp4_h_l_0
T_2_9_sp4_v_t_37
T_2_12_lc_trk_g0_5
T_2_12_wire_logic_cluster/lc_0/in_3

T_4_9_wire_logic_cluster/lc_4/out
T_4_9_lc_trk_g0_4
T_4_9_wire_logic_cluster/lc_5/in_1

T_4_9_wire_logic_cluster/lc_4/out
T_4_9_lc_trk_g0_4
T_4_9_input_2_6
T_4_9_wire_logic_cluster/lc_6/in_2

End 

Net : configRegister_14
T_9_6_wire_logic_cluster/lc_7/out
T_9_6_sp4_h_l_3
T_13_6_span4_horz_6
T_12_6_lc_trk_g0_6
T_12_6_wire_logic_cluster/lc_6/in_0

T_9_6_wire_logic_cluster/lc_7/out
T_9_6_lc_trk_g1_7
T_9_6_wire_logic_cluster/lc_7/in_3

End 

Net : valueRegister_3_adj_1373
T_8_4_wire_logic_cluster/lc_7/out
T_6_4_sp12_h_l_1
T_12_4_lc_trk_g0_6
T_12_4_wire_logic_cluster/lc_0/in_0

T_8_4_wire_logic_cluster/lc_7/out
T_8_4_lc_trk_g1_7
T_8_4_wire_logic_cluster/lc_7/in_3

End 

Net : configRegister_14_adj_1346
T_8_5_wire_logic_cluster/lc_1/out
T_8_2_sp12_v_t_22
T_8_3_lc_trk_g2_6
T_8_3_wire_logic_cluster/lc_6/in_0

T_8_5_wire_logic_cluster/lc_1/out
T_8_5_lc_trk_g3_1
T_8_5_wire_logic_cluster/lc_1/in_3

End 

Net : configRegister_14_adj_1306
T_11_8_wire_logic_cluster/lc_4/out
T_11_0_span12_vert_23
T_11_5_lc_trk_g3_7
T_11_5_wire_logic_cluster/lc_6/in_0

T_11_8_wire_logic_cluster/lc_4/out
T_11_8_lc_trk_g0_4
T_11_8_wire_logic_cluster/lc_4/in_0

End 

Net : valueRegister_0_adj_1336
T_11_10_wire_logic_cluster/lc_3/out
T_11_9_sp12_v_t_22
T_11_16_lc_trk_g2_2
T_11_16_wire_logic_cluster/lc_0/in_0

T_11_10_wire_logic_cluster/lc_3/out
T_11_10_lc_trk_g1_3
T_11_10_wire_logic_cluster/lc_3/in_3

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_6
T_7_5_wire_logic_cluster/lc_6/out
T_7_0_span12_vert_20
T_7_2_lc_trk_g3_3
T_7_2_wire_logic_cluster/lc_0/in_0

T_7_5_wire_logic_cluster/lc_6/out
T_7_5_lc_trk_g2_6
T_7_5_wire_logic_cluster/lc_7/in_1

End 

Net : configRegister_7_adj_1353
T_8_4_wire_logic_cluster/lc_2/out
T_8_0_span12_vert_11
T_8_2_lc_trk_g3_0
T_8_2_wire_logic_cluster/lc_7/in_0

T_8_4_wire_logic_cluster/lc_2/out
T_8_4_lc_trk_g3_2
T_8_4_wire_logic_cluster/lc_2/in_1

End 

Net : valueRegister_1_adj_1335
T_8_12_wire_logic_cluster/lc_6/out
T_8_6_sp12_v_t_23
T_8_15_lc_trk_g3_7
T_8_15_wire_logic_cluster/lc_0/in_0

T_8_12_wire_logic_cluster/lc_6/out
T_8_12_lc_trk_g3_6
T_8_12_wire_logic_cluster/lc_6/in_3

End 

Net : configRegister_12_adj_1308
T_8_5_wire_logic_cluster/lc_3/out
T_2_5_sp12_h_l_1
T_11_5_lc_trk_g1_5
T_11_5_wire_logic_cluster/lc_4/in_0

T_8_5_wire_logic_cluster/lc_3/out
T_8_5_lc_trk_g1_3
T_8_5_wire_logic_cluster/lc_3/in_3

End 

Net : configRegister_8_adj_1392
T_6_2_wire_logic_cluster/lc_0/out
T_6_0_span12_vert_19
T_6_4_lc_trk_g2_4
T_6_4_wire_logic_cluster/lc_0/in_0

T_6_2_wire_logic_cluster/lc_0/out
T_6_2_lc_trk_g0_0
T_6_2_wire_logic_cluster/lc_0/in_0

End 

Net : Inst_core.Inst_sync.Inst_filter.input360_0
T_5_16_wire_logic_cluster/lc_0/out
T_5_4_sp12_v_t_23
T_5_12_lc_trk_g2_0
T_5_12_wire_logic_cluster/lc_0/in_0

End 

Net : configRegister_3_adj_1357
T_6_2_wire_logic_cluster/lc_6/out
T_5_2_sp12_h_l_0
T_8_2_lc_trk_g1_0
T_8_2_wire_logic_cluster/lc_3/in_0

T_6_2_wire_logic_cluster/lc_6/out
T_6_2_lc_trk_g1_6
T_6_2_wire_logic_cluster/lc_6/in_1

End 

Net : configRegister_3
T_8_5_wire_logic_cluster/lc_0/out
T_5_5_sp12_h_l_0
T_12_5_lc_trk_g1_0
T_12_5_wire_logic_cluster/lc_3/in_0

T_8_5_wire_logic_cluster/lc_0/out
T_8_5_lc_trk_g1_0
T_8_5_wire_logic_cluster/lc_0/in_1

End 

Net : wrtrigmask_3
T_4_6_wire_logic_cluster/lc_1/out
T_0_6_span12_horz_2
T_6_6_lc_trk_g0_6
T_6_6_wire_logic_cluster/lc_4/in_0

T_4_6_wire_logic_cluster/lc_1/out
T_0_6_span12_horz_2
T_6_6_lc_trk_g0_6
T_6_6_wire_logic_cluster/lc_2/in_0

T_4_6_wire_logic_cluster/lc_1/out
T_0_6_span12_horz_2
T_7_6_lc_trk_g0_1
T_7_6_wire_logic_cluster/lc_5/in_0

T_4_6_wire_logic_cluster/lc_1/out
T_0_6_span12_horz_2
T_8_6_lc_trk_g1_2
T_8_6_wire_logic_cluster/lc_3/in_0

T_4_6_wire_logic_cluster/lc_1/out
T_0_6_span12_horz_2
T_8_6_lc_trk_g1_2
T_8_6_wire_logic_cluster/lc_7/in_0

T_4_6_wire_logic_cluster/lc_1/out
T_0_6_span12_horz_2
T_6_6_lc_trk_g0_6
T_6_6_input_2_0
T_6_6_wire_logic_cluster/lc_0/in_2

T_4_6_wire_logic_cluster/lc_1/out
T_0_6_span12_horz_2
T_6_6_lc_trk_g0_6
T_6_6_wire_logic_cluster/lc_1/in_3

T_4_6_wire_logic_cluster/lc_1/out
T_0_6_span12_horz_2
T_8_6_lc_trk_g1_2
T_8_6_wire_logic_cluster/lc_6/in_3

End 

Net : configRegister_8
T_8_6_wire_logic_cluster/lc_1/out
T_4_6_sp12_h_l_1
T_12_6_lc_trk_g0_2
T_12_6_wire_logic_cluster/lc_0/in_0

T_8_6_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g3_1
T_8_6_wire_logic_cluster/lc_1/in_1

End 

Net : configRegister_0_adj_1400
T_6_7_wire_logic_cluster/lc_4/out
T_6_0_span12_vert_20
T_6_3_lc_trk_g2_0
T_6_3_wire_logic_cluster/lc_0/in_0

T_6_7_wire_logic_cluster/lc_4/out
T_6_7_lc_trk_g1_4
T_6_7_wire_logic_cluster/lc_4/in_3

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_2
T_6_11_wire_logic_cluster/lc_2/out
T_7_11_sp4_h_l_4
T_11_11_sp4_h_l_7
T_11_11_lc_trk_g0_2
T_11_11_wire_logic_cluster/lc_5/in_1

T_6_11_wire_logic_cluster/lc_2/out
T_6_11_lc_trk_g2_2
T_6_11_wire_logic_cluster/lc_3/in_1

T_6_11_wire_logic_cluster/lc_2/out
T_6_11_lc_trk_g2_2
T_6_11_input_2_4
T_6_11_wire_logic_cluster/lc_4/in_2

End 

Net : valueRegister_2_adj_1334
T_9_11_wire_logic_cluster/lc_5/out
T_10_9_sp4_v_t_38
T_11_13_sp4_h_l_9
T_11_13_lc_trk_g1_4
T_11_13_wire_logic_cluster/lc_0/in_1

T_9_11_wire_logic_cluster/lc_5/out
T_9_11_lc_trk_g1_5
T_9_11_wire_logic_cluster/lc_5/in_3

End 

Net : cmd_27
T_9_9_wire_logic_cluster/lc_1/out
T_10_6_sp4_v_t_43
T_11_10_sp4_h_l_6
T_11_10_lc_trk_g0_3
T_11_10_wire_logic_cluster/lc_0/in_1

T_9_9_wire_logic_cluster/lc_1/out
T_10_6_sp4_v_t_43
T_11_10_sp4_h_l_6
T_11_10_lc_trk_g0_3
T_11_10_input_2_7
T_11_10_wire_logic_cluster/lc_7/in_2

T_9_9_wire_logic_cluster/lc_1/out
T_9_9_lc_trk_g3_1
T_9_9_wire_logic_cluster/lc_7/in_1

T_9_9_wire_logic_cluster/lc_1/out
T_9_9_lc_trk_g3_1
T_9_9_wire_logic_cluster/lc_1/in_3

End 

Net : Inst_eia232.Inst_transmitter.byte_7
T_2_7_wire_logic_cluster/lc_3/out
T_3_3_sp4_v_t_42
T_0_3_span4_horz_12
T_1_3_lc_trk_g3_1
T_1_3_wire_logic_cluster/lc_7/in_1

T_2_7_wire_logic_cluster/lc_3/out
T_2_7_lc_trk_g0_3
T_2_7_wire_logic_cluster/lc_3/in_0

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_2
T_8_16_wire_logic_cluster/lc_2/out
T_8_13_sp4_v_t_44
T_9_13_sp4_h_l_2
T_11_13_lc_trk_g2_7
T_11_13_wire_logic_cluster/lc_0/in_3

T_8_16_wire_logic_cluster/lc_2/out
T_8_16_lc_trk_g2_2
T_8_16_wire_logic_cluster/lc_3/in_1

T_8_16_wire_logic_cluster/lc_2/out
T_8_16_lc_trk_g2_2
T_8_16_input_2_4
T_8_16_wire_logic_cluster/lc_4/in_2

End 

Net : Inst_core.Inst_controller.n7846
T_12_12_wire_logic_cluster/lc_1/cout
T_12_12_wire_logic_cluster/lc_2/in_3

Net : n7863
T_6_1_wire_logic_cluster/lc_1/cout
T_6_1_wire_logic_cluster/lc_2/in_3

Net : testcnt_c_5
T_6_1_wire_logic_cluster/lc_5/out
T_6_1_lc_trk_g1_5
T_6_1_wire_logic_cluster/lc_5/in_1

T_6_1_wire_logic_cluster/lc_5/out
T_5_0_lc_trk_g1_5
T_5_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : GENERIC_FIFO_1.n7837
T_1_11_wire_logic_cluster/lc_1/cout
T_1_11_wire_logic_cluster/lc_2/in_3

Net : Inst_eia232.Inst_transmitter.byte_0
T_2_3_wire_logic_cluster/lc_0/out
T_0_3_span12_horz_4
T_1_3_lc_trk_g1_7
T_1_3_wire_logic_cluster/lc_5/in_1

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_0
T_6_11_wire_logic_cluster/lc_0/out
T_3_11_sp12_h_l_0
T_2_11_lc_trk_g1_0
T_2_11_wire_logic_cluster/lc_0/in_1

T_6_11_wire_logic_cluster/lc_0/out
T_6_11_lc_trk_g0_0
T_6_11_wire_logic_cluster/lc_1/in_1

T_6_11_wire_logic_cluster/lc_0/out
T_6_11_lc_trk_g0_0
T_6_11_input_2_2
T_6_11_wire_logic_cluster/lc_2/in_2

End 

Net : Inst_eia232.Inst_transmitter.byte_2
T_2_3_wire_logic_cluster/lc_7/out
T_0_3_span12_horz_2
T_1_3_lc_trk_g1_5
T_1_3_wire_logic_cluster/lc_3/in_1

End 

Net : configRegister_15_adj_1305
T_11_7_wire_logic_cluster/lc_4/out
T_11_0_span12_vert_20
T_11_5_lc_trk_g3_4
T_11_5_input_2_7
T_11_5_wire_logic_cluster/lc_7/in_2

T_11_7_wire_logic_cluster/lc_4/out
T_11_7_lc_trk_g1_4
T_11_7_wire_logic_cluster/lc_4/in_3

End 

Net : valueRegister_2_adj_1374
T_11_9_wire_logic_cluster/lc_7/out
T_11_4_sp12_v_t_22
T_11_6_lc_trk_g3_5
T_11_6_input_2_0
T_11_6_wire_logic_cluster/lc_0/in_2

T_11_9_wire_logic_cluster/lc_7/out
T_11_9_lc_trk_g1_7
T_11_9_wire_logic_cluster/lc_7/in_3

End 

Net : configRegister_9_adj_1351
T_8_5_wire_logic_cluster/lc_5/out
T_8_1_sp4_v_t_47
T_8_3_lc_trk_g3_2
T_8_3_wire_logic_cluster/lc_1/in_0

T_8_5_wire_logic_cluster/lc_5/out
T_8_5_lc_trk_g2_5
T_8_5_wire_logic_cluster/lc_5/in_0

End 

Net : valueRegister_5_adj_1371
T_9_8_wire_logic_cluster/lc_1/out
T_10_4_sp4_v_t_38
T_9_5_lc_trk_g2_6
T_9_5_wire_logic_cluster/lc_0/in_0

T_9_8_wire_logic_cluster/lc_1/out
T_9_8_lc_trk_g3_1
T_9_8_wire_logic_cluster/lc_1/in_3

End 

Net : configRegister_9
T_9_6_wire_logic_cluster/lc_3/out
T_10_6_sp4_h_l_6
T_12_6_lc_trk_g2_3
T_12_6_wire_logic_cluster/lc_1/in_0

T_9_6_wire_logic_cluster/lc_3/out
T_9_6_lc_trk_g1_3
T_9_6_wire_logic_cluster/lc_3/in_1

End 

Net : configRegister_2_adj_1318
T_9_4_wire_logic_cluster/lc_7/out
T_9_4_sp4_h_l_3
T_11_4_lc_trk_g2_6
T_11_4_wire_logic_cluster/lc_2/in_0

T_9_4_wire_logic_cluster/lc_7/out
T_9_4_lc_trk_g1_7
T_9_4_wire_logic_cluster/lc_7/in_1

End 

Net : configRegister_2_adj_1358
T_6_2_wire_logic_cluster/lc_4/out
T_7_2_sp4_h_l_8
T_8_2_lc_trk_g2_0
T_8_2_wire_logic_cluster/lc_2/in_0

T_6_2_wire_logic_cluster/lc_4/out
T_6_2_lc_trk_g1_4
T_6_2_wire_logic_cluster/lc_4/in_1

End 

Net : configRegister_2_adj_1398
T_6_2_wire_logic_cluster/lc_2/out
T_6_0_span4_vert_33
T_6_3_lc_trk_g1_1
T_6_3_wire_logic_cluster/lc_2/in_0

T_6_2_wire_logic_cluster/lc_2/out
T_6_2_lc_trk_g3_2
T_6_2_wire_logic_cluster/lc_2/in_1

End 

Net : configRegister_6_adj_1314
T_9_4_wire_logic_cluster/lc_6/out
T_9_4_sp4_h_l_1
T_11_4_lc_trk_g2_4
T_11_4_wire_logic_cluster/lc_6/in_0

T_9_4_wire_logic_cluster/lc_6/out
T_9_4_lc_trk_g3_6
T_9_4_wire_logic_cluster/lc_6/in_3

End 

Net : configRegister_6
T_11_7_wire_logic_cluster/lc_5/out
T_12_3_sp4_v_t_46
T_12_5_lc_trk_g3_3
T_12_5_wire_logic_cluster/lc_6/in_0

T_11_7_wire_logic_cluster/lc_5/out
T_11_7_lc_trk_g1_5
T_11_7_wire_logic_cluster/lc_5/in_1

End 

Net : configRegister_3_adj_1317
T_9_4_wire_logic_cluster/lc_3/out
T_9_4_sp4_h_l_11
T_11_4_lc_trk_g3_6
T_11_4_wire_logic_cluster/lc_3/in_0

T_9_4_wire_logic_cluster/lc_3/out
T_9_4_lc_trk_g1_3
T_9_4_wire_logic_cluster/lc_3/in_1

End 

Net : configRegister_5_adj_1355
T_8_4_wire_logic_cluster/lc_5/out
T_8_0_span4_vert_47
T_8_2_lc_trk_g3_2
T_8_2_wire_logic_cluster/lc_5/in_0

T_8_4_wire_logic_cluster/lc_5/out
T_8_4_lc_trk_g1_5
T_8_4_wire_logic_cluster/lc_5/in_3

End 

Net : configRegister_5_adj_1315
T_9_4_wire_logic_cluster/lc_1/out
T_9_4_sp4_h_l_7
T_11_4_lc_trk_g3_2
T_11_4_wire_logic_cluster/lc_5/in_0

T_9_4_wire_logic_cluster/lc_1/out
T_9_4_lc_trk_g1_1
T_9_4_wire_logic_cluster/lc_1/in_1

End 

Net : configRegister_5
T_11_7_wire_logic_cluster/lc_1/out
T_12_4_sp4_v_t_43
T_12_5_lc_trk_g2_3
T_12_5_wire_logic_cluster/lc_5/in_0

T_11_7_wire_logic_cluster/lc_1/out
T_11_7_lc_trk_g3_1
T_11_7_wire_logic_cluster/lc_1/in_1

End 

Net : configRegister_4
T_11_8_wire_logic_cluster/lc_5/out
T_12_4_sp4_v_t_46
T_12_5_lc_trk_g2_6
T_12_5_wire_logic_cluster/lc_4/in_0

T_11_8_wire_logic_cluster/lc_5/out
T_11_8_lc_trk_g1_5
T_11_8_wire_logic_cluster/lc_5/in_1

End 

Net : Inst_core.Inst_sync.Inst_filter.input360_2
T_5_11_wire_logic_cluster/lc_3/out
T_5_8_sp4_v_t_46
T_4_10_lc_trk_g0_0
T_4_10_wire_logic_cluster/lc_0/in_0

End 

Net : Inst_core.Inst_sync.Inst_filter.input360_3
T_6_7_wire_logic_cluster/lc_1/out
T_6_3_sp4_v_t_39
T_5_5_lc_trk_g0_2
T_5_5_wire_logic_cluster/lc_0/in_0

End 

Net : configRegister_1_adj_1359
T_6_2_wire_logic_cluster/lc_3/out
T_6_2_sp4_h_l_11
T_8_2_lc_trk_g3_6
T_8_2_wire_logic_cluster/lc_1/in_0

T_6_2_wire_logic_cluster/lc_3/out
T_6_2_lc_trk_g1_3
T_6_2_wire_logic_cluster/lc_3/in_1

End 

Net : configRegister_12_adj_1348
T_9_6_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_47
T_8_3_lc_trk_g3_7
T_8_3_wire_logic_cluster/lc_4/in_0

T_9_6_wire_logic_cluster/lc_5/out
T_9_6_lc_trk_g1_5
T_9_6_wire_logic_cluster/lc_5/in_3

End 

Net : configRegister_12_adj_1388
T_8_4_wire_logic_cluster/lc_4/out
T_7_4_sp4_h_l_0
T_6_4_lc_trk_g0_0
T_6_4_wire_logic_cluster/lc_4/in_0

T_8_4_wire_logic_cluster/lc_4/out
T_8_4_lc_trk_g1_4
T_8_4_wire_logic_cluster/lc_4/in_3

End 

Net : configRegister_12
T_12_8_wire_logic_cluster/lc_4/out
T_12_4_sp4_v_t_45
T_12_6_lc_trk_g2_0
T_12_6_wire_logic_cluster/lc_4/in_0

T_12_8_wire_logic_cluster/lc_4/out
T_12_8_lc_trk_g1_4
T_12_8_wire_logic_cluster/lc_4/in_3

End 

Net : configRegister_13_adj_1347
T_9_4_wire_logic_cluster/lc_4/out
T_9_2_sp4_v_t_37
T_8_3_lc_trk_g2_5
T_8_3_wire_logic_cluster/lc_5/in_0

T_9_4_wire_logic_cluster/lc_4/out
T_9_4_lc_trk_g1_4
T_9_4_wire_logic_cluster/lc_4/in_3

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_1
T_4_9_wire_logic_cluster/lc_1/out
T_4_9_sp4_h_l_7
T_6_9_lc_trk_g3_2
T_6_9_wire_logic_cluster/lc_1/in_0

T_4_9_wire_logic_cluster/lc_1/out
T_4_9_lc_trk_g2_1
T_4_9_wire_logic_cluster/lc_3/in_0

T_4_9_wire_logic_cluster/lc_1/out
T_4_9_lc_trk_g2_1
T_4_9_wire_logic_cluster/lc_2/in_3

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_0
T_4_9_wire_logic_cluster/lc_0/out
T_5_5_sp4_v_t_36
T_4_8_lc_trk_g2_4
T_4_8_wire_logic_cluster/lc_0/in_0

T_4_9_wire_logic_cluster/lc_0/out
T_4_9_lc_trk_g0_0
T_4_9_wire_logic_cluster/lc_1/in_1

T_4_9_wire_logic_cluster/lc_0/out
T_4_9_lc_trk_g0_0
T_4_9_input_2_2
T_4_9_wire_logic_cluster/lc_2/in_2

End 

Net : configRegister_14_adj_1386
T_9_4_wire_logic_cluster/lc_5/out
T_7_4_sp4_h_l_7
T_6_4_lc_trk_g1_7
T_6_4_wire_logic_cluster/lc_6/in_0

T_9_4_wire_logic_cluster/lc_5/out
T_9_4_lc_trk_g3_5
T_9_4_wire_logic_cluster/lc_5/in_3

End 

Net : valueRegister_1_adj_1375
T_11_8_wire_logic_cluster/lc_7/out
T_12_6_sp4_v_t_42
T_12_7_lc_trk_g2_2
T_12_7_wire_logic_cluster/lc_0/in_0

T_11_8_wire_logic_cluster/lc_7/out
T_11_8_lc_trk_g1_7
T_11_8_wire_logic_cluster/lc_7/in_3

End 

Net : valueRegister_2_adj_1294
T_11_8_wire_logic_cluster/lc_2/out
T_11_7_sp4_v_t_36
T_11_11_lc_trk_g0_1
T_11_11_wire_logic_cluster/lc_5/in_0

T_11_8_wire_logic_cluster/lc_2/out
T_11_8_lc_trk_g3_2
T_11_8_wire_logic_cluster/lc_2/in_3

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_4
T_8_16_wire_logic_cluster/lc_4/out
T_8_12_sp4_v_t_45
T_8_13_lc_trk_g3_5
T_8_13_wire_logic_cluster/lc_0/in_0

T_8_16_wire_logic_cluster/lc_4/out
T_8_16_lc_trk_g0_4
T_8_16_wire_logic_cluster/lc_5/in_1

T_8_16_wire_logic_cluster/lc_4/out
T_8_16_lc_trk_g0_4
T_8_16_input_2_6
T_8_16_wire_logic_cluster/lc_6/in_2

End 

Net : configRegister_1
T_12_8_wire_logic_cluster/lc_0/out
T_12_4_sp4_v_t_37
T_12_5_lc_trk_g2_5
T_12_5_wire_logic_cluster/lc_1/in_0

T_12_8_wire_logic_cluster/lc_0/out
T_12_8_lc_trk_g3_0
T_12_8_wire_logic_cluster/lc_0/in_3

End 

Net : configRegister_0_adj_1360
T_11_2_wire_logic_cluster/lc_6/out
T_9_2_sp4_h_l_9
T_8_2_lc_trk_g1_1
T_8_2_wire_logic_cluster/lc_0/in_0

T_11_2_wire_logic_cluster/lc_6/out
T_11_2_lc_trk_g3_6
T_11_2_wire_logic_cluster/lc_6/in_3

End 

Net : cmd_36
T_8_9_wire_logic_cluster/lc_2/out
T_8_5_sp4_v_t_41
T_8_8_lc_trk_g1_1
T_8_8_wire_logic_cluster/lc_6/in_0

T_8_9_wire_logic_cluster/lc_2/out
T_8_9_lc_trk_g3_2
T_8_9_wire_logic_cluster/lc_6/in_1

T_8_9_wire_logic_cluster/lc_2/out
T_8_9_lc_trk_g3_2
T_8_9_wire_logic_cluster/lc_2/in_3

End 

Net : configRegister_0
T_11_7_wire_logic_cluster/lc_3/out
T_12_4_sp4_v_t_47
T_12_5_lc_trk_g3_7
T_12_5_wire_logic_cluster/lc_0/in_0

T_11_7_wire_logic_cluster/lc_3/out
T_11_7_lc_trk_g1_3
T_11_7_wire_logic_cluster/lc_3/in_3

End 

Net : cmd_37
T_7_8_wire_logic_cluster/lc_6/out
T_8_5_sp4_v_t_37
T_8_9_lc_trk_g0_0
T_8_9_wire_logic_cluster/lc_4/in_0

T_7_8_wire_logic_cluster/lc_6/out
T_8_5_sp4_v_t_37
T_8_9_lc_trk_g0_0
T_8_9_input_2_2
T_8_9_wire_logic_cluster/lc_2/in_2

T_7_8_wire_logic_cluster/lc_6/out
T_7_8_lc_trk_g2_6
T_7_8_input_2_6
T_7_8_wire_logic_cluster/lc_6/in_2

End 

Net : configRegister_0_adj_1320
T_11_2_wire_logic_cluster/lc_5/out
T_11_1_sp4_v_t_42
T_11_4_lc_trk_g0_2
T_11_4_wire_logic_cluster/lc_0/in_0

T_11_2_wire_logic_cluster/lc_5/out
T_11_2_lc_trk_g1_5
T_11_2_wire_logic_cluster/lc_5/in_3

End 

Net : configRegister_7_adj_1393
T_6_6_wire_logic_cluster/lc_5/out
T_6_2_sp4_v_t_47
T_6_3_lc_trk_g2_7
T_6_3_wire_logic_cluster/lc_7/in_0

T_6_6_wire_logic_cluster/lc_5/out
T_6_6_lc_trk_g3_5
T_6_6_wire_logic_cluster/lc_5/in_1

End 

Net : Inst_core.Inst_controller.n7845
T_12_12_wire_logic_cluster/lc_0/cout
T_12_12_wire_logic_cluster/lc_1/in_3

Net : n7862
T_6_1_wire_logic_cluster/lc_0/cout
T_6_1_wire_logic_cluster/lc_1/in_3

Net : GENERIC_FIFO_1.n7836
T_1_11_wire_logic_cluster/lc_0/cout
T_1_11_wire_logic_cluster/lc_1/in_3

Net : testcnt_c_6
T_6_1_wire_logic_cluster/lc_6/out
T_6_1_lc_trk_g1_6
T_6_1_wire_logic_cluster/lc_6/in_1

T_6_1_wire_logic_cluster/lc_6/out
T_5_1_sp4_h_l_4
T_4_0_span4_vert_4
T_4_0_lc_trk_g1_4
T_4_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : Inst_core.Inst_sampler.n7948
T_9_14_wire_logic_cluster/lc_0/cout
T_9_14_wire_logic_cluster/lc_1/in_3

Net : Inst_eia232.Inst_transmitter.dataBuffer_1
T_2_6_wire_logic_cluster/lc_0/out
T_2_2_sp12_v_t_23
T_2_4_lc_trk_g3_4
T_2_4_wire_logic_cluster/lc_0/in_3

T_2_6_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g0_0
T_2_6_input_2_0
T_2_6_wire_logic_cluster/lc_0/in_2

End 

Net : valueRegister_4_adj_1372
T_11_7_wire_logic_cluster/lc_0/out
T_11_0_span12_vert_12
T_11_3_lc_trk_g3_0
T_11_3_wire_logic_cluster/lc_0/in_3

T_11_7_wire_logic_cluster/lc_0/out
T_11_7_lc_trk_g1_0
T_11_7_wire_logic_cluster/lc_0/in_1

End 

Net : Inst_core.Inst_sync.synchronizedInput_4
T_5_16_wire_logic_cluster/lc_5/out
T_5_12_sp4_v_t_47
T_4_14_lc_trk_g0_1
T_4_14_wire_logic_cluster/lc_0/in_1

T_5_16_wire_logic_cluster/lc_5/out
T_6_15_lc_trk_g2_5
T_6_15_wire_logic_cluster/lc_6/in_1

T_5_16_wire_logic_cluster/lc_5/out
T_5_12_sp4_v_t_47
T_5_14_lc_trk_g2_2
T_5_14_wire_logic_cluster/lc_3/in_3

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_0
T_8_16_wire_logic_cluster/lc_0/out
T_9_16_sp4_h_l_0
T_11_16_lc_trk_g2_5
T_11_16_wire_logic_cluster/lc_0/in_1

T_8_16_wire_logic_cluster/lc_0/out
T_8_16_lc_trk_g0_0
T_8_16_wire_logic_cluster/lc_1/in_1

T_8_16_wire_logic_cluster/lc_0/out
T_8_16_lc_trk_g0_0
T_8_16_input_2_2
T_8_16_wire_logic_cluster/lc_2/in_2

End 

Net : valueRegister_6_adj_1370
T_7_4_wire_logic_cluster/lc_0/out
T_8_0_span4_vert_36
T_7_2_lc_trk_g0_1
T_7_2_wire_logic_cluster/lc_0/in_1

T_7_4_wire_logic_cluster/lc_0/out
T_7_4_lc_trk_g1_0
T_7_4_wire_logic_cluster/lc_0/in_3

End 

Net : cmd_39
T_5_7_wire_logic_cluster/lc_7/out
T_5_7_sp4_h_l_3
T_6_7_lc_trk_g3_3
T_6_7_wire_logic_cluster/lc_7/in_1

T_5_7_wire_logic_cluster/lc_7/out
T_5_7_sp4_h_l_3
T_5_7_lc_trk_g0_6
T_5_7_wire_logic_cluster/lc_7/in_1

T_5_7_wire_logic_cluster/lc_7/out
T_4_7_lc_trk_g3_7
T_4_7_input_2_4
T_4_7_wire_logic_cluster/lc_4/in_2

End 

Net : configRegister_15
T_12_8_wire_logic_cluster/lc_6/out
T_12_5_sp4_v_t_36
T_12_6_lc_trk_g2_4
T_12_6_wire_logic_cluster/lc_7/in_1

T_12_8_wire_logic_cluster/lc_6/out
T_12_8_lc_trk_g3_6
T_12_8_wire_logic_cluster/lc_6/in_3

End 

Net : Inst_core.Inst_sync.filteredInput_5
T_6_14_wire_logic_cluster/lc_0/out
T_7_11_sp4_v_t_41
T_6_15_lc_trk_g1_4
T_6_15_wire_logic_cluster/lc_4/in_1

T_6_14_wire_logic_cluster/lc_0/out
T_6_14_lc_trk_g0_0
T_6_14_wire_logic_cluster/lc_0/in_0

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_5
T_7_5_wire_logic_cluster/lc_5/out
T_8_5_sp4_h_l_10
T_9_5_lc_trk_g3_2
T_9_5_wire_logic_cluster/lc_0/in_1

T_7_5_wire_logic_cluster/lc_5/out
T_7_5_lc_trk_g0_5
T_7_5_wire_logic_cluster/lc_7/in_0

T_7_5_wire_logic_cluster/lc_5/out
T_7_5_lc_trk_g0_5
T_7_5_wire_logic_cluster/lc_6/in_3

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_5
T_8_16_wire_logic_cluster/lc_5/out
T_8_12_sp4_v_t_47
T_8_14_lc_trk_g3_2
T_8_14_wire_logic_cluster/lc_0/in_1

T_8_16_wire_logic_cluster/lc_5/out
T_8_16_lc_trk_g2_5
T_8_16_wire_logic_cluster/lc_7/in_0

T_8_16_wire_logic_cluster/lc_5/out
T_8_16_lc_trk_g2_5
T_8_16_wire_logic_cluster/lc_6/in_3

End 

Net : disabled
T_2_5_wire_logic_cluster/lc_5/out
T_2_1_sp4_v_t_47
T_1_4_lc_trk_g3_7
T_1_4_wire_logic_cluster/lc_7/in_1

End 

Net : Inst_eia232.Inst_transmitter.n2201_cascade_
T_1_7_wire_logic_cluster/lc_1/ltout
T_1_7_wire_logic_cluster/lc_2/in_2

End 

Net : Inst_eia232.Inst_transmitter.n9218_cascade_
T_2_5_wire_logic_cluster/lc_4/ltout
T_2_5_wire_logic_cluster/lc_5/in_2

End 

Net : dataBuffer_28
T_1_4_wire_logic_cluster/lc_5/out
T_2_4_lc_trk_g0_5
T_2_4_wire_logic_cluster/lc_6/in_3

T_1_4_wire_logic_cluster/lc_5/out
T_1_4_lc_trk_g1_5
T_1_4_wire_logic_cluster/lc_5/in_1

End 

Net : valueRegister_4_adj_1332
T_8_12_wire_logic_cluster/lc_4/out
T_9_10_sp4_v_t_36
T_8_13_lc_trk_g2_4
T_8_13_input_2_0
T_8_13_wire_logic_cluster/lc_0/in_2

T_8_12_wire_logic_cluster/lc_4/out
T_8_12_lc_trk_g1_4
T_8_12_wire_logic_cluster/lc_4/in_1

End 

Net : configRegister_15_adj_1385
T_7_6_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_42
T_6_4_lc_trk_g3_2
T_6_4_input_2_7
T_6_4_wire_logic_cluster/lc_7/in_2

T_7_6_wire_logic_cluster/lc_1/out
T_7_6_lc_trk_g3_1
T_7_6_wire_logic_cluster/lc_1/in_3

End 

Net : configRegister_15_adj_1345
T_8_6_wire_logic_cluster/lc_5/out
T_8_2_sp4_v_t_47
T_8_3_lc_trk_g2_7
T_8_3_input_2_7
T_8_3_wire_logic_cluster/lc_7/in_2

T_8_6_wire_logic_cluster/lc_5/out
T_8_6_lc_trk_g1_5
T_8_6_wire_logic_cluster/lc_5/in_3

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_7
T_7_5_wire_logic_cluster/lc_7/out
T_7_2_sp4_v_t_38
T_7_3_lc_trk_g2_6
T_7_3_input_2_0
T_7_3_wire_logic_cluster/lc_0/in_2

End 

Net : valueRegister_5
T_5_10_wire_logic_cluster/lc_5/out
T_3_10_sp4_h_l_7
T_2_10_lc_trk_g1_7
T_2_10_input_2_4
T_2_10_wire_logic_cluster/lc_4/in_2

T_5_10_wire_logic_cluster/lc_5/out
T_5_10_lc_trk_g2_5
T_5_10_wire_logic_cluster/lc_5/in_0

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister_27_adj_997
T_9_1_wire_logic_cluster/lc_6/out
T_9_1_lc_trk_g1_6
T_9_1_wire_logic_cluster/lc_0/in_1

T_9_1_wire_logic_cluster/lc_6/out
T_9_1_sp4_h_l_1
T_11_1_lc_trk_g3_4
T_11_1_wire_logic_cluster/lc_0/in_3

T_9_1_wire_logic_cluster/lc_6/out
T_9_1_lc_trk_g1_6
T_9_1_wire_logic_cluster/lc_6/in_3

End 

Net : dataBuffer_14
T_2_2_wire_logic_cluster/lc_1/out
T_2_3_lc_trk_g0_1
T_2_3_wire_logic_cluster/lc_4/in_1

T_2_2_wire_logic_cluster/lc_1/out
T_2_2_lc_trk_g3_1
T_2_2_wire_logic_cluster/lc_1/in_1

End 

Net : valueRegister_5_adj_1331
T_7_12_wire_logic_cluster/lc_2/out
T_8_11_sp4_v_t_37
T_8_14_lc_trk_g0_5
T_8_14_wire_logic_cluster/lc_0/in_3

T_7_12_wire_logic_cluster/lc_2/out
T_7_12_lc_trk_g1_2
T_7_12_wire_logic_cluster/lc_2/in_1

End 

Net : valueRegister_7
T_5_14_wire_logic_cluster/lc_0/out
T_5_11_sp4_v_t_40
T_4_13_lc_trk_g0_5
T_4_13_wire_logic_cluster/lc_2/in_3

T_5_14_wire_logic_cluster/lc_0/out
T_5_14_lc_trk_g2_0
T_5_14_wire_logic_cluster/lc_0/in_0

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_1
T_8_16_wire_logic_cluster/lc_1/out
T_8_16_lc_trk_g2_1
T_8_16_wire_logic_cluster/lc_3/in_0

T_8_16_wire_logic_cluster/lc_1/out
T_8_15_lc_trk_g0_1
T_8_15_wire_logic_cluster/lc_0/in_1

T_8_16_wire_logic_cluster/lc_1/out
T_8_16_lc_trk_g2_1
T_8_16_wire_logic_cluster/lc_2/in_3

End 

Net : configRegister_10_adj_1350
T_7_4_wire_logic_cluster/lc_3/out
T_8_3_lc_trk_g3_3
T_8_3_wire_logic_cluster/lc_2/in_0

T_7_4_wire_logic_cluster/lc_3/out
T_7_4_lc_trk_g1_3
T_7_4_wire_logic_cluster/lc_3/in_3

End 

Net : configRegister_10_adj_1390
T_7_4_wire_logic_cluster/lc_7/out
T_6_4_lc_trk_g3_7
T_6_4_wire_logic_cluster/lc_2/in_0

T_7_4_wire_logic_cluster/lc_7/out
T_7_4_lc_trk_g1_7
T_7_4_wire_logic_cluster/lc_7/in_3

End 

Net : configRegister_11_adj_1349
T_8_4_wire_logic_cluster/lc_3/out
T_8_3_lc_trk_g0_3
T_8_3_wire_logic_cluster/lc_3/in_0

T_8_4_wire_logic_cluster/lc_3/out
T_8_4_lc_trk_g1_3
T_8_4_wire_logic_cluster/lc_3/in_3

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_3
T_4_9_wire_logic_cluster/lc_3/out
T_4_9_lc_trk_g2_3
T_4_9_wire_logic_cluster/lc_5/in_0

T_4_9_wire_logic_cluster/lc_3/out
T_5_8_lc_trk_g2_3
T_5_8_wire_logic_cluster/lc_6/in_1

T_4_9_wire_logic_cluster/lc_3/out
T_4_9_lc_trk_g2_3
T_4_9_wire_logic_cluster/lc_4/in_3

End 

Net : configRegister_11_adj_1389
T_7_4_wire_logic_cluster/lc_6/out
T_6_4_lc_trk_g3_6
T_6_4_wire_logic_cluster/lc_3/in_0

T_7_4_wire_logic_cluster/lc_6/out
T_7_4_lc_trk_g3_6
T_7_4_wire_logic_cluster/lc_6/in_3

End 

Net : Inst_eia232.Inst_transmitter.disabledBuffer_3
T_2_6_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g1_6
T_2_5_wire_logic_cluster/lc_5/in_0

T_2_6_wire_logic_cluster/lc_6/out
T_2_6_lc_trk_g0_6
T_2_6_wire_logic_cluster/lc_6/in_0

End 

Net : Inst_eia232.Inst_transmitter.byte_3
T_2_3_wire_logic_cluster/lc_3/out
T_1_3_lc_trk_g3_3
T_1_3_wire_logic_cluster/lc_2/in_0

End 

Net : Inst_eia232.Inst_transmitter.byte_6
T_2_3_wire_logic_cluster/lc_5/out
T_1_3_lc_trk_g3_5
T_1_3_wire_logic_cluster/lc_6/in_0

End 

Net : Inst_core.Inst_sync.filteredInput_6
T_6_12_wire_logic_cluster/lc_0/out
T_6_12_lc_trk_g0_0
T_6_12_wire_logic_cluster/lc_0/in_0

T_6_12_wire_logic_cluster/lc_0/out
T_6_13_lc_trk_g0_0
T_6_13_input_2_6
T_6_13_wire_logic_cluster/lc_6/in_2

End 

Net : valueRegister_7_adj_1329
T_7_12_wire_logic_cluster/lc_3/out
T_7_12_lc_trk_g0_3
T_7_12_wire_logic_cluster/lc_3/in_0

T_7_12_wire_logic_cluster/lc_3/out
T_7_13_lc_trk_g0_3
T_7_13_wire_logic_cluster/lc_0/in_1

End 

Net : configRegister_1_adj_1399
T_6_2_wire_logic_cluster/lc_1/out
T_6_3_lc_trk_g0_1
T_6_3_wire_logic_cluster/lc_1/in_0

T_6_2_wire_logic_cluster/lc_1/out
T_6_2_lc_trk_g3_1
T_6_2_wire_logic_cluster/lc_1/in_1

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.n451
T_9_3_wire_logic_cluster/lc_3/out
T_9_3_lc_trk_g3_3
T_9_3_wire_logic_cluster/lc_4/in_0

T_9_3_wire_logic_cluster/lc_3/out
T_9_3_lc_trk_g3_3
T_9_3_wire_logic_cluster/lc_3/in_1

End 

Net : configRegister_3_adj_1397
T_6_2_wire_logic_cluster/lc_5/out
T_6_3_lc_trk_g0_5
T_6_3_wire_logic_cluster/lc_3/in_0

T_6_2_wire_logic_cluster/lc_5/out
T_6_2_lc_trk_g1_5
T_6_2_wire_logic_cluster/lc_5/in_3

End 

Net : configRegister_5_adj_1395
T_7_4_wire_logic_cluster/lc_2/out
T_6_3_lc_trk_g3_2
T_6_3_wire_logic_cluster/lc_5/in_0

T_7_4_wire_logic_cluster/lc_2/out
T_7_4_lc_trk_g3_2
T_7_4_wire_logic_cluster/lc_2/in_1

End 

Net : Inst_core.Inst_trigger.stages_2__Inst_stage.n657
T_9_2_wire_logic_cluster/lc_5/out
T_9_2_lc_trk_g2_5
T_9_2_wire_logic_cluster/lc_5/in_0

T_9_2_wire_logic_cluster/lc_5/out
T_9_2_lc_trk_g2_5
T_9_2_wire_logic_cluster/lc_3/in_0

End 

Net : valueRegister_3
T_5_7_wire_logic_cluster/lc_0/out
T_5_8_lc_trk_g0_0
T_5_8_wire_logic_cluster/lc_6/in_0

T_5_7_wire_logic_cluster/lc_0/out
T_5_7_lc_trk_g1_0
T_5_7_wire_logic_cluster/lc_0/in_3

End 

Net : disabledGroupsReg_1
T_2_6_wire_logic_cluster/lc_5/out
T_2_6_lc_trk_g1_5
T_2_6_wire_logic_cluster/lc_4/in_0

T_2_6_wire_logic_cluster/lc_5/out
T_2_6_lc_trk_g1_5
T_2_6_wire_logic_cluster/lc_5/in_3

End 

Net : disabledGroupsReg_3
T_2_6_wire_logic_cluster/lc_7/out
T_2_6_lc_trk_g2_7
T_2_6_wire_logic_cluster/lc_7/in_0

T_2_6_wire_logic_cluster/lc_7/out
T_2_6_lc_trk_g2_7
T_2_6_wire_logic_cluster/lc_6/in_3

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_1
T_6_11_wire_logic_cluster/lc_1/out
T_6_11_lc_trk_g2_1
T_6_11_wire_logic_cluster/lc_3/in_0

T_6_11_wire_logic_cluster/lc_1/out
T_7_11_lc_trk_g0_1
T_7_11_wire_logic_cluster/lc_0/in_1

T_6_11_wire_logic_cluster/lc_1/out
T_6_11_lc_trk_g2_1
T_6_11_wire_logic_cluster/lc_2/in_3

End 

Net : cmd_33
T_8_8_wire_logic_cluster/lc_4/out
T_8_8_lc_trk_g2_4
T_8_8_wire_logic_cluster/lc_4/in_0

T_8_8_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g0_4
T_8_9_wire_logic_cluster/lc_3/in_1

T_8_8_wire_logic_cluster/lc_4/out
T_7_8_lc_trk_g2_4
T_7_8_wire_logic_cluster/lc_5/in_1

End 

Net : Inst_core.Inst_sync.Inst_filter.input360_5
T_7_14_wire_logic_cluster/lc_1/out
T_6_14_lc_trk_g2_1
T_6_14_wire_logic_cluster/lc_0/in_1

End 

Net : Inst_core.Inst_trigger.stages_1__Inst_stage.n554
T_9_2_wire_logic_cluster/lc_6/out
T_9_2_lc_trk_g1_6
T_9_2_wire_logic_cluster/lc_6/in_1

T_9_2_wire_logic_cluster/lc_6/out
T_9_2_lc_trk_g1_6
T_9_2_input_2_7
T_9_2_wire_logic_cluster/lc_7/in_2

End 

Net : Inst_core.Inst_trigger.stages_3__Inst_stage.n760
T_9_3_wire_logic_cluster/lc_1/out
T_9_3_lc_trk_g3_1
T_9_3_wire_logic_cluster/lc_5/in_1

T_9_3_wire_logic_cluster/lc_1/out
T_9_3_lc_trk_g3_1
T_9_3_wire_logic_cluster/lc_1/in_3

End 

Net : testcnt_c_7
T_6_1_wire_logic_cluster/lc_7/out
T_6_1_lc_trk_g1_7
T_6_1_wire_logic_cluster/lc_7/in_1

T_6_1_wire_logic_cluster/lc_7/out
T_5_1_sp4_h_l_6
T_4_0_span4_vert_11
T_4_0_lc_trk_g1_3
T_4_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : Inst_core.Inst_sync.Inst_filter.input360_1
T_5_11_wire_logic_cluster/lc_1/out
T_4_12_lc_trk_g0_1
T_4_12_wire_logic_cluster/lc_0/in_1

End 

Net : Inst_eia232.Inst_transmitter.txBuffer_3
T_1_3_wire_logic_cluster/lc_3/out
T_1_3_lc_trk_g0_3
T_1_3_wire_logic_cluster/lc_4/in_1

End 

Net : Inst_eia232.Inst_transmitter.txBuffer_7
T_1_3_wire_logic_cluster/lc_6/out
T_1_3_lc_trk_g3_6
T_1_3_wire_logic_cluster/lc_0/in_1

End 

Net : valueRegister_1
T_6_8_wire_logic_cluster/lc_7/out
T_6_9_lc_trk_g1_7
T_6_9_wire_logic_cluster/lc_1/in_1

T_6_8_wire_logic_cluster/lc_7/out
T_6_8_lc_trk_g1_7
T_6_8_wire_logic_cluster/lc_7/in_3

End 

Net : Inst_core.Inst_controller.n321
T_12_11_wire_logic_cluster/lc_2/out
T_12_11_lc_trk_g0_2
T_12_11_wire_logic_cluster/lc_1/in_1

T_12_11_wire_logic_cluster/lc_2/out
T_12_11_lc_trk_g0_2
T_12_11_input_2_2
T_12_11_wire_logic_cluster/lc_2/in_2

End 

Net : valueRegister_0
T_4_7_wire_logic_cluster/lc_3/out
T_4_8_lc_trk_g0_3
T_4_8_wire_logic_cluster/lc_0/in_1

T_4_7_wire_logic_cluster/lc_3/out
T_4_7_lc_trk_g1_3
T_4_7_wire_logic_cluster/lc_3/in_3

End 

Net : valueRegister_7_adj_1369
T_7_4_wire_logic_cluster/lc_5/out
T_7_3_lc_trk_g0_5
T_7_3_wire_logic_cluster/lc_0/in_1

T_7_4_wire_logic_cluster/lc_5/out
T_7_4_lc_trk_g1_5
T_7_4_wire_logic_cluster/lc_5/in_3

End 

Net : Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_2
T_4_9_wire_logic_cluster/lc_2/out
T_4_9_lc_trk_g2_2
T_4_9_wire_logic_cluster/lc_3/in_1

T_4_9_wire_logic_cluster/lc_2/out
T_4_9_lc_trk_g2_2
T_4_9_input_2_4
T_4_9_wire_logic_cluster/lc_4/in_2

T_4_9_wire_logic_cluster/lc_2/out
T_5_9_lc_trk_g0_2
T_5_9_input_2_0
T_5_9_wire_logic_cluster/lc_0/in_2

End 

Net : configRegister_24_adj_1378
T_7_6_wire_logic_cluster/lc_4/out
T_7_6_lc_trk_g1_4
T_7_6_wire_logic_cluster/lc_4/in_1

T_7_6_wire_logic_cluster/lc_4/out
T_7_5_lc_trk_g1_4
T_7_5_wire_logic_cluster/lc_0/in_3

End 

Net : configRegister_24
T_5_10_wire_logic_cluster/lc_6/out
T_5_10_lc_trk_g3_6
T_5_10_wire_logic_cluster/lc_6/in_1

T_5_10_wire_logic_cluster/lc_6/out
T_4_9_lc_trk_g3_6
T_4_9_wire_logic_cluster/lc_0/in_3

End 

Net : valueRegister_3_adj_1293
T_9_9_wire_logic_cluster/lc_5/out
T_9_10_lc_trk_g0_5
T_9_10_wire_logic_cluster/lc_2/in_1

T_9_9_wire_logic_cluster/lc_5/out
T_9_9_lc_trk_g1_5
T_9_9_wire_logic_cluster/lc_5/in_3

End 

Net : dataBuffer_24
T_2_2_wire_logic_cluster/lc_3/out
T_2_3_lc_trk_g0_3
T_2_3_wire_logic_cluster/lc_0/in_1

T_2_2_wire_logic_cluster/lc_3/out
T_2_2_lc_trk_g0_3
T_2_2_input_2_3
T_2_2_wire_logic_cluster/lc_3/in_2

End 

Net : dataBuffer_19
T_2_2_wire_logic_cluster/lc_4/out
T_2_2_lc_trk_g3_4
T_2_2_wire_logic_cluster/lc_4/in_1

T_2_2_wire_logic_cluster/lc_4/out
T_2_3_lc_trk_g0_4
T_2_3_wire_logic_cluster/lc_3/in_1

End 

Net : dataBuffer_18
T_2_2_wire_logic_cluster/lc_5/out
T_2_3_lc_trk_g1_5
T_2_3_wire_logic_cluster/lc_7/in_1

T_2_2_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g2_5
T_2_2_input_2_5
T_2_2_wire_logic_cluster/lc_5/in_2

End 

Net : Inst_eia232.Inst_transmitter.txBuffer_8
T_1_3_wire_logic_cluster/lc_7/out
T_1_3_lc_trk_g2_7
T_1_3_wire_logic_cluster/lc_6/in_1

End 

Net : syncedInput_0
T_7_12_wire_logic_cluster/lc_1/out
T_8_12_lc_trk_g1_1
T_8_12_wire_logic_cluster/lc_3/in_1

End 

Net : Inst_eia232.Inst_transmitter.byte_4
T_2_4_wire_logic_cluster/lc_7/out
T_1_3_lc_trk_g3_7
T_1_3_wire_logic_cluster/lc_1/in_1

End 

Net : Inst_eia232.Inst_transmitter.txBuffer_5
T_1_3_wire_logic_cluster/lc_1/out
T_1_3_lc_trk_g2_1
T_1_3_wire_logic_cluster/lc_2/in_1

End 

Net : disabledGroupsReg_2
T_2_7_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g3_1
T_2_7_input_2_0
T_2_7_wire_logic_cluster/lc_0/in_2

T_2_7_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g3_1
T_2_7_wire_logic_cluster/lc_1/in_3

End 

Net : disabledGroupsReg_0
T_7_6_wire_logic_cluster/lc_6/out
T_7_6_lc_trk_g3_6
T_7_6_input_2_7
T_7_6_wire_logic_cluster/lc_7/in_2

T_7_6_wire_logic_cluster/lc_6/out
T_7_6_lc_trk_g3_6
T_7_6_wire_logic_cluster/lc_6/in_3

End 

Net : Inst_core.configRegister_27_adj_1196
T_11_2_wire_logic_cluster/lc_1/out
T_11_2_lc_trk_g3_1
T_11_2_input_2_0
T_11_2_wire_logic_cluster/lc_0/in_2

T_11_2_wire_logic_cluster/lc_1/out
T_11_2_lc_trk_g3_1
T_11_2_wire_logic_cluster/lc_1/in_3

T_11_2_wire_logic_cluster/lc_1/out
T_12_1_lc_trk_g2_1
T_12_1_wire_logic_cluster/lc_0/in_3

End 

Net : Inst_eia232.Inst_transmitter.dataBuffer_5
T_1_9_wire_logic_cluster/lc_2/out
T_2_9_lc_trk_g0_2
T_2_9_input_2_6
T_2_9_wire_logic_cluster/lc_6/in_2

End 

Net : Inst_eia232.Inst_transmitter.dataBuffer_7
T_2_7_wire_logic_cluster/lc_7/out
T_2_7_lc_trk_g2_7
T_2_7_input_2_7
T_2_7_wire_logic_cluster/lc_7/in_2

T_2_7_wire_logic_cluster/lc_7/out
T_2_7_lc_trk_g2_7
T_2_7_input_2_3
T_2_7_wire_logic_cluster/lc_3/in_2

End 

Net : configRegister_24_adj_1298
T_5_10_wire_logic_cluster/lc_3/out
T_6_11_lc_trk_g3_3
T_6_11_input_2_0
T_6_11_wire_logic_cluster/lc_0/in_2

T_5_10_wire_logic_cluster/lc_3/out
T_5_10_lc_trk_g1_3
T_5_10_wire_logic_cluster/lc_3/in_3

End 

Net : syncedInput_6
T_6_13_wire_logic_cluster/lc_6/out
T_7_14_lc_trk_g2_6
T_7_14_input_2_2
T_7_14_wire_logic_cluster/lc_2/in_2

End 

Net : syncedInput_5
T_6_15_wire_logic_cluster/lc_4/out
T_6_15_lc_trk_g3_4
T_6_15_input_2_5
T_6_15_wire_logic_cluster/lc_5/in_2

End 

Net : syncedInput_4
T_6_15_wire_logic_cluster/lc_7/out
T_6_15_lc_trk_g0_7
T_6_15_input_2_1
T_6_15_wire_logic_cluster/lc_1/in_2

End 

Net : syncedInput_3
T_7_12_wire_logic_cluster/lc_0/out
T_7_12_lc_trk_g0_0
T_7_12_input_2_6
T_7_12_wire_logic_cluster/lc_6/in_2

End 

Net : syncedInput_2
T_6_13_wire_logic_cluster/lc_5/out
T_6_13_lc_trk_g0_5
T_6_13_input_2_3
T_6_13_wire_logic_cluster/lc_3/in_2

End 

Net : Inst_eia232.Inst_transmitter.txBuffer_9
T_1_4_wire_logic_cluster/lc_3/out
T_1_4_lc_trk_g0_3
T_1_4_input_2_3
T_1_4_wire_logic_cluster/lc_3/in_2

T_1_4_wire_logic_cluster/lc_3/out
T_1_3_lc_trk_g1_3
T_1_3_wire_logic_cluster/lc_7/in_3

End 

Net : Inst_eia232.Inst_transmitter.txBuffer_6
T_1_3_wire_logic_cluster/lc_0/out
T_1_3_lc_trk_g2_0
T_1_3_wire_logic_cluster/lc_1/in_3

End 

Net : Inst_eia232.Inst_transmitter.txBuffer_4
T_1_3_wire_logic_cluster/lc_2/out
T_1_3_lc_trk_g2_2
T_1_3_wire_logic_cluster/lc_3/in_3

End 

Net : Inst_eia232.Inst_transmitter.txBuffer_2
T_1_3_wire_logic_cluster/lc_4/out
T_1_3_lc_trk_g0_4
T_1_3_wire_logic_cluster/lc_5/in_3

End 

Net : valueRegister_2
T_5_10_wire_logic_cluster/lc_2/out
T_5_10_lc_trk_g3_2
T_5_10_wire_logic_cluster/lc_2/in_3

T_5_10_wire_logic_cluster/lc_2/out
T_5_9_lc_trk_g1_2
T_5_9_wire_logic_cluster/lc_0/in_3

End 

Net : Inst_core.Inst_sync.Inst_filter.input360_4
T_5_14_wire_logic_cluster/lc_3/out
T_4_14_lc_trk_g2_3
T_4_14_wire_logic_cluster/lc_0/in_3

End 

Net : Inst_eia232.Inst_transmitter.byte_1
T_2_4_wire_logic_cluster/lc_0/out
T_1_3_lc_trk_g3_0
T_1_3_wire_logic_cluster/lc_4/in_3

End 

Net : input_c_2
T_11_17_wire_io_cluster/io_1/D_IN_0
T_11_16_sp4_v_t_44
T_8_16_sp4_h_l_3
T_7_16_lc_trk_g1_3
T_7_16_wire_logic_cluster/lc_2/in_0

T_11_17_wire_io_cluster/io_1/D_IN_0
T_11_16_sp4_v_t_44
T_8_16_sp4_h_l_3
T_7_12_sp4_v_t_45
T_7_15_lc_trk_g1_5
T_7_15_wire_logic_cluster/lc_1/in_3

End 

Net : input_c_3
T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_16_sp4_v_t_40
T_8_16_sp4_h_l_5
T_7_16_lc_trk_g1_5
T_7_16_wire_logic_cluster/lc_3/in_3

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_15_sp4_v_t_45
T_8_15_sp4_h_l_2
T_7_15_lc_trk_g0_2
T_7_15_wire_logic_cluster/lc_4/in_0

End 

Net : input_c_4
T_10_17_wire_io_cluster/io_1/D_IN_0
T_10_16_sp4_v_t_44
T_7_16_sp4_h_l_3
T_6_16_lc_trk_g0_3
T_6_16_wire_logic_cluster/lc_6/in_3

T_10_17_wire_io_cluster/io_1/D_IN_0
T_10_16_sp4_v_t_44
T_7_16_sp4_h_l_3
T_3_16_sp4_h_l_6
T_5_16_lc_trk_g3_3
T_5_16_wire_logic_cluster/lc_5/in_3

End 

Net : input_c_5
T_10_17_wire_io_cluster/io_0/D_IN_0
T_10_16_sp4_v_t_40
T_7_16_sp4_h_l_5
T_7_16_lc_trk_g1_0
T_7_16_wire_logic_cluster/lc_5/in_0

T_10_17_wire_io_cluster/io_0/D_IN_0
T_8_17_span4_horz_r_0
T_8_13_sp4_v_t_36
T_7_15_lc_trk_g1_1
T_7_15_wire_logic_cluster/lc_5/in_3

End 

Net : input_c_6
T_9_17_wire_io_cluster/io_1/D_IN_0
T_9_16_sp4_v_t_36
T_6_16_sp4_h_l_1
T_7_16_lc_trk_g2_1
T_7_16_wire_logic_cluster/lc_4/in_3

T_9_17_wire_io_cluster/io_1/D_IN_0
T_8_17_span4_horz_r_2
T_8_14_sp4_v_t_37
T_7_15_lc_trk_g2_5
T_7_15_wire_logic_cluster/lc_7/in_0

End 

Net : input_c_7
T_9_17_wire_io_cluster/io_0/D_IN_0
T_9_16_sp4_v_t_40
T_6_16_sp4_h_l_11
T_7_16_lc_trk_g3_3
T_7_16_wire_logic_cluster/lc_7/in_3

T_9_17_wire_io_cluster/io_0/D_IN_0
T_9_15_sp4_v_t_45
T_10_15_sp4_h_l_8
T_11_15_lc_trk_g3_0
T_11_15_wire_logic_cluster/lc_1/in_0

End 

Net : nstate_2__N_139_c_1
T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span4_horz_28
T_2_7_sp4_v_t_47
T_3_7_sp4_h_l_3
T_5_7_lc_trk_g3_6
T_5_7_input_2_7
T_5_7_wire_logic_cluster/lc_7/in_2

T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span4_horz_28
T_2_7_sp4_v_t_47
T_3_7_sp4_h_l_3
T_6_3_sp4_v_t_38
T_5_5_lc_trk_g1_3
T_5_5_wire_logic_cluster/lc_3/in_3

T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span4_horz_28
T_2_7_sp4_v_t_47
T_3_7_sp4_h_l_3
T_6_3_sp4_v_t_38
T_3_3_sp4_h_l_3
T_4_3_lc_trk_g3_3
T_4_3_input_2_4
T_4_3_wire_logic_cluster/lc_4/in_2

T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span4_horz_28
T_2_7_sp4_v_t_47
T_3_7_sp4_h_l_3
T_6_3_sp4_v_t_38
T_3_3_sp4_h_l_3
T_6_0_span4_vert_27
T_5_2_lc_trk_g2_6
T_5_2_input_2_6
T_5_2_wire_logic_cluster/lc_6/in_2

End 

Net : CONSTANT_ONE_NET
T_4_7_wire_logic_cluster/lc_1/out
T_4_7_sp4_h_l_7
T_3_7_sp4_v_t_36
T_3_10_lc_trk_g0_4
T_3_10_wire_bram/ram/RE

T_4_7_wire_logic_cluster/lc_1/out
T_4_7_sp4_h_l_7
T_3_7_sp4_v_t_36
T_3_11_sp4_v_t_44
T_3_12_lc_trk_g2_4
T_3_12_wire_bram/ram/RE

T_4_7_wire_logic_cluster/lc_1/out
T_4_4_sp12_v_t_22
T_4_15_lc_trk_g2_2
T_4_15_wire_logic_cluster/lc_7/in_1

End 

Net : bfn_6_3_0_
Net : bfn_8_2_0_
Net : bfn_9_14_0_
Net : debugleds_c_0
T_12_11_wire_logic_cluster/lc_4/out
T_13_12_lc_trk_g0_4
T_13_12_wire_io_cluster/io_0/D_OUT_0

End 

Net : input_c_0
T_12_17_wire_io_cluster/io_1/D_IN_0
T_11_17_span4_horz_r_2
T_11_16_sp4_v_t_37
T_8_16_sp4_h_l_6
T_7_16_lc_trk_g0_6
T_7_16_wire_logic_cluster/lc_0/in_0

T_12_17_wire_io_cluster/io_1/D_IN_0
T_11_17_span4_horz_r_2
T_11_16_sp4_v_t_37
T_8_16_sp4_h_l_6
T_4_16_sp4_h_l_2
T_5_16_lc_trk_g2_2
T_5_16_wire_logic_cluster/lc_7/in_3

End 

Net : input_c_1
T_12_17_wire_io_cluster/io_0/D_IN_0
T_12_16_sp4_v_t_40
T_9_16_sp4_h_l_11
T_5_16_sp4_h_l_2
T_7_16_lc_trk_g3_7
T_7_16_wire_logic_cluster/lc_1/in_3

T_12_17_wire_io_cluster/io_0/D_IN_0
T_12_13_sp12_v_t_23
T_0_13_span12_horz_0
T_5_13_lc_trk_g0_3
T_5_13_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_11_4_0_
Net : bfn_12_12_0_
Net : bfn_12_5_0_
Net : bfn_1_11_0_
Net : bfn_2_8_0_
Net : bfn_4_15_0_
Net : bfn_6_1_0_
Net : xtalClock_c
T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_10_wire_bram/ram/RCLK

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_9_wire_bram/ram/WCLK

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_11_wire_bram/ram/WCLK

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_12_wire_bram/ram/RCLK

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_13_12_wire_io_cluster/io_0/outclk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_15_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_16_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_1_wire_logic_cluster/lc_3/clk

End 

Net : tx_c
T_1_10_wire_logic_cluster/lc_0/out
T_1_8_sp4_v_t_45
T_0_12_span4_horz_45
T_0_12_lc_trk_g1_5
T_0_12_wire_io_cluster/io_0/D_OUT_0

End 

