

================================================================
== Vivado HLS Report for 'correlator'
================================================================
* Date:           Wed Mar  6 00:18:36 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.22|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 4.22ns
ST_1: phaseClass_V_read (43)  [1/1] 0.00ns
.preheader585.preheader:7  %phaseClass_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %phaseClass_V)

ST_1: start_V_read (44)  [1/1] 0.00ns
.preheader585.preheader:8  %start_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %start_V)

ST_1: currentState_load (57)  [1/1] 0.00ns  loc: correlator.cpp:205
.preheader585.preheader:21  %currentState_load = load i2* @currentState, align 1

ST_1: phaseClass0_V_13_loa (58)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader585.preheader:22  %phaseClass0_V_13_loa = load i16* @phaseClass0_V_13, align 2

ST_1: phaseClass0_V_10_loa (59)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader585.preheader:23  %phaseClass0_V_10_loa = load i16* @phaseClass0_V_10, align 2

ST_1: phaseClass0_V_8_load (60)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader585.preheader:24  %phaseClass0_V_8_load = load i16* @phaseClass0_V_8, align 2

ST_1: phaseClass0_V_3_load (61)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader585.preheader:25  %phaseClass0_V_3_load = load i16* @phaseClass0_V_3, align 2

ST_1: phaseClass0_V_2_load (62)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader585.preheader:26  %phaseClass0_V_2_load = load i16* @phaseClass0_V_2, align 2

ST_1: phaseClass0_V_1_load (63)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader585.preheader:27  %phaseClass0_V_1_load = load i16* @phaseClass0_V_1, align 2

ST_1: phaseClass0_V_0_load (64)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader585.preheader:28  %phaseClass0_V_0_load = load i16* @phaseClass0_V_0, align 2

ST_1: StgValue_14 (65)  [1/1] 1.97ns  loc: correlator.cpp:205
.preheader585.preheader:29  switch i2 %currentState_load, label %.loopexit [
    i2 0, label %0
    i2 1, label %2
    i2 -2, label %._crit_edge837.0
  ]

ST_1: phaseClass0_V_15_loa (67)  [1/1] 0.00ns  loc: correlator.cpp:241
._crit_edge837.0:0  %phaseClass0_V_15_loa = load i16* @phaseClass0_V_15, align 2

ST_1: Phase0_V_8_load (68)  [1/1] 0.00ns  loc: correlator.cpp:244
._crit_edge837.0:1  %Phase0_V_8_load = load i16* @Phase0_V_8, align 16

ST_1: StgValue_17 (69)  [1/1] 0.00ns  loc: correlator.cpp:244
._crit_edge837.0:2  store i16 %Phase0_V_8_load, i16* @Phase0_V_9, align 2

ST_1: Phase0_V_7_load (70)  [1/1] 0.00ns  loc: correlator.cpp:244
._crit_edge837.0:3  %Phase0_V_7_load = load i16* @Phase0_V_7, align 2

ST_1: StgValue_19 (71)  [1/1] 0.00ns  loc: correlator.cpp:244
._crit_edge837.0:4  store i16 %Phase0_V_7_load, i16* @Phase0_V_8, align 16

ST_1: Phase0_V_6_load (72)  [1/1] 0.00ns  loc: correlator.cpp:244
._crit_edge837.0:5  %Phase0_V_6_load = load i16* @Phase0_V_6, align 4

ST_1: StgValue_21 (73)  [1/1] 0.00ns  loc: correlator.cpp:244
._crit_edge837.0:6  store i16 %Phase0_V_6_load, i16* @Phase0_V_7, align 2

ST_1: Phase0_V_5_load (74)  [1/1] 0.00ns  loc: correlator.cpp:244
._crit_edge837.0:7  %Phase0_V_5_load = load i16* @Phase0_V_5, align 2

ST_1: StgValue_23 (75)  [1/1] 0.00ns  loc: correlator.cpp:244
._crit_edge837.0:8  store i16 %Phase0_V_5_load, i16* @Phase0_V_6, align 4

ST_1: Phase0_V_4_load (76)  [1/1] 0.00ns  loc: correlator.cpp:244
._crit_edge837.0:9  %Phase0_V_4_load = load i16* @Phase0_V_4, align 8

ST_1: StgValue_25 (77)  [1/1] 0.00ns  loc: correlator.cpp:244
._crit_edge837.0:10  store i16 %Phase0_V_4_load, i16* @Phase0_V_5, align 2

ST_1: Phase0_V_3_load (78)  [1/1] 0.00ns  loc: correlator.cpp:244
._crit_edge837.0:11  %Phase0_V_3_load = load i16* @Phase0_V_3, align 2

ST_1: StgValue_27 (79)  [1/1] 0.00ns  loc: correlator.cpp:244
._crit_edge837.0:12  store i16 %Phase0_V_3_load, i16* @Phase0_V_4, align 8

ST_1: Phase0_V_2_load (80)  [1/1] 0.00ns  loc: correlator.cpp:244
._crit_edge837.0:13  %Phase0_V_2_load = load i16* @Phase0_V_2, align 4

ST_1: StgValue_29 (81)  [1/1] 0.00ns  loc: correlator.cpp:244
._crit_edge837.0:14  store i16 %Phase0_V_2_load, i16* @Phase0_V_3, align 2

ST_1: Phase0_V_1_load (82)  [1/1] 0.00ns  loc: correlator.cpp:244
._crit_edge837.0:15  %Phase0_V_1_load = load i16* @Phase0_V_1, align 2

ST_1: StgValue_31 (83)  [1/1] 0.00ns  loc: correlator.cpp:244
._crit_edge837.0:16  store i16 %Phase0_V_1_load, i16* @Phase0_V_2, align 4

ST_1: Phase0_V_0_load (84)  [1/1] 0.00ns  loc: correlator.cpp:244
._crit_edge837.0:17  %Phase0_V_0_load = load i16* @Phase0_V_0, align 16

ST_1: StgValue_33 (85)  [1/1] 0.00ns  loc: correlator.cpp:244
._crit_edge837.0:18  store i16 %Phase0_V_0_load, i16* @Phase0_V_1, align 2

ST_1: tmp7 (86)  [1/1] 1.68ns  loc: correlator.cpp:241
._crit_edge837.0:19  %tmp7 = add i16 %phaseClass0_V_2_load, %phaseClass0_V_1_load

ST_1: tmp8 (87)  [1/1] 1.68ns  loc: correlator.cpp:241
._crit_edge837.0:20  %tmp8 = add i16 %phaseClass0_V_3_load, %phaseClass0_V_8_load

ST_1: tmp6 (88)  [1/1] 1.27ns  loc: correlator.cpp:241
._crit_edge837.0:21  %tmp6 = add i16 %tmp8, %tmp7

ST_1: tmp1 (89)  [1/1] 1.27ns  loc: correlator.cpp:241
._crit_edge837.0:22  %tmp1 = add i16 %phaseClass0_V_13_loa, %phaseClass0_V_10_loa

ST_1: tmp2 (90)  [1/1] 1.68ns  loc: correlator.cpp:241
._crit_edge837.0:23  %tmp2 = add i16 %phaseClass0_V_15_loa, %phaseClass0_V_0_load

ST_1: tmp9 (91)  [1/1] 1.27ns  loc: correlator.cpp:241
._crit_edge837.0:24  %tmp9 = add i16 %tmp2, %tmp1

ST_1: p_Val2_3_4 (92)  [1/1] 1.27ns  loc: correlator.cpp:241
._crit_edge837.0:25  %p_Val2_3_4 = add i16 %tmp9, %tmp6

ST_1: StgValue_41 (93)  [1/1] 0.00ns  loc: correlator.cpp:241
._crit_edge837.0:26  store i16 %p_Val2_3_4, i16* @corHelperI_V, align 2

ST_1: StgValue_42 (94)  [1/1] 0.00ns  loc: correlator.cpp:246
._crit_edge837.0:27  store i16 %p_Val2_3_4, i16* @Phase0_V_0, align 16

ST_1: StgValue_43 (95)  [1/1] 1.14ns  loc: correlator.cpp:248
._crit_edge837.0:28  store i2 -1, i2* @currentState, align 1

ST_1: tmp (98)  [1/1] 0.00ns  loc: correlator.cpp:212
:0  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V, i32 1)

ST_1: StgValue_45 (99)  [1/1] 1.03ns  loc: correlator.cpp:212
:1  br i1 %tmp, label %3, label %._crit_edge836

ST_1: empty (101)  [1/1] 0.00ns  loc: correlator.cpp:213
:0  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V)

ST_1: tmp_data_V_1 (102)  [1/1] 0.00ns  loc: correlator.cpp:213
:1  %tmp_data_V_1 = extractvalue { i32, i1 } %empty, 0

ST_1: tmp_last_V (103)  [1/1] 0.00ns  loc: correlator.cpp:213
:2  %tmp_last_V = extractvalue { i32, i1 } %empty, 1

ST_1: tmp_1 (104)  [1/1] 0.00ns  loc: correlator.cpp:216
:3  %tmp_1 = trunc i32 %tmp_data_V_1 to i16

ST_1: StgValue_50 (105)  [1/1] 0.00ns  loc: correlator.cpp:216
:4  store i16 %tmp_1, i16* @newVal_V, align 2

ST_1: phaseClass0_V_14_loa (106)  [1/1] 0.00ns  loc: correlator.cpp:220
:5  %phaseClass0_V_14_loa = load i16* @phaseClass0_V_14, align 4

ST_1: StgValue_52 (107)  [1/1] 0.00ns  loc: correlator.cpp:220
:6  store i16 %phaseClass0_V_14_loa, i16* @phaseClass0_V_15, align 2

ST_1: StgValue_53 (108)  [1/1] 0.00ns  loc: correlator.cpp:220
:7  store i16 %phaseClass0_V_13_loa, i16* @phaseClass0_V_14, align 4

ST_1: phaseClass0_V_12_loa (109)  [1/1] 0.00ns  loc: correlator.cpp:220
:8  %phaseClass0_V_12_loa = load i16* @phaseClass0_V_12, align 8

ST_1: StgValue_55 (110)  [1/1] 0.00ns  loc: correlator.cpp:220
:9  store i16 %phaseClass0_V_12_loa, i16* @phaseClass0_V_13, align 2

ST_1: phaseClass0_V_11_loa (111)  [1/1] 0.00ns  loc: correlator.cpp:220
:10  %phaseClass0_V_11_loa = load i16* @phaseClass0_V_11, align 2

ST_1: StgValue_57 (112)  [1/1] 0.00ns  loc: correlator.cpp:220
:11  store i16 %phaseClass0_V_11_loa, i16* @phaseClass0_V_12, align 8

ST_1: StgValue_58 (113)  [1/1] 0.00ns  loc: correlator.cpp:220
:12  store i16 %phaseClass0_V_10_loa, i16* @phaseClass0_V_11, align 2

ST_1: phaseClass0_V_9_load (114)  [1/1] 0.00ns  loc: correlator.cpp:220
:13  %phaseClass0_V_9_load = load i16* @phaseClass0_V_9, align 2

ST_1: StgValue_60 (115)  [1/1] 0.00ns  loc: correlator.cpp:220
:14  store i16 %phaseClass0_V_9_load, i16* @phaseClass0_V_10, align 4

ST_1: StgValue_61 (116)  [1/1] 0.00ns  loc: correlator.cpp:220
:15  store i16 %phaseClass0_V_8_load, i16* @phaseClass0_V_9, align 2

ST_1: phaseClass0_V_7_load (117)  [1/1] 0.00ns  loc: correlator.cpp:220
:16  %phaseClass0_V_7_load = load i16* @phaseClass0_V_7, align 2

ST_1: StgValue_63 (118)  [1/1] 0.00ns  loc: correlator.cpp:220
:17  store i16 %phaseClass0_V_7_load, i16* @phaseClass0_V_8, align 16

ST_1: phaseClass0_V_6_load (119)  [1/1] 0.00ns  loc: correlator.cpp:220
:18  %phaseClass0_V_6_load = load i16* @phaseClass0_V_6, align 4

ST_1: StgValue_65 (120)  [1/1] 0.00ns  loc: correlator.cpp:220
:19  store i16 %phaseClass0_V_6_load, i16* @phaseClass0_V_7, align 2

ST_1: phaseClass0_V_5_load (121)  [1/1] 0.00ns  loc: correlator.cpp:220
:20  %phaseClass0_V_5_load = load i16* @phaseClass0_V_5, align 2

ST_1: StgValue_67 (122)  [1/1] 0.00ns  loc: correlator.cpp:220
:21  store i16 %phaseClass0_V_5_load, i16* @phaseClass0_V_6, align 4

ST_1: phaseClass0_V_4_load (123)  [1/1] 0.00ns  loc: correlator.cpp:220
:22  %phaseClass0_V_4_load = load i16* @phaseClass0_V_4, align 8

ST_1: StgValue_69 (124)  [1/1] 0.00ns  loc: correlator.cpp:220
:23  store i16 %phaseClass0_V_4_load, i16* @phaseClass0_V_5, align 2

ST_1: StgValue_70 (125)  [1/1] 0.00ns  loc: correlator.cpp:220
:24  store i16 %phaseClass0_V_3_load, i16* @phaseClass0_V_4, align 8

ST_1: StgValue_71 (126)  [1/1] 0.00ns  loc: correlator.cpp:220
:25  store i16 %phaseClass0_V_2_load, i16* @phaseClass0_V_3, align 2

ST_1: StgValue_72 (127)  [1/1] 0.00ns  loc: correlator.cpp:220
:26  store i16 %phaseClass0_V_1_load, i16* @phaseClass0_V_2, align 4

ST_1: StgValue_73 (128)  [1/1] 0.00ns  loc: correlator.cpp:220
:27  store i16 %phaseClass0_V_0_load, i16* @phaseClass0_V_1, align 2

ST_1: StgValue_74 (129)  [1/1] 0.00ns  loc: correlator.cpp:223
:28  store i16 %tmp_1, i16* @phaseClass0_V_0, align 16

ST_1: StgValue_75 (132)  [1/1] 1.03ns  loc: correlator.cpp:230
:31  br label %._crit_edge836

ST_1: storemerge (134)  [1/1] 0.00ns
._crit_edge836:0  %storemerge = phi i2 [ -2, %3 ], [ 1, %2 ]

ST_1: StgValue_77 (135)  [1/1] 1.14ns  loc: correlator.cpp:231
._crit_edge836:1  store i2 %storemerge, i2* @currentState, align 1

ST_1: StgValue_78 (138)  [1/1] 0.00ns  loc: correlator.cpp:207
:0  br i1 %start_V_read, label %1, label %._crit_edge835

ST_1: StgValue_79 (140)  [1/1] 1.14ns  loc: correlator.cpp:208
:0  store i2 1, i2* @currentState, align 1


 <State 2>: 0.00ns
ST_2: p_Result_s (130)  [1/1] 0.00ns  loc: correlator.cpp:224
:29  %p_Result_s = call i32 @llvm.part.set.i32.i4(i32 undef, i4 %phaseClass_V_read, i32 0, i32 3)

ST_2: StgValue_81 (131)  [2/2] 0.00ns  loc: correlator.cpp:226
:30  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %p_Result_s, i1 %tmp_last_V)


 <State 3>: 0.00ns
ST_3: StgValue_82 (36)  [1/1] 0.00ns
.preheader585.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_V_data_V), !map !76

ST_3: StgValue_83 (37)  [1/1] 0.00ns
.preheader585.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_V_last_V), !map !80

ST_3: StgValue_84 (38)  [1/1] 0.00ns
.preheader585.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_V_data_V), !map !84

ST_3: StgValue_85 (39)  [1/1] 0.00ns
.preheader585.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_V_last_V), !map !88

ST_3: StgValue_86 (40)  [1/1] 0.00ns
.preheader585.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !92

ST_3: StgValue_87 (41)  [1/1] 0.00ns
.preheader585.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i4 %phaseClass_V), !map !98

ST_3: StgValue_88 (42)  [1/1] 0.00ns
.preheader585.preheader:6  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @correlator_str) nounwind

ST_3: StgValue_89 (45)  [1/1] 0.00ns  loc: correlator.cpp:12
.preheader585.preheader:9  call void (...)* @_ssdm_op_SpecResource(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_3: StgValue_90 (46)  [1/1] 0.00ns  loc: correlator.cpp:14
.preheader585.preheader:10  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_3: StgValue_91 (47)  [1/1] 0.00ns  loc: correlator.cpp:15
.preheader585.preheader:11  call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_3: StgValue_92 (48)  [1/1] 0.00ns  loc: correlator.cpp:16
.preheader585.preheader:12  call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_V_data_V, i1* %i_data_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_3: StgValue_93 (49)  [1/1] 0.00ns  loc: correlator.cpp:18
.preheader585.preheader:13  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_3: StgValue_94 (50)  [1/1] 0.00ns  loc: correlator.cpp:165
.preheader585.preheader:14  call void (...)* @_ssdm_op_SpecReset(i16* @newVal_V, i32 1, [1 x i8]* @p_str) nounwind

ST_3: StgValue_95 (51)  [1/1] 0.00ns  loc: correlator.cpp:172
.preheader585.preheader:15  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str)

ST_3: StgValue_96 (52)  [1/1] 0.00ns  loc: correlator.cpp:182
.preheader585.preheader:16  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind

ST_3: StgValue_97 (53)  [1/1] 0.00ns  loc: correlator.cpp:185
.preheader585.preheader:17  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind

ST_3: StgValue_98 (54)  [1/1] 0.00ns  loc: correlator.cpp:190
.preheader585.preheader:18  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind

ST_3: StgValue_99 (55)  [1/1] 0.00ns  loc: correlator.cpp:193
.preheader585.preheader:19  call void (...)* @_ssdm_op_SpecReset(i16* @corHelperI_V, i32 1, [1 x i8]* @p_str) nounwind

ST_3: StgValue_100 (56)  [1/1] 0.00ns  loc: correlator.cpp:196
.preheader585.preheader:20  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind

ST_3: StgValue_101 (96)  [1/1] 0.00ns
._crit_edge837.0:29  br label %.loopexit

ST_3: StgValue_102 (131)  [1/2] 0.00ns  loc: correlator.cpp:226
:30  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %p_Result_s, i1 %tmp_last_V)

ST_3: StgValue_103 (136)  [1/1] 0.00ns  loc: correlator.cpp:233
._crit_edge836:2  br label %.loopexit

ST_3: StgValue_104 (141)  [1/1] 0.00ns  loc: correlator.cpp:209
:1  br label %._crit_edge835

ST_3: StgValue_105 (143)  [1/1] 0.00ns  loc: correlator.cpp:210
._crit_edge835:0  br label %.loopexit

ST_3: StgValue_106 (145)  [1/1] 0.00ns  loc: correlator.cpp:579
.loopexit:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.22ns
The critical path consists of the following:
	'load' operation ('phaseClass0_V_8_load', correlator.cpp:220) on static variable 'phaseClass0_V_8' [60]  (0 ns)
	'add' operation ('tmp8', correlator.cpp:241) [87]  (1.68 ns)
	'add' operation ('tmp6', correlator.cpp:241) [88]  (1.27 ns)
	'add' operation ('p_Val2_3_4', correlator.cpp:241) [92]  (1.27 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
