<stg><name>duplicator_Pipeline_cc</name>


<trans_list>

<trans id="35" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="2" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %q_out2, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %q_out1, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %q_in_s, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.cond:0 %specpipeline_ln433 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln433"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond:1 %specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
for.cond:2 %tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i513P0A, i513 %q_in_s, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
for.cond:3 %tmp_1 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i513P0A, i513 %q_out1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
for.cond:4 %tmp_2 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i513P0A, i513 %q_out2, i32 1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.cond:5 %and_ln435_1 = and i1 %tmp_1, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln435_1"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.cond:6 %and_ln435 = and i1 %and_ln435_1, i1 %tmp

]]></Node>
<StgValue><ssdm name="and_ln435"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond:7 %br_ln434 = br i1 %and_ln435, void %if.end, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln434"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln435" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="514" op_0_bw="514" op_1_bw="513" op_2_bw="0">
<![CDATA[
if.then:0 %q_in_s_read = nbread i514 @_ssdm_op_NbRead.ap_fifo.volatile.i513P0A, i513 %q_in_s

]]></Node>
<StgValue><ssdm name="q_in_s_read"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln435" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="514">
<![CDATA[
if.then:1 %p_vld = extractvalue i514 %q_in_s_read

]]></Node>
<StgValue><ssdm name="p_vld"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln435" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="513" op_0_bw="514">
<![CDATA[
if.then:2 %p_s = extractvalue i514 %q_in_s_read

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln435" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="513">
<![CDATA[
if.then:3 %elem_val_M_elems = trunc i513 %p_s

]]></Node>
<StgValue><ssdm name="elem_val_M_elems"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln435" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then:4 %br_ln78 = br i1 %p_vld, void %_ZN4tapa7istreamINS_5vec_tIdLi8EEEE8try_readERS2_.exit, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln435" val="1"/>
<literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i.i:0 %tmp_4 = partselect i64 @_ssdm_op_PartSelect.i64.i513.i32.i32, i513 %p_s, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln435" val="1"/>
<literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i.i:1 %tmp_5 = partselect i64 @_ssdm_op_PartSelect.i64.i513.i32.i32, i513 %p_s, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln435" val="1"/>
<literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i.i:2 %tmp_6 = partselect i64 @_ssdm_op_PartSelect.i64.i513.i32.i32, i513 %p_s, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln435" val="1"/>
<literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i.i:3 %tmp_7 = partselect i64 @_ssdm_op_PartSelect.i64.i513.i32.i32, i513 %p_s, i32 256, i32 319

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln435" val="1"/>
<literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
if.then.i.i:4 %br_ln78 = br void %_ZN4tapa7istreamINS_5vec_tIdLi8EEEE8try_readERS2_.exit

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln435" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIdLi8EEEE8try_readERS2_.exit:0 %empty = phi i64 %tmp_4, void %if.then.i.i, i64 0, void %if.then

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln435" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIdLi8EEEE8try_readERS2_.exit:1 %empty_9 = phi i64 %tmp_5, void %if.then.i.i, i64 0, void %if.then

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln435" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIdLi8EEEE8try_readERS2_.exit:2 %empty_10 = phi i64 %tmp_6, void %if.then.i.i, i64 0, void %if.then

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln435" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIdLi8EEEE8try_readERS2_.exit:3 %empty_11 = phi i64 %tmp_7, void %if.then.i.i, i64 0, void %if.then

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln435" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="192" op_0_bw="192" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIdLi8EEEE8try_readERS2_.exit:4 %tmp_8 = partselect i192 @_ssdm_op_PartSelect.i192.i513.i32.i32, i513 %p_s, i32 320, i32 511

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln435" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="513" op_0_bw="513" op_1_bw="1" op_2_bw="192" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIdLi8EEEE8try_readERS2_.exit:5 %p_0 = bitconcatenate i513 @_ssdm_op_BitConcatenate.i513.i1.i192.i64.i64.i64.i64.i64, i1 0, i192 %tmp_8, i64 %empty_11, i64 %empty_10, i64 %empty_9, i64 %empty, i64 %elem_val_M_elems

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln435" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="513" op_3_bw="0">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIdLi8EEEE8try_readERS2_.exit:6 %empty_12 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i513P0A, i513 %q_out1, i513 %p_0

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln435" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="513" op_3_bw="0">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIdLi8EEEE8try_readERS2_.exit:7 %empty_13 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i513P0A, i513 %q_out2, i513 %p_0

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln435" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
_ZN4tapa7istreamINS_5vec_tIdLi8EEEE8try_readERS2_.exit:8 %br_ln442 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln442"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
if.end:0 %br_ln432 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln432"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
