// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2022 MediaTek Inc.
 * Author: Ming-Fan Chen <ming-fan.chen@mediatek.com>
 */
#include <dt-bindings/interconnect/mtk,mmqos.h>
#include <dt-bindings/interconnect/mtk,mt8188-emi.h>
#include <dt-bindings/memory/mt8188-larb-port.h>
#include <linux/module.h>
#include <linux/of_platform.h>
#include "mmqos-mtk.h"
static const struct mtk_node_desc node_descs_mt8188[] = {
	DEFINE_MNODE(vdo_smi_common,
		SLAVE_COMMON(0), 0, MMQOS_NO_LINK),
	DEFINE_MNODE(vdo_smi_common_port0,
		MASTER_COMMON_PORT(0, 0), 0, SLAVE_COMMON(0)),
	DEFINE_MNODE(vdo_smi_common_port1,
		MASTER_COMMON_PORT(0, 1), 0, SLAVE_COMMON(0)),
	DEFINE_MNODE(vdo_smi_common_port2,
		MASTER_COMMON_PORT(0, 2), 0, SLAVE_COMMON(0)),
	DEFINE_MNODE(vdo_smi_common_port3,
		MASTER_COMMON_PORT(0, 3), 0, SLAVE_COMMON(0)),
	DEFINE_MNODE(vdo_smi_common_port4,
		MASTER_COMMON_PORT(0, 4), 0, SLAVE_COMMON(0)),
	DEFINE_MNODE(vdo_smi_common_port5,
		MASTER_COMMON_PORT(0, 5), 0, SLAVE_COMMON(0)),
	DEFINE_MNODE(vdo_smi_common_port6,
		MASTER_COMMON_PORT(0, 6), 0, SLAVE_COMMON(0)),
	DEFINE_MNODE(vdo_smi_common_port7,
		MASTER_COMMON_PORT(0, 7), 0, SLAVE_COMMON(0)),

	DEFINE_MNODE(vpp_smi_common,
		SLAVE_COMMON(1), 0, MMQOS_NO_LINK),
	DEFINE_MNODE(vpp_smi_common_port0,
		MASTER_COMMON_PORT(1, 0), 0, SLAVE_COMMON(1)),
	DEFINE_MNODE(vpp_smi_common_port1,
		MASTER_COMMON_PORT(1, 1), 0, SLAVE_COMMON(1)),
	DEFINE_MNODE(vpp_smi_common_port2,
		MASTER_COMMON_PORT(1, 2), 0, SLAVE_COMMON(1)),
	DEFINE_MNODE(vpp_smi_common_port3,
		MASTER_COMMON_PORT(1, 3), 0, SLAVE_COMMON(1)),
	DEFINE_MNODE(vpp_smi_common_port4,
		MASTER_COMMON_PORT(1, 4), 0, SLAVE_COMMON(1)),
	DEFINE_MNODE(vpp_smi_common_port5,
		MASTER_COMMON_PORT(1, 5), 0, SLAVE_COMMON(1)),
	DEFINE_MNODE(vpp_smi_common_port6,
		MASTER_COMMON_PORT(1, 6), 0, SLAVE_COMMON(1)),
	DEFINE_MNODE(vpp_smi_common_port7,
		MASTER_COMMON_PORT(1, 7), 0, SLAVE_COMMON(1)),

	DEFINE_MNODE(vdo_smi_common_port8,
		MASTER_COMMON_PORT(0, 8), 0, SLAVE_COMMON(0)),

	DEFINE_MNODE(larb0, SLAVE_LARB(SMI_L0_ID), 0, MASTER_COMMON_PORT(0, 1)),
	DEFINE_MNODE(larb1, SLAVE_LARB(SMI_L1_ID), 0, MASTER_COMMON_PORT(1, 0)),
	DEFINE_MNODE(larb2, SLAVE_LARB(SMI_L2_ID), 0, MASTER_COMMON_PORT(0, 0)),
	DEFINE_MNODE(larb3, SLAVE_LARB(SMI_L3_ID), 0, MASTER_COMMON_PORT(1, 1)),
	DEFINE_MNODE(larb4, SLAVE_LARB(SMI_L4_ID), 0, MASTER_COMMON_PORT(1, 7)),
	DEFINE_MNODE(larb5, SLAVE_LARB(SMI_L5_ID), 0, MASTER_COMMON_PORT(0, 7)),
	DEFINE_MNODE(larb6, SLAVE_LARB(SMI_L6_ID), 0, MASTER_COMMON_PORT(1, 7)),
	DEFINE_MNODE(larb7, SLAVE_LARB(SMI_L7_ID), 0, MASTER_COMMON_PORT(1, 3)),
	DEFINE_MNODE(larb9, SLAVE_LARB(SMI_L9_ID), 0, MASTER_COMMON_PORT(0, 5)),
	DEFINE_MNODE(larb10, SLAVE_LARB(SMI_L10_ID), 0, MASTER_COMMON_PORT(0, 5)),
	DEFINE_MNODE(larb11a, SLAVE_LARB(SMI_L11A_ID), 0, MASTER_COMMON_PORT(0, 5)),
	DEFINE_MNODE(larb11b, SLAVE_LARB(SMI_L11B_ID), 0, MASTER_COMMON_PORT(1, 5)),
	DEFINE_MNODE(larb11c, SLAVE_LARB(SMI_L11C_ID), 0, MASTER_COMMON_PORT(0, 5)),
	DEFINE_MNODE(larb12, SLAVE_LARB(SMI_L12_ID), 0, MASTER_COMMON_PORT(1, 5)),
	DEFINE_MNODE(larb13, SLAVE_LARB(SMI_L13_ID), 0, MASTER_COMMON_PORT(0, 6)),
	DEFINE_MNODE(larb14, SLAVE_LARB(SMI_L14_ID), 0, MASTER_COMMON_PORT(1, 6)),
	DEFINE_MNODE(larb15, SLAVE_LARB(SMI_L15_ID), 0, MASTER_COMMON_PORT(1, 5)),
	DEFINE_MNODE(larb16a, SLAVE_LARB(SMI_L16A_ID), 0, MASTER_COMMON_PORT(1, 6)),
	DEFINE_MNODE(larb16b, SLAVE_LARB(SMI_L16B_ID), 0, MASTER_COMMON_PORT(0, 6)),
	DEFINE_MNODE(larb17a, SLAVE_LARB(SMI_L17A_ID), 0, MASTER_COMMON_PORT(1, 6)),
	DEFINE_MNODE(larb17b, SLAVE_LARB(SMI_L17B_ID), 0, MASTER_COMMON_PORT(0, 6)),
	DEFINE_MNODE(larb19, SLAVE_LARB(SMI_L19_ID), 0, MASTER_COMMON_PORT(0, 4)),
	DEFINE_MNODE(larb21, SLAVE_LARB(SMI_L21_ID), 0, MASTER_COMMON_PORT(0, 2)),
	DEFINE_MNODE(larb23, SLAVE_LARB(SMI_L23_ID), 0, MASTER_COMMON_PORT(1, 2)),
	DEFINE_MNODE(larb27, SLAVE_LARB(SMI_L27_ID), 0, MASTER_COMMON_PORT(1, 6)),

	//larb0
	DEFINE_MNODE(L0_DISP_RDMA1,
		MASTER_LARB_PORT(M4U_PORT_L0_DISP_RDMA1), 7, SLAVE_LARB(SMI_L0_ID)),
	DEFINE_MNODE(L0_DISP_WDMA0,
		MASTER_LARB_PORT(M4U_PORT_L0_DISP_WDMA0), 8, SLAVE_LARB(SMI_L0_ID)),
	DEFINE_MNODE(L0_DISP_OVL0_RDMA0,
		MASTER_LARB_PORT(M4U_PORT_L0_DISP_OVL0_RDMA0), 8, SLAVE_LARB(SMI_L0_ID)),
	DEFINE_MNODE(L0_DISP_OVL0_RDMA1,
		MASTER_LARB_PORT(M4U_PORT_L0_DISP_OVL0_RDMA1), 8, SLAVE_LARB(SMI_L0_ID)),
	DEFINE_MNODE(L0_DISP_OVL0_HDR,
		MASTER_LARB_PORT(M4U_PORT_L0_DISP_OVL0_HDR), 7, SLAVE_LARB(SMI_L0_ID)),
	DEFINE_MNODE(L0_DISP_POSTMASK0,
		MASTER_LARB_PORT(M4U_PORT_L0_DISP_POSTMASK0), 7, SLAVE_LARB(SMI_L0_ID)),
	DEFINE_MNODE(L0_DISP_FAKE_ENG0,
		MASTER_LARB_PORT(M4U_PORT_L0_DISP_FAKE_ENG0), 10, SLAVE_LARB(SMI_L0_ID)),

	//larb1
	DEFINE_MNODE(L1_DISP_RDMA0,
		MASTER_LARB_PORT(M4U_PORT_L1_DISP_RDMA0), 7, SLAVE_LARB(SMI_L1_ID)),
	DEFINE_MNODE(L1_DISP_WDMA1,
		MASTER_LARB_PORT(M4U_PORT_L1_DISP_WDMA1), 8, SLAVE_LARB(SMI_L1_ID)),
	DEFINE_MNODE(L1_DISP_OVL1_RDMA0,
		MASTER_LARB_PORT(M4U_PORT_L1_DISP_OVL1_RDMA0), 8, SLAVE_LARB(SMI_L1_ID)),
	DEFINE_MNODE(L1_DISP_OVL1_RDMA1,
		MASTER_LARB_PORT(M4U_PORT_L1_DISP_OVL1_RDMA1), 8, SLAVE_LARB(SMI_L1_ID)),
	DEFINE_MNODE(L1_DISP_OVL1_HDR,
		MASTER_LARB_PORT(M4U_PORT_L1_DISP_OVL1_HDR), 7, SLAVE_LARB(SMI_L1_ID)),
	DEFINE_MNODE(L1_DISP_WROT0,
		MASTER_LARB_PORT(M4U_PORT_L1_DISP_WROT0), 8, SLAVE_LARB(SMI_L1_ID)),
	DEFINE_MNODE(L1_DISP_FAKE_ENG1,
		MASTER_LARB_PORT(M4U_PORT_L1_DISP_FAKE_ENG1), 10, SLAVE_LARB(SMI_L1_ID)),

	//larb2
	DEFINE_MNODE(L2_MDP_RDMA0,
		MASTER_LARB_PORT(M4U_PORT_L2_MDP_RDMA0), 7, SLAVE_LARB(SMI_L2_ID)),
	DEFINE_MNODE(L2_MDP_RDMA2,
		MASTER_LARB_PORT(M4U_PORT_L2_MDP_RDMA2), 7, SLAVE_LARB(SMI_L2_ID)),
	DEFINE_MNODE(L2_MDP_RDMA4,
		MASTER_LARB_PORT(M4U_PORT_L2_MDP_RDMA4), 7, SLAVE_LARB(SMI_L2_ID)),
	DEFINE_MNODE(L2_MDP_RDMA6,
		MASTER_LARB_PORT(M4U_PORT_L2_MDP_RDMA6), 7, SLAVE_LARB(SMI_L2_ID)),
	DEFINE_MNODE(L2_DISP_FAKE1,
		MASTER_LARB_PORT(M4U_PORT_L2_DISP_FAKE1), 10, SLAVE_LARB(SMI_L2_ID)),
	//larb3
	DEFINE_MNODE(L3_MDP_RDMA1,
		MASTER_LARB_PORT(M4U_PORT_L3_MDP_RDMA1), 7, SLAVE_LARB(SMI_L3_ID)),
	DEFINE_MNODE(L3_MDP_RDMA3,
		MASTER_LARB_PORT(M4U_PORT_L3_MDP_RDMA3), 7, SLAVE_LARB(SMI_L3_ID)),
	DEFINE_MNODE(L3_MDP_RDMA5,
		MASTER_LARB_PORT(M4U_PORT_L3_MDP_RDMA5), 7, SLAVE_LARB(SMI_L3_ID)),
	DEFINE_MNODE(L3_MDP_RDMA7,
		MASTER_LARB_PORT(M4U_PORT_L3_MDP_RDMA7), 7, SLAVE_LARB(SMI_L3_ID)),
	DEFINE_MNODE(L3_HDR_DS_SMI,
		MASTER_LARB_PORT(M4U_PORT_L3_HDR_DS_SMI), 7, SLAVE_LARB(SMI_L3_ID)),
	DEFINE_MNODE(L3_HDR_ADL_SMI,
		MASTER_LARB_PORT(M4U_PORT_L3_HDR_ADL_SMI), 7, SLAVE_LARB(SMI_L3_ID)),
	DEFINE_MNODE(L3_DISP_FAKE1,
		MASTER_LARB_PORT(M4U_PORT_L3_DISP_FAKE1), 10, SLAVE_LARB(SMI_L3_ID)),
	//larb4
	DEFINE_MNODE(L4_MDP_RDMA,
		MASTER_LARB_PORT(M4U_PORT_L4_MDP_RDMA), 7, SLAVE_LARB(SMI_L4_ID)),
	DEFINE_MNODE(L4_MDP_FG,
		MASTER_LARB_PORT(M4U_PORT_L4_MDP_FG), 7, SLAVE_LARB(SMI_L4_ID)),
	DEFINE_MNODE(L4_MDP_OVL,
		MASTER_LARB_PORT(M4U_PORT_L4_MDP_OVL), 7, SLAVE_LARB(SMI_L4_ID)),
	DEFINE_MNODE(L4_MDP_WROT,
		MASTER_LARB_PORT(M4U_PORT_L4_MDP_WROT), 8, SLAVE_LARB(SMI_L4_ID)),
	DEFINE_MNODE(L4_FAKE_ENG,
		MASTER_LARB_PORT(M4U_PORT_L4_FAKE_ENG), 10, SLAVE_LARB(SMI_L4_ID)),
	DEFINE_MNODE(L4_DISP_RDMA,
		MASTER_LARB_PORT(M4U_PORT_L4_DISP_RDMA), 7, SLAVE_LARB(SMI_L4_ID)),
	DEFINE_MNODE(L4_DISP_WDMA,
		MASTER_LARB_PORT(M4U_PORT_L4_DISP_WDMA), 8, SLAVE_LARB(SMI_L4_ID)),

	//larb5
	DEFINE_MNODE(L5_SVPP1_MDP_RDMA,
		MASTER_LARB_PORT(M4U_PORT_L5_SVPP1_MDP_RDMA), 7, SLAVE_LARB(SMI_L5_ID)),
	DEFINE_MNODE(L5_SVPP1_MDP_FG,
		MASTER_LARB_PORT(M4U_PORT_L5_SVPP1_MDP_FG), 7, SLAVE_LARB(SMI_L5_ID)),
	DEFINE_MNODE(L5_SVPP1_MDP_OVL,
		MASTER_LARB_PORT(M4U_PORT_L5_SVPP1_MDP_OVL), 7, SLAVE_LARB(SMI_L5_ID)),
	DEFINE_MNODE(L5_SVPP1_MDP_WROT,
		MASTER_LARB_PORT(M4U_PORT_L5_SVPP1_MDP_WROT), 8, SLAVE_LARB(SMI_L5_ID)),
	DEFINE_MNODE(L5_SVPP2_MDP_RDMA,
		MASTER_LARB_PORT(M4U_PORT_L5_SVPP2_MDP_RDMA), 7, SLAVE_LARB(SMI_L5_ID)),
	DEFINE_MNODE(L5_SVPP2_MDP_FG,
		MASTER_LARB_PORT(M4U_PORT_L5_SVPP2_MDP_FG), 7, SLAVE_LARB(SMI_L5_ID)),
	DEFINE_MNODE(L5_SVPP2_MDP_WROT,
		MASTER_LARB_PORT(M4U_PORT_L5_SVPP2_MDP_WROT), 8, SLAVE_LARB(SMI_L5_ID)),
	DEFINE_MNODE(L5_LARB5_FAKE_ENG,
		MASTER_LARB_PORT(M4U_PORT_L5_LARB5_FAKE_ENG), 10, SLAVE_LARB(SMI_L5_ID)),
	//larb6
	DEFINE_MNODE(L6_SVPP3_MDP_RDMA,
		MASTER_LARB_PORT(M4U_PORT_L6_SVPP3_MDP_RDMA), 7, SLAVE_LARB(SMI_L6_ID)),
	DEFINE_MNODE(L6_SVPP3_MDP_FG,
		MASTER_LARB_PORT(M4U_PORT_L6_SVPP3_MDP_FG), 7, SLAVE_LARB(SMI_L6_ID)),
	DEFINE_MNODE(L6_SVPP3_MDP_WROT,
		MASTER_LARB_PORT(M4U_PORT_L6_SVPP3_MDP_WROT), 8, SLAVE_LARB(SMI_L6_ID)),
	DEFINE_MNODE(L6_LARB6_FAKE_ENG,
		MASTER_LARB_PORT(M4U_PORT_L6_LARB6_FAKE_ENG), 10, SLAVE_LARB(SMI_L6_ID)),
	//larb7
	DEFINE_MNODE(L7_WPE_RDMA_0,
		MASTER_LARB_PORT(M4U_PORT_L7_WPE_RDMA_0), 6, SLAVE_LARB(SMI_L7_ID)),
	DEFINE_MNODE(L7_WPE_RDMA_1,
		MASTER_LARB_PORT(M4U_PORT_L7_WPE_RDMA_1), 6, SLAVE_LARB(SMI_L7_ID)),
	DEFINE_MNODE(L7_WPE_WDMA_0,
		MASTER_LARB_PORT(M4U_PORT_L7_WPE_WDMA_0), 7, SLAVE_LARB(SMI_L7_ID)),
	//larb9
	DEFINE_MNODE(L9_IMGI_T1_A,
		MASTER_LARB_PORT(M4U_PORT_L9_IMGI_T1_A), 8, SLAVE_LARB(SMI_L9_ID)),
	DEFINE_MNODE(L9_UFDI_T1_A,
		MASTER_LARB_PORT(M4U_PORT_L9_UFDI_T1_A), 8, SLAVE_LARB(SMI_L9_ID)),
	DEFINE_MNODE(L9_IMGBI_T1_A,
		MASTER_LARB_PORT(M4U_PORT_L9_IMGBI_T1_A), 8, SLAVE_LARB(SMI_L9_ID)),
	DEFINE_MNODE(L9_IMGCI_T1_A,
		MASTER_LARB_PORT(M4U_PORT_L9_IMGCI_T1_A), 8, SLAVE_LARB(SMI_L9_ID)),
	DEFINE_MNODE(L9_SMTI_T1_A,
		MASTER_LARB_PORT(M4U_PORT_L9_SMTI_T1_A), 8, SLAVE_LARB(SMI_L9_ID)),
	DEFINE_MNODE(L9_SMTI_T4_A,
		MASTER_LARB_PORT(M4U_PORT_L9_SMTI_T4_A), 8, SLAVE_LARB(SMI_L9_ID)),
	DEFINE_MNODE(L9_TNCSTI_T1_A,
		MASTER_LARB_PORT(M4U_PORT_L9_TNCSTI_T1_A), 8, SLAVE_LARB(SMI_L9_ID)),
	DEFINE_MNODE(L9_TNCSTI_T4_A,
		MASTER_LARB_PORT(M4U_PORT_L9_TNCSTI_T4_A), 8, SLAVE_LARB(SMI_L9_ID)),
	DEFINE_MNODE(L9_YUVO_T1_A,
		MASTER_LARB_PORT(M4U_PORT_L9_YUVO_T1_A), 9, SLAVE_LARB(SMI_L9_ID)),
	DEFINE_MNODE(L9_YUVBO_T1_A,
		MASTER_LARB_PORT(M4U_PORT_L9_YUVBO_T1_A), 9, SLAVE_LARB(SMI_L9_ID)),
	DEFINE_MNODE(L9_YUVCO_T1_A,
		MASTER_LARB_PORT(M4U_PORT_L9_YUVCO_T1_A), 9, SLAVE_LARB(SMI_L9_ID)),
	DEFINE_MNODE(L9_TIMGO_T1_A,
		MASTER_LARB_PORT(M4U_PORT_L9_TIMGO_T1_A), 9, SLAVE_LARB(SMI_L9_ID)),
	DEFINE_MNODE(L9_YUVO_T2_A,
		MASTER_LARB_PORT(M4U_PORT_L9_YUVO_T2_A), 9, SLAVE_LARB(SMI_L9_ID)),
	DEFINE_MNODE(L9_YUVO_T5_A,
		MASTER_LARB_PORT(M4U_PORT_L9_YUVO_T5_A), 9, SLAVE_LARB(SMI_L9_ID)),
	DEFINE_MNODE(L9_IMGI_T1_B,
		MASTER_LARB_PORT(M4U_PORT_L9_IMGI_T1_B), 8, SLAVE_LARB(SMI_L9_ID)),
	DEFINE_MNODE(L9_IMGBI_T1_B,
		MASTER_LARB_PORT(M4U_PORT_L9_IMGBI_T1_B), 8, SLAVE_LARB(SMI_L9_ID)),
	DEFINE_MNODE(L9_IMGCI_T1_B,
		MASTER_LARB_PORT(M4U_PORT_L9_IMGCI_T1_B), 8, SLAVE_LARB(SMI_L9_ID)),
	DEFINE_MNODE(L9_SMTI_T4_B,
		MASTER_LARB_PORT(M4U_PORT_L9_SMTI_T4_B), 8, SLAVE_LARB(SMI_L9_ID)),
	DEFINE_MNODE(L9_TNCSO_T1_A,
		MASTER_LARB_PORT(M4U_PORT_L9_TNCSO_T1_A), 9, SLAVE_LARB(SMI_L9_ID)),
	DEFINE_MNODE(L9_SMTO_T1_A,
		MASTER_LARB_PORT(M4U_PORT_L9_SMTO_T1_A), 9, SLAVE_LARB(SMI_L9_ID)),
	DEFINE_MNODE(L9_SMTO_T4_A,
		MASTER_LARB_PORT(M4U_PORT_L9_SMTO_T4_A), 9, SLAVE_LARB(SMI_L9_ID)),
	DEFINE_MNODE(L9_TNCSTO_T1_A,
		MASTER_LARB_PORT(M4U_PORT_L9_TNCSTO_T1_A), 9, SLAVE_LARB(SMI_L9_ID)),
	DEFINE_MNODE(L9_YUVO_T2_B,
		MASTER_LARB_PORT(M4U_PORT_L9_YUVO_T2_B), 9, SLAVE_LARB(SMI_L9_ID)),
	DEFINE_MNODE(L9_YUVO_T5_B,
		MASTER_LARB_PORT(M4U_PORT_L9_YUVO_T5_B), 9, SLAVE_LARB(SMI_L9_ID)),
	DEFINE_MNODE(L9_SMTO_T4_B,
		MASTER_LARB_PORT(M4U_PORT_L9_SMTO_T4_B), 9, SLAVE_LARB(SMI_L9_ID)),

	//larb10
	DEFINE_MNODE(L10_IMGI_D1,
		MASTER_LARB_PORT(M4U_PORT_L10_IMGI_D1), 8, SLAVE_LARB(SMI_L10_ID)),
	DEFINE_MNODE(L10_IMGBI_D1,
		MASTER_LARB_PORT(M4U_PORT_L10_IMGBI_D1), 8, SLAVE_LARB(SMI_L10_ID)),
	DEFINE_MNODE(L10_IMGCI_D1,
		MASTER_LARB_PORT(M4U_PORT_L10_IMGCI_D1), 8, SLAVE_LARB(SMI_L10_ID)),
	DEFINE_MNODE(L10_IMGDI_D1,
		MASTER_LARB_PORT(M4U_PORT_L10_IMGDI_D1), 8, SLAVE_LARB(SMI_L10_ID)),
	DEFINE_MNODE(L10_DEPI_D1,
		MASTER_LARB_PORT(M4U_PORT_L10_DEPI_D1), 8, SLAVE_LARB(SMI_L10_ID)),
	DEFINE_MNODE(L10_DMGI_D1,
		MASTER_LARB_PORT(M4U_PORT_L10_DMGI_D1), 8, SLAVE_LARB(SMI_L10_ID)),
	DEFINE_MNODE(L10_SMTI_D1,
		MASTER_LARB_PORT(M4U_PORT_L10_SMTI_D1), 8, SLAVE_LARB(SMI_L10_ID)),
	DEFINE_MNODE(L10_RECI_D1,
		MASTER_LARB_PORT(M4U_PORT_L10_RECI_D1), 8, SLAVE_LARB(SMI_L10_ID)),
	DEFINE_MNODE(L10_RECI_D1_N,
		MASTER_LARB_PORT(M4U_PORT_L10_RECI_D1_N), 8, SLAVE_LARB(SMI_L10_ID)),
	DEFINE_MNODE(L10_TNRWI_D1,
		MASTER_LARB_PORT(M4U_PORT_L10_TNRWI_D1), 8, SLAVE_LARB(SMI_L10_ID)),
	DEFINE_MNODE(L10_TNRCI_D1,
		MASTER_LARB_PORT(M4U_PORT_L10_TNRCI_D1), 8, SLAVE_LARB(SMI_L10_ID)),
	DEFINE_MNODE(L10_TNRCI_D1_N,
		MASTER_LARB_PORT(M4U_PORT_L10_TNRCI_D1_N), 8, SLAVE_LARB(SMI_L10_ID)),
	DEFINE_MNODE(L10_IMG4O_D1,
		MASTER_LARB_PORT(M4U_PORT_L10_IMG4O_D1), 9, SLAVE_LARB(SMI_L10_ID)),
	DEFINE_MNODE(L10_IMG4BO_D1,
		MASTER_LARB_PORT(M4U_PORT_L10_IMG4BO_D1), 9, SLAVE_LARB(SMI_L10_ID)),
	DEFINE_MNODE(L10_SMTI_D8,
		MASTER_LARB_PORT(M4U_PORT_L10_SMTI_D8), 8, SLAVE_LARB(SMI_L10_ID)),
	DEFINE_MNODE(L10_SMTO_D1,
		MASTER_LARB_PORT(M4U_PORT_L10_SMTO_D1), 9, SLAVE_LARB(SMI_L10_ID)),
	DEFINE_MNODE(L10_TNRMO_D1,
		MASTER_LARB_PORT(M4U_PORT_L10_TNRMO_D1), 9, SLAVE_LARB(SMI_L10_ID)),
	DEFINE_MNODE(L10_TNRMO_D1_N,
		MASTER_LARB_PORT(M4U_PORT_L10_TNRMO_D1_N), 9, SLAVE_LARB(SMI_L10_ID)),
	DEFINE_MNODE(L10_SMTO_D8,
		MASTER_LARB_PORT(M4U_PORT_L10_SMTO_D8), 9, SLAVE_LARB(SMI_L10_ID)),
	DEFINE_MNODE(L10_DBGO_D1,
		MASTER_LARB_PORT(M4U_PORT_L10_DBGO_D1), 8, SLAVE_LARB(SMI_L10_ID)),

	//larb11a
	DEFINE_MNODE(L11A_WPE_RDMA_0,
		MASTER_LARB_PORT(M4U_PORT_L11A_WPE_RDMA_0), 8, SLAVE_LARB(SMI_L11A_ID)),
	DEFINE_MNODE(L11A_WPE_RDMA_1,
		MASTER_LARB_PORT(M4U_PORT_L11A_WPE_RDMA_1), 7, SLAVE_LARB(SMI_L11A_ID)),
	DEFINE_MNODE(L11A_WPE_RDMA_4P_0,
		MASTER_LARB_PORT(M4U_PORT_L11A_WPE_RDMA_4P_0), 8, SLAVE_LARB(SMI_L11A_ID)),
	DEFINE_MNODE(L11A_WPE_RDMA_4P_1,
		MASTER_LARB_PORT(M4U_PORT_L11A_WPE_RDMA_4P_1), 7, SLAVE_LARB(SMI_L11A_ID)),
	DEFINE_MNODE(L11A_WPE_CQ0,
		MASTER_LARB_PORT(M4U_PORT_L11A_WPE_CQ0), 8, SLAVE_LARB(SMI_L11A_ID)),
	DEFINE_MNODE(L11A_WPE_CQ1,
		MASTER_LARB_PORT(M4U_PORT_L11A_WPE_CQ1), 8, SLAVE_LARB(SMI_L11A_ID)),
	DEFINE_MNODE(L11A_PIMGI_P1,
		MASTER_LARB_PORT(M4U_PORT_L11A_PIMGI_P1), 8, SLAVE_LARB(SMI_L11A_ID)),
	DEFINE_MNODE(L11A_PIMGBI_P1,
		MASTER_LARB_PORT(M4U_PORT_L11A_PIMGBI_P1), 8, SLAVE_LARB(SMI_L11A_ID)),
	DEFINE_MNODE(L11A_PIMGCI_P1,
		MASTER_LARB_PORT(M4U_PORT_L11A_PIMGCI_P1), 8, SLAVE_LARB(SMI_L11A_ID)),
	DEFINE_MNODE(L11A_IMGI_T1_C,
		MASTER_LARB_PORT(M4U_PORT_L11A_IMGI_T1_C), 8, SLAVE_LARB(SMI_L11A_ID)),
	DEFINE_MNODE(L11A_IMGBI_T1_C,
		MASTER_LARB_PORT(M4U_PORT_L11A_IMGBI_T1_C), 8, SLAVE_LARB(SMI_L11A_ID)),
	DEFINE_MNODE(L11A_IMGCI_T1_C,
		MASTER_LARB_PORT(M4U_PORT_L11A_IMGCI_T1_C), 8, SLAVE_LARB(SMI_L11A_ID)),
	DEFINE_MNODE(L11A_SMTI_T1_C,
		MASTER_LARB_PORT(M4U_PORT_L11A_SMTI_T1_C), 8, SLAVE_LARB(SMI_L11A_ID)),
	DEFINE_MNODE(L11A_SMTI_T4_C,
		MASTER_LARB_PORT(M4U_PORT_L11A_SMTI_T4_C), 8, SLAVE_LARB(SMI_L11A_ID)),
	DEFINE_MNODE(L11A_SMTI_T6_C,
		MASTER_LARB_PORT(M4U_PORT_L11A_SMTI_T6_C), 8, SLAVE_LARB(SMI_L11A_ID)),
	DEFINE_MNODE(L11A_YUVO_T1_C,
		MASTER_LARB_PORT(M4U_PORT_L11A_YUVO_T1_C), 9, SLAVE_LARB(SMI_L11A_ID)),
	DEFINE_MNODE(L11A_YUVBO_T1_C,
		MASTER_LARB_PORT(M4U_PORT_L11A_YUVBO_T1_C), 9, SLAVE_LARB(SMI_L11A_ID)),
	DEFINE_MNODE(L11A_YUVCO_T1_C,
		MASTER_LARB_PORT(M4U_PORT_L11A_YUVCO_T1_C), 9, SLAVE_LARB(SMI_L11A_ID)),
	DEFINE_MNODE(L11A_WPE_WDMA_0,
		MASTER_LARB_PORT(M4U_PORT_L11A_WPE_WDMA_0), 9, SLAVE_LARB(SMI_L11A_ID)),
	DEFINE_MNODE(L11A_WPE_WDMA_4P_0,
		MASTER_LARB_PORT(M4U_PORT_L11A_WPE_WDMA_4P_0), 9, SLAVE_LARB(SMI_L11A_ID)),
	DEFINE_MNODE(L11A_WROT_P1,
		MASTER_LARB_PORT(M4U_PORT_L11A_WROT_P1), 9, SLAVE_LARB(SMI_L11A_ID)),
	DEFINE_MNODE(L11A_TCCSO_P1,
		MASTER_LARB_PORT(M4U_PORT_L11A_TCCSO_P1), 9, SLAVE_LARB(SMI_L11A_ID)),
	DEFINE_MNODE(L11A_TCCSI_P1,
		MASTER_LARB_PORT(M4U_PORT_L11A_TCCSI_P1), 8, SLAVE_LARB(SMI_L11A_ID)),
	DEFINE_MNODE(L11A_TIMGO_T1_C,
		MASTER_LARB_PORT(M4U_PORT_L11A_TIMGO_T1_C), 9, SLAVE_LARB(SMI_L11A_ID)),
	DEFINE_MNODE(L11A_YUVO_T2_C,
		MASTER_LARB_PORT(M4U_PORT_L11A_YUVO_T2_C), 9, SLAVE_LARB(SMI_L11A_ID)),
	DEFINE_MNODE(L11A_YUVO_T5_C,
		MASTER_LARB_PORT(M4U_PORT_L11A_YUVO_T5_C), 9, SLAVE_LARB(SMI_L11A_ID)),
	DEFINE_MNODE(L11A_SMTO_T1_C,
		MASTER_LARB_PORT(M4U_PORT_L11A_SMTO_T1_C), 9, SLAVE_LARB(SMI_L11A_ID)),
	DEFINE_MNODE(L11A_SMTO_T4_C,
		MASTER_LARB_PORT(M4U_PORT_L11A_SMTO_T4_C), 9, SLAVE_LARB(SMI_L11A_ID)),
	DEFINE_MNODE(L11A_SMTO_T6_C,
		MASTER_LARB_PORT(M4U_PORT_L11A_SMTO_T6_C), 9, SLAVE_LARB(SMI_L11A_ID)),
	DEFINE_MNODE(L11A_DBGO_T1_C,
		MASTER_LARB_PORT(M4U_PORT_L11A_DBGO_T1_C), 9, SLAVE_LARB(SMI_L11A_ID)),
	//larb11b
	DEFINE_MNODE(L11B_WPE_RDMA_0,
		MASTER_LARB_PORT(M4U_PORT_L11B_WPE_RDMA_0), 8, SLAVE_LARB(SMI_L11B_ID)),
	DEFINE_MNODE(L11B_WPE_RDMA_1,
		MASTER_LARB_PORT(M4U_PORT_L11B_WPE_RDMA_1), 7, SLAVE_LARB(SMI_L11B_ID)),
	DEFINE_MNODE(L11B_WPE_RDMA_4P_0,
		MASTER_LARB_PORT(M4U_PORT_L11B_WPE_RDMA_4P_0), 8, SLAVE_LARB(SMI_L11B_ID)),
	DEFINE_MNODE(L11B_WPE_RDMA_4P_1,
		MASTER_LARB_PORT(M4U_PORT_L11B_WPE_RDMA_4P_1), 7, SLAVE_LARB(SMI_L11B_ID)),
	DEFINE_MNODE(L11B_WPE_CQ0,
		MASTER_LARB_PORT(M4U_PORT_L11B_WPE_CQ0), 8, SLAVE_LARB(SMI_L11B_ID)),
	DEFINE_MNODE(L11B_WPE_CQ1,
		MASTER_LARB_PORT(M4U_PORT_L11B_WPE_CQ1), 8, SLAVE_LARB(SMI_L11B_ID)),
	DEFINE_MNODE(L11B_PIMGI_P1,
		MASTER_LARB_PORT(M4U_PORT_L11B_PIMGI_P1), 8, SLAVE_LARB(SMI_L11B_ID)),
	DEFINE_MNODE(L11B_PIMGBI_P1,
		MASTER_LARB_PORT(M4U_PORT_L11B_PIMGBI_P1), 8, SLAVE_LARB(SMI_L11B_ID)),
	DEFINE_MNODE(L11B_PIMGCI_P1,
		MASTER_LARB_PORT(M4U_PORT_L11B_PIMGCI_P1), 8, SLAVE_LARB(SMI_L11B_ID)),
	DEFINE_MNODE(L11B_IMGI_T1_C,
		MASTER_LARB_PORT(M4U_PORT_L11B_IMGI_T1_C), 8, SLAVE_LARB(SMI_L11B_ID)),
	DEFINE_MNODE(L11B_IMGBI_T1_C,
		MASTER_LARB_PORT(M4U_PORT_L11B_IMGBI_T1_C), 8, SLAVE_LARB(SMI_L11B_ID)),
	DEFINE_MNODE(L11B_IMGCI_T1_C,
		MASTER_LARB_PORT(M4U_PORT_L11B_IMGCI_T1_C), 8, SLAVE_LARB(SMI_L11B_ID)),
	DEFINE_MNODE(L11B_SMTI_T1_C,
		MASTER_LARB_PORT(M4U_PORT_L11B_SMTI_T1_C), 8, SLAVE_LARB(SMI_L11B_ID)),
	DEFINE_MNODE(L11B_SMTI_T4_C,
		MASTER_LARB_PORT(M4U_PORT_L11B_SMTI_T4_C), 8, SLAVE_LARB(SMI_L11B_ID)),
	DEFINE_MNODE(L11B_SMTI_T6_C,
		MASTER_LARB_PORT(M4U_PORT_L11B_SMTI_T6_C), 8, SLAVE_LARB(SMI_L11B_ID)),
	DEFINE_MNODE(L11B_YUVO_T1_C,
		MASTER_LARB_PORT(M4U_PORT_L11B_YUVO_T1_C), 9, SLAVE_LARB(SMI_L11B_ID)),
	DEFINE_MNODE(L11B_YUVBO_T1_C,
		MASTER_LARB_PORT(M4U_PORT_L11B_YUVBO_T1_C), 9, SLAVE_LARB(SMI_L11B_ID)),
	DEFINE_MNODE(L11B_YUVCO_T1_C,
		MASTER_LARB_PORT(M4U_PORT_L11B_YUVCO_T1_C), 9, SLAVE_LARB(SMI_L11B_ID)),
	DEFINE_MNODE(L11B_WPE_WDMA_0,
		MASTER_LARB_PORT(M4U_PORT_L11B_WPE_WDMA_0), 9, SLAVE_LARB(SMI_L11B_ID)),
	DEFINE_MNODE(L11B_WPE_WDMA_4P_0,
		MASTER_LARB_PORT(M4U_PORT_L11B_WPE_WDMA_4P_0), 9, SLAVE_LARB(SMI_L11B_ID)),
	DEFINE_MNODE(L11B_WROT_P1,
		MASTER_LARB_PORT(M4U_PORT_L11B_WROT_P1), 9, SLAVE_LARB(SMI_L11B_ID)),
	DEFINE_MNODE(L11B_TCCSO_P1,
		MASTER_LARB_PORT(M4U_PORT_L11B_TCCSO_P1), 9, SLAVE_LARB(SMI_L11B_ID)),
	DEFINE_MNODE(L11B_TCCSI_P1,
		MASTER_LARB_PORT(M4U_PORT_L11B_TCCSI_P1), 8, SLAVE_LARB(SMI_L11B_ID)),
	DEFINE_MNODE(L11B_TIMGO_T1_C,
		MASTER_LARB_PORT(M4U_PORT_L11B_TIMGO_T1_C), 9, SLAVE_LARB(SMI_L11B_ID)),
	DEFINE_MNODE(L11B_YUVO_T2_C,
		MASTER_LARB_PORT(M4U_PORT_L11B_YUVO_T2_C), 9, SLAVE_LARB(SMI_L11B_ID)),
	DEFINE_MNODE(L11B_YUVO_T5_C,
		MASTER_LARB_PORT(M4U_PORT_L11B_YUVO_T5_C), 9, SLAVE_LARB(SMI_L11B_ID)),
	DEFINE_MNODE(L11B_SMTO_T1_C,
		MASTER_LARB_PORT(M4U_PORT_L11B_SMTO_T1_C), 9, SLAVE_LARB(SMI_L11B_ID)),
	DEFINE_MNODE(L11B_SMTO_T4_C,
		MASTER_LARB_PORT(M4U_PORT_L11B_SMTO_T4_C), 9, SLAVE_LARB(SMI_L11B_ID)),
	DEFINE_MNODE(L11B_SMTO_T6_C,
		MASTER_LARB_PORT(M4U_PORT_L11B_SMTO_T6_C), 9, SLAVE_LARB(SMI_L11B_ID)),
	DEFINE_MNODE(L11B_DBGO_T1_C,
		MASTER_LARB_PORT(M4U_PORT_L11B_DBGO_T1_C), 9, SLAVE_LARB(SMI_L11B_ID)),

	//larb11c
	DEFINE_MNODE(L11C_WPE_RDMA_0,
		MASTER_LARB_PORT(M4U_PORT_L11C_WPE_RDMA_0), 8, SLAVE_LARB(SMI_L11C_ID)),
	DEFINE_MNODE(L11C_WPE_RDMA_1,
		MASTER_LARB_PORT(M4U_PORT_L11C_WPE_RDMA_1), 7, SLAVE_LARB(SMI_L11C_ID)),
	DEFINE_MNODE(L11C_WPE_RDMA_4P_0,
		MASTER_LARB_PORT(M4U_PORT_L11C_WPE_RDMA_4P_0), 8, SLAVE_LARB(SMI_L11C_ID)),
	DEFINE_MNODE(L11C_WPE_RDMA_4P_1,
		MASTER_LARB_PORT(M4U_PORT_L11C_WPE_RDMA_4P_1), 7, SLAVE_LARB(SMI_L11C_ID)),
	DEFINE_MNODE(L11C_WPE_CQ0,
		MASTER_LARB_PORT(M4U_PORT_L11C_WPE_CQ0), 8, SLAVE_LARB(SMI_L11C_ID)),
	DEFINE_MNODE(L11C_WPE_CQ1,
		MASTER_LARB_PORT(M4U_PORT_L11C_WPE_CQ1), 8, SLAVE_LARB(SMI_L11C_ID)),
	DEFINE_MNODE(L11C_PIMGI_P1,
		MASTER_LARB_PORT(M4U_PORT_L11C_PIMGI_P1), 8, SLAVE_LARB(SMI_L11C_ID)),
	DEFINE_MNODE(L11C_PIMGBI_P1,
		MASTER_LARB_PORT(M4U_PORT_L11C_PIMGBI_P1), 8, SLAVE_LARB(SMI_L11C_ID)),
	DEFINE_MNODE(L11C_PIMGCI_P1,
		MASTER_LARB_PORT(M4U_PORT_L11C_PIMGCI_P1), 8, SLAVE_LARB(SMI_L11C_ID)),
	DEFINE_MNODE(L11C_IMGI_T1_C,
		MASTER_LARB_PORT(M4U_PORT_L11C_IMGI_T1_C), 8, SLAVE_LARB(SMI_L11C_ID)),
	DEFINE_MNODE(L11C_IMGBI_T1_C,
		MASTER_LARB_PORT(M4U_PORT_L11C_IMGBI_T1_C), 8, SLAVE_LARB(SMI_L11C_ID)),
	DEFINE_MNODE(L11C_IMGCI_T1_C,
		MASTER_LARB_PORT(M4U_PORT_L11C_IMGCI_T1_C), 8, SLAVE_LARB(SMI_L11C_ID)),
	DEFINE_MNODE(L11C_SMTI_T1_C,
		MASTER_LARB_PORT(M4U_PORT_L11C_SMTI_T1_C), 8, SLAVE_LARB(SMI_L11C_ID)),
	DEFINE_MNODE(L11C_SMTI_T4_C,
		MASTER_LARB_PORT(M4U_PORT_L11C_SMTI_T4_C), 8, SLAVE_LARB(SMI_L11C_ID)),
	DEFINE_MNODE(L11C_SMTI_T6_C,
		MASTER_LARB_PORT(M4U_PORT_L11C_SMTI_T6_C), 8, SLAVE_LARB(SMI_L11C_ID)),
	DEFINE_MNODE(L11C_YUVO_T1_C,
		MASTER_LARB_PORT(M4U_PORT_L11C_YUVO_T1_C), 9, SLAVE_LARB(SMI_L11C_ID)),
	DEFINE_MNODE(L11C_YUVBO_T1_C,
		MASTER_LARB_PORT(M4U_PORT_L11C_YUVBO_T1_C), 9, SLAVE_LARB(SMI_L11C_ID)),
	DEFINE_MNODE(L11C_YUVCO_T1_C,
		MASTER_LARB_PORT(M4U_PORT_L11C_YUVCO_T1_C), 9, SLAVE_LARB(SMI_L11C_ID)),
	DEFINE_MNODE(L11C_WPE_WDMA_0,
		MASTER_LARB_PORT(M4U_PORT_L11C_WPE_WDMA_0), 9, SLAVE_LARB(SMI_L11C_ID)),
	DEFINE_MNODE(L11C_WPE_WDMA_4P_0,
		MASTER_LARB_PORT(M4U_PORT_L11C_WPE_WDMA_4P_0), 9, SLAVE_LARB(SMI_L11C_ID)),
	DEFINE_MNODE(L11C_WROT_P1,
		MASTER_LARB_PORT(M4U_PORT_L11C_WROT_P1), 9, SLAVE_LARB(SMI_L11C_ID)),
	DEFINE_MNODE(L11C_TCCSO_P1,
		MASTER_LARB_PORT(M4U_PORT_L11C_TCCSO_P1), 9, SLAVE_LARB(SMI_L11C_ID)),
	DEFINE_MNODE(L11C_TCCSI_P1,
		MASTER_LARB_PORT(M4U_PORT_L11C_TCCSI_P1), 8, SLAVE_LARB(SMI_L11C_ID)),
	DEFINE_MNODE(L11C_TIMGO_T1_C,
		MASTER_LARB_PORT(M4U_PORT_L11C_TIMGO_T1_C), 9, SLAVE_LARB(SMI_L11C_ID)),
	DEFINE_MNODE(L11C_YUVO_T2_C,
		MASTER_LARB_PORT(M4U_PORT_L11C_YUVO_T2_C), 9, SLAVE_LARB(SMI_L11C_ID)),
	DEFINE_MNODE(L11C_YUVO_T5_C,
		MASTER_LARB_PORT(M4U_PORT_L11C_YUVO_T5_C), 9, SLAVE_LARB(SMI_L11C_ID)),
	DEFINE_MNODE(L11C_SMTO_T1_C,
		MASTER_LARB_PORT(M4U_PORT_L11C_SMTO_T1_C), 9, SLAVE_LARB(SMI_L11C_ID)),
	DEFINE_MNODE(L11C_SMTO_T4_C,
		MASTER_LARB_PORT(M4U_PORT_L11C_SMTO_T4_C), 9, SLAVE_LARB(SMI_L11C_ID)),
	DEFINE_MNODE(L11C_SMTO_T6_C,
		MASTER_LARB_PORT(M4U_PORT_L11C_SMTO_T6_C), 9, SLAVE_LARB(SMI_L11C_ID)),
	DEFINE_MNODE(L11C_DBGO_T1_C,
		MASTER_LARB_PORT(M4U_PORT_L11C_DBGO_T1_C), 9, SLAVE_LARB(SMI_L11C_ID)),

	//larb12
	DEFINE_MNODE(L12_FDVT_RDA_0,
		MASTER_LARB_PORT(M4U_PORT_L12_FDVT_RDA_0), 8, SLAVE_LARB(SMI_L12_ID)),
	DEFINE_MNODE(L12_FDVT_RDB_0,
		MASTER_LARB_PORT(M4U_PORT_L12_FDVT_RDB_0), 8, SLAVE_LARB(SMI_L12_ID)),
	DEFINE_MNODE(L12_FDVT_WRA_0,
		MASTER_LARB_PORT(M4U_PORT_L12_FDVT_WRA_0), 9, SLAVE_LARB(SMI_L12_ID)),
	DEFINE_MNODE(L12_FDVT_WRB_0,
		MASTER_LARB_PORT(M4U_PORT_L12_FDVT_WRB_0), 9, SLAVE_LARB(SMI_L12_ID)),
	DEFINE_MNODE(L12_ME_RDMA,
		MASTER_LARB_PORT(M4U_PORT_L12_ME_RDMA), 8, SLAVE_LARB(SMI_L12_ID)),
	DEFINE_MNODE(L12_ME_WDMA,
		MASTER_LARB_PORT(M4U_PORT_L12_ME_WDMA), 9, SLAVE_LARB(SMI_L12_ID)),
	DEFINE_MNODE(L12_DVS_RDMA,
		MASTER_LARB_PORT(M4U_PORT_L12_DVS_RDMA), 8, SLAVE_LARB(SMI_L12_ID)),
	DEFINE_MNODE(L12_DVS_WDMA,
		MASTER_LARB_PORT(M4U_PORT_L12_DVS_WDMA), 9, SLAVE_LARB(SMI_L12_ID)),
	DEFINE_MNODE(L12_DVP_RDMA,
		MASTER_LARB_PORT(M4U_PORT_L12_DVP_RDMA), 8, SLAVE_LARB(SMI_L12_ID)),
	DEFINE_MNODE(L12_DVP_WDMA,
		MASTER_LARB_PORT(M4U_PORT_L12_DVP_WDMA), 9, SLAVE_LARB(SMI_L12_ID)),
	DEFINE_MNODE(L12_FDVT_2ND_RDA_0,
		MASTER_LARB_PORT(M4U_PORT_L12_FDVT_2ND_RDA_0), 8, SLAVE_LARB(SMI_L12_ID)),
	DEFINE_MNODE(L12_FDVT_2ND_RDB_0,
		MASTER_LARB_PORT(M4U_PORT_L12_FDVT_2ND_RDB_0), 8, SLAVE_LARB(SMI_L12_ID)),
	DEFINE_MNODE(L12_FDVT_2ND_WRA_0,
		MASTER_LARB_PORT(M4U_PORT_L12_FDVT_2ND_WRA_0), 9, SLAVE_LARB(SMI_L12_ID)),
	DEFINE_MNODE(L12_FDVT_2ND_WRB_0,
		MASTER_LARB_PORT(M4U_PORT_L12_FDVT_2ND_WRB_0), 9, SLAVE_LARB(SMI_L12_ID)),
	DEFINE_MNODE(L12_DHZEI_E1,
		MASTER_LARB_PORT(M4U_PORT_L12_DHZEI_E1), 8, SLAVE_LARB(SMI_L12_ID)),
	DEFINE_MNODE(L12_DHZEO_E1,
		MASTER_LARB_PORT(M4U_PORT_L12_DHZEO_E1), 9, SLAVE_LARB(SMI_L12_ID)),
	//larb13
	DEFINE_MNODE(L13_CAMSV_CQI_E1,
		MASTER_LARB_PORT(M4U_PORT_L13_CAMSV_CQI_E1), 8, SLAVE_LARB(SMI_L13_ID)),
	DEFINE_MNODE(L13_CAMSV_CQI_E2,
		MASTER_LARB_PORT(M4U_PORT_L13_CAMSV_CQI_E2), 8, SLAVE_LARB(SMI_L13_ID)),
	DEFINE_MNODE(L13_GCAMSV_A_IMGO_1,
		MASTER_LARB_PORT(M4U_PORT_L13_GCAMSV_A_IMGO_1), 9, SLAVE_LARB(SMI_L13_ID)),
	DEFINE_MNODE(L13_GCAMSV_C_IMGO_1,
		MASTER_LARB_PORT(M4U_PORT_L13_GCAMSV_C_IMGO_1), 9, SLAVE_LARB(SMI_L13_ID)),
	DEFINE_MNODE(L13_GCAMSV_A_IMGO_2,
		MASTER_LARB_PORT(M4U_PORT_L13_GCAMSV_A_IMGO_2), 9, SLAVE_LARB(SMI_L13_ID)),
	DEFINE_MNODE(L13_GCAMSV_C_IMGO_2,
		MASTER_LARB_PORT(M4U_PORT_L13_GCAMSV_C_IMGO_2), 9, SLAVE_LARB(SMI_L13_ID)),
	DEFINE_MNODE(L13_PDAI_A_0,
		MASTER_LARB_PORT(M4U_PORT_L13_PDAI_A_0), 8, SLAVE_LARB(SMI_L13_ID)),
	DEFINE_MNODE(L13_PDAI_A_1,
		MASTER_LARB_PORT(M4U_PORT_L13_PDAI_A_1), 8, SLAVE_LARB(SMI_L13_ID)),
	DEFINE_MNODE(L13_CAMSV_CQI_B_E1,
		MASTER_LARB_PORT(M4U_PORT_L13_CAMSV_CQI_B_E1), 8, SLAVE_LARB(SMI_L13_ID)),
	DEFINE_MNODE(L13_CAMSV_CQI_B_E2,
		MASTER_LARB_PORT(M4U_PORT_L13_CAMSV_CQI_B_E2), 8, SLAVE_LARB(SMI_L13_ID)),
	DEFINE_MNODE(L13_CAMSV_CQI_C_E1,
		MASTER_LARB_PORT(M4U_PORT_L13_CAMSV_CQI_C_E1), 8, SLAVE_LARB(SMI_L13_ID)),
	DEFINE_MNODE(L13_CAMSV_CQI_C_E2,
		MASTER_LARB_PORT(M4U_PORT_L13_CAMSV_CQI_C_E2), 8, SLAVE_LARB(SMI_L13_ID)),
	DEFINE_MNODE(L13_GCAMSV_E_IMGO_1,
		MASTER_LARB_PORT(M4U_PORT_L13_GCAMSV_E_IMGO_1), 9, SLAVE_LARB(SMI_L13_ID)),
	DEFINE_MNODE(L13_GCAMSV_E_IMGO_2,
		MASTER_LARB_PORT(M4U_PORT_L13_GCAMSV_E_IMGO_2), 9, SLAVE_LARB(SMI_L13_ID)),
	DEFINE_MNODE(L13_GCAMSV_A_UFEO_1,
		MASTER_LARB_PORT(M4U_PORT_L13_GCAMSV_A_UFEO_1), 9, SLAVE_LARB(SMI_L13_ID)),
	DEFINE_MNODE(L13_GCAMSV_C_UFEO_1,
		MASTER_LARB_PORT(M4U_PORT_L13_GCAMSV_C_UFEO_1), 9, SLAVE_LARB(SMI_L13_ID)),
	DEFINE_MNODE(L13_GCAMSV_A_UFEO_2,
		MASTER_LARB_PORT(M4U_PORT_L13_GCAMSV_A_UFEO_2), 9, SLAVE_LARB(SMI_L13_ID)),
	DEFINE_MNODE(L13_GCAMSV_C_UFEO_2,
		MASTER_LARB_PORT(M4U_PORT_L13_GCAMSV_C_UFEO_2), 9, SLAVE_LARB(SMI_L13_ID)),
	DEFINE_MNODE(L13_GCAMSV_E_UFEO_1,
		MASTER_LARB_PORT(M4U_PORT_L13_GCAMSV_E_UFEO_1), 9, SLAVE_LARB(SMI_L13_ID)),
	DEFINE_MNODE(L13_GCAMSV_E_UFEO_2,
		MASTER_LARB_PORT(M4U_PORT_L13_GCAMSV_E_UFEO_2), 9, SLAVE_LARB(SMI_L13_ID)),
	DEFINE_MNODE(L13_GCAMSV_G_IMGO_1,
		MASTER_LARB_PORT(M4U_PORT_L13_GCAMSV_G_IMGO_1), 9, SLAVE_LARB(SMI_L13_ID)),
	DEFINE_MNODE(L13_GCAMSV_G_IMGO_2,
		MASTER_LARB_PORT(M4U_PORT_L13_GCAMSV_G_IMGO_2), 9, SLAVE_LARB(SMI_L13_ID)),
	DEFINE_MNODE(L13_PDAO_A,
		MASTER_LARB_PORT(M4U_PORT_L13_PDAO_A), 9, SLAVE_LARB(SMI_L13_ID)),
	DEFINE_MNODE(L13_PDAO_C,
		MASTER_LARB_PORT(M4U_PORT_L13_PDAO_C), 9, SLAVE_LARB(SMI_L13_ID)),
	//larb14
	DEFINE_MNODE(L14_GCAMSV_B_IMGO_1,
		MASTER_LARB_PORT(M4U_PORT_L14_GCAMSV_B_IMGO_1), 9, SLAVE_LARB(SMI_L14_ID)),
	DEFINE_MNODE(L14_GCAMSV_B_IMGO_2,
		MASTER_LARB_PORT(M4U_PORT_L14_GCAMSV_B_IMGO_2), 9, SLAVE_LARB(SMI_L14_ID)),
	DEFINE_MNODE(L14_SCAMSV_A_IMGO_1,
		MASTER_LARB_PORT(M4U_PORT_L14_SCAMSV_A_IMGO_1), 9, SLAVE_LARB(SMI_L14_ID)),
	DEFINE_MNODE(L14_SCAMSV_A_IMGO_2,
		MASTER_LARB_PORT(M4U_PORT_L14_SCAMSV_A_IMGO_2), 9, SLAVE_LARB(SMI_L14_ID)),
	DEFINE_MNODE(L14_SCAMSV_B_IMGO_1,
		MASTER_LARB_PORT(M4U_PORT_L14_SCAMSV_B_IMGO_1), 9, SLAVE_LARB(SMI_L14_ID)),
	DEFINE_MNODE(L14_SCAMSV_B_IMGO_2,
		MASTER_LARB_PORT(M4U_PORT_L14_SCAMSV_B_IMGO_2), 9, SLAVE_LARB(SMI_L14_ID)),
	DEFINE_MNODE(L14_PDAI_B_0,
		MASTER_LARB_PORT(M4U_PORT_L14_PDAI_B_0), 8, SLAVE_LARB(SMI_L14_ID)),
	DEFINE_MNODE(L14_PDAI_B_1,
		MASTER_LARB_PORT(M4U_PORT_L14_PDAI_B_1), 8, SLAVE_LARB(SMI_L14_ID)),
	DEFINE_MNODE(L14_GCAMSV_D_IMGO_1,
		MASTER_LARB_PORT(M4U_PORT_L14_GCAMSV_D_IMGO_1), 9, SLAVE_LARB(SMI_L14_ID)),
	DEFINE_MNODE(L14_GCAMSV_D_IMGO_2,
		MASTER_LARB_PORT(M4U_PORT_L14_GCAMSV_D_IMGO_2), 9, SLAVE_LARB(SMI_L14_ID)),
	DEFINE_MNODE(L14_GCAMSV_F_IMGO_1,
		MASTER_LARB_PORT(M4U_PORT_L14_GCAMSV_F_IMGO_1), 9, SLAVE_LARB(SMI_L14_ID)),
	DEFINE_MNODE(L14_GCAMSV_F_IMGO_2,
		MASTER_LARB_PORT(M4U_PORT_L14_GCAMSV_F_IMGO_2), 9, SLAVE_LARB(SMI_L14_ID)),
	DEFINE_MNODE(L14_GCAMSV_H_IMGO_1,
		MASTER_LARB_PORT(M4U_PORT_L14_GCAMSV_H_IMGO_1), 9, SLAVE_LARB(SMI_L14_ID)),
	DEFINE_MNODE(L14_GCAMSV_H_IMGO_2,
		MASTER_LARB_PORT(M4U_PORT_L14_GCAMSV_H_IMGO_2), 9, SLAVE_LARB(SMI_L14_ID)),
	DEFINE_MNODE(L14_GCAMSV_B_UFEO_1,
		MASTER_LARB_PORT(M4U_PORT_L14_GCAMSV_B_UFEO_1), 9, SLAVE_LARB(SMI_L14_ID)),
	DEFINE_MNODE(L14_GCAMSV_B_UFEO_2,
		MASTER_LARB_PORT(M4U_PORT_L14_GCAMSV_B_UFEO_2), 9, SLAVE_LARB(SMI_L14_ID)),
	DEFINE_MNODE(L14_GCAMSV_D_UFEO_1,
		MASTER_LARB_PORT(M4U_PORT_L14_GCAMSV_D_UFEO_1), 9, SLAVE_LARB(SMI_L14_ID)),
	DEFINE_MNODE(L14_GCAMSV_D_UFEO_2,
		MASTER_LARB_PORT(M4U_PORT_L14_GCAMSV_D_UFEO_2), 9, SLAVE_LARB(SMI_L14_ID)),
	DEFINE_MNODE(L14_PDAO_B,
		MASTER_LARB_PORT(M4U_PORT_L14_PDAO_B), 9, SLAVE_LARB(SMI_L14_ID)),
	DEFINE_MNODE(L14_IPUI,
		MASTER_LARB_PORT(M4U_PORT_L14_IPUI), 8, SLAVE_LARB(SMI_L14_ID)),
	DEFINE_MNODE(L14_IPUO,
		MASTER_LARB_PORT(M4U_PORT_L14_IPUO), 9, SLAVE_LARB(SMI_L14_ID)),
	DEFINE_MNODE(L14_IPU3O,
		MASTER_LARB_PORT(M4U_PORT_L14_IPU3O), 9, SLAVE_LARB(SMI_L14_ID)),
	DEFINE_MNODE(L14_FAKE,
		MASTER_LARB_PORT(M4U_PORT_L14_FAKE), 9, SLAVE_LARB(SMI_L14_ID)),
	//larb15
	DEFINE_MNODE(L15_VIPI_D1,
		MASTER_LARB_PORT(M4U_PORT_L15_VIPI_D1), 8, SLAVE_LARB(SMI_L15_ID)),
	DEFINE_MNODE(L15_VIPBI_D1,
		MASTER_LARB_PORT(M4U_PORT_L15_VIPBI_D1), 8, SLAVE_LARB(SMI_L15_ID)),
	DEFINE_MNODE(L15_SMTI_D6,
		MASTER_LARB_PORT(M4U_PORT_L15_SMTI_D6), 8, SLAVE_LARB(SMI_L15_ID)),
	DEFINE_MNODE(L15_TNCSTI_D1,
		MASTER_LARB_PORT(M4U_PORT_L15_TNCSTI_D1), 8, SLAVE_LARB(SMI_L15_ID)),
	DEFINE_MNODE(L15_TNCSTI_D4,
		MASTER_LARB_PORT(M4U_PORT_L15_TNCSTI_D4), 8, SLAVE_LARB(SMI_L15_ID)),
	DEFINE_MNODE(L15_SMTI_D4,
		MASTER_LARB_PORT(M4U_PORT_L15_SMTI_D4), 8, SLAVE_LARB(SMI_L15_ID)),
	DEFINE_MNODE(L15_IMG3O_D1,
		MASTER_LARB_PORT(M4U_PORT_L15_IMG3O_D1), 9, SLAVE_LARB(SMI_L15_ID)),
	DEFINE_MNODE(L15_IMG3BO_D1,
		MASTER_LARB_PORT(M4U_PORT_L15_IMG3BO_D1), 9, SLAVE_LARB(SMI_L15_ID)),
	DEFINE_MNODE(L15_IMG3CO_D1,
		MASTER_LARB_PORT(M4U_PORT_L15_IMG3CO_D1), 9, SLAVE_LARB(SMI_L15_ID)),
	DEFINE_MNODE(L15_IMG2O_D1,
		MASTER_LARB_PORT(M4U_PORT_L15_IMG2O_D1), 9, SLAVE_LARB(SMI_L15_ID)),
	DEFINE_MNODE(L15_SMTI_D9,
		MASTER_LARB_PORT(M4U_PORT_L15_SMTI_D9), 8, SLAVE_LARB(SMI_L15_ID)),
	DEFINE_MNODE(L15_SMTO_D4,
		MASTER_LARB_PORT(M4U_PORT_L15_SMTO_D4), 9, SLAVE_LARB(SMI_L15_ID)),
	DEFINE_MNODE(L15_FEO_D1,
		MASTER_LARB_PORT(M4U_PORT_L15_FEO_D1), 9, SLAVE_LARB(SMI_L15_ID)),
	DEFINE_MNODE(L15_TNCSO_D1,
		MASTER_LARB_PORT(M4U_PORT_L15_TNCSO_D1), 9, SLAVE_LARB(SMI_L15_ID)),
	DEFINE_MNODE(L15_TNCSTO_D1,
		MASTER_LARB_PORT(M4U_PORT_L15_TNCSTO_D1), 9, SLAVE_LARB(SMI_L15_ID)),
	DEFINE_MNODE(L15_SMTO_D6,
		MASTER_LARB_PORT(M4U_PORT_L15_SMTO_D6), 9, SLAVE_LARB(SMI_L15_ID)),
	DEFINE_MNODE(L15_SMTO_D9,
		MASTER_LARB_PORT(M4U_PORT_L15_SMTO_D9), 9, SLAVE_LARB(SMI_L15_ID)),
	DEFINE_MNODE(L15_TNCO_D1,
		MASTER_LARB_PORT(M4U_PORT_L15_TNCO_D1), 9, SLAVE_LARB(SMI_L15_ID)),
	DEFINE_MNODE(L15_TNCO_D1_N,
		MASTER_LARB_PORT(M4U_PORT_L15_TNCO_D1_N), 9, SLAVE_LARB(SMI_L15_ID)),

	//larb16a
	DEFINE_MNODE(L16A_IMGO_R1,
		MASTER_LARB_PORT(M4U_PORT_L16A_IMGO_R1), 8, SLAVE_LARB(SMI_L16A_ID)),
	DEFINE_MNODE(L16A_CQI_R1,
		MASTER_LARB_PORT(M4U_PORT_L16A_CQI_R1), 7, SLAVE_LARB(SMI_L16A_ID)),
	DEFINE_MNODE(L16A_CQI_R2,
		MASTER_LARB_PORT(M4U_PORT_L16A_CQI_R2), 7, SLAVE_LARB(SMI_L16A_ID)),
	DEFINE_MNODE(L16A_BPCI_R1,
		MASTER_LARB_PORT(M4U_PORT_L16A_BPCI_R1), 7, SLAVE_LARB(SMI_L16A_ID)),
	DEFINE_MNODE(L16A_LSCI_R1,
		MASTER_LARB_PORT(M4U_PORT_L16A_LSCI_R1), 7, SLAVE_LARB(SMI_L16A_ID)),
	DEFINE_MNODE(L16A_RAWI_R2,
		MASTER_LARB_PORT(M4U_PORT_L16A_RAWI_R2), 7, SLAVE_LARB(SMI_L16A_ID)),
	DEFINE_MNODE(L16A_RAWI_R3,
		MASTER_LARB_PORT(M4U_PORT_L16A_RAWI_R3), 7, SLAVE_LARB(SMI_L16A_ID)),
	DEFINE_MNODE(L16A_UFDI_R2,
		MASTER_LARB_PORT(M4U_PORT_L16A_UFDI_R2), 7, SLAVE_LARB(SMI_L16A_ID)),
	DEFINE_MNODE(L16A_UFDI_R3,
		MASTER_LARB_PORT(M4U_PORT_L16A_UFDI_R3), 7, SLAVE_LARB(SMI_L16A_ID)),
	DEFINE_MNODE(L16A_RAWI_R4,
		MASTER_LARB_PORT(M4U_PORT_L16A_RAWI_R4), 7, SLAVE_LARB(SMI_L16A_ID)),
	DEFINE_MNODE(L16A_RAWI_R5,
		MASTER_LARB_PORT(M4U_PORT_L16A_RAWI_R5), 7, SLAVE_LARB(SMI_L16A_ID)),
	DEFINE_MNODE(L16A_AAI_R1,
		MASTER_LARB_PORT(M4U_PORT_L16A_AAI_R1), 7, SLAVE_LARB(SMI_L16A_ID)),
	DEFINE_MNODE(L16A_UFDI_R5,
		MASTER_LARB_PORT(M4U_PORT_L16A_UFDI_R5), 7, SLAVE_LARB(SMI_L16A_ID)),
	DEFINE_MNODE(L16A_FHO_R1,
		MASTER_LARB_PORT(M4U_PORT_L16A_FHO_R1), 8, SLAVE_LARB(SMI_L16A_ID)),
	DEFINE_MNODE(L16A_AAO_R1,
		MASTER_LARB_PORT(M4U_PORT_L16A_AAO_R1), 8, SLAVE_LARB(SMI_L16A_ID)),
	DEFINE_MNODE(L16A_TSFSO_R1,
		MASTER_LARB_PORT(M4U_PORT_L16A_TSFSO_R1), 8, SLAVE_LARB(SMI_L16A_ID)),
	DEFINE_MNODE(L16A_FLKO_R1,
		MASTER_LARB_PORT(M4U_PORT_L16A_FLKO_R1), 8, SLAVE_LARB(SMI_L16A_ID)),

	//larb16b
	DEFINE_MNODE(L16B_IMGO_R1,
		MASTER_LARB_PORT(M4U_PORT_L16B_IMGO_R1), 8, SLAVE_LARB(SMI_L16B_ID)),
	DEFINE_MNODE(L16B_CQI_R1,
		MASTER_LARB_PORT(M4U_PORT_L16B_CQI_R1), 7, SLAVE_LARB(SMI_L16B_ID)),
	DEFINE_MNODE(L16B_CQI_R2,
		MASTER_LARB_PORT(M4U_PORT_L16B_CQI_R2), 7, SLAVE_LARB(SMI_L16B_ID)),
	DEFINE_MNODE(L16B_BPCI_R1,
		MASTER_LARB_PORT(M4U_PORT_L16B_BPCI_R1), 7, SLAVE_LARB(SMI_L16B_ID)),
	DEFINE_MNODE(L16B_LSCI_R1,
		MASTER_LARB_PORT(M4U_PORT_L16B_LSCI_R1), 7, SLAVE_LARB(SMI_L16B_ID)),
	DEFINE_MNODE(L16B_RAWI_R2,
		MASTER_LARB_PORT(M4U_PORT_L16B_RAWI_R2), 7, SLAVE_LARB(SMI_L16B_ID)),
	DEFINE_MNODE(L16B_RAWI_R3,
		MASTER_LARB_PORT(M4U_PORT_L16B_RAWI_R3), 7, SLAVE_LARB(SMI_L16B_ID)),
	DEFINE_MNODE(L16B_UFDI_R2,
		MASTER_LARB_PORT(M4U_PORT_L16B_UFDI_R2), 7, SLAVE_LARB(SMI_L16B_ID)),
	DEFINE_MNODE(L16B_UFDI_R3,
		MASTER_LARB_PORT(M4U_PORT_L16B_UFDI_R3), 7, SLAVE_LARB(SMI_L16B_ID)),
	DEFINE_MNODE(L16B_RAWI_R4,
		MASTER_LARB_PORT(M4U_PORT_L16B_RAWI_R4), 7, SLAVE_LARB(SMI_L16B_ID)),
	DEFINE_MNODE(L16B_RAWI_R5,
		MASTER_LARB_PORT(M4U_PORT_L16B_RAWI_R5), 7, SLAVE_LARB(SMI_L16B_ID)),
	DEFINE_MNODE(L16B_AAI_R1,
		MASTER_LARB_PORT(M4U_PORT_L16B_AAI_R1), 7, SLAVE_LARB(SMI_L16B_ID)),
	DEFINE_MNODE(L16B_UFDI_R5,
		MASTER_LARB_PORT(M4U_PORT_L16B_UFDI_R5), 7, SLAVE_LARB(SMI_L16B_ID)),
	DEFINE_MNODE(L16B_FHO_R1,
		MASTER_LARB_PORT(M4U_PORT_L16B_FHO_R1), 8, SLAVE_LARB(SMI_L16B_ID)),
	DEFINE_MNODE(L16B_AAO_R1,
		MASTER_LARB_PORT(M4U_PORT_L16B_AAO_R1), 8, SLAVE_LARB(SMI_L16B_ID)),
	DEFINE_MNODE(L16B_TSFSO_R1,
		MASTER_LARB_PORT(M4U_PORT_L16B_TSFSO_R1), 8, SLAVE_LARB(SMI_L16B_ID)),
	DEFINE_MNODE(L16B_FLKO_R1,
		MASTER_LARB_PORT(M4U_PORT_L16B_FLKO_R1), 8, SLAVE_LARB(SMI_L16B_ID)),

	//larb17a
	DEFINE_MNODE(L17A_YUVO_R1,
		MASTER_LARB_PORT(M4U_PORT_L17A_YUVO_R1), 8, SLAVE_LARB(SMI_L17A_ID)),
	DEFINE_MNODE(L17A_YUVO_R3,
		MASTER_LARB_PORT(M4U_PORT_L17A_YUVO_R3), 8, SLAVE_LARB(SMI_L17A_ID)),
	DEFINE_MNODE(L17A_YUVCO_R1,
		MASTER_LARB_PORT(M4U_PORT_L17A_YUVCO_R1), 8, SLAVE_LARB(SMI_L17A_ID)),
	DEFINE_MNODE(L17A_YUVO_R2,
		MASTER_LARB_PORT(M4U_PORT_L17A_YUVO_R2), 8, SLAVE_LARB(SMI_L17A_ID)),
	DEFINE_MNODE(L17A_RZH1N2TO_R1,
		MASTER_LARB_PORT(M4U_PORT_L17A_RZH1N2TO_R1), 8, SLAVE_LARB(SMI_L17A_ID)),
	DEFINE_MNODE(L17A_DRZS4NO_R1,
		MASTER_LARB_PORT(M4U_PORT_L17A_DRZS4NO_R1), 8, SLAVE_LARB(SMI_L17A_ID)),
	DEFINE_MNODE(L17A_TNCSO_R1,
		MASTER_LARB_PORT(M4U_PORT_L17A_TNCSO_R1), 8, SLAVE_LARB(SMI_L17A_ID)),
	//larb17b
	DEFINE_MNODE(L17B_YUVO_R1,
		MASTER_LARB_PORT(M4U_PORT_L17B_YUVO_R1), 8, SLAVE_LARB(SMI_L17B_ID)),
	DEFINE_MNODE(L17B_YUVO_R3,
		MASTER_LARB_PORT(M4U_PORT_L17B_YUVO_R3), 8, SLAVE_LARB(SMI_L17B_ID)),
	DEFINE_MNODE(L17B_YUVCO_R1,
		MASTER_LARB_PORT(M4U_PORT_L17B_YUVCO_R1), 8, SLAVE_LARB(SMI_L17B_ID)),
	DEFINE_MNODE(L17B_YUVO_R2,
		MASTER_LARB_PORT(M4U_PORT_L17B_YUVO_R2), 8, SLAVE_LARB(SMI_L17B_ID)),
	DEFINE_MNODE(L17B_RZH1N2TO_R1,
		MASTER_LARB_PORT(M4U_PORT_L17B_RZH1N2TO_R1), 8, SLAVE_LARB(SMI_L17B_ID)),
	DEFINE_MNODE(L17B_DRZS4NO_R1,
		MASTER_LARB_PORT(M4U_PORT_L17B_DRZS4NO_R1), 8, SLAVE_LARB(SMI_L17B_ID)),
	DEFINE_MNODE(L17B_TNCSO_R1,
		MASTER_LARB_PORT(M4U_PORT_L17B_TNCSO_R1), 8, SLAVE_LARB(SMI_L17B_ID)),

	//larb19
	DEFINE_MNODE(L19_VENC_RCPU,
		MASTER_LARB_PORT(M4U_PORT_L19_VENC_RCPU), 8, SLAVE_LARB(SMI_L19_ID)),
	DEFINE_MNODE(L19_VENC_REC,
		MASTER_LARB_PORT(M4U_PORT_L19_VENC_REC), 8, SLAVE_LARB(SMI_L19_ID)),
	DEFINE_MNODE(L19_VENC_BSDMA,
		MASTER_LARB_PORT(M4U_PORT_L19_VENC_BSDMA), 8, SLAVE_LARB(SMI_L19_ID)),
	DEFINE_MNODE(L19_VENC_SV_COMV,
		MASTER_LARB_PORT(M4U_PORT_L19_VENC_SV_COMV), 7, SLAVE_LARB(SMI_L19_ID)),
	DEFINE_MNODE(L19_VENC_RD_COMV,
		MASTER_LARB_PORT(M4U_PORT_L19_VENC_RD_COMV), 7, SLAVE_LARB(SMI_L19_ID)),
	DEFINE_MNODE(L19_VENC_NBM_RDMA,
		MASTER_LARB_PORT(M4U_PORT_L19_VENC_NBM_RDMA), 7, SLAVE_LARB(SMI_L19_ID)),
	DEFINE_MNODE(L19_VENC_NBM_RDMA_LITE,
		MASTER_LARB_PORT(M4U_PORT_L19_VENC_NBM_RDMA_LITE), 7, SLAVE_LARB(SMI_L19_ID)),
	DEFINE_MNODE(L19_JPGENC_Y_RDMA,
		MASTER_LARB_PORT(M4U_PORT_L19_JPGENC_Y_RDMA), 7, SLAVE_LARB(SMI_L19_ID)),
	DEFINE_MNODE(L19_JPGENC_C_RDMA,
		MASTER_LARB_PORT(M4U_PORT_L19_JPGENC_C_RDMA), 7, SLAVE_LARB(SMI_L19_ID)),
	DEFINE_MNODE(L19_JPGENC_Q_TABLE,
		MASTER_LARB_PORT(M4U_PORT_L19_JPGENC_Q_TABLE), 7, SLAVE_LARB(SMI_L19_ID)),
	DEFINE_MNODE(L19_VENC_SUB_W_LUMA,
		MASTER_LARB_PORT(M4U_PORT_L19_VENC_SUB_W_LUMA), 8, SLAVE_LARB(SMI_L19_ID)),
	DEFINE_MNODE(L19_VENC_FCS_NBM_RDMA,
		MASTER_LARB_PORT(M4U_PORT_L19_VENC_FCS_NBM_RDMA), 7, SLAVE_LARB(SMI_L19_ID)),
	DEFINE_MNODE(L19_JPGENC_BSDMA,
		MASTER_LARB_PORT(M4U_PORT_L19_JPGENC_BSDMA), 8, SLAVE_LARB(SMI_L19_ID)),
	DEFINE_MNODE(L19_JPGDEC_WDMA_0,
		MASTER_LARB_PORT(M4U_PORT_L19_JPGDEC_WDMA_0), 8, SLAVE_LARB(SMI_L19_ID)),
	DEFINE_MNODE(L19_JPGDEC_BSDMA_0,
		MASTER_LARB_PORT(M4U_PORT_L19_JPGDEC_BSDMA_0), 7, SLAVE_LARB(SMI_L19_ID)),
	DEFINE_MNODE(L19_VENC_NBM_WDMA,
		MASTER_LARB_PORT(M4U_PORT_L19_VENC_NBM_WDMA), 8, SLAVE_LARB(SMI_L19_ID)),
	DEFINE_MNODE(L19_VENC_NBM_WDMA_LITE,
		MASTER_LARB_PORT(M4U_PORT_L19_VENC_NBM_WDMA_LITE), 8, SLAVE_LARB(SMI_L19_ID)),
	DEFINE_MNODE(L19_VENC_FCS_NBM_WDMA,
		MASTER_LARB_PORT(M4U_PORT_L19_VENC_FCS_NBM_WDMA), 8, SLAVE_LARB(SMI_L19_ID)),
	DEFINE_MNODE(L19_JPGDEC_WDMA_1,
		MASTER_LARB_PORT(M4U_PORT_L19_JPGDEC_WDMA_1), 8, SLAVE_LARB(SMI_L19_ID)),
	DEFINE_MNODE(L19_JPGDEC_BSDMA_1,
		MASTER_LARB_PORT(M4U_PORT_L19_JPGDEC_BSDMA_1), 7, SLAVE_LARB(SMI_L19_ID)),
	DEFINE_MNODE(L19_JPGDEC_HUFF_OFFSET_1,
		MASTER_LARB_PORT(M4U_PORT_L19_JPGDEC_HUFF_OFFSET_1), 8, SLAVE_LARB(SMI_L19_ID)),
	DEFINE_MNODE(L19_JPGDEC_HUFF_OFFSET_0,
		MASTER_LARB_PORT(M4U_PORT_L19_JPGDEC_HUFF_OFFSET_0), 8, SLAVE_LARB(SMI_L19_ID)),
	DEFINE_MNODE(L19_VENC_CUR_LUMA,
		MASTER_LARB_PORT(M4U_PORT_L19_VENC_CUR_LUMA), 7, SLAVE_LARB(SMI_L19_ID)),
	DEFINE_MNODE(L19_VENC_CUR_CHROMA,
		MASTER_LARB_PORT(M4U_PORT_L19_VENC_CUR_CHROMA), 7, SLAVE_LARB(SMI_L19_ID)),
	DEFINE_MNODE(L19_VENC_REF_LUMA,
		MASTER_LARB_PORT(M4U_PORT_L19_VENC_REF_LUMA), 7, SLAVE_LARB(SMI_L19_ID)),
	DEFINE_MNODE(L19_VENC_REF_CHROMA,
		MASTER_LARB_PORT(M4U_PORT_L19_VENC_REF_CHROMA), 7, SLAVE_LARB(SMI_L19_ID)),
	DEFINE_MNODE(L19_VENC_SUB_R_LUMA,
		MASTER_LARB_PORT(M4U_PORT_L19_VENC_SUB_R_LUMA), 7, SLAVE_LARB(SMI_L19_ID)),

	//larb21
	DEFINE_MNODE(L21_HW_VDEC_MC_EXT,
		MASTER_LARB_PORT(M4U_PORT_L21_HW_VDEC_MC_EXT), 8, SLAVE_LARB(SMI_L21_ID)),
	DEFINE_MNODE(L21_HW_VDEC_UFO_EXT,
		MASTER_LARB_PORT(M4U_PORT_L21_HW_VDEC_UFO_EXT), 7, SLAVE_LARB(SMI_L21_ID)),
	DEFINE_MNODE(L21_HW_VDEC_PP_EXT,
		MASTER_LARB_PORT(M4U_PORT_L21_HW_VDEC_PP_EXT), 8, SLAVE_LARB(SMI_L21_ID)),
	DEFINE_MNODE(L21_HW_VDEC_PRED_RD_EXT,
		MASTER_LARB_PORT(M4U_PORT_L21_HW_VDEC_PRED_RD_EXT), 9, SLAVE_LARB(SMI_L21_ID)),
	DEFINE_MNODE(L21_HW_VDEC_PRED_WR_EXT,
		MASTER_LARB_PORT(M4U_PORT_L21_HW_VDEC_PRED_WR_EXT), 9, SLAVE_LARB(SMI_L21_ID)),
	DEFINE_MNODE(L21_HW_VDEC_PPWRAP_EXT,
		MASTER_LARB_PORT(M4U_PORT_L21_HW_VDEC_PPWRAP_EXT), 9, SLAVE_LARB(SMI_L21_ID)),
	DEFINE_MNODE(L21_HW_VDEC_TILE_EXT,
		MASTER_LARB_PORT(M4U_PORT_L21_HW_VDEC_TILE_EXT), 9, SLAVE_LARB(SMI_L21_ID)),
	DEFINE_MNODE(L21_HW_VDEC_VLD_EXT,
		MASTER_LARB_PORT(M4U_PORT_L21_HW_VDEC_VLD_EXT), 9, SLAVE_LARB(SMI_L21_ID)),
	DEFINE_MNODE(L21_HW_VDEC_VLD2_EXT,
		MASTER_LARB_PORT(M4U_PORT_L21_HW_VDEC_VLD2_EXT), 7, SLAVE_LARB(SMI_L21_ID)),
	DEFINE_MNODE(L21_HW_VDEC_AVC_MV_EXT,
		MASTER_LARB_PORT(M4U_PORT_L21_HW_VDEC_AVC_MV_EXT), 6, SLAVE_LARB(SMI_L21_ID)),
	DEFINE_MNODE(L21_HW_VDEC_UFO_EXT_C,
		MASTER_LARB_PORT(M4U_PORT_L21_HW_VDEC_UFO_EXT_C), 8, SLAVE_LARB(SMI_L21_ID)),
	//larb23
	DEFINE_MNODE(L23_HW_VDEC_LAT0_VLD_EXT,
		MASTER_LARB_PORT(M4U_PORT_L23_HW_VDEC_LAT0_VLD_EXT), 7, SLAVE_LARB(SMI_L23_ID)),
	DEFINE_MNODE(L23_HW_VDEC_LAT0_VLD2_EXT,
		MASTER_LARB_PORT(M4U_PORT_L23_HW_VDEC_LAT0_VLD2_EXT), 7, SLAVE_LARB(SMI_L23_ID)),
	DEFINE_MNODE(L23_HW_VDEC_LAT0_AVC_MV_EXT,
		MASTER_LARB_PORT(M4U_PORT_L23_HW_VDEC_LAT0_AVC_MV_EXT), 6, SLAVE_LARB(SMI_L23_ID)),
	DEFINE_MNODE(L23_HW_VDEC_LAT0_PRED_RD_EXT,
		MASTER_LARB_PORT(M4U_PORT_L23_HW_VDEC_LAT0_PRED_RD_EXT), 7, SLAVE_LARB(SMI_L23_ID)),
	DEFINE_MNODE(L23_HW_VDEC_LAT0_TILE_EXT,
		MASTER_LARB_PORT(M4U_PORT_L23_HW_VDEC_LAT0_TILE_EXT), 7, SLAVE_LARB(SMI_L23_ID)),
	DEFINE_MNODE(L23_HW_VDEC_LAT0_WDMA_EXT,
		MASTER_LARB_PORT(M4U_PORT_L23_HW_VDEC_LAT0_WDMA_EXT), 7, SLAVE_LARB(SMI_L23_ID)),
	DEFINE_MNODE(L23_HW_VDEC_UFO_ENC_EXT,
		MASTER_LARB_PORT(M4U_PORT_L23_HW_VDEC_UFO_ENC_EXT), 6, SLAVE_LARB(SMI_L23_ID)),
	DEFINE_MNODE(L23_HW_VDEC_UFO_ENC_EXT_C,
		MASTER_LARB_PORT(M4U_PORT_L23_HW_VDEC_UFO_ENC_EXT_C), 6, SLAVE_LARB(SMI_L23_ID)),
	DEFINE_MNODE(L23_HW_VDEC_MC_EXT_C,
		MASTER_LARB_PORT(M4U_PORT_L23_HW_VDEC_MC_EXT_C), 6, SLAVE_LARB(SMI_L23_ID)),

	//larb27
	DEFINE_MNODE(L27_CCUI,
		MASTER_LARB_PORT(M4U_PORT_L27_CCUI), 7, SLAVE_LARB(SMI_L27_ID)),
	DEFINE_MNODE(L27_CCUO,
		MASTER_LARB_PORT(M4U_PORT_L27_CCUO), 8, SLAVE_LARB(SMI_L27_ID)),
	DEFINE_MNODE(L27_CCUI2,
		MASTER_LARB_PORT(M4U_PORT_L27_CCUI2), 7, SLAVE_LARB(SMI_L27_ID)),
	DEFINE_MNODE(L27_CCUO2,
		MASTER_LARB_PORT(M4U_PORT_L27_CCUO2), 8, SLAVE_LARB(SMI_L27_ID)),
};

static const char * const comm_muxes_mt8188[] = { "mm", "mm" };
static const char * const comm_icc_path_names_mt8188[] = { "icc-bw", "icc-bw" };
static const char * const comm_icc_hrt_path_names_mt8188[] = { "icc-hrt-bw", "icc-hrt-bw" };
static const struct mtk_mmqos_desc mmqos_desc_mt8188 = {
	.nodes = node_descs_mt8188,
	.num_nodes = ARRAY_SIZE(node_descs_mt8188),
	.comm_muxes = comm_muxes_mt8188,
	.comm_icc_path_names = comm_icc_path_names_mt8188,
	.comm_icc_hrt_path_names = comm_icc_hrt_path_names_mt8188,
	.max_ratio = 40,
	.hrt = {
		.hrt_bw = {0, 0, 0},
		.hrt_total_bw = 7466, /* Todo: Use DRAMC API */
	},
	.comm_port_channels = {
		{ 0x1, 0x1, 0x1, 0x1, 0x1, 0x2, 0x1, 0x1, 0x3 },
		{ 0x1, 0x1, 0x1, 0x1, 0x1, 0x2, 0x1, 0x1 }
	},
};
static const struct of_device_id mtk_mmqos_mt8188_of_ids[] = {
	{
		.compatible = "mediatek,mt8188-mmqos",
		.data = &mmqos_desc_mt8188,
	},
	{}
};
MODULE_DEVICE_TABLE(of, mtk_mmqos_mt8188_of_ids);
static struct platform_driver mtk_mmqos_mt8188_driver = {
	.probe = mtk_mmqos_probe,
	.remove = mtk_mmqos_remove,
	.driver = {
		.name = "mtk-mt8188-mmqos",
		.of_match_table = mtk_mmqos_mt8188_of_ids,
	},
};
module_platform_driver(mtk_mmqos_mt8188_driver);
MODULE_LICENSE("GPL v2");

