// Seed: 612247707
module module_0 (
    input supply0 id_0,
    output wand id_1,
    output supply1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input supply0 id_5,
    output tri id_6,
    output supply0 id_7,
    output uwire id_8,
    input supply0 id_9,
    input tri id_10,
    output tri id_11
);
  assign #1 id_6 = 1;
  wire id_13 = id_13;
  wire id_14;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input wand id_4,
    input wire id_5,
    input supply0 id_6,
    output uwire id_7,
    input wand id_8,
    input supply0 id_9,
    output tri0 id_10,
    input uwire id_11,
    output tri0 id_12,
    input wire id_13,
    output tri1 id_14,
    input uwire id_15,
    inout supply0 id_16,
    input uwire id_17,
    input uwire id_18,
    output tri0 id_19,
    input wire id_20,
    output tri1 id_21,
    output uwire id_22,
    output wand id_23,
    input supply1 id_24,
    input tri0 id_25
);
  assign id_3 = id_9;
  module_0(
      id_2, id_10, id_7, id_9, id_8, id_18, id_14, id_16, id_23, id_0, id_18, id_14
  );
  assign id_14 = 1 !=? id_6;
endmodule
