INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:04:06 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 buffer51/outs_reg[6]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            buffer39/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (clk rise@9.200ns - clk rise@0.000ns)
  Data Path Delay:        7.419ns  (logic 1.664ns (22.429%)  route 5.755ns (77.571%))
  Logic Levels:           19  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.683 - 9.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1074, unset)         0.508     0.508    buffer51/clk
                         FDSE                                         r  buffer51/outs_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     0.734 r  buffer51/outs_reg[6]_inv/Q
                         net (fo=1, unplaced)         0.627     1.361    cmpi1/buffer51_outs[2]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.292     1.653 r  cmpi1/out0_valid_INST_0_i_2/CO[3]
                         net (fo=35, unplaced)        0.661     2.314    init0/control/result[0]
                         LUT6 (Prop_lut6_I0_O)        0.043     2.357 r  init0/control/transmitValue_i_3/O
                         net (fo=72, unplaced)        0.468     2.825    init6/control/p_2_in_18
                         LUT6 (Prop_lut6_I2_O)        0.043     2.868 r  init6/control/fullReg_i_2__0/O
                         net (fo=42, unplaced)        0.455     3.323    init6/control/transmitValue_reg_1
                         LUT6 (Prop_lut6_I0_O)        0.043     3.366 r  init6/control/dataReg[5]_i_1__1/O
                         net (fo=2, unplaced)         0.255     3.621    buffer14/control/outs_reg[31][5]
                         LUT3 (Prop_lut3_I0_O)        0.047     3.668 r  buffer14/control/outs[5]_i_1__0/O
                         net (fo=2, unplaced)         0.255     3.923    buffer14/control/D[5]
                         LUT5 (Prop_lut5_I0_O)        0.043     3.966 r  buffer14/control/i__i_129/O
                         net (fo=1, unplaced)         0.244     4.210    cmpi3/i__i_42_0
                         LUT6 (Prop_lut6_I5_O)        0.043     4.253 r  cmpi3/i__i_87/O
                         net (fo=1, unplaced)         0.244     4.497    cmpi3/i__i_87_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     4.540 r  cmpi3/i__i_42/O
                         net (fo=1, unplaced)         0.000     4.540    cmpi3/i__i_42_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     4.786 r  cmpi3/i__i_23/CO[3]
                         net (fo=1, unplaced)         0.007     4.793    cmpi3/i__i_23_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.843 r  cmpi3/i__i_14/CO[3]
                         net (fo=1, unplaced)         0.000     4.843    cmpi3/i__i_14_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     4.965 r  cmpi3/i__i_10/CO[2]
                         net (fo=8, unplaced)         0.282     5.247    buffer14/control/result[0]
                         LUT2 (Prop_lut2_I0_O)        0.122     5.369 r  buffer14/control/i__i_12/O
                         net (fo=1, unplaced)         0.244     5.613    buffer71/fifo/fullReg_i_2__16
                         LUT6 (Prop_lut6_I5_O)        0.043     5.656 r  buffer71/fifo/i__i_11__0/O
                         net (fo=4, unplaced)         0.268     5.924    buffer71/fifo/Memory_reg[0][0]_1
                         LUT6 (Prop_lut6_I5_O)        0.043     5.967 r  buffer71/fifo/i__i_3__0/O
                         net (fo=7, unplaced)         0.279     6.246    fork29/control/generateBlocks[0].regblock/fullReg_reg
                         LUT4 (Prop_lut4_I3_O)        0.043     6.289 f  fork29/control/generateBlocks[0].regblock/i__i_7__0/O
                         net (fo=3, unplaced)         0.262     6.551    init12/control/fullReg_reg_14
                         LUT6 (Prop_lut6_I1_O)        0.043     6.594 f  init12/control/fullReg_i_9__0/O
                         net (fo=2, unplaced)         0.255     6.849    fork22/control/generateBlocks[1].regblock/addi3_result_ready
                         LUT6 (Prop_lut6_I2_O)        0.043     6.892 r  fork22/control/generateBlocks[1].regblock/transmitValue_i_3__21/O
                         net (fo=6, unplaced)         0.276     7.168    fork22/control/generateBlocks[3].regblock/dataReg_reg[5]_4
                         LUT6 (Prop_lut6_I5_O)        0.043     7.211 r  fork22/control/generateBlocks[3].regblock/fullReg_i_3__8/O
                         net (fo=3, unplaced)         0.395     7.606    fork22/control/generateBlocks[3].regblock/transmitValue_reg_1
                         LUT6 (Prop_lut6_I2_O)        0.043     7.649 r  fork22/control/generateBlocks[3].regblock/dataReg[5]_i_1__5/O
                         net (fo=6, unplaced)         0.278     7.927    buffer39/E[0]
                         FDRE                                         r  buffer39/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=1074, unset)         0.483     9.683    buffer39/clk
                         FDRE                                         r  buffer39/dataReg_reg[0]/C
                         clock pessimism              0.000     9.683    
                         clock uncertainty           -0.035     9.647    
                         FDRE (Setup_fdre_C_CE)      -0.192     9.455    buffer39/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.455    
                         arrival time                          -7.927    
  -------------------------------------------------------------------
                         slack                                  1.528    




