// Seed: 115928211
module module_0 (
    output tri0  id_0
    , id_8,
    output tri0  id_1,
    output tri0  id_2,
    input  uwire id_3,
    output tri1  id_4,
    output wire  id_5,
    input  tri1  id_6
);
  id_9(
      .id_0(id_0), .id_1(id_3)
  );
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    input wand id_2,
    input supply1 id_3,
    input wand id_4,
    input tri id_5,
    input wor id_6,
    output wand id_7,
    input uwire id_8,
    output tri1 id_9,
    input uwire id_10,
    input tri0 id_11,
    input tri1 id_12,
    input wor id_13,
    input tri id_14,
    input tri1 id_15,
    input tri0 id_16
);
  wor  id_18 = id_8;
  wire id_19;
  wire id_20;
  module_0(
      id_0, id_7, id_0, id_4, id_0, id_18, id_6
  );
endmodule
