// Seed: 2606512286
module module_0 (
    input wire id_0,
    input uwire id_1,
    input wand id_2,
    output tri1 id_3,
    output tri id_4,
    input wand id_5,
    output tri0 id_6,
    output supply1 id_7,
    input tri id_8,
    input uwire id_9,
    input supply0 id_10,
    input supply0 id_11
);
  logic [1 : -1] id_13 = id_9, id_14;
  assign id_7 = -1'd0 == -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd96,
    parameter id_7 = 32'd19
) (
    output wor id_0,
    input wand id_1,
    input supply1 _id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri id_5,
    input tri1 id_6,
    input wand _id_7,
    input tri1 id_8,
    input tri0 id_9,
    input tri1 id_10,
    output supply1 id_11,
    output wor id_12,
    input wand id_13,
    input wire id_14,
    output tri0 id_15
);
  logic [1 : id_7] id_17;
  ;
  logic [-1  ==  1  +  id_2 : 1] id_18;
  ;
  and primCall (id_0, id_1, id_18, id_10, id_14, id_3, id_9, id_13, id_4, id_6, id_17);
  module_0 modCall_1 (
      id_5,
      id_10,
      id_14,
      id_0,
      id_0,
      id_1,
      id_11,
      id_12,
      id_14,
      id_14,
      id_14,
      id_8
  );
endmodule
