ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"ADC.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.ADC_InitConfig,"ax",%progbits
  21              		.align	2
  22              		.global	ADC_InitConfig
  23              		.thumb
  24              		.thumb_func
  25              		.type	ADC_InitConfig, %function
  26              	ADC_InitConfig:
  27              	.LFB276:
  28              		.file 1 "Generated_Source\\PSoC6\\ADC.c"
   1:Generated_Source\PSoC6/ADC.c **** /***************************************************************************//**
   2:Generated_Source\PSoC6/ADC.c **** * \file     ADC.c
   3:Generated_Source\PSoC6/ADC.c **** * \version  3.10
   4:Generated_Source\PSoC6/ADC.c **** *
   5:Generated_Source\PSoC6/ADC.c **** * \brief
   6:Generated_Source\PSoC6/ADC.c **** * Provides the source code to the API for the ADC Component.
   7:Generated_Source\PSoC6/ADC.c **** *
   8:Generated_Source\PSoC6/ADC.c **** ********************************************************************************
   9:Generated_Source\PSoC6/ADC.c **** * \copyright
  10:Generated_Source\PSoC6/ADC.c **** * (c) 2017-2018, Cypress Semiconductor Corporation. All rights reserved.
  11:Generated_Source\PSoC6/ADC.c **** * This software, including source code, documentation and related
  12:Generated_Source\PSoC6/ADC.c **** * materials ("Software"), is owned by Cypress Semiconductor
  13:Generated_Source\PSoC6/ADC.c **** * Corporation ("Cypress") and is protected by and subject to worldwide
  14:Generated_Source\PSoC6/ADC.c **** * patent protection (United States and foreign), United States copyright
  15:Generated_Source\PSoC6/ADC.c **** * laws and international treaty provisions. Therefore, you may use this
  16:Generated_Source\PSoC6/ADC.c **** * Software only as provided in the license agreement accompanying the
  17:Generated_Source\PSoC6/ADC.c **** * software package from which you obtained this Software ("EULA").
  18:Generated_Source\PSoC6/ADC.c **** * If no EULA applies, Cypress hereby grants you a personal, nonexclusive,
  19:Generated_Source\PSoC6/ADC.c **** * non-transferable license to copy, modify, and compile the
  20:Generated_Source\PSoC6/ADC.c **** * Software source code solely for use in connection with Cypress's
  21:Generated_Source\PSoC6/ADC.c **** * integrated circuit products. Any reproduction, modification, translation,
  22:Generated_Source\PSoC6/ADC.c **** * compilation, or representation of this Software except as specified
  23:Generated_Source\PSoC6/ADC.c **** * above is prohibited without the express written permission of Cypress.
  24:Generated_Source\PSoC6/ADC.c **** * Disclaimer: THIS SOFTWARE IS PROVIDED AS-IS, WITH NO
  25:Generated_Source\PSoC6/ADC.c **** * WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING,
  26:Generated_Source\PSoC6/ADC.c **** * BUT NOT LIMITED TO, NONINFRINGEMENT, IMPLIED
  27:Generated_Source\PSoC6/ADC.c **** * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
  28:Generated_Source\PSoC6/ADC.c **** * PARTICULAR PURPOSE. Cypress reserves the right to make
  29:Generated_Source\PSoC6/ADC.c **** * changes to the Software without notice. Cypress does not assume any
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 2


  30:Generated_Source\PSoC6/ADC.c **** * liability arising out of the application or use of the Software or any
  31:Generated_Source\PSoC6/ADC.c **** * product or circuit described in the Software. Cypress does not
  32:Generated_Source\PSoC6/ADC.c **** * authorize its products for use in any products where a malfunction or
  33:Generated_Source\PSoC6/ADC.c **** * failure of the Cypress product may reasonably be expected to result in
  34:Generated_Source\PSoC6/ADC.c **** * significant property damage, injury or death ("High Risk Product"). By
  35:Generated_Source\PSoC6/ADC.c **** * including Cypress's product in a High Risk Product, the manufacturer
  36:Generated_Source\PSoC6/ADC.c **** * of such system or application assumes all risk of such use and in doing
  37:Generated_Source\PSoC6/ADC.c **** * so agrees to indemnify Cypress against all liability.
  38:Generated_Source\PSoC6/ADC.c **** *******************************************************************************/
  39:Generated_Source\PSoC6/ADC.c **** #include "ADC.h"
  40:Generated_Source\PSoC6/ADC.c **** #include <sysint/cy_sysint.h>
  41:Generated_Source\PSoC6/ADC.c **** #include <cyfitter_sysint_cfg.h>
  42:Generated_Source\PSoC6/ADC.c **** 
  43:Generated_Source\PSoC6/ADC.c **** uint8_t ADC_initVar = 0u;
  44:Generated_Source\PSoC6/ADC.c **** uint8_t ADC_selected = 0u; /* 0 if no configuration selected. 1 otherwise. */
  45:Generated_Source\PSoC6/ADC.c **** uint32_t ADC_currentConfig = 0u; /* Currently active configuration */
  46:Generated_Source\PSoC6/ADC.c **** 
  47:Generated_Source\PSoC6/ADC.c **** /*******************************************************************************
  48:Generated_Source\PSoC6/ADC.c **** * Function Name: ADC_Start
  49:Generated_Source\PSoC6/ADC.c **** ****************************************************************************//**
  50:Generated_Source\PSoC6/ADC.c **** *
  51:Generated_Source\PSoC6/ADC.c **** * \brief Performs all required initialization for this component and enables the
  52:Generated_Source\PSoC6/ADC.c **** *  power. The power will be set to the appropriate power based on the clock
  53:Generated_Source\PSoC6/ADC.c **** *  frequency.
  54:Generated_Source\PSoC6/ADC.c **** *
  55:Generated_Source\PSoC6/ADC.c **** * \param None
  56:Generated_Source\PSoC6/ADC.c **** *
  57:Generated_Source\PSoC6/ADC.c **** * \return None
  58:Generated_Source\PSoC6/ADC.c **** *
  59:Generated_Source\PSoC6/ADC.c **** * \sideeffect None
  60:Generated_Source\PSoC6/ADC.c **** *
  61:Generated_Source\PSoC6/ADC.c **** * \globalvars
  62:Generated_Source\PSoC6/ADC.c **** *  \ref ADC_initVar (RW)
  63:Generated_Source\PSoC6/ADC.c **** *
  64:Generated_Source\PSoC6/ADC.c **** *******************************************************************************/
  65:Generated_Source\PSoC6/ADC.c **** void ADC_Start(void)
  66:Generated_Source\PSoC6/ADC.c **** {
  67:Generated_Source\PSoC6/ADC.c ****     if (ADC_INIT_VAR_INIT_FLAG != (ADC_INIT_VAR_INIT_FLAG & ADC_initVar))
  68:Generated_Source\PSoC6/ADC.c ****     {
  69:Generated_Source\PSoC6/ADC.c ****         ADC_Init();
  70:Generated_Source\PSoC6/ADC.c ****         ADC_initVar |= ADC_INIT_VAR_INIT_FLAG;
  71:Generated_Source\PSoC6/ADC.c ****     }
  72:Generated_Source\PSoC6/ADC.c **** 
  73:Generated_Source\PSoC6/ADC.c ****     ADC_Enable();
  74:Generated_Source\PSoC6/ADC.c **** 
  75:Generated_Source\PSoC6/ADC.c ****     return;
  76:Generated_Source\PSoC6/ADC.c **** }
  77:Generated_Source\PSoC6/ADC.c **** 
  78:Generated_Source\PSoC6/ADC.c **** /*******************************************************************************
  79:Generated_Source\PSoC6/ADC.c **** * Function Name: ADC_StartEx
  80:Generated_Source\PSoC6/ADC.c **** ****************************************************************************//**
  81:Generated_Source\PSoC6/ADC.c **** *
  82:Generated_Source\PSoC6/ADC.c **** * \brief This function starts the ADC and sets the Interrupt
  83:Generated_Source\PSoC6/ADC.c **** * Service Routine to the provided address using the
  84:Generated_Source\PSoC6/ADC.c **** * Cy_SysInt_Init() function. Refer to the Interrupt component
  85:Generated_Source\PSoC6/ADC.c **** * datasheet for more information on the Cy_SysInt_Init() function.
  86:Generated_Source\PSoC6/ADC.c **** *
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 3


  87:Generated_Source\PSoC6/ADC.c **** * \param address This is the address of a user defined function for the ISR.
  88:Generated_Source\PSoC6/ADC.c **** *
  89:Generated_Source\PSoC6/ADC.c **** * \return None
  90:Generated_Source\PSoC6/ADC.c **** *
  91:Generated_Source\PSoC6/ADC.c **** * \sideeffect None
  92:Generated_Source\PSoC6/ADC.c **** *
  93:Generated_Source\PSoC6/ADC.c **** *******************************************************************************/
  94:Generated_Source\PSoC6/ADC.c **** void ADC_StartEx(cy_israddress userIsr)
  95:Generated_Source\PSoC6/ADC.c **** {
  96:Generated_Source\PSoC6/ADC.c ****     ADC_Start();
  97:Generated_Source\PSoC6/ADC.c **** 
  98:Generated_Source\PSoC6/ADC.c ****     /* Interrupt core assignment will be up to the user. Initialize and enable the interrupt*/
  99:Generated_Source\PSoC6/ADC.c ****     #ifdef ADC_IRQ__INTC_CORTEXM4_ASSIGNED
 100:Generated_Source\PSoC6/ADC.c ****     #if (CY_CPU_CORTEX_M4)
 101:Generated_Source\PSoC6/ADC.c ****         (void)Cy_SysInt_Init(&ADC_IRQ_cfg, userIsr);
 102:Generated_Source\PSoC6/ADC.c ****         NVIC_EnableIRQ(ADC_IRQ_cfg.intrSrc);
 103:Generated_Source\PSoC6/ADC.c ****     #endif
 104:Generated_Source\PSoC6/ADC.c ****     #endif
 105:Generated_Source\PSoC6/ADC.c **** 
 106:Generated_Source\PSoC6/ADC.c ****     #ifdef ADC_IRQ__INTC_CORTEXM0P_ASSIGNED
 107:Generated_Source\PSoC6/ADC.c ****     #if (CY_CPU_CORTEX_M0P)
 108:Generated_Source\PSoC6/ADC.c ****         (void)Cy_SysInt_Init(&ADC_IRQ_cfg, userIsr);
 109:Generated_Source\PSoC6/ADC.c ****         NVIC_EnableIRQ(ADC_IRQ_cfg.intrSrc);
 110:Generated_Source\PSoC6/ADC.c ****     #endif
 111:Generated_Source\PSoC6/ADC.c ****     #endif
 112:Generated_Source\PSoC6/ADC.c **** 
 113:Generated_Source\PSoC6/ADC.c **** }
 114:Generated_Source\PSoC6/ADC.c **** 
 115:Generated_Source\PSoC6/ADC.c **** /* ****************************************************************************
 116:Generated_Source\PSoC6/ADC.c **** * Function Name: ADC_InitConfig
 117:Generated_Source\PSoC6/ADC.c **** ****************************************************************************//*
 118:Generated_Source\PSoC6/ADC.c **** *
 119:Generated_Source\PSoC6/ADC.c **** * \brief Configures all of the registers for a given configuration for scanning.
 120:Generated_Source\PSoC6/ADC.c **** *
 121:Generated_Source\PSoC6/ADC.c **** * \param scan Number of scan defined in the ADC.
 122:Generated_Source\PSoC6/ADC.c **** *
 123:Generated_Source\PSoC6/ADC.c **** * \return None
 124:Generated_Source\PSoC6/ADC.c **** *
 125:Generated_Source\PSoC6/ADC.c **** * \sideeffect None
 126:Generated_Source\PSoC6/ADC.c **** *
 127:Generated_Source\PSoC6/ADC.c **** *******************************************************************************/
 128:Generated_Source\PSoC6/ADC.c **** void ADC_InitConfig(const ADC_CONFIG_STRUCT *config)
 129:Generated_Source\PSoC6/ADC.c **** {
  29              		.loc 1 129 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              	.LVL0:
  34 0000 38B5     		push	{r3, r4, r5, lr}
  35              		.cfi_def_cfa_offset 16
  36              		.cfi_offset 3, -16
  37              		.cfi_offset 4, -12
  38              		.cfi_offset 5, -8
  39              		.cfi_offset 14, -4
  40 0002 0446     		mov	r4, r0
  41              	.LVL1:
  42              	.LBB52:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 4


  43              	.LBB53:
  44              	.LBB54:
  45              		.file 2 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysclk/cy_sysclk.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \file cy_sysclk.h
   3:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \version 2.0
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Provides an API declaration of the sysclk driver.
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ********************************************************************************
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \copyright
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Copyright 2016-2020, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The System Clock (SysClk) driver contains the API for configuring system and
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * peripheral clocks. 
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The functions and other declarations used in this driver are in cy_sysclk.h. 
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * You can include cy_pdl.h (ModusToolbox only) to get access to all functions 
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * and declarations in the PDL. 
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Firmware uses the API to configure , enable, or disable a clock.
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * 
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The clock system includes a variety of resources that can vary per device, including:
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * - Internal clock sources such as internal oscillators
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * - External clock sources such as crystal oscillators or a signal on an I/O pin
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * - Generated clocks such as an FLL, a PLL, and peripheral clocks
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Consult the Technical Reference Manual for your device for details of the 
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * clock system.
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The PDL defines clock system capabilities in:\n
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * devices\<family\>/<series\>/include\<series\>_config.h. (E.g.
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * devices/psoc6/include/psoc6_01_config.h).
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * User-configurable clock speeds are defined in the file system_<series>.h.
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * As an illustration of the clocking system, the following diagram shows the
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * PSoC 63 series clock tree. The actual tree may vary depending on the device series.
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Consult the Technical Reference Manual for your device for details.
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * ![](sysclk_tree.png)
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The sysclk driver supports multiple peripheral clocks, as well as the fast 
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * clock, slow clock, backup domain clock, timer clock, and pump clock. The API
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * for any given clock contains the functions to manage that clock. Functions
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * for clock measurement and trimming are also provided.
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \section group_sysclk_configuration Configuration Considerations
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The availability of clock functions depend on the availability of the chip
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * resources that support those functions. Consult the device TRM before
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * attempting to use these functions.
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 5


  55:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * LPActive and LPSleep power modes limit the maximum clock frequency allowed
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * on the device. Refer to the SysPm driver and the TRM for details.
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \section group_sysclk_more_information More Information
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Refer to the technical reference manual (TRM) and the device datasheet.
  60:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \section group_sysclk_MISRA MISRA-C Compliance
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * <table class="doxtable">
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <th>MISRA Rule</th>
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <th>Rule Class (Required/Advisory)</th>
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <th>Rule Description</th>
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <th>Description of Deviation(s)</th>
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>10.3</td>
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>R</td>
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>A composite expression of the "essentially unsigned" type is being
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         cast to a different type category.</td>
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>The value got from the bitfield physically cannot exceed the enumeration
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         that describes this bitfield. So, the code is safe by design.</td>
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>10.4</td>
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>R</td>
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>A composite floating point expression is being cast to double, or unsigned.</td>
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Casting a floating-point calculation result to an integer.</td>
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>13.4</td>
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>R</td>
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>The controlling expression of a for statement shall not contain any objects of floating t
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Scanning through a list of floating point values: only greater_than/less_then checks are 
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         with floating point numbers, the loop counter is integer. </td>
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>16.7</td>
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>R</td>
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>The object addressed by the pointer parameter is not modified and so the pointer could be
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         type 'pointer to const'.</td>
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>The callback function for system power management (SysPm) must be of generic callback typ
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         contains non-const pointer parameter.</td>
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * </table>
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \section group_sysclk_changelog Changelog
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * <table class="doxtable">
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>2.0</td>
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Updated the ECO trimming values calculation algorithm in the \ref Cy_SysClk_EcoConfigure 
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         This change may invalidate the already used crystals, in cases: \n
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         * The crystal frequency is less than 16 MHz (the supported crystal frequency range was ch
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         * The maximum amplitude (internal calculation value) is less than 0.65 V. \n
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         Also the second parameter cSum takes into account both C0 (the crystal itself shunt capac
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         For detail, refer the \ref Cy_SysClk_EcoConfigure documentation and the ECO Trimming sect
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 6


 112:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Enhanced the ECO performance for high-noise conditions that result from simultaneous swit
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td rowspan="4">1.20</td>
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Flattened the organization of the driver source code into the single 
 117:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         source directory and the single include directory.
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     </td>
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Driver library directory-structure simplification.</td>
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Updated \ref Cy_SysClk_FllLocked function description</td>
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>The SRSS_ver1 HW details clarification</td>
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Removed the following functions:
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         - Cy_SysClk_FllLostLock
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         - Cy_SysClk_WcoConfigureCsv
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         - Cy_SysClk_ClkHfConfigureCsv
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     </td>
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>No hardware support for the removed functions.</td>
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Added register access layer. Use register access macros instead
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         of direct register access using dereferenced pointers.</td>
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Makes register access device-independent, so that the PDL does 
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         not need to be recompiled for each supported part number.</td>
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>1.11</td>
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Updated the following functions. Now they use a semaphore when 
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         try to read the status or configure the SysClk measurement counters:
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         * Cy_SysClk_StartClkMeasurementCounters()
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         * Cy_SysClk_ClkMeasurementCountersGetFreq()
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         Now Cy_SysClk_ClkMeasurementCountersGetFreq() returns zero value,
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         if during measurement device was in the Deep Sleep or partially
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         blocking flash operation occurred </td>
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Added arbiter mechanism for correct usage of the SysClk measurement 
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *         counters</td>
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>1.10.1</td>
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Renamed Power Management section to Low Power Callback section</td>
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Documentation update and clarification</td>
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td rowspan="5">1.10</td>
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Updated FLL parameter calculation</td>
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Support low frequency sources</td>
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Added Cy_SysClk_PiloSetTrim() and Cy_SysclkPiloGetTrim() functions</td>
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Support PILO manual trims</td>
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Made Cy_SysClk_FllLostLock() function dependent on SRSS v1</td>
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Feature is not supported in SRSS v1</td>
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 7


 169:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Updated Cy_SysClk_DeepSleepCallback() to save/restore both FLL and PLL settings</td>
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>The function should return when the lock is established or a timeout has occurred</td>
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 174:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>General documentation updates</td>
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td></td>
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   <tr>
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>1.0</td>
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td>Initial version</td>
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     <td></td>
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   </tr>
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * </table>
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_macros           Macros
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_enums           General Enumerated Types
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_returns         Function return values
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_eco             External Crystal Oscillator (ECO)
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The External Crystal Oscillator (ECO) is a clock source that consists
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   of an oscillator circuit that drives an external crystal through its
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   dedicated ECO pins. The ECO is a source clock that can be used to
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   source one or more clock paths (Refer to \ref group_sysclk_path_src).
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   These clock paths can then source the processors and peripherals in
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   the device.
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The ECO relies on the presence of an external crystal. The pins
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   connected to this crystal must be configured to operate in analog
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   drive mode with HSIOM connection set to GPIO control (HSIOM_SEL_GPIO).
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_eco_funcs       Functions
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_path_src           Clock Path Source
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Clock paths are a series of multiplexers that allow a source clock
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   to drive multiple clocking resources down the chain. These paths are
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   used for active domain clocks that are not operational during chip 
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   deep-sleep, hibernate and off modes. Illustrated below is a diagram
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   of the clock paths for the PSoC 63 series, showing the first three
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   clock paths. The source clocks for these paths are highlighted in
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   the red box.
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - IMO: 8 MHz Internal Main Oscillator (Default)
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - EXTCLK: External clock (signal brought in through dedicated pins)
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - ECO: External Crystal Oscillator (requires external crystal on dedicated pins)
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - ALTHF: Select on-chip signals (e.g. BLE ECO)
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - Digital Signal (DSI): Digital signal from a UDB source
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Some clock paths such as path 0 and path 1 have additional resources
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   that can be utilized to provide a higher frequency clock. For example, 
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   path 0 source clock can be used as the reference clock for the FLL and 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 8


 226:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   path 1 source clock can be used as the reference clock for the PLL.
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_path_source.png)
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \note The PDL driver cannot configure a clock path to use Digital Signal
 231:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Interconnect (DSI) outputs as sources. This must be done through DSI
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   configuration tool such as PSoC Creator.
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_path_src_funcs     Functions
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_path_src_enums     Enumerated Types
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_fll             Frequency Locked Loop (FLL)
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The FLL is a clock generation circuit that can be used to produce a
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   higher frequency clock from a reference clock. The output clock exhibits
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   some characteristics of the reference clock such as the accuracy of the
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   source. However other attributes such as the clock phase are not preserved.
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The FLL is similar in purpose to a (Phase locked loop) PLL but they are
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   not equivalent.
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - They may have different frequency ranges.
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - The FLL starts up (locks) faster and consumes less current than the PLL.
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - The FLL accepts a source clock with lower frequency than PLL, such as the WCO (32 KHz). 
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - The FLL does not lock phase. The hardware consist of a counter with a
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     current-controlled oscillator (CCO). The counter counts the number of output
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     clock edges in a reference clock period and adjusts the CCO until the
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     expected ratio is achieved (locked). After initial lock, the CCO is
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     adjusted dynamically to keep the ratio within tolerance. The lock tolerance
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *     is user-adjustable.
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_fll.png)
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The SysClk driver supports two models for configuring the FLL. The first
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   model is to call the Cy_SysClk_FllConfigure() function, which calculates the 
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   necessary parameters for the FLL at run-time. This may be necessary for dynamic
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   run-time changes to the FLL. However this method is slow as it needs to perform 
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   the calculation before configuring the FLL. The other model is to call 
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Cy_SysClk_FllManualConfigure() function with pre-calculated parameter values. 
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   This method is faster but requires prior knowledge of the necessary parameters.
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Consult the device TRM for the FLL calculation equations.
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_fll_funcs       Functions
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_fll_structs     Data Structures
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_fll_enums       Enumerated Types
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_pll             Phase Locked Loop (PLL)
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The PLL is a clock generation circuit that can be used to produce a
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   higher frequency clock from a reference clock. The output clock exhibits
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   characteristics of the reference clock such as the accuracy of the source
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   and its phase. The PLL is similar in purpose to a (Frequency locked loop) FLL
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   but they are not equivalent.
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - They may have different frequency ranges.
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - The PLL starts up more slowly and consumes more current than the FLL.
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - The PLL requires a higher frequency source clock than PLL. 
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_pll.png)
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 9


 283:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The SysClk driver supports two models for configuring the PLL. The first
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   model is to call the Cy_SysClk_PllConfigure() function, which calculates the 
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   necessary parameters for the PLL at run-time. This may be necessary for dynamic
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   run-time changes to the PLL. However this method is slow as it needs to perform 
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   the calculation before configuring the PLL. The other model is to call 
 288:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Cy_SysClk_PllManualConfigure() function with pre-calculated parameter values. 
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   This method is faster but requires prior knowledge of the necessary parameters.
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Consult the device TRM for the PLL calculation equations.
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_pll_funcs       Functions
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_pll_structs     Data Structures
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_ilo             Internal Low-Speed Oscillator (ILO)
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The ILO operates with no external components and outputs a stable clock at
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   32.768 kHz nominal. The ILO is relatively low power and low accuracy. It is 
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   available in all power modes and can be used as a source for the Backup domain clock.
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_backup.png)
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   To ensure the ILO remains active in Hibernate mode, and across power-on-reset
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   (POR) or brown out detect (BOD), firmware must call Cy_SysClk_IloHibernateOn(). 
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Additionally, the ILO clock can be trimmed to +/- 1.5% of nominal frequency using
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   a higher precision clock source. Use the \ref group_sysclk_calclk API to measure 
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   the current ILO frequency before trimming.
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \note The ILO is always the source clock for the \ref group_wdt. Therefore:
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - The WDT must be unlocked when making an ILO function call in the PDL
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - It is recommended to always have the ILO enabled
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_ilo_funcs       Functions
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_pilo            Precision Internal Low-Speed Oscillator (PILO)
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   PILO provides a higher accuracy 32.768 kHz clock than the \ref group_sysclk_ilo "ILO".
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   When periodically calibrated using a high-accuracy clock such as the
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \ref group_sysclk_eco "ECO", the PILO can achieve 250 ppm accuracy of nominal frequency.
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The PILO is capable of operating in device Active, Sleep and Deep-Sleep power modes. 
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   It is not available in Hibernate mode.
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The PILO can be used as a source for the \ref group_sysclk_clk_lf. However,
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   because PILO is disabled in Hibernate mode, RTC timers cannot operate in this mode
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   when clocked using the PILO. Instead, either the \ref group_sysclk_ilo "ILO" or
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \ref group_sysclk_wco "WCO" should be used when hibernate operation is required. 
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_backup.png)
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Periodic calibration to a high-accuracy clock (such as ECO) is required to
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   maintain accuracy. The application should use the functions described in the 
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \ref group_sysclk_calclk API to measure the current PILO frequency before trimming.
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_pilo_funcs      Functions
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_calclk          Clock Measurement
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   These functions measure the frequency of a specified clock relative to a
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   reference clock. They are typically called in the following order:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 10


 340:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   1. Specify the measured clock, the count, and the reference clock
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   2. Start the counters
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   3. Wait for the measurement counter to finish counting
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   4. Retrieve the measured frequency
 345:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \note These functions may also be used as part of a clock trimming
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   process. Refer to the \ref group_sysclk_trim "Clock Trim" API.
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_calclk_funcs    Functions
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_calclk_enums    Enumerated Types
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_trim            Clock Trim (ILO, PILO)
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   These functions perform a single trim operation on the ILO or PILO. Each
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   function's parameter is the actual frequency of the clock. To measure the
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   frequency, use the functions described in the \ref group_sysclk_calclk API.
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   To trim the clock as close as possible to the target frequency, multiple
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   calls to the trim function may be needed. A typical usage example is to:
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   1. Call the clock measurement functions to get the actual frequency of the clock
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   2. Call the trim function, passing in the measured frequency
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   3. Repeat the above until the trim function reports that the clock is trimmed to within limits.
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_trim_funcs      Functions
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_pm              Low Power Callback
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Entering and exiting low power modes require compatible clock configurations
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   to be set before entering low power and restored upon wake-up and exit. The
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   SysClk driver provides a Cy_SysClk_DeepSleepCallback() function to support
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   deep-sleep mode entry. 
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   This function can be called either by itself before initiating low-power mode
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   entry or it can be used in conjunction with the SysPm driver as a registered 
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   callback. To do so, register this function as a callback before calling 
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Cy_SysPm_DeepSleep(). Specify \ref CY_SYSPM_DEEPSLEEP as the callback type, 
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   and call Cy_SysPm_RegisterCallback().
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \note If the FLL or PLL source is the ECO, this function must be called.
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_pm_funcs        Functions
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_wco             Watch Crystal Oscillator (WCO)
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The WCO is a highly accurate 32.768 kHz clock source capable of operating
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   in all power modes (excluding the Off mode). It is the primary clock source for
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   the backup domain clock, which is used by the real-time clock (RTC). The 
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   WCO can also be used as a source for the low-frequency clock to support other
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   low power mode peripherals.
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_backup.png)
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The WCO requires the configuration of the dedicated WCO pins (SRSS_WCO_IN_PIN,
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   SRSS_WCO_OUT_PIN). These must be configured as Analog Hi-Z drive modes and the
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   HSIOM selection set to GPIO. The WCO can also be used in bypass mode, where
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   an external 32.768 kHz square wave is brought in directly through the 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 11


 397:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   SRSS_WCO_OUT_PIN pin.
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Some devices support a built-in clock supervisor (CSV) in the WCO. The clock
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   supervisor detects if the WCO has been lost; that is, the WCO is no longer 
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   producing clock pulses. The CSV does this by checking to ensure there is at 
 402:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   least one WCO clock pulse within a certain time window. The ILO or PILO can be
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   the supervising clock. Firmware can configure the CSV to trigger a fault,
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   a reset, or both after specified cycles of the supervising clock.
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_wco_funcs       Functions
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_wco_structs     Data Structures
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_wco_enums       Enumerated Types
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_clk_hf          High-Frequency Clocks
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Multiple high frequency clocks (CLK_HF) are available in the device. For example,
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   PSoC 63 series has five high-frequency root clocks. Each CLK_HF has a particular
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   connection and chip-specific destination on the device.
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   |Name     |Description                                             |
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   |:--------|:-------------------------------------------------------|
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   |CLK_HF[0]| Root clock for CPUs, PERI, and AHB infrastructure      |
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   |CLK_HF[1]| Root clock for the PDM/PCM and I2S audio subsystem     |
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   |CLK_HF[2]| Root clock for the Serial Memory Interface subsystem   |
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   |CLK_HF[3]| Root clock for USB communications                      |
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   |CLK_HF[4]| Clock output on clk_ext pin (when used as an output)   |
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_hf.png)
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Note this is a particular example. The actual tree may vary depending on the device series.
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Consult the Technical Reference Manual for your device for details.
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   High frequency clocks are sourced by path clocks, which should be configured
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   first. An exception to this rule is CLK_HF[0], which cannot be disabled. 
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   This divided clock drives the core processors and the peripherals in the system.
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   In order to update its clock source, CLK_HF[0] source must be selected without
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   disabling the clock.
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_hf_dist.png)
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Some devices support a clock supervisor (CSV) for each root clock. These
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   can detect frequency loss, or monitor that the clock frequency stays within
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   a specified range. The possible supervising clocks are IMO, ECO, or ALTHF. 
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Loss detection and frequency monitoring can be enabled or disabled independently.
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Each has its own programmable action that occurs on detection of an error.
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_hf_funcs    Functions
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_hf_structs  Data Structures
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_hf_enums    Enumerated Types
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_clk_fast        Fast Clock
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The fast clock drives the "fast" processor (e.g. Cortex-M4 processor in PSoC 6).
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   This clock is sourced by CLK_HF[0] (\ref group_sysclk_clk_hf "HF Clocks").
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   A divider value of 1~256 can be used to further divide the CLK_HF[0] to a
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   desired clock speed for the processor.
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 12


 454:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_fast.png)
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_fast_funcs  Functions
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_clk_peri        Peripheral Clock
 459:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The peripheral clock is a divided clock of CLK_HF0 (\ref group_sysclk_clk_hf "HF Clocks").
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   It is the source clock for the \ref group_sysclk_clk_slow, and most active domain
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   peripheral clocks (\ref group_sysclk_clk_peripheral). A divider value of 1~256 
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   can be used to further divide the CLK_HF[0] to a desired clock speed for the peripherals.
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_peri.png)
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_peri_funcs  Functions
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_clk_peripheral  Peripherals Clock Dividers
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   There are multiple peripheral clock dividers that, in effect, create 
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   multiple separate peripheral clocks. The available dividers vary per device 
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   series. As an example, for the PSoC 63 series there are 29 dividers:
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - eight 8-bit dividers
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - sixteen 16-bit dividers
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - four fractional 16.5-bit dividers (16 integer bits, 5 fractional bits)
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   - one fractional 24.5-bit divider (24 integer bits, 5 fractional bits)
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The 8-bit and 16-bit dividers are integer dividers. A divider value of 1 
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   means the output frequency matches the input frequency (that is, there is
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   no change). Otherwise the frequency is divided by the value of the divider.
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   For example, if the input frequency is 50 MHz, and the divider is value 10,
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   the output frequency is 5 MHz.
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The five fractional bits supports further precision in 1/32nd increments. For
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   example, a divider with an integer value of 3 and a fractional value of
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   4 (4/32) results in a divider of 3.125. Fractional dividers are useful when
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   a high-precision clock is required, for example, for a UART/SPI serial
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   interface.
 492:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_peri_divs.png)
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Each peripheral can connect to any one of the programmable dividers. A
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   particular peripheral clock divider can drive multiple peripherals.
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The SysClk driver also supports phase aligning two peripheral clock dividers using
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Cy_SysClk_PeriphEnablePhaseAlignDivider(). Alignment works for both integer
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   and fractional dividers. The divider to which a second divider is aligned
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   must already be enabled.
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_peripheral_funcs Functions
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_peripheral_enums Enumerated Types
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_clk_slow        Slow Clock
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The slow clock is the source clock for the "slow" processor (e.g. Cortex-M0+ in PSoC 6).
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   This clock is a divided version of the \ref group_sysclk_clk_peri, which in turn is 
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   a divided version of CLK_HF[0] (\ref group_sysclk_clk_hf "HF Clocks"). A divider 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 13


 511:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   value of 1~256 can be used to further divide the Peri clock to a desired clock speed
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   for the processor.
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_slow.png)
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 516:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_slow_funcs  Functions
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_clk_lf          Low-Frequency Clock
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The low-frequency clock is the source clock for the \ref group_mcwdt
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   and can be the source clock for \ref group_sysclk_clk_bak, which drives the
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \ref group_rtc.
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The low-frequency clock has three possible source clocks:
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \ref group_sysclk_ilo "ILO", \ref group_sysclk_pilo "PILO", and
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \ref group_sysclk_wco "WCO".
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   ![](sysclk_lf.png)
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_lf_funcs    Functions
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_lf_enums    Enumerated Types
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_clk_timer       Timer Clock
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The timer clock can be a source for the alternative clock driving 
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   the \ref group_arm_system_timer. It can also be used as a reference clock 
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   for a counter in the \ref group_energy_profiler "Energy Profiler".
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The timer clock is a divided clock of either the IMO or CLK_HF[0]
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   (\ref group_sysclk_clk_hf "HF Clocks").
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_timer_funcs Functions
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_timer_enums Enumerated Types
 544:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_clk_pump        Pump Clock
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The pump clock is a clock source used to provide analog precision in low voltage
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   applications. Depending on the usage scenario, it may be required to drive the
 549:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   internal voltage pump for the Continuous Time Block mini (CTBm) in the analog 
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   subsystem. The pump clock is a divided clock of one of the clock paths 
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   (\ref group_sysclk_path_src).
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_pump_funcs  Functions
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_pump_enums  Enumerated Types
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_clk_bak         Backup Domain Clock
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   The backup domain clock drives the \ref group_rtc.
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   This clock has two possible source clocks: \ref group_sysclk_wco "WCO"
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   or the \ref group_sysclk_clk_lf. In turn the low frequency clock is sourced by
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \ref group_sysclk_ilo "ILO", \ref group_sysclk_pilo "PILO", or
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \ref group_sysclk_wco "WCO". Typically the ILO is not suitable as an RTC source,
 563:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   because of its low accuracy. However the ILO does operate in hibernate mode and
 564:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   may be used as an alternative to the WCO with a tradeoff in precision.
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_bak_funcs   Functions
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   \defgroup group_sysclk_clk_bak_enums   Enumerated Types
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 14


 568:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \}
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #if !defined(CY_SYSCLK_H)
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #define CY_SYSCLK_H
 573:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #include <stdbool.h>
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #include "cy_device.h"
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #include "cy_device_headers.h"
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #include "cy_syslib.h"
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #include "cy_syspm.h"
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #if defined(__cplusplus)
 582:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** extern "C" {
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #endif /* __cplusplus */
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_macros
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** Driver major version */
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #define  CY_SYSCLK_DRV_VERSION_MAJOR   2
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** Driver minor version */
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #define  CY_SYSCLK_DRV_VERSION_MINOR   0
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** Sysclk driver identifier */
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #define CY_SYSCLK_ID   CY_PDL_DRV_ID(0x12U)
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_macros */
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_returns
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 601:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 602:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** Defines general-purpose function return values. */
 603:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
 604:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_SUCCESS       = 0u, /**< Command completed with no errors */
 606:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_BAD_PARAM     = (CY_SYSCLK_ID | CY_PDL_STATUS_ERROR | 1U), /**< Invalid function inpu
 607:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_TIMEOUT       = (CY_SYSCLK_ID | CY_PDL_STATUS_ERROR | 2U), /**< Timeout occurred */
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_INVALID_STATE = (CY_SYSCLK_ID | CY_PDL_STATUS_ERROR | 3U)  /**< Clock is in an invali
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_sysclk_status_t;
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_returns */
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \cond INTERNAL */
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* Calculate a / b with rounding to the nearest integer. a and b must have the same sign. */
 614:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #define CY_SYSCLK_DIV_ROUND(a, b) (((a) + ((b) / 2u)) / (b))
 615:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* Calculate a / b with rounding up if remainder != 0. a and b must both be positive. */
 616:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #define CY_SYSCLK_DIV_ROUNDUP(a, b) ((((a) - 1U) / (b)) + 1U)
 617:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \endcond */
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 620:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
 621:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ===========================    ECO SECTION    ============================ */
 622:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
 623:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 624:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 15


 625:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_macros
 626:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 627:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 628:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 629:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 630:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \defgroup group_sysclk_ecostatus ECO status
 631:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 632:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Constants used for expressing ECO status.
 633:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #define CY_SYSCLK_ECOSTAT_AMPLITUDE  0UL /**< \brief ECO does not have sufficient amplitude */
 635:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #define CY_SYSCLK_ECOSTAT_INACCURATE 1UL /**< \brief ECO may not be meeting accuracy and duty cycle
 636:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** #define CY_SYSCLK_ECOSTAT_STABLE     2UL /**< \brief ECO has fully stabilized */
 637:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} */
 638:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 639:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_macros */
 640:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 641:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 642:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 643:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_eco_funcs
 644:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 645:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 646:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_sysclk_status_t Cy_SysClk_EcoConfigure(uint32_t freq, uint32_t cLoad, uint32_t esr, uint32_t 
 647:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_sysclk_status_t Cy_SysClk_EcoEnable(uint32_t timeoutus);
 648:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_EcoDisable(void);
 649:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE uint32_t Cy_SysClk_EcoGetStatus(void);
 650:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 651:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
 652:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_EcoDisable
 653:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
 654:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 655:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Disables the external crystal oscillator (ECO). This function should not be
 656:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * called if the ECO is sourcing clkHf[0].
 657:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 658:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
 659:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_EcoDisable
 660:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 661:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
 662:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_EcoDisable(void)
 663:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 664:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     SRSS_CLK_ECO_CONFIG &= (uint32_t)~_VAL2FLD(SRSS_CLK_ECO_CONFIG_ECO_EN, 1U); /* 0 = disable */
 665:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
 666:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 667:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
 668:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_EcoGetStatus
 669:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
 670:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 671:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Reports the current status of the external crystal oscillator (ECO).
 672:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 673:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return
 674:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CY_SYSCLK_ECOSTAT_AMPLITUDE = ECO does not have sufficient amplitude<br>
 675:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CY_SYSCLK_ECOSTAT_INACCURATE = ECO has sufficient amplitude but may not be meeting accuracy and d
 676:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CY_SYSCLK_ECOSTAT_STABLE = ECO has fully stabilized
 677:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 678:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
 679:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_EcoGetStatus
 680:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 681:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 16


 682:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE uint32_t Cy_SysClk_EcoGetStatus(void)
 683:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 684:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint32_t retVal = (SRSS_CLK_ECO_STATUS & (SRSS_CLK_ECO_STATUS_ECO_OK_Msk | SRSS_CLK_ECO_STATUS_
 685:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     /* if ECO is not ready, just report the ECO_OK bit. Otherwise report 2 = ECO ready */
 686:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return ((0UL == (retVal & SRSS_CLK_ECO_STATUS_ECO_READY_Msk)) ? retVal : CY_SYSCLK_ECOSTAT_STAB
 687:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
 688:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_eco_funcs */
 689:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 690:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 691:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
 692:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ====================    INPUT MULTIPLEXER SECTION    ===================== */
 693:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
 694:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 695:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_path_src_enums
 696:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 697:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 698:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 699:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *   Input multiplexer clock sources
 700:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 701:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
 702:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 703:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKPATH_IN_IMO    =     0U, /**< Select the IMO as the output of the path mux */
 704:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKPATH_IN_EXT    =     1U, /**< Select the EXT as the output of the path mux */
 705:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKPATH_IN_ECO    =     2U, /**< Select the ECO as the output of the path mux */
 706:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKPATH_IN_ALTHF  =     3U, /**< Select the ALTHF as the output of the path mux.
 707:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                            *   Make sure the ALTHF clock source is available on use
 708:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                            */
 709:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKPATH_IN_DSIMUX =     4U, /**< Select the DSI MUX output as the output of the path 
 710:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKPATH_IN_DSI    = 0x100U, /**< Select a DSI signal (0 - 15) as the output of the DS
 711:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                            *   Make sure the DSI clock sources are available on use
 712:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                            */
 713:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKPATH_IN_ILO    = 0x110U, /**< Select the ILO (16) as the output of the DSI mux and
 714:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKPATH_IN_WCO    = 0x111U, /**< Select the WCO (17) as the output of the DSI mux and
 715:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKPATH_IN_ALTLF  = 0x112U, /**< Select the ALTLF (18) as the output of the DSI mux a
 716:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                            *   Make sure the ALTLF clock sources in available on us
 717:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                            */
 718:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKPATH_IN_PILO   = 0x113U  /**< Select the PILO (19) as the output of the DSI mux an
 719:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                            *   Make sure the PILO clock sources in available on use
 720:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                            */
 721:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_clkpath_in_sources_t;
 722:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_path_src_enums */
 723:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 724:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 725:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_path_src_funcs
 726:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 727:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 728:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_sysclk_status_t Cy_SysClk_ClkPathSetSource(uint32_t clkPath, cy_en_clkpath_in_sources_t sourc
 729:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_clkpath_in_sources_t Cy_SysClk_ClkPathGetSource(uint32_t clkPath);
 730:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_path_src_funcs */
 731:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 732:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 733:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
 734:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ===========================    FLL SECTION    ============================ */
 735:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
 736:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 737:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_fll_enums
 738:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 17


 739:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 740:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** FLL and PLL output mode.
 741:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * See registers CLK_FLL_CONFIG3 and CLK_PLL_CONFIG0, bits BYPASS_SEL.
 742:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 743:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
 744:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 745:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_FLLPLL_OUTPUT_AUTO   = 0U, /**< Output FLL/PLL input source when not locked, and FLL/
 746:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_FLLPLL_OUTPUT_AUTO1  = 1U, /**< Same as AUTO */
 747:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_FLLPLL_OUTPUT_INPUT  = 2U, /**< Output FLL/PLL input source regardless of lock status
 748:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_FLLPLL_OUTPUT_OUTPUT = 3U  /**< Output FLL/PLL output regardless of lock status. This
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_fll_pll_output_mode_t;
 750:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 751:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** FLL current-controlled oscillator (CCO) frequency ranges.
 752:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * See register CLK_FLL_CONFIG4, bits CCO_RANGE.
 753:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 754:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
 755:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 756:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_FLL_CCO_RANGE0, /**< Target frequency is in range  48 -  64 MHz. */
 757:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_FLL_CCO_RANGE1, /**< Target frequency is in range  64 -  85 MHz. */
 758:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_FLL_CCO_RANGE2, /**< Target frequency is in range  85 - 113 MHz. */
 759:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_FLL_CCO_RANGE3, /**< Target frequency is in range 113 - 150 MHz. */
 760:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_FLL_CCO_RANGE4  /**< Target frequency is in range 150 - 200 MHz. */
 761:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_fll_cco_ranges_t;
 762:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_fll_enums */
 763:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 764:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 765:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_fll_structs
 766:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 767:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 768:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** Structure containing information for manual configuration of FLL.
 769:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 770:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef struct
 771:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 772:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint32_t                    fllMult;         /**< CLK_FLL_CONFIG  register, FLL_MULT bits */
 773:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint16_t                    refDiv;          /**< CLK_FLL_CONFIG2 register, FLL_REF_DIV bits */
 774:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_fll_cco_ranges_t      ccoRange;        /**< CLK_FLL_CONFIG4 register, CCO_RANGE bits */
 775:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     bool                        enableOutputDiv; /**< CLK_FLL_CONFIG  register, FLL_OUTPUT_DIV bit 
 776:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint16_t                    lockTolerance;   /**< CLK_FLL_CONFIG2 register, LOCK_TOL bits */
 777:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint8_t                     igain;           /**< CLK_FLL_CONFIG3 register, FLL_LF_IGAIN bits *
 778:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint8_t                     pgain;           /**< CLK_FLL_CONFIG3 register, FLL_LF_PGAIN bits *
 779:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint16_t                    settlingCount;   /**< CLK_FLL_CONFIG3 register, SETTLING_COUNT bits
 780:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_fll_pll_output_mode_t outputMode;      /**< CLK_FLL_CONFIG3 register, BYPASS_SEL bits */
 781:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint16_t                    cco_Freq;        /**< CLK_FLL_CONFIG4 register, CCO_FREQ bits */
 782:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_stc_fll_manual_config_t;
 783:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_fll_structs */
 784:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 785:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 786:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_fll_funcs
 787:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 788:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 789:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_sysclk_status_t Cy_SysClk_FllConfigure(uint32_t inputFreq, uint32_t outputFreq, cy_en_fll_pll
 790:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_sysclk_status_t Cy_SysClk_FllManualConfigure(const cy_stc_fll_manual_config_t *config);
 791:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** void Cy_SysClk_FllGetConfiguration(cy_stc_fll_manual_config_t *config);
 792:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_sysclk_status_t Cy_SysClk_FllEnable(uint32_t timeoutus);
 793:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE bool Cy_SysClk_FllLocked(void);
 794:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_FllDisable(void);
 795:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 18


 796:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
 797:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_FllLocked
 798:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
 799:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 800:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Reports whether the FLL is locked first time during FLL starting.
 801:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Intended to be used with \ref Cy_SysClk_FllEnable with zero timeout.
 802:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 803:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return 
 804:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * false = not locked<br>
 805:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * true = locked
 806:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 807:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note
 808:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The unlock occurrence may appear during FLL normal operation, so this function 
 809:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * is not recommended to check the FLL normal operation stability.
 810:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 811:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
 812:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_FllLocked
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 814:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
 815:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE bool Cy_SysClk_FllLocked(void)
 816:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (_FLD2BOOL(SRSS_CLK_FLL_STATUS_LOCKED, SRSS_CLK_FLL_STATUS));
 818:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
 819:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 820:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 821:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
 822:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_FllDisable
 823:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
 824:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 825:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Disables the FLL and the CCO.
 826:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 827:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return \ref cy_en_sysclk_status_t
 828:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 829:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note 
 830:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref SystemCoreClockUpdate after this function calling 
 831:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * if it affects the CLK_HF0 frequency.
 832:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 833:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note
 834:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref Cy_SysLib_SetWaitStates after calling this function if
 835:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * the FLL is the source of CLK_HF0 and the CLK_HF0 frequency is decreasing.
 836:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 837:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
 838:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_FllDisable
 839:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 840:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
 841:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_FllDisable(void)
 842:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 843:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_REG32_CLR_SET(SRSS_CLK_FLL_CONFIG3, SRSS_CLK_FLL_CONFIG3_BYPASS_SEL, CY_SYSCLK_FLLPLL_OUTPUT
 844:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     SRSS_CLK_FLL_CONFIG  &= ~SRSS_CLK_FLL_CONFIG_FLL_ENABLE_Msk;
 845:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     SRSS_CLK_FLL_CONFIG4 &= ~SRSS_CLK_FLL_CONFIG4_CCO_ENABLE_Msk;
 846:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return CY_SYSCLK_SUCCESS;
 847:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
 848:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_fll_funcs */
 849:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 850:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 851:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
 852:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ===========================    PLL SECTION    ============================ */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 19


 853:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
 854:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 855:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_pll_structs
 856:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 857:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 858:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** Structure containing information for configuration of a PLL.
 859:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 860:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef struct
 861:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 862:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint32_t                    inputFreq;  /**< frequency of PLL source, in Hz */
 863:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint32_t                    outputFreq; /**< frequency of PLL output, in Hz */
 864:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     bool                        lfMode;     /**< CLK_PLL_CONFIG register, PLL_LF_MODE bit */
 865:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_fll_pll_output_mode_t outputMode; /**< CLK_PLL_CONFIG register, BYPASS_SEL bits */
 866:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_stc_pll_config_t;
 867:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 868:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** Structure containing information for manual configuration of a PLL.
 869:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 870:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef struct
 871:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 872:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint8_t                     feedbackDiv;  /**< CLK_PLL_CONFIG register, FEEDBACK_DIV (P) bits *
 873:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint8_t                     referenceDiv; /**< CLK_PLL_CONFIG register, REFERENCE_DIV (Q) bits 
 874:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint8_t                     outputDiv;    /**< CLK_PLL_CONFIG register, OUTPUT_DIV bits */
 875:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     bool                        lfMode;       /**< CLK_PLL_CONFIG register, PLL_LF_MODE bit */
 876:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_fll_pll_output_mode_t outputMode;   /**< CLK_PLL_CONFIG register, BYPASS_SEL bits */
 877:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_stc_pll_manual_config_t;
 878:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_pll_structs */
 879:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 880:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 881:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_pll_funcs
 882:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 883:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 884:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_sysclk_status_t Cy_SysClk_PllConfigure(uint32_t clkPath, const cy_stc_pll_config_t *config);
 885:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_sysclk_status_t Cy_SysClk_PllManualConfigure(uint32_t clkPath, const cy_stc_pll_manual_config
 886:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_sysclk_status_t Cy_SysClk_PllGetConfiguration(uint32_t clkPath, cy_stc_pll_manual_config_t *c
 887:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_sysclk_status_t Cy_SysClk_PllEnable(uint32_t clkPath, uint32_t timeoutus);
 888:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE bool Cy_SysClk_PllLocked(uint32_t clkPath);
 889:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE bool Cy_SysClk_PllLostLock(uint32_t clkPath);
 890:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_PllDisable(uint32_t clkPath);
 891:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 892:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
 893:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PllLocked
 894:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
 895:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 896:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Reports whether or not the selected PLL is locked.
 897:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 898:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param clkPath Selects which PLL to check. 1 is the first PLL; 0 is invalid.
 899:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 900:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return 
 901:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * false = not locked<br>
 902:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * true = locked
 903:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 904:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
 905:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PllLocked
 906:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 907:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
 908:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE bool Cy_SysClk_PllLocked(uint32_t clkPath)
 909:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 20


 910:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     clkPath--; /* to correctly access PLL config and status registers structures */
 911:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_ASSERT_L1(clkPath < CY_SRSS_NUM_PLL);
 912:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (_FLD2BOOL(SRSS_CLK_PLL_STATUS_LOCKED, SRSS_CLK_PLL_STATUS[clkPath]));
 913:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
 914:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 915:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
 916:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PllLostLock
 917:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
 918:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 919:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Reports whether or not the selected PLL lost its lock since the last time this
 920:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * function was called. Clears the lost lock indicator.
 921:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 922:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param clkPath Selects which PLL to check. 1 is the first PLL; 0 is invalid.
 923:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 924:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return 
 925:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * false = did not lose lock<br>
 926:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * true = lost lock
 927:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 928:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
 929:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PllLostLock
 930:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 931:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
 932:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE bool Cy_SysClk_PllLostLock(uint32_t clkPath)
 933:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 934:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     clkPath--; /* to correctly access PLL config and status registers structures */
 935:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_ASSERT_L1(clkPath < CY_SRSS_NUM_PLL);
 936:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     bool retVal = _FLD2BOOL(SRSS_CLK_PLL_STATUS_UNLOCK_OCCURRED, SRSS_CLK_PLL_STATUS[clkPath]);
 937:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     /* write a 1 to clear the unlock occurred bit */
 938:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     SRSS_CLK_PLL_STATUS[clkPath] = SRSS_CLK_PLL_STATUS_UNLOCK_OCCURRED_Msk;
 939:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (retVal);
 940:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
 941:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 942:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
 943:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PllDisable
 944:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
 945:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 946:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Disables the selected PLL.
 947:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 948:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param clkPath Selects which PLL to disable. 1 is the first PLL; 0 is invalid.
 949:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 950:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return Error / status code:<br>
 951:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CY_SYSCLK_SUCCESS - PLL successfully disabled<br>
 952:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CY_SYSCLK_BAD_PARAM - invalid clock path number
 953:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 954:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note 
 955:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref SystemCoreClockUpdate after this function calling 
 956:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * if it affects the CLK_HF0 frequency.
 957:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 958:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note
 959:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref Cy_SysLib_SetWaitStates before calling this function if
 960:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * the PLL is the source of CLK_HF0 and the CLK_HF0 frequency is increasing.
 961:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 962:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note
 963:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref Cy_SysLib_SetWaitStates after calling this function if
 964:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * the PLL is the source of CLK_HF0 and the CLK_HF0 frequency is decreasing.
 965:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 966:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 21


 967:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PllDisable
 968:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
 969:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
 970:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_PllDisable(uint32_t clkPath)
 971:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
 972:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
 973:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     clkPath--; /* to correctly access PLL config and status registers structures */
 974:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if (clkPath < CY_SRSS_NUM_PLL)
 975:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
 976:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         /* First bypass PLL */
 977:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         CY_REG32_CLR_SET(SRSS_CLK_PLL_CONFIG[clkPath], SRSS_CLK_PLL_CONFIG_BYPASS_SEL, CY_SYSCLK_FL
 978:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         /* Wait at least 6 PLL clock cycles */
 979:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         Cy_SysLib_DelayUs(1U);
 980:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         /* And now disable the PLL itself */
 981:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         SRSS_CLK_PLL_CONFIG[clkPath] &= ~SRSS_CLK_PLL_CONFIG_ENABLE_Msk;
 982:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         retVal = CY_SYSCLK_SUCCESS;
 983:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
 984:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (retVal);
 985:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
 986:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_pll_funcs */
 987:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 988:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
 989:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
 990:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ===========================    ILO SECTION    ============================ */
 991:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
 992:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
 993:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_ilo_funcs
 994:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
 995:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
 996:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_IloEnable(void);
 997:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_IloDisable(void);
 998:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_IloHibernateOn(bool on);
 999:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1000:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1001:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_IloEnable
1002:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1003:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1004:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Enables the ILO.
1005:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1006:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note The watchdog timer (WDT) must be unlocked before calling this function.
1007:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1008:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1009:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_IloEnable
1010:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1011:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1012:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_IloEnable(void)
1013:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1014:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     SRSS_CLK_ILO_CONFIG |= SRSS_CLK_ILO_CONFIG_ENABLE_Msk;
1015:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1016:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1017:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1018:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_IloDisable
1019:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1020:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1021:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Disables the ILO. ILO can't be disabled if WDT is enabled.
1022:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1023:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return Error / status code:<br>
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 22


1024:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CY_SYSCLK_SUCCESS - ILO successfully disabled<br>
1025:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CY_SYSCLK_INVALID_STATE - Cannot disable the ILO if the WDT is enabled.
1026:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1027:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note The watchdog timer (WDT) must be unlocked before calling this function.
1028:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Do not call this function if the WDT is enabled, because the WDT is clocked by
1029:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * the ILO.
1030:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1031:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1032:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_IloDisable
1033:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1034:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1035:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_IloDisable(void)
1036:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1037:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_sysclk_status_t retVal = CY_SYSCLK_INVALID_STATE;
1038:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if (!_FLD2BOOL(SRSS_WDT_CTL_WDT_EN, SRSS_WDT_CTL)) /* if disabled */
1039:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
1040:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         SRSS_CLK_ILO_CONFIG &= ~SRSS_CLK_ILO_CONFIG_ENABLE_Msk;
1041:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         retVal = CY_SYSCLK_SUCCESS;
1042:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1043:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return retVal;
1044:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1045:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1046:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1047:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_IloHibernateOn
1048:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1049:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1050:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Controls whether the ILO stays on during a hibernate, or through an XRES or
1051:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * brown-out detect (BOD) event.
1052:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1053:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param on
1054:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * true = ILO stays on during hibernate or across XRES/BOD.<br> 
1055:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * false = ILO turns off for hibernate or XRES/BOD.
1056:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1057:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note Writes to the register/bit are ignored if the watchdog (WDT) is locked.
1058:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1059:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1060:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_IloHibernateOn
1061:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1062:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1063:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_IloHibernateOn(bool on)
1064:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1065:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_REG32_CLR_SET(SRSS_CLK_ILO_CONFIG, SRSS_CLK_ILO_CONFIG_ILO_BACKUP, (uint32_t)on);
1066:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1067:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_ilo_funcs */
1068:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1069:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1070:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1071:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ===========================    PILO SECTION    =========================== */
1072:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1073:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1074:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_pilo_funcs
1075:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1076:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1077:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_PiloEnable(void);
1078:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_PiloDisable(void);
1079:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_PiloSetTrim(uint32_t trimVal);
1080:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE uint32_t Cy_SysClk_PiloGetTrim(void);
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 23


1081:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1082:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1083:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PiloEnable
1084:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1085:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1086:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Enables the PILO. 
1087:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1088:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note This function blocks for 1 millisecond between enabling the PILO and 
1089:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * releasing the PILO reset.
1090:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1091:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1092:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PiloEnable
1093:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1094:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1095:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_PiloEnable(void)
1096:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1097:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     SRSS_CLK_PILO_CONFIG |= _VAL2FLD(SRSS_CLK_PILO_CONFIG_PILO_EN, 1U); /* 1 = enable */
1098:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     Cy_SysLib_Delay(1U/*msec*/);
1099:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     /* release the reset and enable clock output */
1100:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     SRSS_CLK_PILO_CONFIG |= SRSS_CLK_PILO_CONFIG_PILO_RESET_N_Msk |
1101:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                             SRSS_CLK_PILO_CONFIG_PILO_CLK_EN_Msk;
1102:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1103:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1104:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1105:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PiloDisable
1106:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1107:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1108:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Disables the PILO.
1109:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1110:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1111:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PiloDisable
1112:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1113:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1114:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_PiloDisable(void)
1115:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1116:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     /* Clear PILO_EN, PILO_RESET_N, and PILO_CLK_EN bitfields. This disables the
1117:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****        PILO and holds the PILO in a reset state. */
1118:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     SRSS_CLK_PILO_CONFIG &= (uint32_t)~(SRSS_CLK_PILO_CONFIG_PILO_EN_Msk      |
1119:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                         SRSS_CLK_PILO_CONFIG_PILO_RESET_N_Msk |
1120:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                         SRSS_CLK_PILO_CONFIG_PILO_CLK_EN_Msk);
1121:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1122:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1123:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1124:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PiloSetTrim
1125:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1126:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1127:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Sets the PILO trim bits, which adjusts the PILO frequency. This is typically
1128:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * done after measuring the PILO frequency; see \ref Cy_SysClk_StartClkMeasurementCounters().
1129:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1130:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1131:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PiloSetTrim
1132:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1133:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1134:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_PiloSetTrim(uint32_t trimVal)
1135:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1136:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_REG32_CLR_SET(SRSS_CLK_PILO_CONFIG, SRSS_CLK_PILO_CONFIG_PILO_FFREQ, trimVal);
1137:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 24


1138:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1139:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1140:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PiloGetTrim
1141:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1142:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1143:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Reports the current PILO trim bits value.
1144:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1145:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1146:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Refer to the Cy_SysClk_PiloSetTrim() function usage.
1147:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1148:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1149:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE uint32_t Cy_SysClk_PiloGetTrim(void)
1150:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1151:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (_FLD2VAL(SRSS_CLK_PILO_CONFIG_PILO_FFREQ, SRSS_CLK_PILO_CONFIG));
1152:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1153:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_pilo_funcs */
1154:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1155:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1156:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1157:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ====================    CLOCK MEASUREMENT SECTION    ===================== */
1158:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1159:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1160:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_calclk_enums
1161:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1162:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1163:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** Defines all possible clock sources. */
1164:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
1165:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1166:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_NC =            0U,
1167:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_ILO =           1U,
1168:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_WCO =           2U,
1169:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_BAK =           3U,
1170:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_ALTLF =         4U,
1171:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_LFCLK =         5U,
1172:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_IMO =           6U,
1173:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PILO =          8U,
1174:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_FAST_CLKS =     0x100U,
1175:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_ECO =           0x101U,
1176:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_EXT =           0x102U,
1177:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_ALTHF =         0x103U,
1178:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_TIMERCLK =      0x104U,
1179:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH_CLKS =     0x500U,
1180:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH0 =         0x500U,
1181:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH1 =         0x501U,
1182:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH2 =         0x502U,
1183:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH3 =         0x503U,
1184:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH4 =         0x504U,
1185:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH5 =         0x505U,
1186:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH6 =         0x506U,
1187:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH7 =         0x507U,
1188:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH8 =         0x508U,
1189:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH9 =         0x509U,
1190:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH10 =        0x50AU,
1191:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH11 =        0x50BU,
1192:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH12 =        0x50CU,
1193:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH13 =        0x50DU,
1194:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH14 =        0x50EU,
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 25


1195:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_PATH15 =        0x50FU,
1196:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHFS =        0x600U,
1197:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF0 =        0x600U,
1198:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF1 =        0x601U,
1199:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF2 =        0x602U,
1200:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF3 =        0x603U,
1201:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF4 =        0x604U,
1202:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF5 =        0x605U,
1203:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF6 =        0x606U,
1204:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF7 =        0x607U,
1205:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF8 =        0x608U,
1206:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF9 =        0x609U,
1207:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF10 =       0x60AU,
1208:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF11 =       0x60BU,
1209:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF12 =       0x60CU,
1210:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF13 =       0x60DU,
1211:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF14 =       0x60EU,
1212:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_CLKHF15 =       0x60FU,
1213:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_MEAS_CLK_LAST_CLK =      0x610U
1214:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_meas_clks_t;
1215:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_calclk_enums */
1216:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1217:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1218:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_calclk_funcs
1219:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1220:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1221:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_sysclk_status_t Cy_SysClk_StartClkMeasurementCounters(cy_en_meas_clks_t clock1, uint32_t coun
1222:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE bool Cy_SysClk_ClkMeasurementCountersDone(void);
1223:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** uint32_t Cy_SysClk_ClkMeasurementCountersGetFreq(bool measuredClock, uint32_t refClkFreq);
1224:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1225:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1226:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_ClkMeasurementCountersDone
1227:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1228:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1229:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Checks if clock measurement counting is done, that is, counter1 has counted down
1230:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * to zero. Call \ref Cy_SysClk_StartClkMeasurementCounters() before calling this function.
1231:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1232:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return Status of calibration counters:<br>
1233:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * true = done<br>
1234:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * false = not done
1235:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1236:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1237:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Refer to the Cy_SysClk_StartClkMeasurementCounters() function usage.
1238:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1239:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1240:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE bool Cy_SysClk_ClkMeasurementCountersDone(void)
1241:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1242:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (_FLD2BOOL(SRSS_CLK_CAL_CNT1_CAL_COUNTER_DONE, SRSS_CLK_CAL_CNT1));
1243:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1244:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_calclk_funcs */
1245:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1246:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1247:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1248:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ==========================    TRIM SECTION    ============================ */
1249:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1250:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1251:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_trim_funcs
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 26


1252:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1253:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1254:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** int32_t Cy_SysClk_IloTrim(uint32_t iloFreq);
1255:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** int32_t Cy_SysClk_PiloTrim(uint32_t piloFreq);
1256:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_trim_funcs */
1257:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1258:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1259:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1260:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ======================    POWER MANAGEMENT SECTION    ==================== */
1261:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1262:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1263:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_pm_funcs
1264:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1265:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1266:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** cy_en_syspm_status_t Cy_SysClk_DeepSleepCallback(cy_stc_syspm_callback_params_t *callbackParams, cy
1267:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_pm_funcs */
1268:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1269:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1270:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1271:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ===========================    WCO SECTION    ============================ */
1272:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1273:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1274:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_wco_enums
1275:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1276:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1277:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** WCO bypass modes */
1278:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
1279:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1280:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_WCO_NOT_BYPASSED = 0u, /**< WCO is not bypassed crystal is used */
1281:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_WCO_BYPASSED = 1U      /**< WCO is bypassed external clock must be supplied  on XTAL 
1282:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_wco_bypass_modes_t;
1283:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1284:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** WCO CSV supervisor clock selections */
1285:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
1286:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1287:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_WCO_CSV_SUPERVISOR_ILO,   /**< WCO CSV supervisor clock source is the ILO */
1288:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_WCO_CSV_SUPERVISOR_ALTLF, /**< WCO CSV supervisor clock source is the alternate low-f
1289:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_WCO_CSV_SUPERVISOR_PILO   /**< WCO CSV supervisor clock source is the PILO */
1290:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_wco_csv_supervisor_clock_t;
1291:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1292:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1293:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Clock supervisor clock loss window. There must be one clock of the supervised
1294:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * clock within this many clocks of the supervising clock.
1295:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * See registers CLK_CSV_HF_CTL and CLK_CSV_WCO_CTL, bitfield CSV_LOSS_WINDOW.
1296:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1297:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
1298:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1299:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CSV_LOSS_4_CYCLES =   0u, /**< 1 clock must be seen within 4 cycles of the supervisin
1300:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CSV_LOSS_8_CYCLES =   1U, /**< 1 clock must be seen within 8 cycles of the supervisin
1301:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CSV_LOSS_16_CYCLES =  2u, /**< 1 clock must be seen within 16 cycles of the supervisi
1302:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CSV_LOSS_32_CYCLES =  3u, /**< 1 clock must be seen within 32 cycles of the supervisi
1303:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CSV_LOSS_64_CYCLES =  4u, /**< 1 clock must be seen within 64 cycles of the supervisi
1304:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CSV_LOSS_128_CYCLES = 5u, /**< 1 clock must be seen within 128 cycles of the supervis
1305:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CSV_LOSS_256_CYCLES = 6u, /**< 1 clock must be seen within 256 cycles of the supervis
1306:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CSV_LOSS_512_CYCLES = 7u  /**< 1 clock must be seen within 512 cycles of the supervis
1307:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_csv_loss_window_t;
1308:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 27


1309:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1310:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Clock supervisor error actions. See register CLK_CSV_HF_CTL[CSV_FREQ_ACTION and CSV_LOSS_ACTION].
1311:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1312:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
1313:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1314:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CSV_ERROR_IGNORE = 0u,     /**< Ignore the error reported by the clock supervisor. */
1315:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CSV_ERROR_FAULT = 1U,      /**< Trigger a fault when an error is reported by the cloc
1316:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CSV_ERROR_RESET = 2u,      /**< Trigger a reset when an error is reported by the cloc
1317:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CSV_ERROR_FAULT_RESET = 3u /**< Trigger a fault then reset when an error is reported 
1318:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_csv_error_actions_t;
1319:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_wco_enums */
1320:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1321:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1322:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_wco_structs
1323:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1324:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1325:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1326:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * This structure is used to configure the clock supervisor for the WCO.
1327:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1328:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef struct
1329:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1330:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_wco_csv_supervisor_clock_t supervisorClock; /**< supervisor clock selection */
1331:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     bool enableLossDetection;                         /**< 1= enabled, 0= disabled. Note that if lo
1332:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_csv_loss_window_t lossWindow;               /**< \ref cy_en_csv_loss_window_t */
1333:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_csv_error_actions_t lossAction;             /**< \ref cy_en_csv_error_actions_t */
1334:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_stc_wco_csv_config_t;
1335:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_wco_structs */
1336:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1337:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1338:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_wco_funcs
1339:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1340:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1341:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_WcoEnable(uint32_t timeoutus);
1342:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE bool Cy_SysClk_WcoOkay(void);
1343:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_WcoDisable(void);
1344:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_WcoBypass(cy_en_wco_bypass_modes_t bypass);
1345:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1346:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1347:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1348:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_WcoEnable
1349:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1350:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1351:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Enables the WCO.
1352:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1353:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param timeoutus amount of time in microseconds to wait for the WCO to be ready.
1354:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * If WCO is not ready, WCO is stopped. To avoid waiting for WCO ready set this to 0,
1355:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * and manually check if WCO is okay using \ref Cy_SysClk_WcoOkay.
1356:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1357:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return Error / status code:<br>
1358:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CY_SYSCLK_SUCCESS - WCO successfully enabled<br>
1359:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CY_SYSCLK_TIMEOUT - Timeout waiting for WCO to stabilize
1360:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1361:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1362:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_WcoEnable
1363:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1364:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1365:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_WcoEnable(uint32_t timeoutus)
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 28


1366:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1367:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_sysclk_status_t rtnval = CY_SYSCLK_TIMEOUT;
1368:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1369:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     /* first set the WCO enable bit */
1370:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     BACKUP_CTL |= BACKUP_CTL_WCO_EN_Msk;
1371:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1372:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     /* now do the timeout wait for STATUS, bit WCO_OK */
1373:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     for (; (Cy_SysClk_WcoOkay() == false) && (0UL != timeoutus); timeoutus--)
1374:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
1375:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         Cy_SysLib_DelayUs(1U);
1376:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1377:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if (0UL != timeoutus)
1378:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
1379:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         rtnval = CY_SYSCLK_SUCCESS;
1380:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1381:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1382:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (rtnval);
1383:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1384:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1385:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1386:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_WcoOkay
1387:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1388:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1389:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Reports the status of the WCO_OK bit.
1390:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1391:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return 
1392:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * true = okay<br>
1393:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * false = not okay
1394:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1395:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1396:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_WcoOkay
1397:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1398:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1399:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE bool Cy_SysClk_WcoOkay(void)
1400:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1401:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (_FLD2BOOL(BACKUP_STATUS_WCO_OK, BACKUP_STATUS));
1402:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1403:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1404:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1405:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_WcoDisable
1406:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1407:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1408:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Disables the WCO.
1409:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1410:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1411:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_WcoDisable
1412:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1413:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1414:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_WcoDisable(void)
1415:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1416:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     BACKUP_CTL &= (uint32_t)~BACKUP_CTL_WCO_EN_Msk;
1417:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1418:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1419:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1420:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_WcoBypass
1421:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1422:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 29


1423:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Sets whether the WCO is bypassed or not. If it is bypassed, then a 32-kHz clock
1424:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * must be provided on the wco_out pin.
1425:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1426:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param bypass \ref cy_en_wco_bypass_modes_t
1427:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1428:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1429:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_WcoBypass
1430:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1431:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1432:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_WcoBypass(cy_en_wco_bypass_modes_t bypass)
1433:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1434:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_REG32_CLR_SET(BACKUP_CTL, BACKUP_CTL_WCO_BYPASS, bypass);
1435:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1436:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_wco_funcs */
1437:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1438:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1439:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1440:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* =========================    clkHf[n] SECTION    ========================= */
1441:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1442:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1443:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_clk_hf_enums
1444:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1445:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1446:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1447:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Selects which clkHf input, or root mux, to configure.
1448:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * See CLK_ROOT_SELECT registers, bits ROOT_MUX.
1449:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Used with functions \ref Cy_SysClk_ClkHfSetSource and \ref Cy_SysClk_ClkHfGetSource.
1450:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1451:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
1452:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1453:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH0  = 0U,  /**< clkHf input is Clock Path 0 */
1454:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH1  = 1U,  /**< clkHf input is Clock Path 1 */
1455:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH2  = 2U,  /**< clkHf input is Clock Path 2 */
1456:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH3  = 3U,  /**< clkHf input is Clock Path 3 */
1457:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH4  = 4U,  /**< clkHf input is Clock Path 4 */
1458:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH5  = 5U,  /**< clkHf input is Clock Path 5 */
1459:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH6  = 6U,  /**< clkHf input is Clock Path 6 */
1460:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH7  = 7U,  /**< clkHf input is Clock Path 7 */
1461:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH8  = 8U,  /**< clkHf input is Clock Path 8 */
1462:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH9  = 9U,  /**< clkHf input is Clock Path 9 */
1463:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH10 = 10U, /**< clkHf input is Clock Path 10 */
1464:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH11 = 11U, /**< clkHf input is Clock Path 11 */
1465:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH12 = 12U, /**< clkHf input is Clock Path 12 */
1466:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH13 = 13U, /**< clkHf input is Clock Path 13 */
1467:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH14 = 14U, /**< clkHf input is Clock Path 14 */
1468:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_IN_CLKPATH15 = 15U, /**< clkHf input is Clock Path 15 */
1469:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_clkhf_in_sources_t;
1470:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1471:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1472:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1473:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * clkHf divider values. See CLK_ROOT_SELECT registers, bits ROOT_DIV.
1474:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Used with functions \ref Cy_SysClk_ClkHfSetDivider and \ref Cy_SysClk_ClkHfGetDivider.
1475:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1476:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
1477:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1478:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_NO_DIVIDE   = 0U,    /**< don't divide clkHf. */
1479:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_DIVIDE_BY_2 = 1U,    /**< divide clkHf by 2 */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 30


1480:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_DIVIDE_BY_4 = 2U,    /**< divide clkHf by 4 */
1481:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_DIVIDE_BY_8 = 3U     /**< divide clkHf by 8 */
1482:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_clkhf_dividers_t;
1483:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1484:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1485:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * clkHf clock supervisor input sources. See register CLK_CSV_HF_CTL[CSV_MUX].
1486:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1487:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
1488:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1489:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_CSV_SUPERVISOR_IMO   = 0U,  /**< Supervising clock is the IMO. */
1490:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_CSV_SUPERVISOR_EXT   = 1U,  /**< Supervising clock is the external clock */
1491:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_CLKHF_CSV_SUPERVISOR_ALTHF = 2U   /**< Supervising clock is clk_althf */
1492:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_clkhf_csv_supervisor_clock_t;
1493:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_clk_hf_enums */
1494:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1495:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1496:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_clk_hf_structs
1497:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{SupervisingWindow
1498:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1499:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1500:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * This structure is used to configure the clock supervisor for clkHf.
1501:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1502:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef struct
1503:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1504:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_clkhf_csv_supervisor_clock_t supervisorClock; /**< \ref cy_en_clkhf_csv_supervisor_clock_
1505:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint16_t supervisingWindow;                         /**< Number of supervising clock cycles */
1506:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     bool enableFrequencyFaultDetection;                 /**< 1= enabled, 0= disabled */
1507:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint16_t frequencyLowerLimit;                       /**< Lowest frequency in kHz that supervise
1508:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint16_t frequencyUpperLimit;                       /**< Highest frequency in kHz that supervis
1509:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_csv_error_actions_t frequencyAction;          /**< \ref cy_en_csv_error_actions_t */
1510:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     bool enableLossDetection;                           /**< 1= enabled, 0= disabled */
1511:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_csv_loss_window_t lossWindow;                 /**< \ref cy_en_csv_loss_window_t */
1512:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_csv_error_actions_t lossAction;               /**< \ref cy_en_csv_error_actions_t */
1513:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_stc_clkhf_csv_config_t;
1514:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_clk_hf_structs */
1515:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1516:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1517:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_clk_hf_funcs
1518:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1519:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1520:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_ClkHfEnable(uint32_t clkHf);
1521:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_ClkHfDisable(uint32_t clkHf);
1522:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_ClkHfSetSource(uint32_t clkHf, cy_en_clkhf_in_sourc
1523:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_clkhf_in_sources_t Cy_SysClk_ClkHfGetSource(uint32_t clkHf);
1524:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_ClkHfSetDivider(uint32_t clkHf, cy_en_clkhf_divider
1525:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_clkhf_dividers_t Cy_SysClk_ClkHfGetDivider(uint32_t clkHf);
1526:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1527:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1528:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1529:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_ClkHfEnable
1530:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1531:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1532:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Enables the selected clkHf.
1533:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1534:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param clkHf Selects which clkHf to enable.
1535:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1536:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return \ref cy_en_sysclk_status_t
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 31


1537:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1538:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1539:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_ClkHfEnable
1540:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1541:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1542:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_ClkHfEnable(uint32_t clkHf)
1543:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1544:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
1545:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if (clkHf < CY_SRSS_NUM_HFROOT)
1546:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
1547:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         SRSS_CLK_ROOT_SELECT[clkHf] |= SRSS_CLK_ROOT_SELECT_ENABLE_Msk;
1548:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         retVal = CY_SYSCLK_SUCCESS;
1549:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1550:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (retVal);
1551:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1552:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1553:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1554:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_ClkHfDisable
1555:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1556:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1557:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Disables the selected clkHf.
1558:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1559:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param clkHf Selects which clkHf to enable.
1560:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1561:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return \ref cy_en_sysclk_status_t
1562:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1563:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note clkHf[0] cannot be disabled.
1564:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1565:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1566:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_ClkHfDisable
1567:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1568:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1569:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_ClkHfDisable(uint32_t clkHf)
1570:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1571:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
1572:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if ((0UL < clkHf) /* prevent CLK_HF0 disabling */
1573:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****            && (clkHf < CY_SRSS_NUM_HFROOT))
1574:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
1575:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         SRSS_CLK_ROOT_SELECT[clkHf] &= ~SRSS_CLK_ROOT_SELECT_ENABLE_Msk;
1576:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         retVal = CY_SYSCLK_SUCCESS;
1577:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1578:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (retVal);
1579:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1580:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1581:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_ClkHfSetSource
1583:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1584:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1585:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Selects the source of the selected clkHf.
1586:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1587:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param clkHf selects which clkHf mux to configure.
1588:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1589:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param source \ref cy_en_clkhf_in_sources_t
1590:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1591:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return \ref cy_en_sysclk_status_t
1592:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1593:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 32


1594:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref SystemCoreClockUpdate after this function calling 
1595:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * if it affects the CLK_HF0 frequency.
1596:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1597:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note 
1598:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref Cy_SysLib_SetWaitStates before calling this function if
1599:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CLK_HF0 frequency is increasing.
1600:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1601:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note
1602:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref Cy_SysLib_SetWaitStates after calling this function if
1603:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CLK_HF0 frequency is decreasing.
1604:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1605:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1606:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_ClkHfSetSource
1607:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1608:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1609:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_ClkHfSetSource(uint32_t clkHf, cy_en_clkhf_in_sourc
1610:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1611:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
1612:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if ((clkHf < CY_SRSS_NUM_HFROOT) && (source <= CY_SYSCLK_CLKHF_IN_CLKPATH15))
1613:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
1614:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         CY_REG32_CLR_SET(SRSS_CLK_ROOT_SELECT[clkHf], SRSS_CLK_ROOT_SELECT_ROOT_MUX, source);
1615:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         retVal = CY_SYSCLK_SUCCESS;
1616:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1617:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (retVal);
1618:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1619:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1620:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1621:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_ClkHfGetSource
1622:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1623:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1624:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Reports the source of the selected clkHf.
1625:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1626:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param clkHf selects which clkHf to get the source of.
1627:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1628:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return \ref cy_en_clkhf_in_sources_t
1629:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1630:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1631:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_ClkHfSetSource
1632:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1633:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1634:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_clkhf_in_sources_t Cy_SysClk_ClkHfGetSource(uint32_t clkHf)
1635:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1636:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_ASSERT_L1(clkHf < CY_SRSS_NUM_HFROOT);
1637:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (cy_en_clkhf_in_sources_t)(_FLD2VAL(SRSS_CLK_ROOT_SELECT_ROOT_MUX, SRSS_CLK_ROOT_SELECT[
1638:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1639:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1640:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1641:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_ClkHfSetDivider
1642:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1643:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1644:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Sets the pre-divider for a clkHf.
1645:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1646:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param clkHf selects which clkHf divider to configure.
1647:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1648:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param divider \ref cy_en_clkhf_dividers_t
1649:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1650:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return \ref cy_en_sysclk_status_t
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 33


1651:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1652:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note Also call \ref Cy_SysClk_ClkHfSetSource to set the clkHf source.
1653:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1654:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note 
1655:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref SystemCoreClockUpdate after this function calling 
1656:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * if it affects the CLK_HF0 frequency.
1657:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1658:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note 
1659:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref Cy_SysLib_SetWaitStates before calling this function if
1660:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CLK_HF0 frequency is increasing.
1661:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1662:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note
1663:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref Cy_SysLib_SetWaitStates after calling this function if
1664:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CLK_HF0 frequency is decreasing.
1665:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1666:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1667:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_ClkHfSetDivider
1668:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1669:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1670:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_ClkHfSetDivider(uint32_t clkHf, cy_en_clkhf_divider
1671:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1672:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
1673:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if ((clkHf < CY_SRSS_NUM_HFROOT) && (divider <= CY_SYSCLK_CLKHF_DIVIDE_BY_8))
1674:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
1675:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         CY_REG32_CLR_SET(SRSS_CLK_ROOT_SELECT[clkHf], SRSS_CLK_ROOT_SELECT_ROOT_DIV, divider);
1676:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         retVal = CY_SYSCLK_SUCCESS;
1677:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1678:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (retVal);
1679:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1680:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1681:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1682:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_ClkHfGetDivider
1683:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1684:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1685:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Reports the pre-divider value for a clkHf.
1686:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1687:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param clkHf selects which clkHf to check divider of.
1688:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1689:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return \ref cy_en_clkhf_dividers_t
1690:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1691:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1692:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_ClkHfSetDivider
1693:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1694:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1695:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_clkhf_dividers_t Cy_SysClk_ClkHfGetDivider(uint32_t clkHf)
1696:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1697:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_ASSERT_L1(clkHf < CY_SRSS_NUM_HFROOT);
1698:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (cy_en_clkhf_dividers_t)(_FLD2VAL(SRSS_CLK_ROOT_SELECT_ROOT_DIV, SRSS_CLK_ROOT_SELECT[cl
1699:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1700:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_clk_hf_funcs */
1701:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1702:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1703:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1704:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* =========================    clk_fast SECTION    ========================= */
1705:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1706:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1707:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_clk_fast_funcs
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 34


1708:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1709:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1710:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_ClkFastSetDivider(uint8_t divider);
1711:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE uint8_t Cy_SysClk_ClkFastGetDivider(void);
1712:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1713:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1714:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_ClkFastSetDivider
1715:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1716:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1717:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Sets the clock divider for the fast clock, which sources the main processor.
1718:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The source of this divider is clkHf[0].
1719:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1720:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param divider divider value between 0 and 255.
1721:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Causes integer division of (divider value + 1), or division by 1 to 256.
1722:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1723:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note 
1724:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref SystemCoreClockUpdate after this function calling.
1725:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1726:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note 
1727:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref Cy_SysLib_SetWaitStates before calling this function if
1728:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CLK_FAST frequency is increasing.
1729:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1730:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note
1731:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref Cy_SysLib_SetWaitStates after calling this function if
1732:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * CLK_FAST frequency is decreasing.
1733:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1734:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1735:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_ClkFastSetDivider
1736:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1737:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1738:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_ClkFastSetDivider(uint8_t divider)
1739:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1740:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_REG32_CLR_SET(CPUSS_CM4_CLOCK_CTL, CPUSS_CM4_CLOCK_CTL_FAST_INT_DIV, divider);
1741:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1742:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1743:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1744:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_ClkFastGetDivider
1745:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1746:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1747:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Returns the clock divider for the fast clock.
1748:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1749:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return The divider value for the fast clock.
1750:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The integer division done is by (divider value + 1), or division by 1 to 256.
1751:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1752:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1753:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_ClkFastSetDivider
1754:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1755:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1756:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE uint8_t Cy_SysClk_ClkFastGetDivider(void)
1757:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1758:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return ((uint8_t)_FLD2VAL(CPUSS_CM4_CLOCK_CTL_FAST_INT_DIV, CPUSS_CM4_CLOCK_CTL));
1759:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1760:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_clk_fast_funcs */
1761:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1762:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1763:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1764:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================    clk_peri SECTION    ========================== */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 35


1765:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1766:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1767:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_clk_peri_funcs
1768:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1769:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1770:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_ClkPeriSetDivider(uint8_t divider);
1771:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE uint8_t Cy_SysClk_ClkPeriGetDivider(void);
1772:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1773:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1774:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_ClkPeriSetDivider
1775:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1776:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1777:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Sets the clock divider for the peripheral clock tree. All peripheral clock
1778:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * dividers are sourced from this clock. Also the Cortex M0+ clock divider is
1779:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * sourced from this clock. The source of this divider is clkHf[0]
1780:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1781:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param divider divider value between 0 and 255
1782:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Causes integer division of (divider value + 1), or division by 1 to 256.
1783:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1784:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note 
1785:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Call \ref SystemCoreClockUpdate after this function calling.
1786:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1787:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1788:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_ClkPeriSetDivider
1789:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1790:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1791:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_ClkPeriSetDivider(uint8_t divider)
1792:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1793:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_REG32_CLR_SET(CPUSS_CM0_CLOCK_CTL, CPUSS_CM0_CLOCK_CTL_PERI_INT_DIV, divider);
1794:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1795:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1796:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1797:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_ClkPeriGetDivider
1798:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1799:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1800:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Returns the clock divider of the peripheral (peri) clock.
1801:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1802:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return The divider value.
1803:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The integer division done is by (divider value + 1), or division by 1 to 256.
1804:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1805:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1806:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_ClkPeriSetDivider
1807:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1808:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1809:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE uint8_t Cy_SysClk_ClkPeriGetDivider(void)
1810:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1811:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return ((uint8_t)_FLD2VAL(CPUSS_CM0_CLOCK_CTL_PERI_INT_DIV, CPUSS_CM0_CLOCK_CTL));
1812:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1813:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_clk_peri_funcs */
1814:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1815:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1816:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1817:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* =====================    clk_peripherals SECTION    ====================== */
1818:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /* ========================================================================== */
1819:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1820:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_clk_peripheral_enums
1821:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 36


1822:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1823:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** Programmable clock divider types */
1824:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** typedef enum
1825:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1826:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_DIV_8_BIT    = 0U, /**< Divider Type is an 8 bit divider */
1827:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_DIV_16_BIT   = 1U, /**< Divider Type is a 16 bit divider */
1828:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_DIV_16_5_BIT = 2U, /**< Divider Type is a 16.5 bit fractional divider */
1829:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_SYSCLK_DIV_24_5_BIT = 3U  /**< Divider Type is a 24.5 bit fractional divider */
1830:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** } cy_en_divider_types_t;
1831:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /** \} group_sysclk_clk_peripheral_enums */
1832:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1833:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /**
1834:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \addtogroup group_sysclk_clk_peripheral_funcs
1835:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \{
1836:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** */
1837:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_PeriphSetDivider(cy_en_divider_types_t dividerType,
1838:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE uint32_t Cy_SysClk_PeriphGetDivider(cy_en_divider_types_t dividerType, uint32_t div
1839:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_PeriphSetFracDivider(cy_en_divider_types_t dividerT
1840:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_PeriphGetFracDivider(cy_en_divider_types_t dividerType, uint32_t div
1841:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_PeriphAssignDivider(en_clk_dst_t ipBlock, cy_en_div
1842:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE uint32_t Cy_SysClk_PeriphGetAssignedDivider(en_clk_dst_t ipBlock);
1843:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_PeriphEnableDivider(cy_en_divider_types_t dividerTy
1844:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_PeriphDisableDivider(cy_en_divider_types_t dividerT
1845:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_PeriphEnablePhaseAlignDivider(cy_en_divider_types_t
1846:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE bool Cy_SysClk_PeriphGetDividerEnabled(cy_en_divider_types_t dividerType, uint32_t 
1847:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** uint32_t Cy_SysClk_PeriphGetFrequency(cy_en_divider_types_t dividerType, uint32_t dividerNum);
1848:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1849:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1850:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PeriphSetDivider
1851:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1852:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1853:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Sets one of the programmable clock dividers. This is only used for integer
1854:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * dividers. Use \ref Cy_SysClk_PeriphSetFracDivider for setting factional dividers.
1855:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1856:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \pre If the specified clock divider is already enabled - it should be disabled
1857:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * prior to use this function by \ref Cy_SysClk_PeriphDisableDivider.
1858:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1859:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerType specifies which type of divider to use; \ref cy_en_divider_types_t
1860:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1861:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerNum the divider number.
1862:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1863:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerValue divider value
1864:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Causes integer division of (divider value + 1), or division by 1 to 256
1865:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * (8-bit divider) or 1 to 65536 (16-bit divider).
1866:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1867:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return \ref cy_en_sysclk_status_t
1868:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1869:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1870:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PeriphSetDivider
1871:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1872:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1873:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t
1874:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                 Cy_SysClk_PeriphSetDivider(cy_en_divider_types_t dividerType,
1875:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                            uint32_t dividerNum, uint32_t dividerValue)
1876:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1877:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
1878:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if (dividerType == CY_SYSCLK_DIV_8_BIT)
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 37


1879:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
1880:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         if ((dividerNum < PERI_DIV_8_NR) &&
1881:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             (dividerValue <= (PERI_DIV_8_CTL_INT8_DIV_Msk >> PERI_DIV_8_CTL_INT8_DIV_Pos)))
1882:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         {
1883:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             CY_REG32_CLR_SET(PERI_DIV_8_CTL[dividerNum], PERI_DIV_8_CTL_INT8_DIV, dividerValue);
1884:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             retVal = CY_SYSCLK_SUCCESS;
1885:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         }
1886:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1887:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     else if (dividerType == CY_SYSCLK_DIV_16_BIT)
1888:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
1889:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         if ((dividerNum < PERI_DIV_16_NR) &&
1890:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             (dividerValue <= (PERI_DIV_16_CTL_INT16_DIV_Msk >> PERI_DIV_16_CTL_INT16_DIV_Pos)))
1891:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         {
1892:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             CY_REG32_CLR_SET(PERI_DIV_16_CTL[dividerNum], PERI_DIV_16_CTL_INT16_DIV, dividerValue);
1893:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             retVal = CY_SYSCLK_SUCCESS;
1894:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         }
1895:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1896:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     else
1897:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     { /* return bad parameter */
1898:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1899:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (retVal);
1900:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1901:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1902:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1903:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PeriphGetDivider
1904:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1905:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1906:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Returns the integer divider value for the specified divider. One works for
1907:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * integer dividers. Use \ref Cy_SysClk_PeriphGetFracDivider to get the fractional
1908:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * divider value
1909:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1910:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerType specifies which type of divider to use; \ref cy_en_divider_types_t
1911:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1912:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerNum specifies which divider of the selected type to configure
1913:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1914:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return The divider value.
1915:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The integer division done is by (divider value + 1), or division by 1 to 256
1916:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * (8-bit divider) or 1 to 65536 (16-bit divider).
1917:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1918:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1919:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PeriphSetDivider
1920:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1921:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1922:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE uint32_t Cy_SysClk_PeriphGetDivider(cy_en_divider_types_t dividerType, uint32_t div
1923:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1924:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     uint32_t retVal;
1925:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1926:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_ASSERT_L1(dividerType <= CY_SYSCLK_DIV_16_BIT);
1927:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1928:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if (dividerType == CY_SYSCLK_DIV_8_BIT)
1929:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
1930:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         CY_ASSERT_L1(dividerNum < PERI_DIV_8_NR);
1931:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         retVal = _FLD2VAL(PERI_DIV_8_CTL_INT8_DIV, PERI_DIV_8_CTL[dividerNum]);
1932:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1933:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     else
1934:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     { /* 16-bit divider */
1935:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         CY_ASSERT_L1(dividerNum < PERI_DIV_16_NR);
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 38


1936:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         retVal = _FLD2VAL(PERI_DIV_16_CTL_INT16_DIV, PERI_DIV_16_CTL[dividerNum]);
1937:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1938:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (retVal);
1939:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
1940:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
1941:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
1942:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PeriphSetFracDivider
1943:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
1944:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1945:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Sets one of the programmable clock dividers. This function should only be used
1946:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * for fractional clock dividers.
1947:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1948:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \pre If the specified clock divider is already enabled - it should be disabled
1949:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * prior to use this function by \ref Cy_SysClk_PeriphDisableDivider.
1950:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1951:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerType specifies which type of divider to use; \ref cy_en_divider_types_t
1952:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1953:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerNum specifies which divider of the selected type to configure
1954:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1955:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerIntValue the integer divider value
1956:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The source of the divider is peri_clk, which is a divided version of hf_clk[0].
1957:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The divider value causes integer division of (divider value + 1), or division
1958:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * by 1 to 65536 (16-bit divider) or 1 to 16777216 (24-bit divider).
1959:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1960:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerFracValue the fraction part of the divider
1961:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * The fractional divider can be 1-32, thus it divides the clock by 1/32 for each
1962:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * count. To divide the clock by 11/32nds set this value to 11.
1963:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1964:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return \ref cy_en_sysclk_status_t
1965:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1966:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
1967:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PeriphSetFracDivider
1968:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
1969:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
1970:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t
1971:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                 Cy_SysClk_PeriphSetFracDivider(cy_en_divider_types_t dividerType, uint32_t dividerN
1972:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                                uint32_t dividerIntValue, uint32_t dividerFracValue)
1973:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
1974:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
1975:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if (dividerType == CY_SYSCLK_DIV_16_5_BIT)
1976:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
1977:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         if ((dividerNum < PERI_DIV_16_5_NR) &&
1978:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             (dividerIntValue <= (PERI_DIV_16_5_CTL_INT16_DIV_Msk >> PERI_DIV_16_5_CTL_INT16_DIV_Pos
1979:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             (dividerFracValue <= (PERI_DIV_16_5_CTL_FRAC5_DIV_Msk >> PERI_DIV_16_5_CTL_FRAC5_DIV_Po
1980:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         {
1981:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             CY_REG32_CLR_SET(PERI_DIV_16_5_CTL[dividerNum], PERI_DIV_16_5_CTL_INT16_DIV, dividerInt
1982:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             CY_REG32_CLR_SET(PERI_DIV_16_5_CTL[dividerNum], PERI_DIV_16_5_CTL_FRAC5_DIV, dividerFra
1983:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             retVal = CY_SYSCLK_SUCCESS;
1984:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         }
1985:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1986:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     else if (dividerType == CY_SYSCLK_DIV_24_5_BIT)
1987:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
1988:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         if ((dividerNum < PERI_DIV_24_5_NR) &&
1989:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             (dividerIntValue <= (PERI_DIV_24_5_CTL_INT24_DIV_Msk >> PERI_DIV_24_5_CTL_INT24_DIV_Pos
1990:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             (dividerFracValue <= (PERI_DIV_24_5_CTL_FRAC5_DIV_Msk >> PERI_DIV_24_5_CTL_FRAC5_DIV_Po
1991:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         {
1992:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             CY_REG32_CLR_SET(PERI_DIV_24_5_CTL[dividerNum], PERI_DIV_24_5_CTL_INT24_DIV, dividerInt
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 39


1993:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             CY_REG32_CLR_SET(PERI_DIV_24_5_CTL[dividerNum], PERI_DIV_24_5_CTL_FRAC5_DIV, dividerFra
1994:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             retVal = CY_SYSCLK_SUCCESS;
1995:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         }
1996:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
1997:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     else
1998:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     { /* return bad parameter */
1999:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
2000:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (retVal);
2001:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
2002:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
2003:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
2004:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PeriphGetFracDivider
2005:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
2006:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2007:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Reports the integer and fractional parts of the divider
2008:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2009:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerType specifies which type of divider to use; \ref cy_en_divider_types_t
2010:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2011:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerNum specifies which divider of the selected type to configure
2012:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2013:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param *dividerIntValue pointer to return integer divider value
2014:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2015:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param *dividerFracValue pointer to return fractional divider value
2016:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2017:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return None. Loads pointed-to variables.
2018:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2019:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
2020:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PeriphSetFracDivider
2021:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2022:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
2023:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE void Cy_SysClk_PeriphGetFracDivider(cy_en_divider_types_t dividerType, uint32_t div
2024:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                                     uint32_t *dividerIntValue, uint32_t *dividerFra
2025:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
2026:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_ASSERT_L1(((dividerType == CY_SYSCLK_DIV_16_5_BIT) || (dividerType == CY_SYSCLK_DIV_24_5_BIT
2027:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                  (dividerIntValue != NULL) && (dividerFracValue != NULL));
2028:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
2029:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if (dividerType == CY_SYSCLK_DIV_16_5_BIT)
2030:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
2031:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         CY_ASSERT_L1(dividerNum < PERI_DIV_16_5_NR);
2032:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         *dividerIntValue  = _FLD2VAL(PERI_DIV_16_5_CTL_INT16_DIV, PERI_DIV_16_5_CTL[dividerNum]);
2033:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         *dividerFracValue = _FLD2VAL(PERI_DIV_16_5_CTL_FRAC5_DIV, PERI_DIV_16_5_CTL[dividerNum]);
2034:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
2035:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     else
2036:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     { /* 24.5-bit divider */
2037:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         CY_ASSERT_L1(dividerNum < PERI_DIV_24_5_NR);
2038:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         *dividerIntValue  = _FLD2VAL(PERI_DIV_24_5_CTL_INT24_DIV, PERI_DIV_24_5_CTL[dividerNum]);
2039:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         *dividerFracValue = _FLD2VAL(PERI_DIV_24_5_CTL_FRAC5_DIV, PERI_DIV_24_5_CTL[dividerNum]);
2040:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
2041:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
2042:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
2043:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
2044:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PeriphAssignDivider
2045:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
2046:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2047:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Assigns a programmable divider to a selected IP block, such as a TCPWM or SCB.
2048:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2049:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param ipBlock specifies ip block to connect the clock divider to.
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 40


2050:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2051:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerType specifies which type of divider to use; \ref cy_en_divider_types_t
2052:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2053:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerNum specifies which divider of the selected type to configure
2054:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2055:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return \ref cy_en_sysclk_status_t
2056:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2057:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
2058:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PeriphAssignDivider
2059:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2060:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
2061:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t
2062:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                 Cy_SysClk_PeriphAssignDivider(en_clk_dst_t ipBlock,
2063:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                               cy_en_divider_types_t dividerType, uint32_t dividerNu
2064:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
2065:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
2066:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if ((CY_PERI_CLOCK_NR > (uint32_t)ipBlock) && (CY_SYSCLK_DIV_24_5_BIT >= dividerType))
2067:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
2068:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         if (((dividerType == CY_SYSCLK_DIV_8_BIT)    && (dividerNum < PERI_DIV_8_NR))    ||
2069:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             ((dividerType == CY_SYSCLK_DIV_16_BIT)   && (dividerNum < PERI_DIV_16_NR))   ||
2070:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             ((dividerType == CY_SYSCLK_DIV_16_5_BIT) && (dividerNum < PERI_DIV_16_5_NR)) ||
2071:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             ((dividerType == CY_SYSCLK_DIV_24_5_BIT) && (dividerNum < PERI_DIV_24_5_NR)))
2072:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         {
2073:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             PERI_CLOCK_CTL[ipBlock] = _VAL2FLD(CY_PERI_CLOCK_CTL_TYPE_SEL, dividerType) |
2074:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                                       _VAL2FLD(CY_PERI_CLOCK_CTL_DIV_SEL, dividerNum);
2075:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             retVal = CY_SYSCLK_SUCCESS;
2076:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         }
2077:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
2078:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (retVal);
2079:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
2080:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
2081:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
2082:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PeriphGetAssignedDivider
2083:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
2084:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2085:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Reports which clock divider is assigned to a selected IP block.
2086:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2087:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param ipBlock specifies ip block to connect the clock divider to.
2088:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2089:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \return The divider type and number, where bits [7:6] = type, bits[5:0] = divider
2090:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * number within that type
2091:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2092:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
2093:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PeriphAssignDivider
2094:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2095:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
2096:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE uint32_t Cy_SysClk_PeriphGetAssignedDivider(en_clk_dst_t ipBlock)
2097:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
2098:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     CY_ASSERT_L1(CY_PERI_CLOCK_NR > (uint32_t)ipBlock);
2099:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (PERI_CLOCK_CTL[ipBlock] & (CY_PERI_CLOCK_CTL_DIV_SEL_Msk | CY_PERI_CLOCK_CTL_TYPE_SEL_M
2100:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
2101:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
2102:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
2103:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PeriphEnableDivider
2104:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
2105:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2106:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Enables the selected divider.
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 41


2107:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2108:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerType specifies which type of divider to use; \ref cy_en_divider_types_t
2109:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2110:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerNum specifies which divider of the selected type to configure
2111:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2112:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \note This function also sets the phase alignment bits such that the enabled
2113:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * divider is aligned to clk_peri. See \ref Cy_SysClk_PeriphDisableDivider()
2114:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * for information on how to phase-align a divider after it is enabled.
2115:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2116:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
2117:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PeriphEnableDivider
2118:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2119:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
2120:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t
2121:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                 Cy_SysClk_PeriphEnableDivider(cy_en_divider_types_t dividerType, uint32_t dividerNu
2122:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
2123:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
2124:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if (dividerType <= CY_SYSCLK_DIV_24_5_BIT)
2125:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
2126:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         if (((dividerType == CY_SYSCLK_DIV_8_BIT)    && (dividerNum < PERI_DIV_8_NR))    ||
2127:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             ((dividerType == CY_SYSCLK_DIV_16_BIT)   && (dividerNum < PERI_DIV_16_NR))   ||
2128:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             ((dividerType == CY_SYSCLK_DIV_16_5_BIT) && (dividerNum < PERI_DIV_16_5_NR)) ||
2129:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             ((dividerType == CY_SYSCLK_DIV_24_5_BIT) && (dividerNum < PERI_DIV_24_5_NR)))
2130:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         {
2131:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             /* specify the divider, make the reference = clk_peri, and enable the divider */
2132:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             PERI_DIV_CMD = PERI_DIV_CMD_ENABLE_Msk                         |
2133:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                            CY_PERI_DIV_CMD_PA_TYPE_SEL_Msk                 |
2134:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                            CY_PERI_DIV_CMD_PA_DIV_SEL_Msk                  |
2135:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                            _VAL2FLD(CY_PERI_DIV_CMD_TYPE_SEL, dividerType) |
2136:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                            _VAL2FLD(CY_PERI_DIV_CMD_DIV_SEL,  dividerNum);
2137:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             (void)PERI_DIV_CMD; /* dummy read to handle buffered writes */
2138:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             retVal = CY_SYSCLK_SUCCESS;
2139:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         }
2140:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     }
2141:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     return (retVal);
2142:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** }
2143:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** 
2144:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** /*******************************************************************************
2145:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Function Name: Cy_SysClk_PeriphDisableDivider
2146:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** ****************************************************************************//**
2147:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2148:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * Disables a selected divider.
2149:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2150:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerType specifies which type of divider to use; \ref cy_en_divider_types_t.
2151:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2152:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \param dividerNum specifies which divider of the selected type to configure.
2153:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2154:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \funcusage
2155:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** * \snippet sysclk/2.0/snippet/main.c snippet_Cy_SysClk_PeriphDisableDivider
2156:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *
2157:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** *******************************************************************************/
2158:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** __STATIC_INLINE cy_en_sysclk_status_t
2159:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                 Cy_SysClk_PeriphDisableDivider(cy_en_divider_types_t dividerType, uint32_t dividerN
2160:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h **** {
2161:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
2162:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     if (dividerType <= CY_SYSCLK_DIV_24_5_BIT)
2163:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****     {
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 42


2164:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         if (((dividerType == CY_SYSCLK_DIV_8_BIT)    && (dividerNum < PERI_DIV_8_NR))    ||
2165:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             ((dividerType == CY_SYSCLK_DIV_16_BIT)   && (dividerNum < PERI_DIV_16_NR))   ||
2166:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             ((dividerType == CY_SYSCLK_DIV_16_5_BIT) && (dividerNum < PERI_DIV_16_5_NR)) ||
2167:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             ((dividerType == CY_SYSCLK_DIV_24_5_BIT) && (dividerNum < PERI_DIV_24_5_NR)))
2168:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****         {
2169:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             /* specify the divider and disable it */
2170:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             PERI_DIV_CMD = PERI_DIV_CMD_DISABLE_Msk          |
  46              		.loc 2 2170 0
  47 0004 1E4B     		ldr	r3, .L4
  48 0006 1A68     		ldr	r2, [r3]
  49 0008 9168     		ldr	r1, [r2, #8]
2171:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****              _VAL2FLD(CY_PERI_DIV_CMD_TYPE_SEL, dividerType) |
2172:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****              _VAL2FLD(CY_PERI_DIV_CMD_DIV_SEL,  dividerNum);
  50              		.loc 2 2172 0
  51 000a 92F87030 		ldrb	r3, [r2, #112]	@ zero_extendqisi2
  52 000e 03F00403 		and	r3, r3, #4
  53 0012 DBB2     		uxtb	r3, r3
2171:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****              _VAL2FLD(CY_PERI_DIV_CMD_TYPE_SEL, dividerType) |
  54              		.loc 2 2171 0
  55 0014 43F08043 		orr	r3, r3, #1073741824
2170:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****              _VAL2FLD(CY_PERI_DIV_CMD_TYPE_SEL, dividerType) |
  56              		.loc 2 2170 0
  57 0018 C1F80034 		str	r3, [r1, #1024]
  58              	.LVL2:
  59              	.LBE54:
  60              	.LBE53:
  61              	.LBE52:
 130:Generated_Source\PSoC6/ADC.c ****     bool deInitRouting = false;
 131:Generated_Source\PSoC6/ADC.c **** 
 132:Generated_Source\PSoC6/ADC.c ****     /* If there is an internal SAR clock, set up its divider values. */
 133:Generated_Source\PSoC6/ADC.c ****     #if (ADC_CLOCK_INTERNAL)
 134:Generated_Source\PSoC6/ADC.c ****         ADC_intSarClock_Disable();
 135:Generated_Source\PSoC6/ADC.c ****         ADC_intSarClock_SetDivider(config->clkDivider);
  62              		.loc 1 135 0
  63 001c 0369     		ldr	r3, [r0, #16]
  64              	.LVL3:
  65              	.LBB55:
  66              	.LBB56:
  67              	.LBB57:
1880:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             (dividerValue <= (PERI_DIV_8_CTL_INT8_DIV_Msk >> PERI_DIV_8_CTL_INT8_DIV_Pos)))
  68              		.loc 2 1880 0
  69 001e FF2B     		cmp	r3, #255
  70 0020 0AD8     		bhi	.L2
1883:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             retVal = CY_SYSCLK_SUCCESS;
  71              		.loc 2 1883 0
  72 0022 9168     		ldr	r1, [r2, #8]
  73 0024 B2F87420 		ldrh	r2, [r2, #116]
  74 0028 0A44     		add	r2, r2, r1
  75 002a 1169     		ldr	r1, [r2, #16]
  76 002c 21F47F41 		bic	r1, r1, #65280
  77 0030 1B02     		lsls	r3, r3, #8
  78              	.LVL4:
  79 0032 9BB2     		uxth	r3, r3
  80 0034 0B43     		orrs	r3, r3, r1
  81 0036 1361     		str	r3, [r2, #16]
  82              	.LVL5:
  83              	.L2:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 43


  84              	.LBE57:
  85              	.LBE56:
  86              	.LBE55:
  87              	.LBB58:
  88              	.LBB59:
  89              	.LBB60:
2132:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                            CY_PERI_DIV_CMD_PA_TYPE_SEL_Msk                 |
  90              		.loc 2 2132 0
  91 0038 114B     		ldr	r3, .L4
  92 003a 1A68     		ldr	r2, [r3]
  93 003c 9068     		ldr	r0, [r2, #8]
  94              	.LVL6:
2133:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                            CY_PERI_DIV_CMD_PA_DIV_SEL_Msk                  |
  95              		.loc 2 2133 0
  96 003e 92F87310 		ldrb	r1, [r2, #115]	@ zero_extendqisi2
  97 0042 0323     		movs	r3, #3
  98 0044 03FA01F5 		lsl	r5, r3, r1
2134:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                            _VAL2FLD(CY_PERI_DIV_CMD_TYPE_SEL, dividerType) |
  99              		.loc 2 2134 0
 100 0048 92F87030 		ldrb	r3, [r2, #112]	@ zero_extendqisi2
 101 004c 92F87210 		ldrb	r1, [r2, #114]	@ zero_extendqisi2
 102 0050 03FA01F1 		lsl	r1, r3, r1
2133:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                            CY_PERI_DIV_CMD_PA_DIV_SEL_Msk                  |
 103              		.loc 2 2133 0
 104 0054 2943     		orrs	r1, r1, r5
2136:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             (void)PERI_DIV_CMD; /* dummy read to handle buffered writes */
 105              		.loc 2 2136 0
 106 0056 03F00403 		and	r3, r3, #4
2135:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                            _VAL2FLD(CY_PERI_DIV_CMD_DIV_SEL,  dividerNum);
 107              		.loc 2 2135 0
 108 005a 0B43     		orrs	r3, r3, r1
 109 005c 43F00043 		orr	r3, r3, #-2147483648
2132:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****                            CY_PERI_DIV_CMD_PA_TYPE_SEL_Msk                 |
 110              		.loc 2 2132 0
 111 0060 C0F80034 		str	r3, [r0, #1024]
2137:Generated_Source\PSoC6\pdl\drivers/peripheral/sysclk/cy_sysclk.h ****             retVal = CY_SYSCLK_SUCCESS;
 112              		.loc 2 2137 0
 113 0064 9368     		ldr	r3, [r2, #8]
 114 0066 D3F80034 		ldr	r3, [r3, #1024]
 115              	.LVL7:
 116              	.LBE60:
 117              	.LBE59:
 118              	.LBE58:
 136:Generated_Source\PSoC6/ADC.c ****         ADC_intSarClock_Enable();
 137:Generated_Source\PSoC6/ADC.c ****     #endif /* ADC_CLOCK_INTERNAL */
 138:Generated_Source\PSoC6/ADC.c **** 
 139:Generated_Source\PSoC6/ADC.c ****     /* Init SAR and MUX registers */
 140:Generated_Source\PSoC6/ADC.c ****     (void)Cy_SAR_DeInit(ADC_SAR__HW, deInitRouting);
 119              		.loc 1 140 0
 120 006a 064D     		ldr	r5, .L4+4
 121 006c 0021     		movs	r1, #0
 122 006e 2846     		mov	r0, r5
 123 0070 FFF7FEFF 		bl	Cy_SAR_DeInit
 124              	.LVL8:
 141:Generated_Source\PSoC6/ADC.c ****     (void)Cy_SAR_Init(ADC_SAR__HW, config->hwConfigStc);
 125              		.loc 1 141 0
 126 0074 A168     		ldr	r1, [r4, #8]
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 44


 127 0076 2846     		mov	r0, r5
 128 0078 FFF7FEFF 		bl	Cy_SAR_Init
 129              	.LVL9:
 130 007c 38BD     		pop	{r3, r4, r5, pc}
 131              	.LVL10:
 132              	.L5:
 133 007e 00BF     		.align	2
 134              	.L4:
 135 0080 00000000 		.word	cy_device
 136 0084 00001D41 		.word	1092419584
 137              		.cfi_endproc
 138              	.LFE276:
 139              		.size	ADC_InitConfig, .-ADC_InitConfig
 140              		.section	.text.ADC_StartConvert,"ax",%progbits
 141              		.align	2
 142              		.global	ADC_StartConvert
 143              		.thumb
 144              		.thumb_func
 145              		.type	ADC_StartConvert, %function
 146              	ADC_StartConvert:
 147              	.LFB278:
 142:Generated_Source\PSoC6/ADC.c **** 
 143:Generated_Source\PSoC6/ADC.c ****     /* Connect Vminus to VSSA when even one channel is single-ended or multiple channels configured
 144:Generated_Source\PSoC6/ADC.c ****     if(1uL == ADC_MUX_SWITCH0_INIT)
 145:Generated_Source\PSoC6/ADC.c ****     {
 146:Generated_Source\PSoC6/ADC.c ****         Cy_SAR_SetVssaVminusSwitch(ADC_SAR__HW, CY_SAR_SWITCH_CLOSE);
 147:Generated_Source\PSoC6/ADC.c **** 
 148:Generated_Source\PSoC6/ADC.c ****         /* Set MUX_HW_CTRL_VSSA in MUX_SWITCH_HW_CTRL when multiple channels enabled */
 149:Generated_Source\PSoC6/ADC.c ****         if(1uL < config->numChannels)
 150:Generated_Source\PSoC6/ADC.c ****         {
 151:Generated_Source\PSoC6/ADC.c ****             Cy_SAR_SetVssaSarSeqCtrl(ADC_SAR__HW, CY_SAR_SWITCH_SEQ_CTRL_ENABLE);
 152:Generated_Source\PSoC6/ADC.c ****         }
 153:Generated_Source\PSoC6/ADC.c ****     }
 154:Generated_Source\PSoC6/ADC.c **** 
 155:Generated_Source\PSoC6/ADC.c ****     return;
 156:Generated_Source\PSoC6/ADC.c **** }
 157:Generated_Source\PSoC6/ADC.c **** 
 158:Generated_Source\PSoC6/ADC.c **** /* ****************************************************************************
 159:Generated_Source\PSoC6/ADC.c **** * Function Name: ADC_SelectConfig
 160:Generated_Source\PSoC6/ADC.c **** ****************************************************************************//*
 161:Generated_Source\PSoC6/ADC.c **** *
 162:Generated_Source\PSoC6/ADC.c **** * \brief Selects the predefined configuration for scanning.
 163:Generated_Source\PSoC6/ADC.c **** *
 164:Generated_Source\PSoC6/ADC.c **** * \param config Number of configuration in the ADC.
 165:Generated_Source\PSoC6/ADC.c **** *
 166:Generated_Source\PSoC6/ADC.c **** * \param restart Set to 1u if the ADC should be  restarted after
 167:Generated_Source\PSoC6/ADC.c **** * selecting the configuration.
 168:Generated_Source\PSoC6/ADC.c **** *
 169:Generated_Source\PSoC6/ADC.c **** *******************************************************************************/
 170:Generated_Source\PSoC6/ADC.c **** void ADC_SelectConfig(uint32_t config, uint32_t restart)
 171:Generated_Source\PSoC6/ADC.c **** {
 172:Generated_Source\PSoC6/ADC.c ****     /* Check whether the configuration number is valid or not */
 173:Generated_Source\PSoC6/ADC.c ****     if(ADC_TOTAL_CONFIGS > config)
 174:Generated_Source\PSoC6/ADC.c ****     {
 175:Generated_Source\PSoC6/ADC.c ****         /* Stop the ADC before changing configurations */
 176:Generated_Source\PSoC6/ADC.c ****         ADC_Stop();
 177:Generated_Source\PSoC6/ADC.c ****         ADC_selected = 1u;
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 45


 178:Generated_Source\PSoC6/ADC.c **** 
 179:Generated_Source\PSoC6/ADC.c ****         if(0u == ADC_initVar)
 180:Generated_Source\PSoC6/ADC.c ****         {
 181:Generated_Source\PSoC6/ADC.c ****             ADC_Init();
 182:Generated_Source\PSoC6/ADC.c ****             ADC_initVar |= ADC_INIT_VAR_INIT_FLAG;
 183:Generated_Source\PSoC6/ADC.c ****         }
 184:Generated_Source\PSoC6/ADC.c ****         #if (ADC_VREF_ROUTED)
 185:Generated_Source\PSoC6/ADC.c ****             ADC_vrefAMux_DisconnectAll();
 186:Generated_Source\PSoC6/ADC.c ****         #endif
 187:Generated_Source\PSoC6/ADC.c **** 
 188:Generated_Source\PSoC6/ADC.c ****         ADC_InitConfig(&ADC_allConfigs[config]);
 189:Generated_Source\PSoC6/ADC.c **** 
 190:Generated_Source\PSoC6/ADC.c ****         #if (ADC_VREF_ROUTED)
 191:Generated_Source\PSoC6/ADC.c ****             ADC_vrefAMux_Select((uint8)config);
 192:Generated_Source\PSoC6/ADC.c ****         #endif
 193:Generated_Source\PSoC6/ADC.c **** 
 194:Generated_Source\PSoC6/ADC.c ****         ADC_currentConfig = config;
 195:Generated_Source\PSoC6/ADC.c **** 
 196:Generated_Source\PSoC6/ADC.c ****         if(1u == restart)
 197:Generated_Source\PSoC6/ADC.c ****         {
 198:Generated_Source\PSoC6/ADC.c ****             /* Restart the ADC */
 199:Generated_Source\PSoC6/ADC.c ****             ADC_Start();
 200:Generated_Source\PSoC6/ADC.c **** 
 201:Generated_Source\PSoC6/ADC.c ****             /* Restart the scan */
 202:Generated_Source\PSoC6/ADC.c ****             ADC_StartConvert();
 203:Generated_Source\PSoC6/ADC.c ****         }
 204:Generated_Source\PSoC6/ADC.c ****     }
 205:Generated_Source\PSoC6/ADC.c ****     return;
 206:Generated_Source\PSoC6/ADC.c **** }
 207:Generated_Source\PSoC6/ADC.c **** 
 208:Generated_Source\PSoC6/ADC.c **** /*******************************************************************************
 209:Generated_Source\PSoC6/ADC.c **** * Function Name: ADC_StartConvert
 210:Generated_Source\PSoC6/ADC.c **** ****************************************************************************//**
 211:Generated_Source\PSoC6/ADC.c **** *
 212:Generated_Source\PSoC6/ADC.c **** * \brief In continuous mode, this API starts the conversion process and it runs
 213:Generated_Source\PSoC6/ADC.c **** * continuously.
 214:Generated_Source\PSoC6/ADC.c **** 
 215:Generated_Source\PSoC6/ADC.c **** * In Single Shot mode, the function triggers a single scan and
 216:Generated_Source\PSoC6/ADC.c **** * every scan requires a call of this function. The mode is set with the
 217:Generated_Source\PSoC6/ADC.c **** * Sample Mode parameter in the customizer. The customizer setting can be
 218:Generated_Source\PSoC6/ADC.c **** * overridden at run time with the ADC_SetConvertMode() function.
 219:Generated_Source\PSoC6/ADC.c **** *
 220:Generated_Source\PSoC6/ADC.c **** * \param None
 221:Generated_Source\PSoC6/ADC.c **** *
 222:Generated_Source\PSoC6/ADC.c **** * \return None
 223:Generated_Source\PSoC6/ADC.c **** *
 224:Generated_Source\PSoC6/ADC.c **** * \sideeffect None
 225:Generated_Source\PSoC6/ADC.c **** *
 226:Generated_Source\PSoC6/ADC.c **** *******************************************************************************/
 227:Generated_Source\PSoC6/ADC.c **** void ADC_StartConvert(void)
 228:Generated_Source\PSoC6/ADC.c **** {
 148              		.loc 1 228 0
 149              		.cfi_startproc
 150              		@ args = 0, pretend = 0, frame = 0
 151              		@ frame_needed = 0, uses_anonymous_args = 0
 152 0000 08B5     		push	{r3, lr}
 153              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 46


 154              		.cfi_offset 3, -8
 155              		.cfi_offset 14, -4
 229:Generated_Source\PSoC6/ADC.c ****     if (SAR_SAMPLE_CTRL_DSI_TRIGGER_LEVEL_Msk == (ADC_SAR__HW->SAMPLE_CTRL & SAR_SAMPLE_CTRL_DSI_TR
 156              		.loc 1 229 0
 157 0002 074B     		ldr	r3, .L10
 158 0004 5B68     		ldr	r3, [r3, #4]
 159 0006 13F4802F 		tst	r3, #262144
 160 000a 04D0     		beq	.L7
 230:Generated_Source\PSoC6/ADC.c ****     {
 231:Generated_Source\PSoC6/ADC.c ****         Cy_SAR_StartConvert(ADC_SAR__HW, CY_SAR_START_CONVERT_CONTINUOUS);
 161              		.loc 1 231 0
 162 000c 0121     		movs	r1, #1
 163 000e 0448     		ldr	r0, .L10
 164 0010 FFF7FEFF 		bl	Cy_SAR_StartConvert
 165              	.LVL11:
 166 0014 08BD     		pop	{r3, pc}
 167              	.L7:
 232:Generated_Source\PSoC6/ADC.c ****     }
 233:Generated_Source\PSoC6/ADC.c ****     else
 234:Generated_Source\PSoC6/ADC.c ****     {
 235:Generated_Source\PSoC6/ADC.c ****         Cy_SAR_StartConvert(ADC_SAR__HW, CY_SAR_START_CONVERT_SINGLE_SHOT);
 168              		.loc 1 235 0
 169 0016 0021     		movs	r1, #0
 170 0018 0148     		ldr	r0, .L10
 171 001a FFF7FEFF 		bl	Cy_SAR_StartConvert
 172              	.LVL12:
 173 001e 08BD     		pop	{r3, pc}
 174              	.L11:
 175              		.align	2
 176              	.L10:
 177 0020 00001D41 		.word	1092419584
 178              		.cfi_endproc
 179              	.LFE278:
 180              		.size	ADC_StartConvert, .-ADC_StartConvert
 181              		.section	.text.ADC_SetConvertMode,"ax",%progbits
 182              		.align	2
 183              		.global	ADC_SetConvertMode
 184              		.thumb
 185              		.thumb_func
 186              		.type	ADC_SetConvertMode, %function
 187              	ADC_SetConvertMode:
 188              	.LFB279:
 236:Generated_Source\PSoC6/ADC.c ****     }
 237:Generated_Source\PSoC6/ADC.c **** }
 238:Generated_Source\PSoC6/ADC.c **** 
 239:Generated_Source\PSoC6/ADC.c **** /*******************************************************************************
 240:Generated_Source\PSoC6/ADC.c **** * Function Name: ADC_SetConvertMode
 241:Generated_Source\PSoC6/ADC.c **** ****************************************************************************//**
 242:Generated_Source\PSoC6/ADC.c **** *
 243:Generated_Source\PSoC6/ADC.c **** * \brief Sets the conversion mode to either Single-Shot or continuous. This
 244:Generated_Source\PSoC6/ADC.c **** * function overrides the settings applied in the customizer. Changing
 245:Generated_Source\PSoC6/ADC.c **** * configurations will restore the values set in the customizer.
 246:Generated_Source\PSoC6/ADC.c **** *
 247:Generated_Source\PSoC6/ADC.c **** * \param mode Sets the conversion mode.
 248:Generated_Source\PSoC6/ADC.c **** *
 249:Generated_Source\PSoC6/ADC.c **** * \return None
 250:Generated_Source\PSoC6/ADC.c **** *
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 47


 251:Generated_Source\PSoC6/ADC.c **** * \sideeffect None
 252:Generated_Source\PSoC6/ADC.c **** *
 253:Generated_Source\PSoC6/ADC.c **** *******************************************************************************/
 254:Generated_Source\PSoC6/ADC.c **** void ADC_SetConvertMode(cy_en_sar_start_convert_sel_t mode)
 255:Generated_Source\PSoC6/ADC.c **** {
 189              		.loc 1 255 0
 190              		.cfi_startproc
 191              		@ args = 0, pretend = 0, frame = 0
 192              		@ frame_needed = 0, uses_anonymous_args = 0
 193              		@ link register save eliminated.
 194              	.LVL13:
 256:Generated_Source\PSoC6/ADC.c ****     switch(mode)
 195              		.loc 1 256 0
 196 0000 0128     		cmp	r0, #1
 197 0002 05D1     		bne	.L16
 257:Generated_Source\PSoC6/ADC.c ****     {
 258:Generated_Source\PSoC6/ADC.c ****     case CY_SAR_START_CONVERT_CONTINUOUS:
 259:Generated_Source\PSoC6/ADC.c ****         ADC_SAR__HW->SAMPLE_CTRL |= SAR_SAMPLE_CTRL_DSI_TRIGGER_LEVEL_Msk;
 198              		.loc 1 259 0
 199 0004 054A     		ldr	r2, .L17
 200 0006 5368     		ldr	r3, [r2, #4]
 201 0008 43F48023 		orr	r3, r3, #262144
 202 000c 5360     		str	r3, [r2, #4]
 260:Generated_Source\PSoC6/ADC.c ****         break;
 203              		.loc 1 260 0
 204 000e 7047     		bx	lr
 205              	.L16:
 261:Generated_Source\PSoC6/ADC.c ****     case CY_SAR_START_CONVERT_SINGLE_SHOT:
 262:Generated_Source\PSoC6/ADC.c ****     default:
 263:Generated_Source\PSoC6/ADC.c ****         ADC_SAR__HW->SAMPLE_CTRL &= ~SAR_SAMPLE_CTRL_DSI_TRIGGER_LEVEL_Msk;
 206              		.loc 1 263 0
 207 0010 024A     		ldr	r2, .L17
 208 0012 5368     		ldr	r3, [r2, #4]
 209 0014 23F48023 		bic	r3, r3, #262144
 210 0018 5360     		str	r3, [r2, #4]
 211 001a 7047     		bx	lr
 212              	.L18:
 213              		.align	2
 214              	.L17:
 215 001c 00001D41 		.word	1092419584
 216              		.cfi_endproc
 217              	.LFE279:
 218              		.size	ADC_SetConvertMode, .-ADC_SetConvertMode
 219              		.section	.text.ADC_IRQ_Enable,"ax",%progbits
 220              		.align	2
 221              		.global	ADC_IRQ_Enable
 222              		.thumb
 223              		.thumb_func
 224              		.type	ADC_IRQ_Enable, %function
 225              	ADC_IRQ_Enable:
 226              	.LFB280:
 264:Generated_Source\PSoC6/ADC.c ****         break;
 265:Generated_Source\PSoC6/ADC.c ****     }
 266:Generated_Source\PSoC6/ADC.c **** }
 267:Generated_Source\PSoC6/ADC.c **** 
 268:Generated_Source\PSoC6/ADC.c **** /* ****************************************************************************
 269:Generated_Source\PSoC6/ADC.c **** * Function Name: ADC_IRQ_Enable
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 48


 270:Generated_Source\PSoC6/ADC.c **** ****************************************************************************//*
 271:Generated_Source\PSoC6/ADC.c **** *
 272:Generated_Source\PSoC6/ADC.c **** * \brief Enables interrupts to occur at the end of a conversion. Global
 273:Generated_Source\PSoC6/ADC.c **** * interrupts must also be enabled for the ADC interrupts to occur.
 274:Generated_Source\PSoC6/ADC.c **** *
 275:Generated_Source\PSoC6/ADC.c **** * \param None
 276:Generated_Source\PSoC6/ADC.c **** *
 277:Generated_Source\PSoC6/ADC.c **** * \return None
 278:Generated_Source\PSoC6/ADC.c **** *
 279:Generated_Source\PSoC6/ADC.c **** * \sideeffect None
 280:Generated_Source\PSoC6/ADC.c **** *
 281:Generated_Source\PSoC6/ADC.c **** *******************************************************************************/
 282:Generated_Source\PSoC6/ADC.c **** void ADC_IRQ_Enable(void){
 227              		.loc 1 282 0
 228              		.cfi_startproc
 229              		@ args = 0, pretend = 0, frame = 0
 230              		@ frame_needed = 0, uses_anonymous_args = 0
 231              		@ link register save eliminated.
 283:Generated_Source\PSoC6/ADC.c ****     /* Interrupt core assignment will be up to the user. */
 284:Generated_Source\PSoC6/ADC.c ****     #ifdef ADC_IRQ__INTC_CORTEXM4_ASSIGNED
 285:Generated_Source\PSoC6/ADC.c ****     #if (CY_CPU_CORTEX_M4)
 286:Generated_Source\PSoC6/ADC.c ****         NVIC_EnableIRQ(ADC_IRQ_cfg.intrSrc);
 232              		.loc 1 286 0
 233 0000 074B     		ldr	r3, .L21
 234 0002 B3F90030 		ldrsh	r3, [r3]
 235              	.LVL14:
 236              	.LBB61:
 237              	.LBB62:
 238              		.file 3 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm4.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @file     core_cm4.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @version  V5.0.5
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @date     08. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__clang__)
  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 49


  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup Cortex_M4
  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_version.h"
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 50


  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARMVFP__
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 51


 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* check device defines and use defaults */
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __CM4_REV
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 52


 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* following defines should be used for structure members */
 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 Register Abstraction
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Register contain:
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Register
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SCB Register
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Register
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Register
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core MPU Register
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core FPU Register
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 53


 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } APSR_Type;
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* APSR Register Definitions */
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } IPSR_Type;
 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IPSR Register Definitions */
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 54


 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } xPSR_Type;
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* xPSR Register Definitions */
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 55


 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CONTROL_Type;
 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }  NVIC_Type;
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 56


 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCB_Type;
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 57


 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 58


 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 59


 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 60


 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 61


 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCnSCB_Type;
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SysTick_Type;
 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 62


 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  union
 814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 63


 827:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } ITM_Type;
 846:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 851:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 855:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 858:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 861:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 864:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 867:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 870:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 873:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 876:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 879:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 883:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Read Register Definitions */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 64


 884:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 887:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 891:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 895:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 898:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 901:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 903:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 904:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 905:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 909:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 910:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 911:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 912:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 914:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 915:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 916:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } DWT_Type;
 940:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 65


 941:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 945:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 948:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 951:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 954:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 957:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 960:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 963:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 966:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 969:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 972:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 975:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 978:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 981:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 984:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 987:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 990:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 993:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 996:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 66


 998:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1000:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1004:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1008:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1012:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1016:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1020:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1024:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1027:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1030:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1033:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1036:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1039:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1042:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1045:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1048:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1050:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1051:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1052:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 67


1055:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1056:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1057:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1058:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1059:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1061:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1062:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1063:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } TPI_Type;
1088:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1089:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1093:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1096:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 68


1112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 69


1169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 70


1226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } MPU_Type;
1234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Type Register Definitions */
1238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Control Register Definitions */
1248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 71


1283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } FPU_Type;
1325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 72


1340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 73


1397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CoreDebug_Type;
1429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 74


1454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 75


1511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted value.
1529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 76


1568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
1573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} */
1578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Function Interface contains:
1584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Functions
1585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Functions
1586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Functions
1587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register Access Functions
1588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
1589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 77


1625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Priority Grouping
1639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            Only values from 0..7 are used.
1642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t reg_value;
1649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Priority Grouping
1662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Enable Interrupt
1673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 239              		.loc 3 1679 0
 240 0006 002B     		cmp	r3, #0
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 78


 241 0008 08DB     		blt	.L19
1680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 242              		.loc 3 1681 0
 243 000a 5909     		lsrs	r1, r3, #5
 244 000c 03F01F03 		and	r3, r3, #31
 245              	.LVL15:
 246 0010 0122     		movs	r2, #1
 247 0012 02FA03F3 		lsl	r3, r2, r3
 248 0016 034A     		ldr	r2, .L21+4
 249 0018 42F82130 		str	r3, [r2, r1, lsl #2]
 250              	.LVL16:
 251              	.L19:
 252 001c 7047     		bx	lr
 253              	.L22:
 254 001e 00BF     		.align	2
 255              	.L21:
 256 0020 00000000 		.word	ADC_IRQ_cfg
 257 0024 00E100E0 		.word	-536813312
 258              	.LBE62:
 259              	.LBE61:
 260              		.cfi_endproc
 261              	.LFE280:
 262              		.size	ADC_IRQ_Enable, .-ADC_IRQ_Enable
 263              		.section	.text.ADC_IRQ_Disable,"ax",%progbits
 264              		.align	2
 265              		.global	ADC_IRQ_Disable
 266              		.thumb
 267              		.thumb_func
 268              		.type	ADC_IRQ_Disable, %function
 269              	ADC_IRQ_Disable:
 270              	.LFB281:
 287:Generated_Source\PSoC6/ADC.c ****     #endif
 288:Generated_Source\PSoC6/ADC.c ****     #endif
 289:Generated_Source\PSoC6/ADC.c **** 
 290:Generated_Source\PSoC6/ADC.c ****     #ifdef ADC_IRQ__INTC_CORTEXM0P_ASSIGNED
 291:Generated_Source\PSoC6/ADC.c ****     #if (CY_CPU_CORTEX_M0P)
 292:Generated_Source\PSoC6/ADC.c ****         NVIC_EnableIRQ(ADC_IRQ_cfg.intrSrc);
 293:Generated_Source\PSoC6/ADC.c ****     #endif
 294:Generated_Source\PSoC6/ADC.c ****     #endif
 295:Generated_Source\PSoC6/ADC.c **** }
 296:Generated_Source\PSoC6/ADC.c **** 
 297:Generated_Source\PSoC6/ADC.c **** /* ****************************************************************************
 298:Generated_Source\PSoC6/ADC.c **** * Function Name: ADC_IRQ_Disable
 299:Generated_Source\PSoC6/ADC.c **** ****************************************************************************//*
 300:Generated_Source\PSoC6/ADC.c **** *
 301:Generated_Source\PSoC6/ADC.c **** * \brief Disables end of conversion interrupts.
 302:Generated_Source\PSoC6/ADC.c **** *
 303:Generated_Source\PSoC6/ADC.c **** * \param None
 304:Generated_Source\PSoC6/ADC.c **** *
 305:Generated_Source\PSoC6/ADC.c **** * \return None
 306:Generated_Source\PSoC6/ADC.c **** *
 307:Generated_Source\PSoC6/ADC.c **** * \sideeffect None
 308:Generated_Source\PSoC6/ADC.c **** *
 309:Generated_Source\PSoC6/ADC.c **** *******************************************************************************/
 310:Generated_Source\PSoC6/ADC.c **** void ADC_IRQ_Disable(void){
 271              		.loc 1 310 0
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 79


 272              		.cfi_startproc
 273              		@ args = 0, pretend = 0, frame = 0
 274              		@ frame_needed = 0, uses_anonymous_args = 0
 275              		@ link register save eliminated.
 311:Generated_Source\PSoC6/ADC.c ****     /* Interrupt core assignment will be up to the user. */
 312:Generated_Source\PSoC6/ADC.c ****     #ifdef ADC_IRQ__INTC_CORTEXM4_ASSIGNED
 313:Generated_Source\PSoC6/ADC.c ****     #if (CY_CPU_CORTEX_M4)
 314:Generated_Source\PSoC6/ADC.c ****         NVIC_DisableIRQ(ADC_IRQ_cfg.intrSrc);
 276              		.loc 1 314 0
 277 0000 094B     		ldr	r3, .L25
 278 0002 B3F90030 		ldrsh	r3, [r3]
 279              	.LVL17:
 280              	.LBB63:
 281              	.LBB64:
1682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Interrupt Enable status
1688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt is enabled.
1692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Disable Interrupt
1709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 282              		.loc 3 1715 0
 283 0006 002B     		cmp	r3, #0
 284 0008 0DDB     		blt	.L23
1716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 285              		.loc 3 1717 0
 286 000a 5A09     		lsrs	r2, r3, #5
 287 000c 03F01F03 		and	r3, r3, #31
 288              	.LVL18:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 80


 289 0010 0121     		movs	r1, #1
 290 0012 01FA03F3 		lsl	r3, r1, r3
 291 0016 2032     		adds	r2, r2, #32
 292 0018 0449     		ldr	r1, .L25+4
 293 001a 41F82230 		str	r3, [r1, r2, lsl #2]
 294              	.LBB65:
 295              	.LBB66:
 296              		.file 4 "Generated_Source\\PSoC6\\pdl\\cmsis/include/cmsis_gcc.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @version  V5.0.3
   5:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @date     16. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  28:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  38:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  39:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ASM
  41:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  43:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  46:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  49:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 81


  50:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif                                           
  52:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  55:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __USED
  56:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  58:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  61:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  64:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  67:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  70:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  78:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  86:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  94:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 102:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 82


 107:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 110:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 113:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 116:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 117:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 118:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
 122:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 123:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 125:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 129:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 131:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 133:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 134:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 135:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 136:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 140:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 142:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 144:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 145:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 146:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 147:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Control Register value
 150:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 151:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 153:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 154:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 155:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 157:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 158:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 159:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 162:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 83


 164:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 166:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 168:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 169:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 170:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 172:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 173:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 174:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 175:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 177:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 181:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 183:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 185:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 186:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 189:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 193:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 195:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 197:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 198:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 199:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 200:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 201:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 205:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 207:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 208:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 209:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 211:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 212:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 213:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 214:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 215:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               APSR Register value
 218:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 219:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 84


 221:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 222:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 223:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 225:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 226:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 227:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 228:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 229:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 233:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 235:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 236:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 237:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 239:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 240:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 241:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 242:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 243:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSP Register value
 246:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 247:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 249:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 250:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 251:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 253:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 254:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 255:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 258:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSP Register value
 261:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 262:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 264:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 265:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 266:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 268:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 269:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 270:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 271:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 272:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 273:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 277:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 85


 278:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 279:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 281:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 282:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 283:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 285:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 289:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 291:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 293:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 294:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 295:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 296:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 297:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSP Register value
 300:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 301:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 303:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 304:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 305:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 307:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 308:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 309:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 310:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 312:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSP Register value
 315:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 316:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 319:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 320:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 322:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 323:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 324:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 325:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 326:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 327:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 331:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 333:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 86


 335:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 337:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 339:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 343:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 345:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 347:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 348:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 350:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 352:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               SP Register value
 355:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 356:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 358:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 359:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 360:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 362:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 363:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 364:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 365:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 366:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 370:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 372:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 374:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 375:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 376:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 377:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 378:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 382:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 384:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 385:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 386:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 388:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 389:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 391:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 87


 392:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 393:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 397:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 399:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 400:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 401:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 403:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 404:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 405:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 406:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 407:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 408:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 412:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 414:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 416:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 417:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 418:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 420:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 424:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 426:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 428:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 429:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 430:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 431:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 435:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 439:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 441:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 443:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 444:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 445:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 446:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 88


 449:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 450:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 452:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 454:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 455:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 456:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 457:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 461:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 463:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 464:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 465:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 467:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 468:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 470:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 472:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 476:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 478:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 479:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 480:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 482:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 483:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 484:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 485:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 486:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 487:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 491:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 493:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 495:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 496:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 499:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 503:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 505:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 89


 506:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 507:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 508:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 510:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 511:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 516:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 518:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 520:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 521:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 522:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 523:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 527:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 529:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 530:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 531:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 533:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 534:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 536:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 538:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 542:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 544:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 545:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 546:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 548:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 549:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 550:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 551:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 553:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 557:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 559:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 561:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 562:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 90


 563:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 565:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 569:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 571:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 573:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 574:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 575:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 579:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 584:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 588:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   
 589:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 592:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 594:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 598:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 599:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 600:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 602:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 603:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 604:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 605:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 607:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 611:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 614:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 616:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 619:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 91


 620:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 621:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 623:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 624:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 625:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 626:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 627:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 628:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 629:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 633:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   
 634:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 637:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 639:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 644:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 646:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 647:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 648:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 649:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 651:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 658:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 660:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 664:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 666:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 667:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 668:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 669:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 670:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 671:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 675:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 676:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 92


 677:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 679:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 681:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 685:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 686:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 687:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 689:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 690:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 691:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 692:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 693:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 695:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 699:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 702:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 704:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 707:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 708:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 709:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 711:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 712:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 713:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 714:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 715:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 721:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 722:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 725:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 727:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 732:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 93


 734:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 735:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 736:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 739:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 743:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 746:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 748:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 752:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 754:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 755:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 756:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 757:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 760:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 761:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 762:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 763:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 764:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 765:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get FPSCR
 766:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 767:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 768:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 769:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 770:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 771:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 772:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 773:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >=
 774:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 775:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 776:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 777:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 778:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 779:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 780:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 781:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 782:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 783:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(0U);
 784:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 785:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 786:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 787:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 789:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set FPSCR
 790:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 94


 791:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 792:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 793:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 794:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 795:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 796:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 797:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr) || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >=
 798:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 799:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 800:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 801:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 802:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 803:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 804:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)fpscr;
 805:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 806:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 807:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 808:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 809:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 810:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 811:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 812:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 813:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 814:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 815:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 816:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 817:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 818:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Access to dedicated instructions
 819:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
 820:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** */
 821:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 822:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 823:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 824:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 825:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 826:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 827:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 828:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 829:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 830:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 831:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 832:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 833:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 834:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 835:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 836:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   No Operation
 837:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 838:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 839:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 840:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 841:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 842:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 843:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 844:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 845:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 846:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 95


 848:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 849:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Wait For Event
 850:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 851:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 852:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 853:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 854:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 855:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 856:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 857:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Send Event
 858:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 859:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 860:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 861:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 862:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 863:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 864:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 865:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 866:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 867:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            after the instruction has been completed.
 868:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 869:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 870:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 872:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 873:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 874:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 875:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 876:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 877:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 878:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 879:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 880:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 881:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 882:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 297              		.loc 4 882 0
 298              		.syntax unified
 299              	@ 882 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 300 001e BFF34F8F 		dsb 0xF
 301              	@ 0 "" 2
 302              		.thumb
 303              		.syntax unified
 304              	.LBE66:
 305              	.LBE65:
 306              	.LBB67:
 307              	.LBB68:
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 308              		.loc 4 871 0
 309              		.syntax unified
 310              	@ 871 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 311 0022 BFF36F8F 		isb 0xF
 312              	@ 0 "" 2
 313              	.LVL19:
 314              		.thumb
 315              		.syntax unified
 316              	.L23:
 317 0026 7047     		bx	lr
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 96


 318              	.L26:
 319              		.align	2
 320              	.L25:
 321 0028 00000000 		.word	ADC_IRQ_cfg
 322 002c 00E100E0 		.word	-536813312
 323              	.LBE68:
 324              	.LBE67:
 325              	.LBE64:
 326              	.LBE63:
 327              		.cfi_endproc
 328              	.LFE281:
 329              		.size	ADC_IRQ_Disable, .-ADC_IRQ_Disable
 330              		.section	.text.ADC_SetEosMask,"ax",%progbits
 331              		.align	2
 332              		.global	ADC_SetEosMask
 333              		.thumb
 334              		.thumb_func
 335              		.type	ADC_SetEosMask, %function
 336              	ADC_SetEosMask:
 337              	.LFB282:
 315:Generated_Source\PSoC6/ADC.c ****     #endif
 316:Generated_Source\PSoC6/ADC.c ****     #endif
 317:Generated_Source\PSoC6/ADC.c **** 
 318:Generated_Source\PSoC6/ADC.c ****     #ifdef ADC_IRQ__INTC_CORTEXM0P_ASSIGNED
 319:Generated_Source\PSoC6/ADC.c ****     #if (CY_CPU_CORTEX_M0P)
 320:Generated_Source\PSoC6/ADC.c ****         NVIC_DisableIRQ(ADC_IRQ_cfg.intrSrc);
 321:Generated_Source\PSoC6/ADC.c ****     #endif
 322:Generated_Source\PSoC6/ADC.c ****     #endif
 323:Generated_Source\PSoC6/ADC.c **** }
 324:Generated_Source\PSoC6/ADC.c **** 
 325:Generated_Source\PSoC6/ADC.c **** /*******************************************************************************
 326:Generated_Source\PSoC6/ADC.c **** * Function Name: ADC_SetEosMask
 327:Generated_Source\PSoC6/ADC.c **** ****************************************************************************//**
 328:Generated_Source\PSoC6/ADC.c **** *
 329:Generated_Source\PSoC6/ADC.c **** * \brief Sets or clears the End of Scan (EOS) interrupt mask.
 330:Generated_Source\PSoC6/ADC.c **** *
 331:Generated_Source\PSoC6/ADC.c **** * \param mask 1 to set the mask, 0 to clear the mask.
 332:Generated_Source\PSoC6/ADC.c **** *
 333:Generated_Source\PSoC6/ADC.c **** * \return None
 334:Generated_Source\PSoC6/ADC.c **** *
 335:Generated_Source\PSoC6/ADC.c **** * \sideeffect All other bits in the INTR register are cleared by this function.
 336:Generated_Source\PSoC6/ADC.c **** *
 337:Generated_Source\PSoC6/ADC.c **** *******************************************************************************/
 338:Generated_Source\PSoC6/ADC.c **** void ADC_SetEosMask(uint32_t mask)
 339:Generated_Source\PSoC6/ADC.c **** {
 338              		.loc 1 339 0
 339              		.cfi_startproc
 340              		@ args = 0, pretend = 0, frame = 0
 341              		@ frame_needed = 0, uses_anonymous_args = 0
 342              	.LVL20:
 343 0000 00B5     		push	{lr}
 344              		.cfi_def_cfa_offset 4
 345              		.cfi_offset 14, -4
 340:Generated_Source\PSoC6/ADC.c ****     uint32_t intrMaskReg;
 341:Generated_Source\PSoC6/ADC.c **** 
 342:Generated_Source\PSoC6/ADC.c ****     intrMaskReg = (0uL == mask) ? CY_SAR_DEINIT : SAR_INTR_MASK_EOS_MASK_Msk;
 346              		.loc 1 342 0
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 97


 347 0002 0030     		adds	r0, r0, #0
 348 0004 18BF     		it	ne
 349 0006 0120     		movne	r0, #1
 350              	.LVL21:
 351              	.LBB69:
 352              	.LBB70:
 353              		.file 5 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sar/cy_sar.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \file cy_sar.h
   3:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \version 1.20
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Header file for the SAR driver.
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** ********************************************************************************
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \copyright
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Copyright 2017-2018, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *******************************************************************************/
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /**
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \addtogroup group_sar
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This driver configures and controls the SAR ADC subsystem block.
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The functions and other declarations used in this driver are in cy_sar.h. 
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * You can include cy_pdl.h (ModusToolbox only) to get access to all functions 
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * and declarations in the PDL. 
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This SAR ADC subsystem is comprised of:
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - a 12-bit SAR converter (SARADC)
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - an embedded reference block (SARREF)
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - a mux (\ref group_sar_sarmux "SARMUX") at the inputs of the converter
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - a sequence controller (\ref group_sar_sarmux "SARSEQ") that enables multi-channel acquisition
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       in a round robin fashion, without CPU intervention, to maximize scan rates.
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \image html sar_block_diagram.png
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The high level features of the subsystem are:
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - maximum sample rate of 1 Msps
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - Sixteen individually configurable channels (depends on device routing capabilities)
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - per channel selectable
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       - single-ended or differential input mode
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       - input from external pin (8 channels in single-ended mode or 4 channels in differential mo
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *         or from internal signals (AMUXBUS, CTB, Die Temperature Sensor)
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       - choose one of four programmable acquisition times
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       - averaging and accumulation
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - scan can be triggered by firmware or hardware in single shot or continuous mode
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - hardware averaging from 2 to 256 samples
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - selectable voltage references
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       - internal VDDA and VDDA/2 references
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       - buffered 1.2 V bandgap reference from \ref group_sysanalog "AREF"
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       - external reference from dedicated pin
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - Interrupt generation
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \section group_sar_usage Usage
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 98


  51:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The high level steps to use this driver are:
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   -# \ref group_sar_initialization
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   -# \ref group_sar_trigger_conversions
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   -# \ref group_sar_handle_interrupts
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   -# \ref group_sar_retrieve_result
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \section group_sar_initialization Initialization and Enable
  60:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * To configure the SAR subsystem, call \ref Cy_SAR_Init. Pass in a pointer to the \ref SAR_Type
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * structure for the base hardware register address and pass in the configuration structure,
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \ref cy_stc_sar_config_t.
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * After initialization, call \ref Cy_SAR_Enable to enable the hardware.
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Here is guidance on how to set the data fields of the configuration structure:
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_init_struct_ctrl uint32_t ctrl
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This field specifies configurations that apply to all channels such as the Vref
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * source or the negative terminal selection for all single-ended channels.
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Select a value from each of the following enums that begin with "cy_en_sar_ctrl_" and "OR" them t
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_ctrl_pwr_ctrl_vref_t
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_ctrl_vref_sel_t
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_ctrl_bypass_cap_t
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_ctrl_neg_sel_t
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_ctrl_hw_ctrl_negvref_t
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_ctrl_comp_delay_t
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_ctrl_comp_pwr_t
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_ctrl_sarmux_deep_sleep_t
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_ctrl_sarseq_routing_switches_t
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_01.cydsn/main_cm0p.c SNIPPET_SAR_SAR_CTRL
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_init_struct_sampleCtrl uint32_t sampleCtrl
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This field configures sampling details that apply to all channels.
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Select a value from each of the following enums that begin with "cy_en_sar_sample_" and "OR" them
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_sample_ctrl_result_align_t
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_sample_ctrl_single_ended_format_t
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_sample_ctrl_differential_format_t
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_sample_ctrl_avg_cnt_t
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_sample_ctrl_avg_mode_t
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_sample_ctrl_trigger_mode_t
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_01.cydsn/main_cm0p.c SNIPPET_SAR_SAMPLE_CTRL
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_init_struct_sampleTime01 uint32_t sampleTime01
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This field configures the value for sample times 0 and 1 in ADC clock cycles.
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The SAR has four programmable 10-bit aperture times that are configured using two data fields,
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \ref group_sar_init_struct_sampleTime01 and
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \ref group_sar_init_struct_sampleTime23.
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Ten bits allow for a range of 0 to 1023 cycles, however 0 and 1 are invalid.
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The minimum aperture time is 167 ns. With an 18 MHz ADC clock, this is
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 99


 108:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * equal to 3 cycles or a value of 4 in this field. The actual aperture time is one cycle less than
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * the value stored in this field.
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Use the shifts defined in \ref cy_en_sar_sample_time_shift_t.
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_01.cydsn/main_cm0p.c SNIPPET_SAR_SAMPLE_TIME01
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_init_struct_sampleTime23 uint32_t sampleTime23
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 117:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This field configures the value for sample times 2 and 3 in ADC clock cycles.
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Use the shifts defined in \ref cy_en_sar_sample_time_shift_t.
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_01.cydsn/main_cm0p.c SNIPPET_SAR_SAMPLE_TIME23
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_init_struct_rangeThres uint32_t rangeThres
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This field configures the upper and lower thresholds for the range interrupt.
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * These thresholds apply on a global level for all channels with range detection enabled.
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The SARSEQ supports range detection to allow for automatic detection of sample values
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * compared to two programmable thresholds without CPU involvement.
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Range detection is done after averaging, alignment, and sign extension (if applicable). In other 
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * threshold values need to have the same data format as the result data.
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The values are interpreted as signed or unsigned according to each channel's configuration.
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Use the shifts defined in \ref cy_en_sar_range_thres_shift_t.
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The \ref Cy_SAR_SetLowLimit and \ref Cy_SAR_SetHighLimit provide run-time configurability of thes
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_01.cydsn/main_cm0p.c SNIPPET_SAR_RANGE_THRES
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_init_struct_rangeCond cy_en_sar_range_detect_condition_t rangeCond
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This field configures the condition (below, inside, outside, or above) that will trigger
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * the range interrupt. Select a value from the \ref cy_en_sar_range_detect_condition_t enum.
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_init_struct_chanEn uint32_t chanEn
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This field configures which channels will be scanned.
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Each bit corresponds to a channel. Bit 0 enables channel 0, bit 1 enables channel 1,
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * bit 2 enables channel 2, and so on.
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_init_struct_chanConfig uint32_t chanConfig[16]
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Each channel has its own channel configuration register.
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The channel configuration specifies which pin/signal is connected to that channel
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * and how the channel is sampled.
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Select a value from each of the following enums that begin with "cy_en_sar_chan_config_" and "OR"
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_chan_config_input_mode_t
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_chan_config_pos_pin_addr_t
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_chan_config_pos_port_addr_t
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_chan_config_avg_en_t
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_chan_config_sample_time_t
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_chan_config_neg_pin_addr_t
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - \ref cy_en_sar_chan_config_neg_port_addr_t
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 100


 165:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Some important considerations are:
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - The POS_PORT_ADDR and POS_PIN_ADDR bit fields are used by the SARSEQ to select
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   the connection to the positive terminal (Vplus) of the ADC for each channel.
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - When the channel is an unpaired differential input (\ref CY_SAR_CHAN_DIFFERENTIAL_UNPAIRED), 
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   NEG_PORT_ADDR and NEG_PIN_ADDR are used by the SARSEQ to select the connection
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   to the negative terminal (Vminus) of the ADC.
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - When the channel is a differential input pair (\ref CY_SAR_CHAN_DIFFERENTIAL_PAIRED), the NEG
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   For differential input pairs, only the pin for the positive terminal needs to be
 174:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   specified and this pin must be even. For example, Pin 0 (positive terminal) and Pin 1 (negative
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   are a pair. Pin 2 (positive terminal) and Pin 3 (negative terminal) are a pair.
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * If the SARSEQ is disabled (\ref cy_en_sar_ctrl_sarseq_routing_switches_t) or
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * it is not controlling any switches (\ref group_sar_init_struct_muxSwitchSqCtrl = 0), the port and
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * are ignored. This is possible when there is only one channel to scan.
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_01.cydsn/main_cm0p.c SNIPPET_SAR_CHAN_CONFIG
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_init_struct_intrMask uint32_t intrMask
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This field configures which interrupt events (end of scan, overflow, or firmware collision) will 
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Select one or more values from the \ref cy_en_sar_intr_mask_t enum and "OR" them
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * together.
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_01.cydsn/main_cm0p.c SNIPPET_SAR_INTR_MASK
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_init_struct_satIntrMask uint32_t satIntrMask
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This field configures which channels will cause a saturation interrupt.
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The SARSEQ has a saturation detect that is always applied to every conversion.
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This feature detects whether a channel's sample value is equal to the minimum or maximum values.
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This allows the firmware to take action, for example, discard the result, when the SARADC saturat
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The sample value is tested right after conversion, that is, before averaging. This means that it
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * can happen that the interrupt is set while the averaged result in the data register is not
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * equal to the minimum or maximum.
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Each bit corresponds to a channel. A value of 0 disables saturation detection for all channels.
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_init_struct_rangeIntrMask uint32_t rangeIntrMask
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This field configures which channels will cause a range detection interrupt.
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Each bit corresponds to a channel. A value of 0 disables range detection for all channels.
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_init_struct_muxSwitch uint32_t muxSwitch
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This field is the firmware control of the SARMUX switches.
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Use one or more values from the \ref cy_en_sar_mux_switch_fw_ctrl_t enum and "OR" them together.
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * If the SARSEQ is enabled, the SARMUX switches that will be used must
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * also be closed using this firmware control.
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_01.cydsn/main_cm0p.c SNIPPET_SAR_MUX_SWITCH
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Firmware control can be changed at run-time by calling \ref Cy_SAR_SetAnalogSwitch with \ref CY_S
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * and the desired switch states.
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 101


 222:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_init_struct_muxSwitchSqCtrl uint32_t muxSwitchSqCtrl
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This field enables or disables SARSEQ control of the SARMUX switches.
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * To disable control of all switches, set this field to 0. To disable the SARSEQ all together,
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * use \ref CY_SAR_SARSEQ_SWITCH_DISABLE when configuring the \ref group_sar_init_struct_ctrl regist
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Use one or more values from the \ref cy_en_sar_mux_switch_sq_ctrl_t enum and "OR" them together.
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 231:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_01.cydsn/main_cm0p.c SNIPPET_SAR_MUX_SQ_CTRL
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * SARSEQ control can be changed at run-time by calling \ref Cy_SAR_SetSwitchSarSeqCtrl.
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_init_struct_configRouting bool configRouting
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * If true, the \ref group_sar_init_struct_muxSwitch and \ref group_sar_init_struct_muxSwitchSqCtrl 
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * will be used. If false, the fields will be ignored.
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_init_struct_vrefMvValue uint32_t vrefMvValue
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This field sets the value of the reference voltage in millivolts used. This value
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * is used for converting counts to volts in the \ref Cy_SAR_CountsTo_Volts, \ref Cy_SAR_CountsTo_mV
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \ref Cy_SAR_CountsTo_uVolts functions.
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \section group_sar_trigger_conversions Triggering Conversions
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The SAR subsystem has the following modes for triggering a conversion:
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * <table class="doxtable">
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <th>Mode</th>
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <th>Description</th>
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <th>Usage</th>
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   </tr>
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>Continuous</td>
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>After completing a scan, the
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     SARSEQ will immediately start the next scan. That is, the SARSEQ will always be BUSY.
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     As a result all other triggers, firmware or hardware, are essentially ignored.
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *  </td>
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>To enter this mode, call \ref Cy_SAR_StartConvert with \ref CY_SAR_START_CONVERT_CONTINUO
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     To stop continuous conversions, call \ref Cy_SAR_StopConvert.
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     </td>
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   </tr>
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>Firmware single shot</td>
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>A single conversion of all enabled channels is triggered with a function call to \ref Cy_
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     \ref CY_SAR_START_CONVERT_SINGLE_SHOT.
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     </td>
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     Firmware triggering is always available by calling \ref Cy_SAR_StartConvert with \ref CY_SAR_
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     To allow only firmware triggering, or disable
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     hardware triggering, set up the \ref cy_stc_sar_config_t config structure with \ref CY_SAR_TR
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     </td>
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   </tr>
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>Hardware edge sensitive</td>
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>A single conversion of all enabled channels is triggered on the rising edge of the hardwa
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 102


 279:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     trigger signal.</td>
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>To enable this mode, set up the \ref cy_stc_sar_config_t config structure with
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     \ref CY_SAR_TRIGGER_MODE_FW_AND_HWEDGE.</td>
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *    </tr>
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *    <tr>
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>Hardware level sensitive</td>
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>Conversions are triggered continuously when the hardware trigger signal is high.</td>
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>To enable this mode, set up the \ref cy_stc_sar_config_t config structure with
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     \ref CY_SAR_TRIGGER_MODE_FW_AND_HWLEVEL.</td>
 288:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *    </tr>
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * </table>
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The trigger mode can be changed during run time with \ref Cy_SAR_SetConvertMode.
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * For the hardware trigger modes, use the \ref group_trigmux driver to route an internal or externa
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * signal to the SAR trigger input.
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * When making the required \ref Cy_TrigMux_Connect calls, use the pre-defined enum, TRIG6_OUT_PASS_
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * for the SAR trigger input.
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_01.cydsn/main_cm0p.c SNIPPET_SAR_CONFIG_TRIGGER
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \section group_sar_handle_interrupts Handling Interrupts
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The SAR can generate interrupts on these events:
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - End of scan (EOS): when scanning of all enabled channels complete.
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - Overflow: when the result register is updated before the previous result is read.
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - FW collision: when a new trigger is received while the SAR is still processing the previous t
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - Saturation detection: when the channel result is equal to the minimum or maximum value.
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - Range detection: when the channel result meets the programmed upper or lower threshold values
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The SAR interrupt to the NVIC is raised any time the intersection (logic and) of the interrupt
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * flags and the corresponding interrupt masks are non-zero.
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Implement an interrupt routine and assign it to the SAR interrupt.
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Use the pre-defined enum, pass_interrupt_sar_IRQn, as the interrupt source for the SAR.
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The following code snippet demonstrates how to implement a routine to handle the interrupt.
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The routine gets called when any one of the SAR interrupts are triggered.
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * When servicing an interrupt, the user must clear the interrupt so that subsequent
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * interrupts can be handled.
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_01.cydsn/main_cm0p.c SNIPPET_SAR_ISR
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The following code snippet demonstrates how to configure and enable the interrupt.
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_01.cydsn/main_cm0p.c SNIPPET_SAR_CONFIG_INTR
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Alternately, instead of handling the interrupts, the \ref Cy_SAR_IsEndConversion function
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * allows for firmware polling of the end of conversion status.
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \section group_sar_retrieve_result Retrieve Channel Results
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Retrieve the ADC result by calling \ref Cy_SAR_GetResult16 with the desired channel.
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * To convert the result to a voltage, pass the ADC result to \ref Cy_SAR_CountsTo_Volts, \ref Cy_SA
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \ref Cy_SAR_CountsTo_uVolts.
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 103


 336:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \section group_sar_clock SAR Clock Configuration
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The SAR requires a clock. Assign a clock to the SAR using the
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * pre-defined enum, PCLK_PASS_CLOCK_SAR, to identify the SAR subsystem.
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Set the clock divider value to achieve the desired clock rate. The SAR can support
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * a maximum frequency of 18 MHz.
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_01.cydsn/main_cm4.c SAR_SNIPPET_CONFIGURE_CLOCK
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 345:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \section group_sar_scan_time Scan Rate
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The scan rate is dependent on the following:
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - ADC clock rate
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - Number of channels
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - Averaging
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - Resolution
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - Acquisition times
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_acquisition_time Acquisition Time
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The acquisition time of a channel is based on which of the four global aperture times are selecte
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * channel. The selection is done during initialization per channel with \ref group_sar_init_struct_
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The four global aperture times are also set during initialization with \ref group_sar_init_struct
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \ref group_sar_init_struct_sampleTime23. Note that these global aperture times are in SAR clock c
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * acquisition time is 1 less than that value in the register.
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \image html sar_acquisition_time_eqn.png
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_channel_sample_time Channel Sample Time
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The sample time for a channel is the time required to acquire the analog signal
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * and convert it to a digital code.
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \image html sar_channel_sample_time_eqn.png
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The SAR ADC is a 12-bit converter so Resolution = 12.
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_total_scan_time Total Scan Time
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Channels using one of the sequential averaging modes (\ref CY_SAR_AVG_MODE_SEQUENTIAL_ACCUM or \r
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * are sampled multiple times per scan. The number of samples averaged are set during initialization
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * with \ref group_sar_init_struct_sampleCtrl using one of the values from \ref cy_en_sar_sample_ctr
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Channels that are not averaged or use the \ref CY_SAR_AVG_MODE_INTERLEAVED mode are only sampled 
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The total scan time is the sum of each channel's sample time multiplied by the samples per scan.
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \image html sar_scan_rate_eqn.png
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * where N is the total number of channels in the scan.
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \section group_sar_sarmux SARMUX and SARSEQ
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The SARMUX is an analog programmable multiplexer. Its switches can be controlled by the SARSEQ or
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * and the inputs can come from:
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - a dedicated port (can support 8 single-ended channels or 4 differential channels)
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - an internal die temperature (DieTemp) sensor
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 104


 393:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - CTB output via SARBUS0/1 (if CTBs are available on the device)
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - AMUXBUSA/B
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The following figure shows the SARMUX switches. See the device datasheet for the exact location o
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \image html sar_sarmux_switches.png
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * When using the SARSEQ, the following configurations must be performed:
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - enable SARSEQ control of required switches (see \ref group_sar_init_struct_muxSwitchSqCtrl)
 402:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - close the required switches with firmware (see \ref group_sar_init_struct_muxSwitch)
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   - configure the POS_PORT_ADDR and POS_PIN_ADDR, and if used, the NEG_PORT_ADDR and NEG_PIN_ADDR
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * While firmware can control every switch in the SARMUX, not every switch can be controlled by the 
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Additionally, switches outside of the SARMUX such as the AMUXBUSA/B switches or
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * CTB switches will require separate function calls (see \ref group_gpio "GPIO" and \ref group_ctb 
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The SARSEQ can control three switches in the \ref group_ctb "CTB" driver (see \ref Cy_CTB_EnableS
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * These switches need to be enabled for SARSEQ control if the CTB outputs are used as the SARMUX in
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The following table shows the required POS_PORT_ADDR and POS_PIN_ADDR settings
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * for different input connections.
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * <table class="doxtable">
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <th>Input Connection Selection</th>
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <th>POS_PORT_ADDR</th>
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <th>POS_PIN_ADDR</th>
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   </tr>
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>SARMUX dedicated port</td>
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>\ref CY_SAR_POS_PORT_ADDR_SARMUX</td>
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>\ref CY_SAR_CHAN_POS_PIN_ADDR_0 through \ref CY_SAR_CHAN_POS_PIN_ADDR_7</td>
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   </tr>
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>DieTemp sensor</td>
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>\ref CY_SAR_POS_PORT_ADDR_SARMUX_VIRT</td>
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>\ref CY_SAR_CHAN_POS_PIN_ADDR_0</td>
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   </tr>
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>AMUXBUSA</td>
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>\ref CY_SAR_POS_PORT_ADDR_SARMUX_VIRT</td>
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>\ref CY_SAR_CHAN_POS_PIN_ADDR_2</td>
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   </tr>
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>AMUXBUSB</td>
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>\ref CY_SAR_POS_PORT_ADDR_SARMUX_VIRT</td>
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>\ref CY_SAR_CHAN_POS_PIN_ADDR_3</td>
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   </tr>
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>CTB0 Opamp0 1x output</td>
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>\ref CY_SAR_POS_PORT_ADDR_CTB0</td>
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>\ref CY_SAR_CHAN_POS_PIN_ADDR_2</td>
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   </tr>
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>CTB0 Opamp1 1x output</td>
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>\ref CY_SAR_POS_PORT_ADDR_CTB0</td>
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>\ref CY_SAR_CHAN_POS_PIN_ADDR_3</td>
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   </tr>
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 105


 450:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * </table>
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_sarmux_dietemp Input from DieTemp sensor
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * When using the DieTemp sensor, always use single-ended mode.
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The temperature sensor can be routed to Vplus using the \ref CY_SAR_MUX_FW_TEMP_VPLUS switch.
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Connecting this switch will also enable the sensor. Set the \ref group_sar_acquisition_time "acqu
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * be at least 1 us to meet the settling time of the temperature sensor.
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 459:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \image html sar_sarmux_dietemp.png
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_02.cydsn/main_cm4.c SNIPPET_SAR_SARMUX_DIETEMP
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_sarmux_se_diff Input from SARMUX port
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The following figure and code snippet show how two GPIOs on the SARMUX dedicated port
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * are connected to the SARADC as separate single-ended channels and as a differential-pair channel.
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \image html sar_sarmux_dedicated_port.png
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_02.cydsn/main_cm4.c SNIPPET_SAR_SARMUX_SE_DIFF
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_sarmux_ctb Input from CTB output visa SARBUS0/1
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The following figure and code snippet show how the two opamp outputs from the CTB
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * are connected to the SARADC as separate single-ended channels and as a differential-pair channel.
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Note that separate function calls are needed to configure and enable the opamps, perform required
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * and enable SARSEQ control of the switches contained in the CTB.
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \image html sar_sarmux_ctb.png
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_02.cydsn/main_cm4.c SNIPPET_SAR_SARMUX_CTB
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \subsection group_sar_sarmux_amuxbus Input from other pins through AMUXBUSA/B
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The following figure and code snippet show how two GPIOs on any port through the AMUXBUSA and AMU
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * are connected to the SARADC as separate single-ended channels and as a differential-pair channel.
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Note that separate function calls are needed to route the device pins to the SARMUX. The AMUXBUSe
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * are separated into multiple segments and these segments are connected/disconnected using the AMUX
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * registers in the HSIOM. In the following code snippet, to connect Port 1 to the SARMUX, the left 
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * switches of AMUX_SPLIT_CTL[1] and AMUX_SPLIT_CTL[6] need to be closed.
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 492:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \image html sar_sarmux_amuxbus.png
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_02.cydsn/main_cm4.c SNIPPET_SAR_SARMUX_AMUXBUS
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \section group_sar_low_power Low Power Support
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This SAR driver provides a callback function to handle power mode transitions.
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The \ref Cy_SAR_DeepSleepCallback function ensures that SAR conversions are stopped
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * before Deep Sleep entry. Upon wakeup, the callback
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * enables the hardware and continuous conversions, if previously enabled.
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * To trigger the callback execution, the callback must be registered before calling \ref Cy_SysPm_C
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \ref group_syspm driver for more information about power mode transitions and
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * callback registration.
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Recall that during configuration of the \ref group_sar_init_struct_ctrl "ctrl" field,
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 106


 507:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * the SARMUX can be configured to remain enabled in Deep Sleep mode.
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * All other blocks (SARADC, REFBUF, and SARSEQ) do not support Deep Sleep mode operation.
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \section group_sar_more_information More Information
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * For more information on the SAR ADC subsystem, refer to the technical reference manual (TRM).
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \section group_sar_MISRA MISRA-C Compliance]
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This driver has the following specific deviations:
 516:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * <table class="doxtable">
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <th>MISRA Rule</th>
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <th>Rule Class (Required/Advisory)</th>
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <th>Rule Description</th>
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <th>Description of Deviation(s)</th>
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   </tr>
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>11.4</td>
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>Advisory</td>
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>A cast should not be performed between a pointer to object type and a different pointer t
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>The cy_syspm driver defines the pointer to void in the \ref cy_stc_syspm_callback_params_
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       This SAR driver implements a Deep Sleep callback conforming to the cy_syspm driver requirem
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       When the callback is called, the base should point to the SAR_Type register address.
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     </td>
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   </tr>
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * </table>
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \section group_sar_changelog Changelog
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * <table class="doxtable">
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td rowspan="2">1.20</td>
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>Flattened the organization of the driver source code into the single source directory and
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>Driver library directory-structure simplification.</td>
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   </tr>
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 544:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>Added register access layer. Use register access macros instead
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *         of direct register access using dereferenced pointers.</td>
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>Makes register access device-independent, so that the PDL does 
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *         not need to be recompiled for each supported part number.</td>
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   </tr>
 549:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td rowspan="3">1.10</td>
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td> Added workaround for parts with out of range CAP_TRIM in Init API.</td>
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td> Correct CAP_TRIM is necessary achieving specified SAR ADC linearity</td>
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   </tr>
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td> Turn off the entire hardware block only if the SARMUX is not enabled 
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *          for Deep Sleep operation.                
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     </td>
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td> Improvement of the \ref Cy_SAR_DeepSleep flow</td>
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   </tr>
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>Updated "Low Power Support" section to describe registering the Deep Sleep callback.
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *         Added parenthesis around logical AND operation in Sleep API.</td>
 563:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>Documentation update and clarification</td>
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 107


 564:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   </tr>
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   <tr>
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>1.0</td>
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td>Initial version</td>
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *     <td></td>
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   </tr>
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * </table>
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \defgroup group_sar_macros Macros
 573:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \defgroup group_sar_functions Functions
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   \{
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       \defgroup group_sar_functions_basic         Initialization and Basic Functions
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       \defgroup group_sar_functions_power         Low Power Callback
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       \defgroup group_sar_functions_config        Run-time Configuration Functions
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       \defgroup group_sar_functions_countsto      Counts Conversion Functions
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       \defgroup group_sar_functions_interrupt     Interrupt Functions
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       \defgroup group_sar_functions_switches      SARMUX Switch Control Functions
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       \defgroup group_sar_functions_helper        Useful Configuration Query Functions
 582:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   \}
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \defgroup group_sar_globals Global Variables
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \defgroup group_sar_data_structures Data Structures
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \defgroup group_sar_enums Enumerated Types
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   \{
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       \defgroup group_sar_ctrl_register_enums         Control Register Enums
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       \defgroup group_sar_sample_ctrl_register_enums  Sample Control Register Enums
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       \defgroup group_sar_sample_time_shift_enums     Sample Time Register Enums
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       \defgroup group_sar_range_thres_register_enums  Range Interrupt Register Enums
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       \defgroup group_sar_chan_config_register_enums  Channel Configuration Register Enums
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       \defgroup group_sar_intr_mask_t_register_enums  Interrupt Mask Register Enums
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       \defgroup group_sar_mux_switch_register_enums   SARMUX Switch Control Register Enums
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   \}
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #if !defined(CY_SAR_H)
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_H
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #include <stdint.h>
 601:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #include <stdbool.h>
 602:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #include <stddef.h>
 603:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #include "cy_device_headers.h"
 604:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #include "cy_syslib.h"
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #include "cy_syspm.h"
 606:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #include "cy_device.h"
 607:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #ifdef CY_IP_MXS40PASS_SAR
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #if defined(__cplusplus)
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** extern "C" {
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #endif
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 614:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_macros
 615:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
 616:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
 617:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Driver major version */
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_DRV_VERSION_MAJOR        1
 620:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 108


 621:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Driver minor version */
 622:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_DRV_VERSION_MINOR        20
 623:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 624:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** SAR driver identifier */
 625:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_ID                       CY_PDL_DRV_ID(0x01u)
 626:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 627:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Maximum number of channels */
 628:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_MAX_NUM_CHANNELS         (PASS_SAR_SAR_CHANNELS)
 629:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 630:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \cond INTERNAL */
 631:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_DEINIT                   (0uL)             /**< De-init value for most SAR registers
 632:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_SAMPLE_TIME_DEINIT       ((3uL << SAR_SAMPLE_TIME01_SAMPLE_TIME0_Pos) | (3uL << SAR_
 633:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_CLEAR_ALL_SWITCHES       (0x3FFFFFFFuL)    /**< Value to clear all SARMUX switches *
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_DEINIT_SQ_CTRL           (SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P0_Msk \
 635:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P1_Msk \
 636:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P2_Msk \
 637:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P3_Msk \
 638:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P4_Msk \
 639:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P5_Msk \
 640:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P6_Msk \
 641:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P7_Msk \
 642:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_VSSA_Msk \
 643:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_TEMP_Msk \
 644:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_AMUXBUSA_Msk \
 645:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_AMUXBUSB_Msk \
 646:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_SARBUS0_Msk \
 647:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_SARBUS1_Msk)
 648:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_REG_CTRL_MASK            (SAR_CTRL_PWR_CTRL_VREF_Msk \
 649:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CTRL_VREF_SEL_Msk \
 650:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CTRL_VREF_BYP_CAP_EN_Msk \
 651:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CTRL_NEG_SEL_Msk \
 652:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CTRL_SAR_HW_CTRL_NEGVREF_Msk \
 653:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CTRL_COMP_DLY_Msk \
 654:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CTRL_REFBUF_EN_Msk \
 655:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CTRL_COMP_PWR_Msk \
 656:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CTRL_DEEPSLEEP_ON_Msk \
 657:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CTRL_DSI_SYNC_CONFIG_Msk \
 658:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CTRL_DSI_MODE_Msk \
 659:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CTRL_SWITCH_DISABLE_Msk \
 660:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CTRL_ENABLED_Msk)
 661:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_REG_SAMPLE_CTRL_MASK     (SAR_SAMPLE_CTRL_LEFT_ALIGN_Msk \
 662:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_SAMPLE_CTRL_SINGLE_ENDED_SIGNED_Msk \
 663:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_SAMPLE_CTRL_DIFFERENTIAL_SIGNED_Msk \
 664:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_SAMPLE_CTRL_AVG_CNT_Msk \
 665:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_SAMPLE_CTRL_AVG_SHIFT_Msk \
 666:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_SAMPLE_CTRL_AVG_MODE_Msk \
 667:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_SAMPLE_CTRL_CONTINUOUS_Msk \
 668:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_SAMPLE_CTRL_DSI_TRIGGER_EN_Msk \
 669:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_SAMPLE_CTRL_DSI_TRIGGER_LEVEL_Msk \
 670:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_SAMPLE_CTRL_DSI_SYNC_TRIGGER_Msk \
 671:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_SAMPLE_CTRL_UAB_SCAN_MODE_Msk \
 672:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_SAMPLE_CTRL_REPEAT_INVALID_Msk \
 673:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_SAMPLE_CTRL_VALID_SEL_Msk \
 674:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_SAMPLE_CTRL_VALID_SEL_EN_Msk \
 675:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_SAMPLE_CTRL_VALID_IGNORE_Msk \
 676:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_SAMPLE_CTRL_TRIGGER_OUT_EN_Msk \
 677:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_SAMPLE_CTRL_EOS_DSI_OUT_EN_Msk)
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 109


 678:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_REG_CHAN_CONFIG_MASK     (SAR_CHAN_CONFIG_POS_PIN_ADDR_Msk \
 679:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CHAN_CONFIG_POS_PORT_ADDR_Msk \
 680:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CHAN_CONFIG_DIFFERENTIAL_EN_Msk \
 681:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CHAN_CONFIG_AVG_EN_Msk \
 682:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CHAN_CONFIG_SAMPLE_TIME_SEL_Msk \
 683:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CHAN_CONFIG_NEG_PIN_ADDR_Msk \
 684:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CHAN_CONFIG_NEG_PORT_ADDR_Msk \
 685:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CHAN_CONFIG_NEG_ADDR_EN_Msk \
 686:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         | SAR_CHAN_CONFIG_DSI_OUT_EN_Msk)
 687:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_REG_SAMPLE_TIME_MASK     (SAR_SAMPLE_TIME01_SAMPLE_TIME0_Msk | SAR_SAMPLE_TIME01_SAM
 688:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 689:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_2US_DELAY                (2u)              /**< Delay used in Enable API function to
 690:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_10V_COUNTS               (10.0F)           /**< Value of 10 in volts */
 691:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_10MV_COUNTS              (10000)           /**< Value of 10 in millivolts */
 692:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_10UV_COUNTS              (10000000L)       /**< Value of 10 in microvolts */
 693:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_WRK_MAX_12BIT            (0x00001000uL)    /**< Maximum SAR work register value for 
 694:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_RANGE_LIMIT_MAX          (0xFFFFuL)        /**< Maximum value for the low and high r
 695:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_CAP_TRIM_MAX             (0x3FuL)          /**< Maximum value for CAP_TRIM */
 696:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_CAP_TRIM_MIN             (0x00uL)          /**< Maximum value for CAP_TRIM */
 697:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_CAP_TRIM                 (0x0BuL)          /**< Correct cap trim value */
 698:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 699:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /**< Macros for conditions used in CY_ASSERT calls */
 700:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_CHANNUM(chan)            ((chan) < CY_SAR_MAX_NUM_CHANNELS)
 701:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_CHANMASK(mask)           ((mask) < (1uL << CY_SAR_MAX_NUM_CHANNELS))
 702:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_RANGECOND(cond)          ((cond) <= CY_SAR_RANGE_COND_OUTSIDE)
 703:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_INTRMASK(mask)           ((mask) <= (uint32_t)(CY_SAR_INTR_EOS_MASK | CY_SAR_INTR_OV
 704:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_TRIGGER(mode)            (((mode) == CY_SAR_TRIGGER_MODE_FW_ONLY) \
 705:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         || ((mode) == CY_SAR_TRIGGER_MODE_FW_AND_HWEDGE) \
 706:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****                                         || ((mode) == CY_SAR_TRIGGER_MODE_FW_AND_HWLEVEL))
 707:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_RETURN(mode)             (((mode) == CY_SAR_RETURN_STATUS) || ((mode) == CY_SAR_WAIT
 708:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_STARTCONVERT(mode)       (((mode) == CY_SAR_START_CONVERT_SINGLE_SHOT) || ((mode) ==
 709:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_RANGE_LIMIT(limit)       ((limit) <= CY_SAR_RANGE_LIMIT_MAX)
 710:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_SWITCHSELECT(select)     ((select) == CY_SAR_MUX_SWITCH0)
 711:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_SWITCHMASK(mask)         ((mask) <= CY_SAR_CLEAR_ALL_SWITCHES)
 712:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_SWITCHSTATE(state)       (((state) == CY_SAR_SWITCH_OPEN) || ((state) == CY_SAR_SWIT
 713:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_SQMASK(mask)             (((mask) & (~CY_SAR_DEINIT_SQ_CTRL)) == 0uL)
 714:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_SQCTRL(ctrl)             (((ctrl) == CY_SAR_SWITCH_SEQ_CTRL_ENABLE) || ((ctrl) == CY
 715:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 716:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_CTRL(value)              (((value) & (~CY_SAR_REG_CTRL_MASK)) == 0uL)
 717:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_SAMPLE_CTRL(value)       (((value) & (~CY_SAR_REG_SAMPLE_CTRL_MASK)) == 0uL)
 718:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_SAMPLE_TIME(value)       (((value) & (~CY_SAR_REG_SAMPLE_TIME_MASK)) == 0uL)
 719:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define CY_SAR_CHAN_CONFIG(value)       (((value) & (~CY_SAR_REG_CHAN_CONFIG_MASK)) == 0uL)
 720:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \endcond */
 721:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 722:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \} group_sar_macro */
 723:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 724:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_globals
 725:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
 726:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
 727:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /***************************************
 728:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *        Global Variables
 729:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** ***************************************/
 730:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 731:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** This array is used to calibrate the offset for each channel.
 732:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 733:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * At initialization, channels that are single-ended, signed, and with Vneg = Vref
 734:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * have an offset of -(2^12)/2 = -2048. All other channels have an offset of 0.
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 110


 735:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The offset can be overridden using \ref Cy_SAR_SetOffset.
 736:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 737:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The channel offsets are used by the \ref Cy_SAR_CountsTo_Volts, \ref Cy_SAR_CountsTo_mVolts, and
 738:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \ref Cy_SAR_CountsTo_uVolts functions to convert counts to voltage.
 739:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 740:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
 741:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** extern volatile int16_t Cy_SAR_offset[CY_SAR_MAX_NUM_CHANNELS];
 742:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 743:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** This array is used to calibrate the gain for each channel.
 744:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 745:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * It is set at initialization and the value depends on the SARADC resolution
 746:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * and voltage reference, 10*(2^12)/(2*Vref).
 747:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The gain can be overridden using \ref Cy_SAR_SetGain.
 748:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The channel gains are used by the \ref Cy_SAR_CountsTo_Volts, \ref Cy_SAR_CountsTo_mVolts, and
 750:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \ref Cy_SAR_CountsTo_uVolts functions to convert counts to voltage.
 751:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
 752:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** extern volatile int32_t Cy_SAR_countsPer10Volt[CY_SAR_MAX_NUM_CHANNELS];
 753:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 754:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \} group_sar_globals */
 755:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 756:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_enums
 757:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
 758:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
 759:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 760:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /******************************************************************************
 761:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****  * Enumerations
 762:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****  *****************************************************************************/
 763:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 764:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** The SAR status/error code definitions */
 765:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 766:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 767:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_SUCCESS    = 0x00uL,                                      /**< Success */
 768:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_BAD_PARAM  = CY_SAR_ID | CY_PDL_STATUS_ERROR | 0x01uL,    /**< Invalid input parameters 
 769:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_TIMEOUT    = CY_SAR_ID | CY_PDL_STATUS_ERROR | 0x02uL,    /**< A timeout occurred */
 770:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CONVERSION_NOT_COMPLETE = CY_SAR_ID | CY_PDL_STATUS_ERROR | 0x03uL,    /**< SAR conversi
 771:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_status_t;
 772:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 773:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Definitions for starting a conversion used in \ref Cy_SAR_StartConvert */
 774:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 775:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 776:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_START_CONVERT_SINGLE_SHOT = 0uL, /**< Start a single scan (one shot) from firmware */
 777:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_START_CONVERT_CONTINUOUS  = 1uL, /**< Continuously scan enabled channels and ignores all
 778:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_start_convert_sel_t;
 779:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 780:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Definitions for the return mode used in \ref Cy_SAR_IsEndConversion */
 781:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 782:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 783:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_RETURN_STATUS    = 0uL,      /**< Immediately returns the conversion status. */
 784:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_WAIT_FOR_RESULT  = 1uL,    /**< Does not return a result until the conversion of all seq
 785:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_return_mode_t;
 786:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 787:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Switch state definitions */
 788:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 789:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 790:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_SWITCH_OPEN      = 0uL,    /**< Open the switch */
 791:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_SWITCH_CLOSE     = 1uL     /**< Close the switch */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 111


 792:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_switch_state_t;
 793:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 794:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Definitions for sequencer control of switches */
 795:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 796:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 797:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_SWITCH_SEQ_CTRL_DISABLE = 0uL, /**< Disable sequencer control of switch */
 798:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_SWITCH_SEQ_CTRL_ENABLE  = 1uL  /**< Enable sequencer control of switch */
 799:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_switch_sar_seq_ctrl_t;
 800:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 801:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Switch register selection for \ref Cy_SAR_SetAnalogSwitch and \ref Cy_SAR_GetAnalogSwitch */
 802:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 803:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 804:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_SWITCH0  = 0uL,      /**< SARMUX switch control register */
 805:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_switch_register_sel_t;
 806:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 807:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_ctrl_register_enums
 808:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This set of enumerations aids in configuring the SAR CTRL register
 809:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
 810:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
 811:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Reference voltage buffer power mode definitions */
 812:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 814:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_VREF_PWR_100     = 0uL << SAR_CTRL_PWR_CTRL_VREF_Pos,      /**< Full power (100%) */
 815:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_VREF_PWR_80      = 1uL << SAR_CTRL_PWR_CTRL_VREF_Pos,      /**< 80% power */
 816:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_VREF_PWR_60      = 2uL << SAR_CTRL_PWR_CTRL_VREF_Pos,      /**< 60% power */
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_VREF_PWR_50      = 3uL << SAR_CTRL_PWR_CTRL_VREF_Pos,      /**< 50% power */
 818:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_VREF_PWR_40      = 4uL << SAR_CTRL_PWR_CTRL_VREF_Pos,      /**< 40% power */
 819:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_VREF_PWR_30      = 5uL << SAR_CTRL_PWR_CTRL_VREF_Pos,      /**< 30% power */
 820:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_VREF_PWR_20      = 6uL << SAR_CTRL_PWR_CTRL_VREF_Pos,      /**< 20% power */
 821:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_VREF_PWR_10      = 7uL << SAR_CTRL_PWR_CTRL_VREF_Pos,      /**< 10% power */
 822:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_ctrl_pwr_ctrl_vref_t;
 823:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 824:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Reference voltage selection definitions */
 825:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 826:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 827:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_VREF_SEL_BGR         = 4uL << SAR_CTRL_VREF_SEL_Pos,     /**< System wide bandgap from \
 828:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_VREF_SEL_EXT         = 5uL << SAR_CTRL_VREF_SEL_Pos,     /**< External Vref direct from 
 829:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_VREF_SEL_VDDA_DIV_2  = 6uL << SAR_CTRL_VREF_SEL_Pos,     /**< Vdda/2 (Vref buffer on) */
 830:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_VREF_SEL_VDDA        = 7uL << SAR_CTRL_VREF_SEL_Pos      /**< Vdda */
 831:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_ctrl_vref_sel_t;
 832:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 833:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Vref bypass cap enable.
 834:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * When enabled, a bypass capacitor should
 835:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * be connected to the dedicated Vref pin of the device.
 836:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Refer to the device datasheet for the minimum bypass capacitor value to use.
 837:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
 838:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 839:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 840:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_BYPASS_CAP_DISABLE = 0uL << SAR_CTRL_VREF_BYP_CAP_EN_Pos,    /**< Disable Vref bypass ca
 841:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_BYPASS_CAP_ENABLE  = 1uL << SAR_CTRL_VREF_BYP_CAP_EN_Pos     /**< Enable Vref bypass cap
 842:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_ctrl_bypass_cap_t;
 843:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 844:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Negative terminal (Vminus) selection definitions for single-ended channels.
 845:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 846:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The Vminus input for single ended channels can be connected to
 847:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Vref, VSSA, or routed out to an external pin.
 848:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The options for routing to a pin are through Pin 1, Pin 3, Pin 5, or Pin 7
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 112


 849:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * of the SARMUX dedicated port or an acore wire in AROUTE, if available on the device.
 850:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 851:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \ref CY_SAR_NEG_SEL_VSSA_KELVIN comes straight from a Vssa pad without any shared branches
 852:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * so as to keep quiet and avoid voltage drops.
 853:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
 854:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 855:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 856:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_NEG_SEL_VSSA_KELVIN  = 0uL << SAR_CTRL_NEG_SEL_Pos,  /**< Connect Vminus to VSSA_KELVIN 
 857:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_NEG_SEL_P1           = 2uL << SAR_CTRL_NEG_SEL_Pos,  /**< Connect Vminus to Pin 1 of SAR
 858:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_NEG_SEL_P3           = 3uL << SAR_CTRL_NEG_SEL_Pos,  /**< Connect Vminus to Pin 3 of SAR
 859:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_NEG_SEL_P5           = 4uL << SAR_CTRL_NEG_SEL_Pos,  /**< Connect Vminus to Pin 5 of SAR
 860:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_NEG_SEL_P7           = 5uL << SAR_CTRL_NEG_SEL_Pos,  /**< Connect Vminus to Pin 6 of SAR
 861:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_NEG_SEL_ACORE        = 6uL << SAR_CTRL_NEG_SEL_Pos,  /**< Connect Vminus to an ACORE in 
 862:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_NEG_SEL_VREF         = 7uL << SAR_CTRL_NEG_SEL_Pos,  /**< Connect Vminus to VREF input o
 863:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_ctrl_neg_sel_t;
 864:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 865:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Enable hardware control of the switch between Vref and the Vminus input */
 866:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 867:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 868:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CTRL_NEGVREF_FW_ONLY = 0uL << SAR_CTRL_SAR_HW_CTRL_NEGVREF_Pos,    /**< Only firmware co
 869:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CTRL_NEGVREF_HW      = 1uL << SAR_CTRL_SAR_HW_CTRL_NEGVREF_Pos     /**< Enable hardware 
 870:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_ctrl_hw_ctrl_negvref_t;
 871:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 872:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Configure the comparator latch delay */
 873:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 874:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 875:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CTRL_COMP_DLY_2P5    = 0uL << SAR_CTRL_COMP_DLY_Pos,    /**< 2.5 ns delay, use for SAR c
 876:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CTRL_COMP_DLY_4      = 1uL << SAR_CTRL_COMP_DLY_Pos,    /**< 4 ns delay, use for SAR con
 877:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CTRL_COMP_DLY_10     = 2uL << SAR_CTRL_COMP_DLY_Pos,    /**< 10 ns delay, use for SAR co
 878:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CTRL_COMP_DLY_12     = 3uL << SAR_CTRL_COMP_DLY_Pos     /**< 12 ns delay, use for SAR co
 879:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_ctrl_comp_delay_t;
 880:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 881:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Configure the comparator power mode */
 882:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 883:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 884:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_COMP_PWR_100     = 0uL << SAR_CTRL_COMP_PWR_Pos,      /**< 100% power, use this for > 2 
 885:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_COMP_PWR_80      = 1uL << SAR_CTRL_COMP_PWR_Pos,      /**< 80% power, use this for 1.5 -
 886:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_COMP_PWR_60      = 2uL << SAR_CTRL_COMP_PWR_Pos,      /**< 60% power, use this for 1.0 -
 887:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_COMP_PWR_50      = 3uL << SAR_CTRL_COMP_PWR_Pos,      /**< 50% power, use this for 500 k
 888:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_COMP_PWR_40      = 4uL << SAR_CTRL_COMP_PWR_Pos,      /**< 40% power, use this for 250 -
 889:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_COMP_PWR_30      = 5uL << SAR_CTRL_COMP_PWR_Pos,      /**< 30% power, use this for 100 -
 890:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_COMP_PWR_20      = 6uL << SAR_CTRL_COMP_PWR_Pos,      /**< 20% power, use this for TDB s
 891:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_COMP_PWR_10      = 7uL << SAR_CTRL_COMP_PWR_Pos,      /**< 10% power, use this for < 100
 892:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_ctrl_comp_pwr_t;
 893:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 894:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Enable or disable the SARMUX during Deep Sleep power mode. */
 895:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 896:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 897:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_DEEPSLEEP_SARMUX_OFF = 0uL << SAR_CTRL_DEEPSLEEP_ON_Pos,    /**< Disable SARMUX operatio
 898:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_DEEPSLEEP_SARMUX_ON  = 1uL << SAR_CTRL_DEEPSLEEP_ON_Pos     /**< Enable SARMUX operation
 899:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_ctrl_sarmux_deep_sleep_t;
 900:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 901:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Enable or disable the SARSEQ control of routing switches */
 902:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 903:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 904:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_SARSEQ_SWITCH_ENABLE    = 0uL << SAR_CTRL_SWITCH_DISABLE_Pos,    /**< Enable the SARSEQ 
 905:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_SARSEQ_SWITCH_DISABLE   = 1uL << SAR_CTRL_SWITCH_DISABLE_Pos     /**< Disable the SARSEQ
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 113


 906:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_ctrl_sarseq_routing_switches_t;
 907:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 908:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /* \} */
 909:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 910:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_sample_ctrl_register_enums
 911:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This set of enumerations are used in configuring the SAR SAMPLE_CTRL register
 912:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
 913:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
 914:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Configure result alignment, either left or right aligned.
 915:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 916:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \note
 917:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Averaging always uses right alignment. If the \ref CY_SAR_LEFT_ALIGN
 918:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * is selected with averaging enabled, it is ignored.
 919:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 920:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \note
 921:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The voltage conversion functions (\ref Cy_SAR_CountsTo_Volts, \ref Cy_SAR_CountsTo_mVolts,
 922:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \ref Cy_SAR_CountsTo_uVolts) are only valid for right alignment.
 923:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * */
 924:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 925:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 926:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_RIGHT_ALIGN  = 0uL << SAR_SAMPLE_CTRL_LEFT_ALIGN_Pos,    /**< Right align result data to
 927:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_LEFT_ALIGN   = 1uL << SAR_SAMPLE_CTRL_LEFT_ALIGN_Pos     /**< Left align result data to 
 928:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_sample_ctrl_result_align_t;
 929:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 930:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Configure format, signed or unsigned, of single-ended channels */
 931:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 932:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 933:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_SINGLE_ENDED_UNSIGNED  = 0uL << SAR_SAMPLE_CTRL_SINGLE_ENDED_SIGNED_Pos,    /**< Result 
 934:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_SINGLE_ENDED_SIGNED    = 1uL << SAR_SAMPLE_CTRL_SINGLE_ENDED_SIGNED_Pos     /**< Result 
 935:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_sample_ctrl_single_ended_format_t;
 936:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 937:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Configure format, signed or unsigned, of differential channels */
 938:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 939:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 940:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_DIFFERENTIAL_UNSIGNED  = 0uL << SAR_SAMPLE_CTRL_DIFFERENTIAL_SIGNED_Pos,    /**< Result 
 941:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_DIFFERENTIAL_SIGNED    = 1uL << SAR_SAMPLE_CTRL_DIFFERENTIAL_SIGNED_Pos     /**< Result 
 942:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_sample_ctrl_differential_format_t;
 943:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 944:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Configure number of samples for averaging.
 945:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This applies only to channels with averaging enabled.
 946:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
 947:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 948:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 949:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_AVG_CNT_2          = 0uL << SAR_SAMPLE_CTRL_AVG_CNT_Pos,    /**< Set samples averaged to
 950:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_AVG_CNT_4          = 1uL << SAR_SAMPLE_CTRL_AVG_CNT_Pos,    /**< Set samples averaged to
 951:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_AVG_CNT_8          = 2uL << SAR_SAMPLE_CTRL_AVG_CNT_Pos,    /**< Set samples averaged to
 952:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_AVG_CNT_16         = 3uL << SAR_SAMPLE_CTRL_AVG_CNT_Pos,    /**< Set samples averaged to
 953:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_AVG_CNT_32         = 4uL << SAR_SAMPLE_CTRL_AVG_CNT_Pos,    /**< Set samples averaged to
 954:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_AVG_CNT_64         = 5uL << SAR_SAMPLE_CTRL_AVG_CNT_Pos,    /**< Set samples averaged to
 955:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_AVG_CNT_128        = 6uL << SAR_SAMPLE_CTRL_AVG_CNT_Pos,    /**< Set samples averaged to
 956:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_AVG_CNT_256        = 7uL << SAR_SAMPLE_CTRL_AVG_CNT_Pos     /**< Set samples averaged to
 957:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_sample_ctrl_avg_cnt_t;
 958:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 959:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Configure the averaging mode.
 960:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 961:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - Sequential accumulate and dump: a channel will be sampled back to back.
 962:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   The result is added to a running sum in a 20-bit register. At the end
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 114


 963:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   of the scan, the accumulated value is shifted right to fit into 16 bits
 964:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   and stored into the CHAN_RESULT register.
 965:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - Sequential fixed:  a channel will be sampled back to back.
 966:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   The result is added to a running sum in a 20-bit register. At the end
 967:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   of the scan, the accumulated value is shifted right to fit into 12 bits
 968:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   and stored into the CHAN_RESULT register.
 969:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - Interleaved: a channel will be sampled once per scan.
 970:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   The result is added to a running sum in a 16-bit register.
 971:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   In the scan where the final averaging count is reached,
 972:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   the accumulated value is shifted right to fit into 12 bits
 973:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   and stored into the CHAN_RESULT register.
 974:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   In all other scans, the CHAN_RESULT will have an invalid result.
 975:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   In interleaved mode, make sure that the averaging
 976:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   count is low enough to ensure that the intermediate value does not exceed 16 bits,
 977:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   that is averaging count is 16 or less. Otherwise, the MSBs will be lost.
 978:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   In the special case that averaging is enabled for all enabled channels
 979:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   and interleaved mode is used, the interrupt frequency
 980:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   will be reduced by a factor of the number of samples averaged.
 981:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
 982:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 983:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 984:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_AVG_MODE_SEQUENTIAL_ACCUM    = 0uL,                               /**< Set mode to seque
 985:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_AVG_MODE_SEQUENTIAL_FIXED    = SAR_SAMPLE_CTRL_AVG_SHIFT_Msk,     /**< Set mode to seque
 986:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_AVG_MODE_INTERLEAVED         = SAR_SAMPLE_CTRL_AVG_MODE_Msk,      /**< Set mode to inter
 987:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_sample_ctrl_avg_mode_t;
 988:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 989:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Configure the trigger mode.
 990:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
 991:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Firmware triggering is always enabled and can be single shot or continuous.
 992:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Additionally, hardware triggering can be enabled with the option to be
 993:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * edge or level sensitive.
 994:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
 995:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
 996:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
 997:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_TRIGGER_MODE_FW_ONLY        = 0uL,                                /**< Firmware trigger 
 998:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_TRIGGER_MODE_FW_AND_HWEDGE  = SAR_SAMPLE_CTRL_DSI_TRIGGER_EN_Msk, /**< Enable edge sensi
 999:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_TRIGGER_MODE_FW_AND_HWLEVEL = SAR_SAMPLE_CTRL_DSI_TRIGGER_EN_Msk | SAR_SAMPLE_CTRL_DSI_T
1000:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_sample_ctrl_trigger_mode_t;
1001:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1002:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /* \} */
1003:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1004:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_sample_time_shift_enums
1005:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This set of enumerations aids in configuring the SAR SAMPLE_TIME* registers
1006:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
1007:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1008:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Configure the sample time by using these shifts */
1009:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
1010:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1011:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_SAMPLE_TIME0_SHIFT       = SAR_SAMPLE_TIME01_SAMPLE_TIME0_Pos,             /**< Shift fo
1012:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_SAMPLE_TIME1_SHIFT       = SAR_SAMPLE_TIME01_SAMPLE_TIME1_Pos,             /**< Shift fo
1013:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_SAMPLE_TIME2_SHIFT       = SAR_SAMPLE_TIME23_SAMPLE_TIME2_Pos,             /**< Shift fo
1014:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_SAMPLE_TIME3_SHIFT       = SAR_SAMPLE_TIME23_SAMPLE_TIME3_Pos,             /**< Shift fo
1015:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_sample_time_shift_t;
1016:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /* \} */
1017:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1018:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_range_thres_register_enums
1019:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This set of enumerations aids in configuring the SAR RANGE* registers
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 115


1020:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
1021:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1022:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Configure the lower and upper thresholds for range detection
1023:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1024:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The SARSEQ supports range detection to allow for automatic detection of sample
1025:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * values compared to two programmable thresholds without CPU involvement.
1026:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Range detection is defined by two global thresholds and a condition.
1027:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The RANGE_LOW value defines the lower threshold and RANGE_HIGH defines
1028:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * the upper threshold of the range.
1029:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1030:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Range detect is done after averaging, alignment, and sign extension (if applicable).
1031:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * In other words, the thresholds values must have the same data format as the result data.
1032:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Range detection is always done for all channels scanned. By making RANGE_INTR_MASK=0,
1033:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * the firmware can choose to ignore the range detect interrupt for any channel.
1034:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1035:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
1036:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1037:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_RANGE_LOW_SHIFT      = SAR_RANGE_THRES_RANGE_LOW_Pos,        /**< Shift for setting lowe
1038:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_RANGE_HIGH_SHIFT     = SAR_RANGE_THRES_RANGE_HIGH_Pos,       /**< Shift for setting uppe
1039:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_range_thres_shift_t;
1040:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1041:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Configure the condition (below, inside, above, or outside) of the range detection interrupt */
1042:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
1043:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1044:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_RANGE_COND_BELOW     = 0uL,  /**< Range interrupt detected when result < RANGE_LOW */
1045:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_RANGE_COND_INSIDE    = 1uL,  /**< Range interrupt detected when RANGE_LOW <= result < RA
1046:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_RANGE_COND_ABOVE     = 2uL,  /**< Range interrupt detected when RANGE_HIGH <= result */
1047:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_RANGE_COND_OUTSIDE   = 3uL,  /**< Range interrupt detected when result < RANGE_LOW || RA
1048:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_range_detect_condition_t;
1049:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /* \} */
1050:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1051:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_chan_config_register_enums
1052:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This set of enumerations aids in configuring the SAR CHAN_CONFIG register
1053:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
1054:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1055:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Configure the input mode of the channel
1056:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1057:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - Single ended channel: the \ref cy_en_sar_ctrl_neg_sel_t selection in the \ref group_sar_init_st
1058:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   determines what drives the Vminus pin
1059:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - Differential paired: Vplus and Vminus are a pair. Bit 0 of \ref cy_en_sar_chan_config_pos_pin_a
1060:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   is ignored and considered to be 0.
1061:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   In other words, \ref cy_en_sar_chan_config_pos_pin_addr_t "POS_PIN_ADDR" points to the even pin
1062:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   The even pin is connected to Vplus and the odd pin is connected to Vminus.
1063:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   \ref cy_en_sar_chan_config_pos_port_addr_t "POS_PORT_ADDR" is used to identify the port that co
1064:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - Differential unpaired: The \ref cy_en_sar_chan_config_neg_pin_addr_t "NEG_PIN_ADDR" and
1065:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   \ref cy_en_sar_chan_config_neg_port_addr_t "NEG_PORT_ADDR" determine what drives the Vminus pin
1066:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   This is a variation of differential mode with no even-odd pair limitation
1067:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1068:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
1069:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1070:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_SINGLE_ENDED            = 0uL,                                     /**< Single ende
1071:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_DIFFERENTIAL_PAIRED     = SAR_CHAN_CONFIG_DIFFERENTIAL_EN_Msk,     /**< Differentia
1072:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_DIFFERENTIAL_UNPAIRED   = SAR_CHAN_CONFIG_NEG_ADDR_EN_Msk          /**< Differentia
1073:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_chan_config_input_mode_t;
1074:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1075:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Configure address of the pin connected to the Vplus terminal of the SARADC. */
1076:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 116


1077:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1078:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_POS_PIN_ADDR_0     = 0uL,                                            /**< Pin 0 on 
1079:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_POS_PIN_ADDR_1     = 1uL << SAR_CHAN_CONFIG_POS_PIN_ADDR_Pos,        /**< Pin 1 on 
1080:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_POS_PIN_ADDR_2     = 2uL << SAR_CHAN_CONFIG_POS_PIN_ADDR_Pos,        /**< Pin 2 on 
1081:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_POS_PIN_ADDR_3     = 3uL << SAR_CHAN_CONFIG_POS_PIN_ADDR_Pos,        /**< Pin 3 on 
1082:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_POS_PIN_ADDR_4     = 4uL << SAR_CHAN_CONFIG_POS_PIN_ADDR_Pos,        /**< Pin 4 on 
1083:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_POS_PIN_ADDR_5     = 5uL << SAR_CHAN_CONFIG_POS_PIN_ADDR_Pos,        /**< Pin 5 on 
1084:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_POS_PIN_ADDR_6     = 6uL << SAR_CHAN_CONFIG_POS_PIN_ADDR_Pos,        /**< Pin 6 on 
1085:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_POS_PIN_ADDR_7     = 7uL << SAR_CHAN_CONFIG_POS_PIN_ADDR_Pos,        /**< Pin 7 on 
1086:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_chan_config_pos_pin_addr_t;
1087:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1088:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Configure address of the port that contains the pin connected to the Vplus terminal of the SARA
1089:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1090:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - \ref CY_SAR_POS_PORT_ADDR_SARMUX is for the dedicated SARMUX port (8 pins)
1091:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - Port 1 through 4 are respectively the pins of CTB0, CTB1, CTB2, and CTB3 (if present)
1092:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - Port 7, 5, and 6 (VPORT0/1/2) are the groups of internal signals that can be selected
1093:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   in the SARMUX or AROUTE (if present).
1094:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1095:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * See the \ref group_sar_sarmux section for more guidance.
1096:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1097:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
1098:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1099:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_POS_PORT_ADDR_SARMUX         = 0uL,                                       /**< Dedicated
1100:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_POS_PORT_ADDR_CTB0           = 1uL << SAR_CHAN_CONFIG_POS_PORT_ADDR_Pos,  /**< Outputs f
1101:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_POS_PORT_ADDR_CTB1           = 2uL << SAR_CHAN_CONFIG_POS_PORT_ADDR_Pos,  /**< Outputs f
1102:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_POS_PORT_ADDR_CTB2           = 3uL << SAR_CHAN_CONFIG_POS_PORT_ADDR_Pos,  /**< Outputs f
1103:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_POS_PORT_ADDR_CTB3           = 4uL << SAR_CHAN_CONFIG_POS_PORT_ADDR_Pos,  /**< Outputs f
1104:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_POS_PORT_ADDR_AROUTE_VIRT2   = 5uL << SAR_CHAN_CONFIG_POS_PORT_ADDR_Pos,  /**< AROUTE vi
1105:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_POS_PORT_ADDR_AROUTE_VIRT1   = 6uL << SAR_CHAN_CONFIG_POS_PORT_ADDR_Pos,  /**< AROUTE vi
1106:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_POS_PORT_ADDR_SARMUX_VIRT    = 7uL << SAR_CHAN_CONFIG_POS_PORT_ADDR_Pos,  /**< SARMUX vi
1107:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_chan_config_pos_port_addr_t;
1108:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1109:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Enable or disable averaging for the channel */
1110:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
1111:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1112:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_AVG_DISABLE      = 0uL,                                 /**< Disable averaging for 
1113:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_AVG_ENABLE       = 1uL << SAR_CHAN_CONFIG_AVG_EN_Pos    /**< Enable averaging for t
1114:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_chan_config_avg_en_t;
1115:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1116:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Select which sample time to use for the channel.
1117:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * There are four global samples times available set by \ref group_sar_init_struct_sampleTime01 and
1118:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \ref group_sar_init_struct_sampleTime23.
1119:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1120:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
1121:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1122:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_SAMPLE_TIME_0     = 0uL,                                          /**< Use sample t
1123:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_SAMPLE_TIME_1     = 1uL << SAR_CHAN_CONFIG_SAMPLE_TIME_SEL_Pos,   /**< Use sample t
1124:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_SAMPLE_TIME_2     = 2uL << SAR_CHAN_CONFIG_SAMPLE_TIME_SEL_Pos,   /**< Use sample t
1125:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_SAMPLE_TIME_3     = 3uL << SAR_CHAN_CONFIG_SAMPLE_TIME_SEL_Pos,   /**< Use sample t
1126:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_chan_config_sample_time_t;
1127:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1128:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Configure address of the pin connected to the Vminus terminal of the SARADC. */
1129:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
1130:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1131:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_NEG_PIN_ADDR_0     = 0uL,                                            /**< Pin 0 on 
1132:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_NEG_PIN_ADDR_1     = 1uL << SAR_CHAN_CONFIG_NEG_PIN_ADDR_Pos,        /**< Pin 1 on 
1133:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_NEG_PIN_ADDR_2     = 2uL << SAR_CHAN_CONFIG_NEG_PIN_ADDR_Pos,        /**< Pin 2 on 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 117


1134:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_NEG_PIN_ADDR_3     = 3uL << SAR_CHAN_CONFIG_NEG_PIN_ADDR_Pos,        /**< Pin 3 on 
1135:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_NEG_PIN_ADDR_4     = 4uL << SAR_CHAN_CONFIG_NEG_PIN_ADDR_Pos,        /**< Pin 4 on 
1136:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_NEG_PIN_ADDR_5     = 5uL << SAR_CHAN_CONFIG_NEG_PIN_ADDR_Pos,        /**< Pin 5 on 
1137:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_NEG_PIN_ADDR_6     = 6uL << SAR_CHAN_CONFIG_NEG_PIN_ADDR_Pos,        /**< Pin 6 on 
1138:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_CHAN_NEG_PIN_ADDR_7     = 7uL << SAR_CHAN_CONFIG_NEG_PIN_ADDR_Pos,        /**< Pin 7 on 
1139:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_chan_config_neg_pin_addr_t;
1140:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1141:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Configure address of the port that contains the pin connected to the Vminus terminal of the SAR
1142:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1143:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - Port 0 is 8 pins of the SARMUX
1144:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - Port 7, 5, and 6 (VPORT0/1/2) are the groups of internal signals that can be selected
1145:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   in the SARMUX or AROUTE (if present).
1146:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1147:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
1148:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1149:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_NEG_PORT_ADDR_SARMUX         = 0uL,                                       /**< Dedicated
1150:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_NEG_PORT_ADDR_AROUTE_VIRT2   = 5uL << SAR_CHAN_CONFIG_POS_PORT_ADDR_Pos,  /**< AROUTE vi
1151:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_NEG_PORT_ADDR_AROUTE_VIRT1   = 6uL << SAR_CHAN_CONFIG_POS_PORT_ADDR_Pos,  /**< AROUTE vi
1152:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_NEG_PORT_ADDR_SARMUX_VIRT    = 7uL << SAR_CHAN_CONFIG_POS_PORT_ADDR_Pos,  /**< SARMUX vi
1153:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_chan_config_neg_port_addr_t;
1154:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1155:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /* \} */
1156:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1157:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_intr_mask_t_register_enums
1158:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This set of enumerations aids in configuring the SAR INTR_MASK register
1159:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
1160:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1161:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Configure which signal will cause an interrupt event.
1162:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1163:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - End of scan (EOS): occurs after completing a scan of all enabled channels
1164:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - Overflow: occurs when hardware sets a new EOS interrupt while the previous interrupt
1165:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   has not be cleared by the firmware
1166:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - Firmware collision: occurs when firmware attempts to start one-shot
1167:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *   conversion while the SAR is busy.
1168:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1169:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Enable all, one, or none of the interrupt events.
1170:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1171:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
1172:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1173:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_INTR_MASK_NONE           = 0uL,                                  /**< Disable all interr
1174:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_INTR_EOS_MASK            = SAR_INTR_MASK_EOS_MASK_Msk,           /**< Enable end of scan
1175:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_INTR_OVERFLOW_MASK       = SAR_INTR_MASK_OVERFLOW_MASK_Msk,      /**< Enable overflow in
1176:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_INTR_FW_COLLISION_MASK   = SAR_INTR_MASK_FW_COLLISION_MASK_Msk,  /**< Enable firmware co
1177:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_intr_mask_t;
1178:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1179:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /* \} */
1180:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1181:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_mux_switch_register_enums
1182:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This set of enumerations aids in configuring the \ref group_sar_init_struct_muxSwitch and \ref gr
1183:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
1184:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1185:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1186:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Firmware control for the SARMUX switches to connect analog signals to the SAR ADC
1187:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1188:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * To close multiple switches, "OR" the enum values together.
1189:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1190:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * See the \ref group_sar_sarmux section for more guidance.
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 118


1191:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1192:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
1193:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1194:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     /* SARMUX pins to Vplus */
1195:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P0_VPLUS         = SAR_MUX_SWITCH0_MUX_FW_P0_VPLUS_Msk,    /**< Switch between Pi
1196:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P1_VPLUS         = SAR_MUX_SWITCH0_MUX_FW_P1_VPLUS_Msk,    /**< Switch between Pi
1197:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P2_VPLUS         = SAR_MUX_SWITCH0_MUX_FW_P2_VPLUS_Msk,    /**< Switch between Pi
1198:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P3_VPLUS         = SAR_MUX_SWITCH0_MUX_FW_P3_VPLUS_Msk,    /**< Switch between Pi
1199:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P4_VPLUS         = SAR_MUX_SWITCH0_MUX_FW_P4_VPLUS_Msk,    /**< Switch between Pi
1200:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P5_VPLUS         = SAR_MUX_SWITCH0_MUX_FW_P5_VPLUS_Msk,    /**< Switch between Pi
1201:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P6_VPLUS         = SAR_MUX_SWITCH0_MUX_FW_P6_VPLUS_Msk,    /**< Switch between Pi
1202:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P7_VPLUS         = SAR_MUX_SWITCH0_MUX_FW_P7_VPLUS_Msk,    /**< Switch between Pi
1203:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1204:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     /* SARMUX pins to Vminus */
1205:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P0_VMINUS        = SAR_MUX_SWITCH0_MUX_FW_P0_VMINUS_Msk,   /**< Switch between Pi
1206:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P1_VMINUS        = SAR_MUX_SWITCH0_MUX_FW_P1_VMINUS_Msk,   /**< Switch between Pi
1207:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P2_VMINUS        = SAR_MUX_SWITCH0_MUX_FW_P2_VMINUS_Msk,   /**< Switch between Pi
1208:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P3_VMINUS        = SAR_MUX_SWITCH0_MUX_FW_P3_VMINUS_Msk,   /**< Switch between Pi
1209:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P4_VMINUS        = SAR_MUX_SWITCH0_MUX_FW_P4_VMINUS_Msk,   /**< Switch between Pi
1210:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P5_VMINUS        = SAR_MUX_SWITCH0_MUX_FW_P5_VMINUS_Msk,   /**< Switch between Pi
1211:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P6_VMINUS        = SAR_MUX_SWITCH0_MUX_FW_P6_VMINUS_Msk,   /**< Switch between Pi
1212:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P7_VMINUS        = SAR_MUX_SWITCH0_MUX_FW_P7_VMINUS_Msk,   /**< Switch between Pi
1213:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1214:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     /* Vssa to Vminus and temperature sensor to Vplus */
1215:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_VSSA_VMINUS      = SAR_MUX_SWITCH0_MUX_FW_VSSA_VMINUS_Msk,    /**< Switch between
1216:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_TEMP_VPLUS       = SAR_MUX_SWITCH0_MUX_FW_TEMP_VPLUS_Msk,     /**< Switch between
1217:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1218:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     /* Amuxbus A and B to Vplus and Vminus */
1219:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_AMUXBUSA_VPLUS   = SAR_MUX_SWITCH0_MUX_FW_AMUXBUSA_VPLUS_Msk,     /**< Switch bet
1220:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_AMUXBUSB_VPLUS   = SAR_MUX_SWITCH0_MUX_FW_AMUXBUSB_VPLUS_Msk,     /**< Switch bet
1221:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_AMUXBUSA_VMINUS  = SAR_MUX_SWITCH0_MUX_FW_AMUXBUSA_VMINUS_Msk,    /**< Switch bet
1222:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_AMUXBUSB_VMINUS  = SAR_MUX_SWITCH0_MUX_FW_AMUXBUSB_VMINUS_Msk,    /**< Switch bet
1223:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1224:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     /* Sarbus 0 and 1 to Vplus and Vminus */
1225:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_SARBUS0_VPLUS    = SAR_MUX_SWITCH0_MUX_FW_SARBUS0_VPLUS_Msk,      /**< Switch bet
1226:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_SARBUS1_VPLUS    = SAR_MUX_SWITCH0_MUX_FW_SARBUS1_VPLUS_Msk,      /**< Switch bet
1227:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_SARBUS0_VMINUS   = SAR_MUX_SWITCH0_MUX_FW_SARBUS0_VMINUS_Msk,     /**< Switch bet
1228:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_SARBUS1_VMINUS   = SAR_MUX_SWITCH0_MUX_FW_SARBUS1_VMINUS_Msk,     /**< Switch bet
1229:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1230:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     /* SARMUX pins to Core IO */
1231:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P4_COREIO0       = SAR_MUX_SWITCH0_MUX_FW_P4_COREIO0_Msk,      /**< Switch betwee
1232:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P5_COREIO1       = SAR_MUX_SWITCH0_MUX_FW_P5_COREIO1_Msk,      /**< Switch betwee
1233:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P6_COREIO2       = SAR_MUX_SWITCH0_MUX_FW_P6_COREIO2_Msk,      /**< Switch betwee
1234:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_FW_P7_COREIO3       = SAR_MUX_SWITCH0_MUX_FW_P7_COREIO3_Msk,      /**< Switch betwee
1235:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_mux_switch_fw_ctrl_t;
1236:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1237:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** Mask definitions of SARMUX switches that can be controlled by the SARSEQ.
1238:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1239:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * To enable sequencer control of multiple switches, "OR" the enum values together.
1240:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1241:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * See the \ref group_sar_sarmux section for more guidance.
1242:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1243:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef enum
1244:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1245:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_SQ_CTRL_P0           = SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P0_Msk,        /**< Enable
1246:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_SQ_CTRL_P1           = SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P1_Msk,        /**< Enable
1247:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_SQ_CTRL_P2           = SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P2_Msk,        /**< Enable
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 119


1248:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_SQ_CTRL_P3           = SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P3_Msk,        /**< Enable
1249:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_SQ_CTRL_P4           = SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P4_Msk,        /**< Enable
1250:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_SQ_CTRL_P5           = SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P5_Msk,        /**< Enable
1251:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_SQ_CTRL_P6           = SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P6_Msk,        /**< Enable
1252:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_SQ_CTRL_P7           = SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_P7_Msk,        /**< Enable
1253:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_SQ_CTRL_VSSA         = SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_VSSA_Msk,      /**< Enable
1254:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_SQ_CTRL_TEMP         = SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_TEMP_Msk,      /**< Enable
1255:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_SQ_CTRL_AMUXBUSA     = SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_AMUXBUSA_Msk,  /**< Enable
1256:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_SQ_CTRL_AMUXBUSB     = SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_AMUXBUSB_Msk,  /**< Enable
1257:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_SQ_CTRL_SARBUS0      = SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_SARBUS0_Msk,   /**< Enable
1258:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_SAR_MUX_SQ_CTRL_SARBUS1      = SAR_MUX_SWITCH_SQ_CTRL_MUX_SQ_CTRL_SARBUS1_Msk,   /**< Enable
1259:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }cy_en_sar_mux_switch_sq_ctrl_t;
1260:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1261:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /* \} */
1262:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1263:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \} group_sar_enums */
1264:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1265:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_data_structures
1266:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
1267:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1268:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1269:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /***************************************
1270:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *       Configuration Structures
1271:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** ***************************************/
1272:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1273:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** This structure is used to initialize the SAR ADC subsystem.
1274:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1275:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The SAR ADC subsystem is highly configurable with many options.
1276:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * When calling \ref Cy_SAR_Init, provide a pointer to the structure containing this configuration d
1277:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * A set of enumerations is provided in this
1278:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * driver to help with configuring this structure.
1279:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1280:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * See the \ref group_sar_initialization section for guidance.
1281:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** **/
1282:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef struct
1283:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1284:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     uint32_t ctrl;                                      /**< Control register settings (applies to 
1285:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     uint32_t sampleCtrl;                                /**< Sample control register settings (appl
1286:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     uint32_t sampleTime01;                              /**< Sample time in ADC clocks for Sample T
1287:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     uint32_t sampleTime23;                              /**< Sample time in ADC clocks for Sample T
1288:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     uint32_t rangeThres;                                /**< Range detect threshold register for al
1289:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     cy_en_sar_range_detect_condition_t rangeCond;       /**< Range detect condition (below, inside,
1290:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     uint32_t chanEn;                                    /**< Enable bits for the channels */
1291:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     uint32_t chanConfig[CY_SAR_MAX_NUM_CHANNELS];       /**< Channel configuration */
1292:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     uint32_t intrMask;                                  /**< Interrupt enable mask */
1293:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     uint32_t satIntrMask;                               /**< Saturation detection interrupt enable 
1294:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     uint32_t rangeIntrMask;                             /**< Range detection interrupt enable mask 
1295:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     uint32_t muxSwitch;                                 /**< SARMUX firmware switches to connect an
1296:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     uint32_t muxSwitchSqCtrl;                           /**< Enable SARSEQ control of specific SARM
1297:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     bool configRouting;                                 /**< Configure or ignore routing related re
1298:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     uint32_t vrefMvValue;                               /**< Reference voltage in millivolts used i
1299:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** } cy_stc_sar_config_t;
1300:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1301:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** This structure is used by the driver to backup the state of the SAR
1302:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * before entering sleep so that it can be re-enabled after waking up */
1303:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** typedef struct
1304:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 120


1305:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     uint32_t hwEnabled;         /**< SAR enabled state */
1306:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     uint32_t continuous;        /**< State of the continuous bit */
1307:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** } cy_stc_sar_state_backup_t;
1308:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1309:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \} group_sar_data_structures */
1310:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1311:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_functions
1312:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
1313:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1314:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1315:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** This macro is for backward compatibility macro for driver v1.10 and before, 
1316:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****  * the preferred API is \ref Cy_SAR_DeepSleep */
1317:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** #define Cy_SAR_Sleep    Cy_SAR_DeepSleep
1318:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1319:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /***************************************
1320:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *        Function Prototypes
1321:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** ***************************************/
1322:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1323:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_functions_basic
1324:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This set of functions is for initialization and basic usage
1325:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
1326:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1327:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** cy_en_sar_status_t Cy_SAR_Init(SAR_Type *base, const cy_stc_sar_config_t *config);
1328:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** cy_en_sar_status_t Cy_SAR_DeInit(SAR_Type *base, bool deInitRouting);
1329:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** void Cy_SAR_Enable(SAR_Type *base);
1330:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_Disable(SAR_Type *base);
1331:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** void Cy_SAR_StartConvert(SAR_Type *base, cy_en_sar_start_convert_sel_t startSelect);
1332:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** void Cy_SAR_StopConvert(SAR_Type *base);
1333:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** cy_en_sar_status_t Cy_SAR_IsEndConversion(SAR_Type *base, cy_en_sar_return_mode_t retMode);
1334:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** int16_t Cy_SAR_GetResult16(const SAR_Type *base, uint32_t chan);
1335:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** int32_t Cy_SAR_GetResult32(const SAR_Type *base, uint32_t chan);
1336:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE uint32_t Cy_SAR_GetChanResultUpdated(const SAR_Type *base);
1337:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \} */
1338:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1339:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_functions_power
1340:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This set of functions is for Deep Sleep entry and exit
1341:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
1342:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1343:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** cy_en_syspm_status_t Cy_SAR_DeepSleepCallback(cy_stc_syspm_callback_params_t *callbackParams, cy_en
1344:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** void Cy_SAR_DeepSleep(SAR_Type *base);
1345:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** void Cy_SAR_Wakeup(SAR_Type *base);
1346:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \} */
1347:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1348:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_functions_config
1349:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This set of functions allows changes to the SAR configuration
1350:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * after initialization.
1351:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
1352:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1353:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** void Cy_SAR_SetConvertMode(SAR_Type *base, cy_en_sar_sample_ctrl_trigger_mode_t mode);
1354:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_SetChanMask(SAR_Type *base, uint32_t enableMask);
1355:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** void Cy_SAR_SetLowLimit(SAR_Type *base, uint32_t lowLimit);
1356:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** void Cy_SAR_SetHighLimit(SAR_Type *base, uint32_t highLimit);
1357:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_SetRangeCond(SAR_Type *base, cy_en_sar_range_detect_condition_t cond);
1358:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \} */
1359:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1360:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_functions_countsto
1361:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This set of functions performs counts to *volts conversions.
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 121


1362:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
1363:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1364:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** int16_t Cy_SAR_RawCounts2Counts(const SAR_Type *base, uint32_t chan, int16_t adcCounts);
1365:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** float32_t Cy_SAR_CountsTo_Volts(const SAR_Type *base, uint32_t chan, int16_t adcCounts);
1366:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** int16_t Cy_SAR_CountsTo_mVolts(const SAR_Type *base, uint32_t chan, int16_t adcCounts);
1367:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** int32_t Cy_SAR_CountsTo_uVolts(const SAR_Type *base, uint32_t chan, int16_t adcCounts);
1368:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** cy_en_sar_status_t Cy_SAR_SetOffset(uint32_t chan, int16_t offset);
1369:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** cy_en_sar_status_t Cy_SAR_SetGain(uint32_t chan, int32_t adcGain);
1370:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \} */
1371:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1372:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_functions_switches
1373:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This set of functions is for controlling/querying the SARMUX switches
1374:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
1375:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1376:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** void Cy_SAR_SetAnalogSwitch(SAR_Type *base, cy_en_sar_switch_register_sel_t switchSelect, uint32_t 
1377:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** uint32_t Cy_SAR_GetAnalogSwitch(const SAR_Type *base, cy_en_sar_switch_register_sel_t switchSelect)
1378:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_SetVssaVminusSwitch(SAR_Type *base, cy_en_sar_switch_state_t state);
1379:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** void Cy_SAR_SetSwitchSarSeqCtrl(SAR_Type *base, uint32_t switchMask, cy_en_sar_switch_sar_seq_ctrl_
1380:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_SetVssaSarSeqCtrl(SAR_Type *base, cy_en_sar_switch_sar_seq_ctrl_t ctrl)
1381:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \} */
1382:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1383:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_functions_interrupt
1384:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This set of functions are related to SAR interrupts.
1385:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
1386:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1387:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE uint32_t Cy_SAR_GetInterruptStatus(const SAR_Type *base);
1388:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_ClearInterrupt(SAR_Type *base, uint32_t intrMask);
1389:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_SetInterrupt(SAR_Type *base, uint32_t intrMask);
1390:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_SetInterruptMask(SAR_Type *base, uint32_t intrMask);
1391:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE uint32_t Cy_SAR_GetInterruptMask(const SAR_Type *base);
1392:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE uint32_t Cy_SAR_GetInterruptStatusMasked(const SAR_Type *base);
1393:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1394:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE uint32_t Cy_SAR_GetRangeInterruptStatus(const SAR_Type *base);
1395:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_ClearRangeInterrupt(SAR_Type *base, uint32_t chanMask);
1396:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_SetRangeInterrupt(SAR_Type *base, uint32_t chanMask);
1397:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_SetRangeInterruptMask(SAR_Type *base, uint32_t chanMask);
1398:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE uint32_t Cy_SAR_GetRangeInterruptMask(const SAR_Type *base);
1399:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE uint32_t Cy_SAR_GetRangeInterruptStatusMasked(const SAR_Type *base);
1400:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1401:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE uint32_t Cy_SAR_GetSatInterruptStatus(const SAR_Type *base);
1402:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_ClearSatInterrupt(SAR_Type *base, uint32_t chanMask);
1403:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_SetSatInterrupt(SAR_Type *base, uint32_t chanMask);
1404:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_SetSatInterruptMask(SAR_Type *base, uint32_t chanMask);
1405:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE uint32_t Cy_SAR_GetSatInterruptMask(const SAR_Type *base);
1406:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE uint32_t Cy_SAR_GetSatInterruptStatusMasked(const SAR_Type *base);
1407:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1408:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE uint32_t Cy_SAR_GetInterruptCause(const SAR_Type *base);
1409:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \} */
1410:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1411:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1412:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_functions_helper
1413:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * This set of functions is for useful configuration query
1414:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
1415:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1416:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** bool Cy_SAR_IsChannelSigned(const SAR_Type *base, uint32_t chan);
1417:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** bool Cy_SAR_IsChannelSingleEnded(const SAR_Type *base, uint32_t chan);
1418:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE bool Cy_SAR_IsChannelDifferential(const SAR_Type *base, uint32_t chan);
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 122


1419:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \} */
1420:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1421:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_functions_basic
1422:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
1423:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1424:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1425:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1426:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /*******************************************************************************
1427:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Function Name: Cy_SAR_Disable
1428:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** ****************************************************************************//**
1429:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1430:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Turn off the hardware block.
1431:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1432:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \param base
1433:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Pointer to structure describing registers
1434:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1435:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \return None
1436:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1437:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *******************************************************************************/
1438:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_Disable(SAR_Type *base)
1439:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1440:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     SAR_CTRL(base) &= ~SAR_CTRL_ENABLED_Msk;
1441:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }
1442:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1443:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1444:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /*******************************************************************************
1445:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Function Name: Cy_SAR_GetChanResultUpdated
1446:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** ****************************************************************************//**
1447:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1448:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Return whether the RESULT register has been updated or not.
1449:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * If the bit is high, the corresponding channel RESULT register was updated,
1450:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * i.e. was sampled during the previous scan and, in case of Interleaved averaging,
1451:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * reached the averaging count.
1452:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * If the bit is low, the corresponding channel is not enabled or the averaging count
1453:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * is not yet reached for Interleaved averaging.
1454:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1455:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \param base
1456:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Pointer to structure describing registers
1457:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1458:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \return
1459:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Each bit of the result corresponds to the channel.
1460:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Bit 0 is for channel 0, etc.
1461:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1462:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \funcusage
1463:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1464:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_01.cydsn/main_cm0p.c SNIPPET_SAR_GET_CHAN_RESULT_UPDATED
1465:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1466:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *******************************************************************************/
1467:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE uint32_t Cy_SAR_GetChanResultUpdated(const SAR_Type *base)
1468:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1469:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     return SAR_CHAN_RESULT_UPDATED(base);
1470:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }
1471:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \} */
1472:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1473:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_functions_config
1474:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
1475:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 123


1476:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1477:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1478:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /*******************************************************************************
1479:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Function Name: Cy_SAR_SetChanMask
1480:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** ****************************************************************************//**
1481:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1482:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Set the enable/disable mask for the channels.
1483:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1484:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \param base
1485:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Pointer to structure describing registers
1486:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1487:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \param enableMask
1488:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Channel enable/disable mask. Each bit corresponds to a channel.
1489:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - 0: the corresponding channel is disabled.
1490:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - 1: the corresponding channel is enabled; it will be included in the next scan.
1491:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1492:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \return None
1493:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1494:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \funcusage
1495:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1496:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_01.cydsn/main_cm0p.c SNIPPET_SAR_SET_CHAN_MASK
1497:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1498:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *******************************************************************************/
1499:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_SetChanMask(SAR_Type *base, uint32_t enableMask)
1500:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1501:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_ASSERT_L2(CY_SAR_CHANMASK(enableMask));
1502:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1503:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     SAR_CHAN_EN(base) = enableMask;
1504:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }
1505:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1506:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1507:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /*******************************************************************************
1508:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Function Name: Cy_SAR_SetRangeCond
1509:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** ****************************************************************************//**
1510:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1511:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Set the condition in which range detection interrupts are triggered.
1512:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1513:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \param base
1514:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Pointer to structure describing registers
1515:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1516:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \param cond
1517:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * A value of the enum \ref cy_en_sar_range_detect_condition_t.
1518:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1519:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \return None
1520:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1521:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \funcusage
1522:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1523:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_01.cydsn/main_cm0p.c SNIPPET_SAR_SET_RANGE_COND
1524:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1525:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *******************************************************************************/
1526:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_SetRangeCond(SAR_Type *base, cy_en_sar_range_detect_condition_t cond)
1527:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1528:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_ASSERT_L3(CY_SAR_RANGECOND(cond));
1529:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1530:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     SAR_RANGE_COND(base) = (uint32_t)cond << SAR_RANGE_COND_RANGE_COND_Pos;
1531:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }
1532:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 124


1533:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \} */
1534:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1535:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /** \addtogroup group_sar_functions_interrupt
1536:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \{
1537:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** */
1538:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /*******************************************************************************
1539:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Function Name: Cy_SAR_GetInterruptStatus
1540:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** ****************************************************************************//**
1541:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1542:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Return the interrupt register status.
1543:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1544:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \param base
1545:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Pointer to structure describing registers
1546:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1547:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \return Interrupt status
1548:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1549:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \funcusage
1550:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1551:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_01.cydsn/main_cm0p.c SNIPPET_SAR_ISR
1552:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1553:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *******************************************************************************/
1554:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE uint32_t Cy_SAR_GetInterruptStatus(const SAR_Type *base)
1555:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1556:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     return SAR_INTR(base);
1557:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }
1558:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1559:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1560:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /*******************************************************************************
1561:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Function Name: Cy_SAR_ClearInterrupt
1562:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** ****************************************************************************//**
1563:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1564:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Clear the interrupt.
1565:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The interrupt must be cleared with this function so that the hardware
1566:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * can set subsequent interrupts and those interrupts can be forwarded
1567:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * to the interrupt controller, if enabled.
1568:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1569:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \param base
1570:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Pointer to structure describing registers
1571:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1572:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \param intrMask
1573:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The mask of interrupts to clear. Typically this will be the value returned
1574:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * from \ref Cy_SAR_GetInterruptStatus.
1575:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Alternately, select one or more values from \ref cy_en_sar_intr_mask_t and "OR" them together.
1576:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - \ref CY_SAR_INTR_EOS_MASK
1577:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - \ref CY_SAR_INTR_OVERFLOW_MASK
1578:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - \ref CY_SAR_INTR_FW_COLLISION_MASK
1579:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1580:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \return None
1581:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1582:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *******************************************************************************/
1583:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_ClearInterrupt(SAR_Type *base, uint32_t intrMask)
1584:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1585:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_ASSERT_L2(CY_SAR_INTRMASK(intrMask));
1586:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1587:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     SAR_INTR(base) = intrMask;
1588:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1589:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     /* Dummy read for buffered writes. */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 125


1590:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     (void) SAR_INTR(base);
1591:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }
1592:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1593:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1594:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /*******************************************************************************
1595:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Function Name: Cy_SAR_SetInterrupt
1596:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** ****************************************************************************//**
1597:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1598:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Trigger an interrupt with software.
1599:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1600:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \param base
1601:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Pointer to structure describing registers
1602:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1603:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \param intrMask
1604:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The mask of interrupts to set.
1605:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Select one or more values from \ref cy_en_sar_intr_mask_t and "OR" them together.
1606:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - \ref CY_SAR_INTR_EOS_MASK
1607:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - \ref CY_SAR_INTR_OVERFLOW_MASK
1608:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - \ref CY_SAR_INTR_FW_COLLISION_MASK
1609:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1610:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \return None
1611:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1612:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *******************************************************************************/
1613:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_SetInterrupt(SAR_Type *base, uint32_t intrMask)
1614:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
1615:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_ASSERT_L2(CY_SAR_INTRMASK(intrMask));
1616:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1617:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     SAR_INTR_SET(base) = intrMask;
1618:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }
1619:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1620:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1621:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** /*******************************************************************************
1622:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Function Name: Cy_SAR_SetInterruptMask
1623:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** ****************************************************************************//**
1624:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1625:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Enable which interrupts can trigger the CPU interrupt controller.
1626:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1627:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \param base
1628:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * Pointer to structure describing registers
1629:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1630:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \param intrMask
1631:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * The mask of interrupts. Select one or more values from \ref cy_en_sar_intr_mask_t
1632:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * and "OR" them together.
1633:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - \ref CY_SAR_INTR_MASK_NONE : Disable EOS, overflow, and firmware collision interrupts.
1634:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - \ref CY_SAR_INTR_EOS_MASK
1635:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - \ref CY_SAR_INTR_OVERFLOW_MASK
1636:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * - \ref CY_SAR_INTR_FW_COLLISION_MASK
1637:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1638:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \return None
1639:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1640:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \funcusage
1641:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1642:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** * \snippet sar_sut_01.cydsn/main_cm0p.c SNIPPET_SAR_SET_INTERRUPT_MASK
1643:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *
1644:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** *******************************************************************************/
1645:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** __STATIC_INLINE void Cy_SAR_SetInterruptMask(SAR_Type *base, uint32_t intrMask)
1646:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** {
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 126


1647:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     CY_ASSERT_L2(CY_SAR_INTRMASK(intrMask));
1648:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
1649:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h ****     SAR_INTR_MASK(base) = intrMask;
 354              		.loc 5 1649 0
 355 0008 024B     		ldr	r3, .L30
 356 000a C3F81802 		str	r0, [r3, #536]
 357              	.LVL22:
 358 000e 5DF804FB 		ldr	pc, [sp], #4
 359              	.L31:
 360 0012 00BF     		.align	2
 361              	.L30:
 362 0014 00001D41 		.word	1092419584
 363              	.LBE70:
 364              	.LBE69:
 365              		.cfi_endproc
 366              	.LFE282:
 367              		.size	ADC_SetEosMask, .-ADC_SetEosMask
 368              		.section	.text.ADC_SetChanMask,"ax",%progbits
 369              		.align	2
 370              		.global	ADC_SetChanMask
 371              		.thumb
 372              		.thumb_func
 373              		.type	ADC_SetChanMask, %function
 374              	ADC_SetChanMask:
 375              	.LFB283:
 343:Generated_Source\PSoC6/ADC.c **** 
 344:Generated_Source\PSoC6/ADC.c ****     Cy_SAR_SetInterruptMask(ADC_SAR__HW, intrMaskReg);
 345:Generated_Source\PSoC6/ADC.c **** }
 346:Generated_Source\PSoC6/ADC.c **** 
 347:Generated_Source\PSoC6/ADC.c **** /******************************************************************************
 348:Generated_Source\PSoC6/ADC.c **** * Function Name: ADC_SetChanMask
 349:Generated_Source\PSoC6/ADC.c **** ****************************************************************************//*
 350:Generated_Source\PSoC6/ADC.c **** *
 351:Generated_Source\PSoC6/ADC.c **** * \brief Sets enable/disable mask for all channels in current configuration.
 352:Generated_Source\PSoC6/ADC.c **** *
 353:Generated_Source\PSoC6/ADC.c **** *
 354:Generated_Source\PSoC6/ADC.c **** * \param enableMask
 355:Generated_Source\PSoC6/ADC.c **** *  Channel enable/disable mask.
 356:Generated_Source\PSoC6/ADC.c **** *
 357:Generated_Source\PSoC6/ADC.c **** * \sideeffect
 358:Generated_Source\PSoC6/ADC.c **** *  None.
 359:Generated_Source\PSoC6/ADC.c **** *
 360:Generated_Source\PSoC6/ADC.c **** *******************************************************************************/
 361:Generated_Source\PSoC6/ADC.c **** void ADC_SetChanMask(uint32_t enableMask)
 362:Generated_Source\PSoC6/ADC.c **** {
 376              		.loc 1 362 0
 377              		.cfi_startproc
 378              		@ args = 0, pretend = 0, frame = 0
 379              		@ frame_needed = 0, uses_anonymous_args = 0
 380              	.LVL23:
 381 0000 10B5     		push	{r4, lr}
 382              		.cfi_def_cfa_offset 8
 383              		.cfi_offset 4, -8
 384              		.cfi_offset 14, -4
 363:Generated_Source\PSoC6/ADC.c ****     uint32 chanCount = ADC_allConfigs[ADC_currentConfig].numChannels;
 385              		.loc 1 363 0
 386 0002 0C4B     		ldr	r3, .L35
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 127


 387 0004 1B68     		ldr	r3, [r3]
 388 0006 03EB8303 		add	r3, r3, r3, lsl #2
 389 000a 9A00     		lsls	r2, r3, #2
 390 000c 0A4B     		ldr	r3, .L35+4
 391 000e 1A44     		add	r2, r2, r3
 392 0010 5468     		ldr	r4, [r2, #4]
 393              	.LVL24:
 364:Generated_Source\PSoC6/ADC.c ****     enableMask &= (uint32)((uint32)(1ul << chanCount) - 1ul);
 394              		.loc 1 364 0
 395 0012 0123     		movs	r3, #1
 396 0014 03FA04F4 		lsl	r4, r3, r4
 397              	.LVL25:
 398 0018 013C     		subs	r4, r4, #1
 399 001a 0440     		ands	r4, r4, r0
 400              	.LVL26:
 401              	.LBB71:
 402              	.LBB72:
1501:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** 
 403              		.loc 5 1501 0
 404 001c B4F5803F 		cmp	r4, #65536
 405 0020 04D3     		bcc	.L33
 406 0022 40F2DD51 		movw	r1, #1501
 407 0026 0548     		ldr	r0, .L35+8
 408 0028 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 409              	.LVL27:
 410              	.L33:
1503:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }
 411              		.loc 5 1503 0
 412 002c 044B     		ldr	r3, .L35+12
 413 002e 1C62     		str	r4, [r3, #32]
 414              	.LVL28:
 415 0030 10BD     		pop	{r4, pc}
 416              	.LVL29:
 417              	.L36:
 418 0032 00BF     		.align	2
 419              	.L35:
 420 0034 00000000 		.word	.LANCHOR0
 421 0038 00000000 		.word	ADC_allConfigs
 422 003c 00000000 		.word	.LC0
 423 0040 00001D41 		.word	1092419584
 424              	.LBE72:
 425              	.LBE71:
 426              		.cfi_endproc
 427              	.LFE283:
 428              		.size	ADC_SetChanMask, .-ADC_SetChanMask
 429              		.section	.text.ADC_IsEndConversion,"ax",%progbits
 430              		.align	2
 431              		.global	ADC_IsEndConversion
 432              		.thumb
 433              		.thumb_func
 434              		.type	ADC_IsEndConversion, %function
 435              	ADC_IsEndConversion:
 436              	.LFB284:
 365:Generated_Source\PSoC6/ADC.c **** 
 366:Generated_Source\PSoC6/ADC.c ****     Cy_SAR_SetChanMask(ADC_SAR__HW, enableMask);
 367:Generated_Source\PSoC6/ADC.c **** }
 368:Generated_Source\PSoC6/ADC.c **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 128


 369:Generated_Source\PSoC6/ADC.c **** /*******************************************************************************
 370:Generated_Source\PSoC6/ADC.c **** * Function Name: ADC_IsEndConversion
 371:Generated_Source\PSoC6/ADC.c **** ****************************************************************************//**
 372:Generated_Source\PSoC6/ADC.c **** *
 373:Generated_Source\PSoC6/ADC.c **** * \brief Immediately returns the status of the conversion or does not return
 374:Generated_Source\PSoC6/ADC.c **** * (blocking) until the conversion completes, depending on the retMode parameter.
 375:Generated_Source\PSoC6/ADC.c **** * In blocking mode, there is a time out of about 10 seconds for a CPU speed of
 376:Generated_Source\PSoC6/ADC.c **** * 100 Mhz.
 377:Generated_Source\PSoC6/ADC.c **** *
 378:Generated_Source\PSoC6/ADC.c **** * \param retMode Check conversion return mode.
 379:Generated_Source\PSoC6/ADC.c **** *
 380:Generated_Source\PSoC6/ADC.c **** * \return uint32_t: If a nonzero value is returned, the last conversion is complete.
 381:Generated_Source\PSoC6/ADC.c **** * If the returned value is zero, the ADC is still calculating the last result.
 382:Generated_Source\PSoC6/ADC.c **** *
 383:Generated_Source\PSoC6/ADC.c **** * \sideeffect This function reads the end of conversion status, and clears it afterward.
 384:Generated_Source\PSoC6/ADC.c **** *
 385:Generated_Source\PSoC6/ADC.c **** *******************************************************************************/
 386:Generated_Source\PSoC6/ADC.c **** uint32_t ADC_IsEndConversion(cy_en_sar_return_mode_t retMode)
 387:Generated_Source\PSoC6/ADC.c **** {
 437              		.loc 1 387 0
 438              		.cfi_startproc
 439              		@ args = 0, pretend = 0, frame = 0
 440              		@ frame_needed = 0, uses_anonymous_args = 0
 441              	.LVL30:
 442 0000 08B5     		push	{r3, lr}
 443              		.cfi_def_cfa_offset 8
 444              		.cfi_offset 3, -8
 445              		.cfi_offset 14, -4
 446              	.LVL31:
 388:Generated_Source\PSoC6/ADC.c ****     uint32 endOfConversion = 0u;
 389:Generated_Source\PSoC6/ADC.c ****     cy_en_sar_status_t result;
 390:Generated_Source\PSoC6/ADC.c **** 
 391:Generated_Source\PSoC6/ADC.c ****     result = Cy_SAR_IsEndConversion(ADC_SAR__HW, retMode);
 447              		.loc 1 391 0
 448 0002 0146     		mov	r1, r0
 449 0004 0348     		ldr	r0, .L41
 450              	.LVL32:
 451 0006 FFF7FEFF 		bl	Cy_SAR_IsEndConversion
 452              	.LVL33:
 392:Generated_Source\PSoC6/ADC.c **** 
 393:Generated_Source\PSoC6/ADC.c ****     if (result == CY_SAR_SUCCESS)
 453              		.loc 1 393 0
 454 000a 08B1     		cbz	r0, .L39
 388:Generated_Source\PSoC6/ADC.c ****     uint32 endOfConversion = 0u;
 455              		.loc 1 388 0
 456 000c 0020     		movs	r0, #0
 457              	.LVL34:
 458 000e 08BD     		pop	{r3, pc}
 459              	.LVL35:
 460              	.L39:
 394:Generated_Source\PSoC6/ADC.c ****     {
 395:Generated_Source\PSoC6/ADC.c ****         endOfConversion = 1u;
 461              		.loc 1 395 0
 462 0010 0120     		movs	r0, #1
 463              	.LVL36:
 396:Generated_Source\PSoC6/ADC.c ****     }
 397:Generated_Source\PSoC6/ADC.c **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 129


 398:Generated_Source\PSoC6/ADC.c ****     return endOfConversion;
 399:Generated_Source\PSoC6/ADC.c **** }
 464              		.loc 1 399 0
 465 0012 08BD     		pop	{r3, pc}
 466              	.L42:
 467              		.align	2
 468              	.L41:
 469 0014 00001D41 		.word	1092419584
 470              		.cfi_endproc
 471              	.LFE284:
 472              		.size	ADC_IsEndConversion, .-ADC_IsEndConversion
 473              		.section	.text.ADC_Init,"ax",%progbits
 474              		.align	2
 475              		.global	ADC_Init
 476              		.thumb
 477              		.thumb_func
 478              		.type	ADC_Init, %function
 479              	ADC_Init:
 480              	.LFB285:
 400:Generated_Source\PSoC6/ADC.c **** 
 401:Generated_Source\PSoC6/ADC.c **** /* ****************************************************************************
 402:Generated_Source\PSoC6/ADC.c **** * Function Name: ADC_Init
 403:Generated_Source\PSoC6/ADC.c **** ****************************************************************************//*
 404:Generated_Source\PSoC6/ADC.c **** *
 405:Generated_Source\PSoC6/ADC.c **** * \brief Initialize the component according to parameters defined in the
 406:Generated_Source\PSoC6/ADC.c **** * customizer.
 407:Generated_Source\PSoC6/ADC.c **** *
 408:Generated_Source\PSoC6/ADC.c **** * \param None
 409:Generated_Source\PSoC6/ADC.c **** *
 410:Generated_Source\PSoC6/ADC.c **** * \return None
 411:Generated_Source\PSoC6/ADC.c **** *
 412:Generated_Source\PSoC6/ADC.c **** * \sideeffect None
 413:Generated_Source\PSoC6/ADC.c **** *
 414:Generated_Source\PSoC6/ADC.c **** *******************************************************************************/
 415:Generated_Source\PSoC6/ADC.c **** void ADC_Init(void)
 416:Generated_Source\PSoC6/ADC.c **** {
 481              		.loc 1 416 0
 482              		.cfi_startproc
 483              		@ args = 0, pretend = 0, frame = 0
 484              		@ frame_needed = 0, uses_anonymous_args = 0
 485 0000 08B5     		push	{r3, lr}
 486              		.cfi_def_cfa_offset 8
 487              		.cfi_offset 3, -8
 488              		.cfi_offset 14, -4
 489              	.LVL37:
 417:Generated_Source\PSoC6/ADC.c ****     uint32_t configNum = 0u;
 418:Generated_Source\PSoC6/ADC.c **** 
 419:Generated_Source\PSoC6/ADC.c ****     if(0u == ADC_initVar)
 490              		.loc 1 419 0
 491 0002 084B     		ldr	r3, .L46
 492 0004 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 493 0006 63B9     		cbnz	r3, .L43
 420:Generated_Source\PSoC6/ADC.c ****     {
 421:Generated_Source\PSoC6/ADC.c ****         /* Interrupt core assignment will be up to the user. Initialize but do not enable the inter
 422:Generated_Source\PSoC6/ADC.c ****         #ifdef ADC_IRQ__INTC_CORTEXM4_ASSIGNED
 423:Generated_Source\PSoC6/ADC.c ****         #if (CY_CPU_CORTEX_M4)
 424:Generated_Source\PSoC6/ADC.c ****             (void)Cy_SysInt_Init(&ADC_IRQ_cfg, &ADC_ISR);
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 130


 494              		.loc 1 424 0
 495 0008 0749     		ldr	r1, .L46+4
 496 000a 0848     		ldr	r0, .L46+8
 497 000c FFF7FEFF 		bl	Cy_SysInt_Init
 498              	.LVL38:
 425:Generated_Source\PSoC6/ADC.c ****         #endif
 426:Generated_Source\PSoC6/ADC.c ****         #endif
 427:Generated_Source\PSoC6/ADC.c **** 
 428:Generated_Source\PSoC6/ADC.c ****         #ifdef ADC_IRQ__INTC_CORTEXM0P_ASSIGNED
 429:Generated_Source\PSoC6/ADC.c ****         #if (CY_CPU_CORTEX_M0P)
 430:Generated_Source\PSoC6/ADC.c ****             (void)Cy_SysInt_Init(&ADC_IRQ_cfg, &ADC_ISR);
 431:Generated_Source\PSoC6/ADC.c ****         #endif
 432:Generated_Source\PSoC6/ADC.c ****         #endif
 433:Generated_Source\PSoC6/ADC.c **** 
 434:Generated_Source\PSoC6/ADC.c ****         /* Initialize configuration zero if SelectConfig has not been called */
 435:Generated_Source\PSoC6/ADC.c ****         if(0u == ADC_selected)
 499              		.loc 1 435 0
 500 0010 044B     		ldr	r3, .L46
 501 0012 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 502 0014 2BB9     		cbnz	r3, .L43
 436:Generated_Source\PSoC6/ADC.c ****         {
 437:Generated_Source\PSoC6/ADC.c ****             ADC_selected = 1u;
 503              		.loc 1 437 0
 504 0016 0122     		movs	r2, #1
 505 0018 024B     		ldr	r3, .L46
 506 001a 5A71     		strb	r2, [r3, #5]
 438:Generated_Source\PSoC6/ADC.c ****             configNum = 0uL;
 439:Generated_Source\PSoC6/ADC.c **** 
 440:Generated_Source\PSoC6/ADC.c ****             /* Change Vref selection if is was routed by Creator. Break. */
 441:Generated_Source\PSoC6/ADC.c ****             #if (ADC_VREF_ROUTED)
 442:Generated_Source\PSoC6/ADC.c ****                 ADC_vrefAMux_DisconnectAll();
 443:Generated_Source\PSoC6/ADC.c ****             #endif
 444:Generated_Source\PSoC6/ADC.c **** 
 445:Generated_Source\PSoC6/ADC.c ****             ADC_InitConfig(&ADC_allConfigs[configNum]);
 507              		.loc 1 445 0
 508 001c 0448     		ldr	r0, .L46+12
 509 001e FFF7FEFF 		bl	ADC_InitConfig
 510              	.LVL39:
 511              	.L43:
 512 0022 08BD     		pop	{r3, pc}
 513              	.L47:
 514              		.align	2
 515              	.L46:
 516 0024 00000000 		.word	.LANCHOR0
 517 0028 00000000 		.word	ADC_ISR
 518 002c 00000000 		.word	ADC_IRQ_cfg
 519 0030 00000000 		.word	ADC_allConfigs
 520              		.cfi_endproc
 521              	.LFE285:
 522              		.size	ADC_Init, .-ADC_Init
 523              		.section	.text.ADC_Start,"ax",%progbits
 524              		.align	2
 525              		.global	ADC_Start
 526              		.thumb
 527              		.thumb_func
 528              		.type	ADC_Start, %function
 529              	ADC_Start:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 131


 530              	.LFB274:
  66:Generated_Source\PSoC6/ADC.c ****     if (ADC_INIT_VAR_INIT_FLAG != (ADC_INIT_VAR_INIT_FLAG & ADC_initVar))
 531              		.loc 1 66 0
 532              		.cfi_startproc
 533              		@ args = 0, pretend = 0, frame = 0
 534              		@ frame_needed = 0, uses_anonymous_args = 0
 535 0000 08B5     		push	{r3, lr}
 536              		.cfi_def_cfa_offset 8
 537              		.cfi_offset 3, -8
 538              		.cfi_offset 14, -4
  67:Generated_Source\PSoC6/ADC.c ****     {
 539              		.loc 1 67 0
 540 0002 084B     		ldr	r3, .L51
 541 0004 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 542 0006 13F0010F 		tst	r3, #1
 543 000a 06D1     		bne	.L49
  69:Generated_Source\PSoC6/ADC.c ****         ADC_initVar |= ADC_INIT_VAR_INIT_FLAG;
 544              		.loc 1 69 0
 545 000c FFF7FEFF 		bl	ADC_Init
 546              	.LVL40:
  70:Generated_Source\PSoC6/ADC.c ****     }
 547              		.loc 1 70 0
 548 0010 044A     		ldr	r2, .L51
 549 0012 1379     		ldrb	r3, [r2, #4]	@ zero_extendqisi2
 550 0014 43F00103 		orr	r3, r3, #1
 551 0018 1371     		strb	r3, [r2, #4]
 552              	.L49:
 553              	.LBB73:
 554              	.LBB74:
 555              		.file 6 "Generated_Source\\PSoC6\\ADC.h"
   1:Generated_Source\PSoC6/ADC.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6/ADC.h **** * \file     ADC.h
   3:Generated_Source\PSoC6/ADC.h **** * \version  3.10
   4:Generated_Source\PSoC6/ADC.h **** *
   5:Generated_Source\PSoC6/ADC.h **** * \brief
   6:Generated_Source\PSoC6/ADC.h **** * Provides the source code to the API for the ADC Component.
   7:Generated_Source\PSoC6/ADC.h **** *
   8:Generated_Source\PSoC6/ADC.h **** ********************************************************************************
   9:Generated_Source\PSoC6/ADC.h **** * \copyright
  10:Generated_Source\PSoC6/ADC.h **** * (c) 2017-2018, Cypress Semiconductor Corporation. All rights reserved.
  11:Generated_Source\PSoC6/ADC.h **** * This software, including source code, documentation and related
  12:Generated_Source\PSoC6/ADC.h **** * materials ("Software"), is owned by Cypress Semiconductor
  13:Generated_Source\PSoC6/ADC.h **** * Corporation ("Cypress") and is protected by and subject to worldwide
  14:Generated_Source\PSoC6/ADC.h **** * patent protection (United States and foreign), United States copyright
  15:Generated_Source\PSoC6/ADC.h **** * laws and international treaty provisions. Therefore, you may use this
  16:Generated_Source\PSoC6/ADC.h **** * Software only as provided in the license agreement accompanying the
  17:Generated_Source\PSoC6/ADC.h **** * software package from which you obtained this Software ("EULA").
  18:Generated_Source\PSoC6/ADC.h **** * If no EULA applies, Cypress hereby grants you a personal, nonexclusive,
  19:Generated_Source\PSoC6/ADC.h **** * non-transferable license to copy, modify, and compile the
  20:Generated_Source\PSoC6/ADC.h **** * Software source code solely for use in connection with Cypress's
  21:Generated_Source\PSoC6/ADC.h **** * integrated circuit products. Any reproduction, modification, translation,
  22:Generated_Source\PSoC6/ADC.h **** * compilation, or representation of this Software except as specified
  23:Generated_Source\PSoC6/ADC.h **** * above is prohibited without the express written permission of Cypress.
  24:Generated_Source\PSoC6/ADC.h **** * Disclaimer: THIS SOFTWARE IS PROVIDED AS-IS, WITH NO
  25:Generated_Source\PSoC6/ADC.h **** * WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING,
  26:Generated_Source\PSoC6/ADC.h **** * BUT NOT LIMITED TO, NONINFRINGEMENT, IMPLIED
  27:Generated_Source\PSoC6/ADC.h **** * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 132


  28:Generated_Source\PSoC6/ADC.h **** * PARTICULAR PURPOSE. Cypress reserves the right to make
  29:Generated_Source\PSoC6/ADC.h **** * changes to the Software without notice. Cypress does not assume any
  30:Generated_Source\PSoC6/ADC.h **** * liability arising out of the application or use of the Software or any
  31:Generated_Source\PSoC6/ADC.h **** * product or circuit described in the Software. Cypress does not
  32:Generated_Source\PSoC6/ADC.h **** * authorize its products for use in any products where a malfunction or
  33:Generated_Source\PSoC6/ADC.h **** * failure of the Cypress product may reasonably be expected to result in
  34:Generated_Source\PSoC6/ADC.h **** * significant property damage, injury or death ("High Risk Product"). By
  35:Generated_Source\PSoC6/ADC.h **** * including Cypress's product in a High Risk Product, the manufacturer
  36:Generated_Source\PSoC6/ADC.h **** * of such system or application assumes all risk of such use and in doing
  37:Generated_Source\PSoC6/ADC.h **** * so agrees to indemnify Cypress against all liability.
  38:Generated_Source\PSoC6/ADC.h **** *******************************************************************************/
  39:Generated_Source\PSoC6/ADC.h **** #if !defined(CY_ADC_H)
  40:Generated_Source\PSoC6/ADC.h **** #define CY_ADC_H
  41:Generated_Source\PSoC6/ADC.h **** 
  42:Generated_Source\PSoC6/ADC.h **** #include <cy_device_headers.h>
  43:Generated_Source\PSoC6/ADC.h **** #include <sar/cy_sar.h>
  44:Generated_Source\PSoC6/ADC.h **** 
  45:Generated_Source\PSoC6/ADC.h **** #define ADC_VREF_ROUTED                  ((0) == 1u)
  46:Generated_Source\PSoC6/ADC.h **** #if (ADC_VREF_ROUTED)
  47:Generated_Source\PSoC6/ADC.h **** #include "ADC_vrefAMux.h"
  48:Generated_Source\PSoC6/ADC.h **** #endif
  49:Generated_Source\PSoC6/ADC.h **** 
  50:Generated_Source\PSoC6/ADC.h **** #define ADC_CLOCK_INTERNAL               ((1) == 1u)
  51:Generated_Source\PSoC6/ADC.h **** #if (ADC_CLOCK_INTERNAL)
  52:Generated_Source\PSoC6/ADC.h **** #include "ADC_intSarClock.h"
  53:Generated_Source\PSoC6/ADC.h **** #endif /* ADC_CLOCK_INTERNAL */
  54:Generated_Source\PSoC6/ADC.h **** 
  55:Generated_Source\PSoC6/ADC.h **** /**
  56:Generated_Source\PSoC6/ADC.h **** * \addtogroup group_structures
  57:Generated_Source\PSoC6/ADC.h **** *
  58:Generated_Source\PSoC6/ADC.h **** */
  59:Generated_Source\PSoC6/ADC.h **** typedef struct
  60:Generated_Source\PSoC6/ADC.h **** {
  61:Generated_Source\PSoC6/ADC.h ****     uint32_t channelBase;                   /* Start of channels for the configuration */
  62:Generated_Source\PSoC6/ADC.h ****     uint32_t numChannels;                   /* Number of channels in the configuration */
  63:Generated_Source\PSoC6/ADC.h ****     const cy_stc_sar_config_t *hwConfigStc; /* PDL structure */
  64:Generated_Source\PSoC6/ADC.h ****     uint32_t miscConfig;                    /* Miscellaneous configuration bits broken down as foll
  65:Generated_Source\PSoC6/ADC.h ****                                             [0] - Freerunning: Set if the sample mode is freerunnin
  66:Generated_Source\PSoC6/ADC.h ****                                             [2] - Mux Switch 0: Set when VSSA is used for the neg i
  67:Generated_Source\PSoC6/ADC.h ****                                             */
  68:Generated_Source\PSoC6/ADC.h **** #if (ADC_CLOCK_INTERNAL)
  69:Generated_Source\PSoC6/ADC.h ****     uint32_t clkDivider;                    /* Clock divider */
  70:Generated_Source\PSoC6/ADC.h **** #endif /* ADC_CLOCK_INTERNAL */
  71:Generated_Source\PSoC6/ADC.h **** 
  72:Generated_Source\PSoC6/ADC.h **** } ADC_CONFIG_STRUCT;
  73:Generated_Source\PSoC6/ADC.h **** /** @} structures */
  74:Generated_Source\PSoC6/ADC.h **** 
  75:Generated_Source\PSoC6/ADC.h **** /*******************************************************************************
  76:Generated_Source\PSoC6/ADC.h **** * Function Prototypes
  77:Generated_Source\PSoC6/ADC.h **** *******************************************************************************/
  78:Generated_Source\PSoC6/ADC.h **** void ADC_SelectConfig(uint32_t config, uint32_t restart);
  79:Generated_Source\PSoC6/ADC.h **** void ADC_InitConfig(const ADC_CONFIG_STRUCT *config);
  80:Generated_Source\PSoC6/ADC.h **** void ADC_Init(void);
  81:Generated_Source\PSoC6/ADC.h **** __STATIC_INLINE void ADC_Enable(void);
  82:Generated_Source\PSoC6/ADC.h **** 
  83:Generated_Source\PSoC6/ADC.h **** /**
  84:Generated_Source\PSoC6/ADC.h **** * \addtogroup group_general
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 133


  85:Generated_Source\PSoC6/ADC.h **** * @{
  86:Generated_Source\PSoC6/ADC.h **** */
  87:Generated_Source\PSoC6/ADC.h **** void ADC_Start(void);
  88:Generated_Source\PSoC6/ADC.h **** void ADC_StartEx(cy_israddress userIsr);
  89:Generated_Source\PSoC6/ADC.h **** __STATIC_INLINE void ADC_Stop(void);
  90:Generated_Source\PSoC6/ADC.h **** void ADC_StartConvert(void);
  91:Generated_Source\PSoC6/ADC.h **** __STATIC_INLINE void ADC_StopConvert(void);
  92:Generated_Source\PSoC6/ADC.h **** void ADC_SetConvertMode(cy_en_sar_start_convert_sel_t mode);
  93:Generated_Source\PSoC6/ADC.h **** void ADC_SetEosMask(uint32_t mask);
  94:Generated_Source\PSoC6/ADC.h **** uint32_t ADC_IsEndConversion(cy_en_sar_return_mode_t retMode);
  95:Generated_Source\PSoC6/ADC.h **** __STATIC_INLINE int16_t ADC_GetResult16(uint32_t chan);
  96:Generated_Source\PSoC6/ADC.h **** __STATIC_INLINE int32_t ADC_GetResult32(uint32_t chan);
  97:Generated_Source\PSoC6/ADC.h **** __STATIC_INLINE void ADC_SetLowLimit(uint32_t lowLimit);
  98:Generated_Source\PSoC6/ADC.h **** __STATIC_INLINE void ADC_SetHighLimit(uint32_t highLimit);
  99:Generated_Source\PSoC6/ADC.h **** __STATIC_INLINE void ADC_SetLimitMask(uint32_t limitMask);
 100:Generated_Source\PSoC6/ADC.h **** __STATIC_INLINE void ADC_SetSatMask(uint32_t satMask);
 101:Generated_Source\PSoC6/ADC.h **** __STATIC_INLINE cy_en_sar_status_t ADC_SetOffset(uint32_t chan, int16_t offset);
 102:Generated_Source\PSoC6/ADC.h **** __STATIC_INLINE cy_en_sar_status_t ADC_SetGain(uint32_t chan, int32_t adcGain);
 103:Generated_Source\PSoC6/ADC.h **** __STATIC_INLINE float32_t ADC_CountsTo_Volts(uint32_t chan, int16_t adcCounts);
 104:Generated_Source\PSoC6/ADC.h **** __STATIC_INLINE int16_t ADC_CountsTo_mVolts(uint32_t chan, int16_t adcCounts);
 105:Generated_Source\PSoC6/ADC.h **** __STATIC_INLINE int32_t ADC_CountsTo_uVolts(uint32_t chan, int16_t adcCounts);
 106:Generated_Source\PSoC6/ADC.h **** 
 107:Generated_Source\PSoC6/ADC.h **** /** @} general */
 108:Generated_Source\PSoC6/ADC.h **** 
 109:Generated_Source\PSoC6/ADC.h **** void ADC_SetChanMask(uint32_t enableMask);
 110:Generated_Source\PSoC6/ADC.h **** 
 111:Generated_Source\PSoC6/ADC.h **** /**
 112:Generated_Source\PSoC6/ADC.h **** * \addtogroup group_power
 113:Generated_Source\PSoC6/ADC.h **** * @{
 114:Generated_Source\PSoC6/ADC.h **** */
 115:Generated_Source\PSoC6/ADC.h **** __STATIC_INLINE void ADC_Sleep(void);
 116:Generated_Source\PSoC6/ADC.h **** __STATIC_INLINE void ADC_Wakeup(void);
 117:Generated_Source\PSoC6/ADC.h **** 
 118:Generated_Source\PSoC6/ADC.h **** /** @} power */
 119:Generated_Source\PSoC6/ADC.h **** 
 120:Generated_Source\PSoC6/ADC.h **** /**
 121:Generated_Source\PSoC6/ADC.h **** * \addtogroup group_interrupt
 122:Generated_Source\PSoC6/ADC.h **** * @{
 123:Generated_Source\PSoC6/ADC.h **** */
 124:Generated_Source\PSoC6/ADC.h **** void ADC_ISR(void);
 125:Generated_Source\PSoC6/ADC.h **** void ADC_IRQ_Enable(void);
 126:Generated_Source\PSoC6/ADC.h **** void ADC_IRQ_Disable(void);
 127:Generated_Source\PSoC6/ADC.h **** 
 128:Generated_Source\PSoC6/ADC.h **** /** @} interrupt */
 129:Generated_Source\PSoC6/ADC.h **** 
 130:Generated_Source\PSoC6/ADC.h **** /*******************************************************************************
 131:Generated_Source\PSoC6/ADC.h ****                                   Parameters
 132:Generated_Source\PSoC6/ADC.h **** The parameters that are set in the customizer are redefined as constants here.
 133:Generated_Source\PSoC6/ADC.h **** *******************************************************************************/
 134:Generated_Source\PSoC6/ADC.h **** 
 135:Generated_Source\PSoC6/ADC.h **** /*  Sample Mode setting constants */
 136:Generated_Source\PSoC6/ADC.h **** #define ADC_TOTAL_CONFIGS                (1ul)
 137:Generated_Source\PSoC6/ADC.h **** 
 138:Generated_Source\PSoC6/ADC.h **** /* ************************************************************************** */
 139:Generated_Source\PSoC6/ADC.h **** /* Begin configuration 0 customizer defines                                   */
 140:Generated_Source\PSoC6/ADC.h **** /* ************************************************************************** */
 141:Generated_Source\PSoC6/ADC.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 134


 142:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_SAMPLE_RATE             (100000)
 143:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_CHANNEL_BASE            (0u)
 144:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_CHANNEL_COUNT           (1u)
 145:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_VREF_SEL_MASK           (0xf0u)
 146:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_NOMINAL_CLOCK_FREQ      (16666666u)
 147:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_CHANNEL_EN              (0x1u)
 148:Generated_Source\PSoC6/ADC.h **** 
 149:Generated_Source\PSoC6/ADC.h **** /* Sample Control Register */
 150:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_SINGLE_ENDED_FORMAT     (0uL)
 151:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_DIFFERENTIAL_FORMAT     (0uL)
 152:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_SAMPLES_AVERAGED        (0uL)
 153:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_RANGE_INTR_MASK         (0x0u)
 154:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_SATURATE_INTR_MASK      (0x0u)
 155:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_VNEG_INPUT_SEL          (7)
 156:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_SINGLE_PRESENT          (1)
 157:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_VREF_MV_VALUE           (3300)
 158:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_APERTURE_TIME0          (4uL)
 159:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_APERTURE_TIME1          (2uL)
 160:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_APERTURE_TIME2          (2uL)
 161:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_APERTURE_TIME3          (2uL)
 162:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_FREERUNNING             (0u)
 163:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_AVGERAGING_MODE         (1uL)
 164:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_LOW_LIMIT               (512u)
 165:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_HIGH_LIMIT              (3584u)
 166:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_RANGE_COND              (0uL)
 167:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_USE_SOC                 (0uL)
 168:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_VREF_PWR                (3uL)
 169:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_COMP_PWR                (3uL)
 170:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_COMP_DLY                (3uL)
 171:Generated_Source\PSoC6/ADC.h **** 
 172:Generated_Source\PSoC6/ADC.h **** /* Clock parameters*/
 173:Generated_Source\PSoC6/ADC.h **** #if (ADC_CLOCK_INTERNAL)
 174:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG0_CLOCKDIVIDER        (((CYDEV_CLK_PERICLK__HZ) / (ADC_CFG0_NOMINAL_CLOCK_FREQ))
 175:Generated_Source\PSoC6/ADC.h **** #endif /* (ADC_CLOCK_INTERNAL) */
 176:Generated_Source\PSoC6/ADC.h **** 
 177:Generated_Source\PSoC6/ADC.h **** /* ************************************************************************** */
 178:Generated_Source\PSoC6/ADC.h **** /* End configuration 0 customizer defines                                     */
 179:Generated_Source\PSoC6/ADC.h **** /* ************************************************************************** */
 180:Generated_Source\PSoC6/ADC.h **** 
 181:Generated_Source\PSoC6/ADC.h **** /* ************************************************************************** */
 182:Generated_Source\PSoC6/ADC.h **** /* Begin configuration 1 customizer defines                                   */
 183:Generated_Source\PSoC6/ADC.h **** /* ************************************************************************** */
 184:Generated_Source\PSoC6/ADC.h **** 
 185:Generated_Source\PSoC6/ADC.h **** #if(ADC_TOTAL_CONFIGS > 1)
 186:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_SAMPLE_RATE             ()
 187:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_CHANNEL_BASE            (u)
 188:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_CHANNEL_COUNT           (u)
 189:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_VREF_SEL_MASK           (u)
 190:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_NOMINAL_CLOCK_FREQ      (u)
 191:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_CHANNEL_EN              (u)
 192:Generated_Source\PSoC6/ADC.h **** 
 193:Generated_Source\PSoC6/ADC.h ****     /* Sample Control Register */
 194:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_SINGLE_ENDED_FORMAT     (uL)
 195:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_DIFFERENTIAL_FORMAT     (uL)
 196:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_SAMPLES_AVERAGED        (uL)
 197:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_RANGE_INTR_MASK         (u)
 198:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_SATURATE_INTR_MASK      (u)
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 135


 199:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_VNEG_INPUT_SEL          ()
 200:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_SINGLE_PRESENT          ()
 201:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_VREF_MV_VALUE           ()
 202:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_APERTURE_TIME0          (uL)
 203:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_APERTURE_TIME1          (uL)
 204:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_APERTURE_TIME2          (uL)
 205:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_APERTURE_TIME3          (uL)
 206:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_FREERUNNING             (u)
 207:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_AVGERAGING_MODE         (uL)
 208:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_LOW_LIMIT               (u)
 209:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_HIGH_LIMIT              (u)
 210:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_RANGE_COND              (uL)
 211:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_USE_SOC                 (0uL)
 212:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_VREF_PWR                (uL)
 213:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_COMP_PWR                (uL)
 214:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_COMP_DLY                (uL)
 215:Generated_Source\PSoC6/ADC.h **** 
 216:Generated_Source\PSoC6/ADC.h ****     /* Clock parameters*/
 217:Generated_Source\PSoC6/ADC.h ****     #if (ADC_CLOCK_INTERNAL)
 218:Generated_Source\PSoC6/ADC.h ****         #define ADC_CFG1_CLOCKDIVIDER        (((CYDEV_CLK_PERICLK__HZ) / (ADC_CFG1_NOMINAL_CLOCK_FR
 219:Generated_Source\PSoC6/ADC.h ****     #endif /* (ADC_CLOCK_INTERNAL) */
 220:Generated_Source\PSoC6/ADC.h **** #endif /* #if(ADC_TOTAL_CONFIGS > 1) */
 221:Generated_Source\PSoC6/ADC.h **** 
 222:Generated_Source\PSoC6/ADC.h **** /* ************************************************************************** */
 223:Generated_Source\PSoC6/ADC.h **** /* End configuration 1 customizer defines                                     */
 224:Generated_Source\PSoC6/ADC.h **** /* ************************************************************************** */
 225:Generated_Source\PSoC6/ADC.h **** 
 226:Generated_Source\PSoC6/ADC.h **** /* ************************************************************************** */
 227:Generated_Source\PSoC6/ADC.h **** /* Begin configuration 2 customizer defines                                         */
 228:Generated_Source\PSoC6/ADC.h **** /* ************************************************************************** */
 229:Generated_Source\PSoC6/ADC.h **** 
 230:Generated_Source\PSoC6/ADC.h **** #if(ADC_TOTAL_CONFIGS > 2)
 231:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_SAMPLE_RATE             ()
 232:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_CHANNEL_BASE            (u)
 233:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_CHANNEL_COUNT           (u)
 234:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_VREF_SEL_MASK           (u)
 235:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_NOMINAL_CLOCK_FREQ      (u)
 236:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_CHANNEL_EN              (u)
 237:Generated_Source\PSoC6/ADC.h **** 
 238:Generated_Source\PSoC6/ADC.h ****     /* Sample Control Register */
 239:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_SINGLE_ENDED_FORMAT     (uL)
 240:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_DIFFERENTIAL_FORMAT     (uL)
 241:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_SAMPLES_AVERAGED        (uL)
 242:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_RANGE_INTR_MASK         (u)
 243:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_SATURATE_INTR_MASK      (u)
 244:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_VNEG_INPUT_SEL          ()
 245:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_SINGLE_PRESENT          ()
 246:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_VREF_MV_VALUE           ()
 247:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_APERTURE_TIME0          (uL)
 248:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_APERTURE_TIME1          (uL)
 249:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_APERTURE_TIME2          (uL)
 250:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_APERTURE_TIME3          (uL)
 251:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_FREERUNNING             (u)
 252:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_AVGERAGING_MODE         (uL)
 253:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_LOW_LIMIT               (u)
 254:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_HIGH_LIMIT              (u)
 255:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_RANGE_COND              (uL)
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 136


 256:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_USE_SOC                 (0uL)
 257:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_VREF_PWR                (uL)
 258:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_COMP_PWR                (uL)
 259:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_COMP_DLY                (uL)
 260:Generated_Source\PSoC6/ADC.h **** 
 261:Generated_Source\PSoC6/ADC.h ****     /* Clock parameters*/
 262:Generated_Source\PSoC6/ADC.h ****     #if (ADC_CLOCK_INTERNAL)
 263:Generated_Source\PSoC6/ADC.h ****         #define ADC_CFG2_CLOCKDIVIDER        (((CYDEV_CLK_PERICLK__HZ) / (ADC_CFG2_NOMINAL_CLOCK_FR
 264:Generated_Source\PSoC6/ADC.h ****     #endif /* (ADC_CLOCK_INTERNAL) */
 265:Generated_Source\PSoC6/ADC.h **** #endif /* (ADC_TOTAL_CONFIGS > 2) */
 266:Generated_Source\PSoC6/ADC.h **** 
 267:Generated_Source\PSoC6/ADC.h **** 
 268:Generated_Source\PSoC6/ADC.h **** /* ************************************************************************** */
 269:Generated_Source\PSoC6/ADC.h **** /* End configuration 2 customizer defines                                     */
 270:Generated_Source\PSoC6/ADC.h **** /* ************************************************************************** */
 271:Generated_Source\PSoC6/ADC.h **** 
 272:Generated_Source\PSoC6/ADC.h **** /* ************************************************************************** */
 273:Generated_Source\PSoC6/ADC.h **** /* Begin configuration 3 customizer defines                                   */
 274:Generated_Source\PSoC6/ADC.h **** /* ************************************************************************** */
 275:Generated_Source\PSoC6/ADC.h **** #if(ADC_TOTAL_CONFIGS > 3)
 276:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_SAMPLE_RATE             ()
 277:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_CHANNEL_BASE            (u)
 278:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_CHANNEL_COUNT           (u)
 279:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_VREF_SEL_MASK           (u)
 280:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_NOMINAL_CLOCK_FREQ      (u)
 281:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_CHANNEL_EN              (u)
 282:Generated_Source\PSoC6/ADC.h **** 
 283:Generated_Source\PSoC6/ADC.h ****     /* Sample Control Register */
 284:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_SINGLE_ENDED_FORMAT     (uL)
 285:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_DIFFERENTIAL_FORMAT     (uL)
 286:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_SAMPLES_AVERAGED        (uL)
 287:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_RANGE_INTR_MASK         (u)
 288:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_SATURATE_INTR_MASK      (u)
 289:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_VNEG_INPUT_SEL          ()
 290:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_SINGLE_PRESENT          ()
 291:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_VREF_MV_VALUE           ()
 292:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_APERTURE_TIME0          (uL)
 293:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_APERTURE_TIME1          (uL)
 294:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_APERTURE_TIME2          (uL)
 295:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_APERTURE_TIME3          (uL)
 296:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_FREERUNNING             (u)
 297:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_AVGERAGING_MODE         (uL)
 298:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_LOW_LIMIT               (u)
 299:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_HIGH_LIMIT              (u)
 300:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_RANGE_COND              (uL)
 301:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_USE_SOC                 (0uL)
 302:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_VREF_PWR                (uL)
 303:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_COMP_PWR                (uL)
 304:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_COMP_DLY                (uL)
 305:Generated_Source\PSoC6/ADC.h **** 
 306:Generated_Source\PSoC6/ADC.h ****     /* Clock parameters*/
 307:Generated_Source\PSoC6/ADC.h ****     #if (ADC_CLOCK_INTERNAL)
 308:Generated_Source\PSoC6/ADC.h ****         #define ADC_CFG3_CLOCKDIVIDER        (((CYDEV_CLK_PERICLK__HZ) / (ADC_CFG3_NOMINAL_CLOCK_FR
 309:Generated_Source\PSoC6/ADC.h ****     #endif /* (ADC_CLOCK_INTERNAL) */
 310:Generated_Source\PSoC6/ADC.h **** #endif /* (ADC_TOTAL_CONFIGS > 3) */
 311:Generated_Source\PSoC6/ADC.h **** 
 312:Generated_Source\PSoC6/ADC.h **** /* ************************************************************************** */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 137


 313:Generated_Source\PSoC6/ADC.h **** /* End configuration 3 customizer defines                                     */
 314:Generated_Source\PSoC6/ADC.h **** /* ************************************************************************** */
 315:Generated_Source\PSoC6/ADC.h **** 
 316:Generated_Source\PSoC6/ADC.h **** #define ADC_DEFAULT_SAMPLE_MODE_SEL      (0u)
 317:Generated_Source\PSoC6/ADC.h **** #define ADC_FREERUNNING                  (1u)
 318:Generated_Source\PSoC6/ADC.h **** #define ADC_HARDWARESOC                  (1u)
 319:Generated_Source\PSoC6/ADC.h **** #define ADC_NEG_SEL_VSSA_KELVIN          (0x0uL)
 320:Generated_Source\PSoC6/ADC.h **** #define ADC_NEG_SEL_VREF                 (0x7uL)
 321:Generated_Source\PSoC6/ADC.h **** #define ADC_PWR_CTRL_VREF_NORMAL_PWR     (0x0uL)
 322:Generated_Source\PSoC6/ADC.h **** 
 323:Generated_Source\PSoC6/ADC.h **** /** ADC_TOTAL_CHANNELS_NUM
 324:Generated_Source\PSoC6/ADC.h **** * This constant represents the number of input channels available for scanning.
 325:Generated_Source\PSoC6/ADC.h **** */
 326:Generated_Source\PSoC6/ADC.h **** #define ADC_TOTAL_CHANNELS_NUM           (1u)
 327:Generated_Source\PSoC6/ADC.h **** 
 328:Generated_Source\PSoC6/ADC.h **** /*******************************************************************************
 329:Generated_Source\PSoC6/ADC.h **** *    Variables with External Linkage
 330:Generated_Source\PSoC6/ADC.h **** *******************************************************************************/
 331:Generated_Source\PSoC6/ADC.h **** /**
 332:Generated_Source\PSoC6/ADC.h **** * \addtogroup group_globals
 333:Generated_Source\PSoC6/ADC.h **** * Globals are noted in the descriptions of the functions that use globals.
 334:Generated_Source\PSoC6/ADC.h **** * They are marked with (R), (W), or (RW) noting whether the variable is read,
 335:Generated_Source\PSoC6/ADC.h **** * write, or read/write.
 336:Generated_Source\PSoC6/ADC.h **** * @{
 337:Generated_Source\PSoC6/ADC.h **** */
 338:Generated_Source\PSoC6/ADC.h **** 
 339:Generated_Source\PSoC6/ADC.h **** /** ADC_initVar
 340:Generated_Source\PSoC6/ADC.h **** * The ADC_initVar variable is used to indicate
 341:Generated_Source\PSoC6/ADC.h **** * initial configuration of this component. The variable is initialized to zero and
 342:Generated_Source\PSoC6/ADC.h **** * set to 1 the first time ADC_Start() is called. This allows for
 343:Generated_Source\PSoC6/ADC.h **** * component initialization without reinitialization in all subsequent calls to the
 344:Generated_Source\PSoC6/ADC.h **** * ADC_Start() routine.
 345:Generated_Source\PSoC6/ADC.h **** *
 346:Generated_Source\PSoC6/ADC.h **** * If reinitialization of the component is required, then the ADC_Init() function
 347:Generated_Source\PSoC6/ADC.h **** * can be called before the ADC_Start() or ADC_Enable()
 348:Generated_Source\PSoC6/ADC.h **** * functions.
 349:Generated_Source\PSoC6/ADC.h **** */
 350:Generated_Source\PSoC6/ADC.h **** extern uint8_t ADC_initVar;
 351:Generated_Source\PSoC6/ADC.h **** extern uint8_t ADC_selected;
 352:Generated_Source\PSoC6/ADC.h **** extern uint32_t ADC_currentConfig;
 353:Generated_Source\PSoC6/ADC.h **** 
 354:Generated_Source\PSoC6/ADC.h **** #define ADC_INIT_VAR_INIT_FLAG     (0x01u)
 355:Generated_Source\PSoC6/ADC.h **** 
 356:Generated_Source\PSoC6/ADC.h **** extern const ADC_CONFIG_STRUCT ADC_allConfigs[ADC_TOTAL_CONFIGS];
 357:Generated_Source\PSoC6/ADC.h **** 
 358:Generated_Source\PSoC6/ADC.h **** /* SysPm callback structure for deep sleep entry and exit.
 359:Generated_Source\PSoC6/ADC.h ****  * Call the Cy_SysPm_RegisterCallback function with this
 360:Generated_Source\PSoC6/ADC.h ****  * structure before calling Cy_SysPm_DeepSleep.
 361:Generated_Source\PSoC6/ADC.h **** */
 362:Generated_Source\PSoC6/ADC.h **** extern cy_stc_syspm_callback_t ADC_DeepSleepCallbackStruct;
 363:Generated_Source\PSoC6/ADC.h **** 
 364:Generated_Source\PSoC6/ADC.h **** /** @} globals */
 365:Generated_Source\PSoC6/ADC.h **** 
 366:Generated_Source\PSoC6/ADC.h **** /* ************************************************************************** */
 367:Generated_Source\PSoC6/ADC.h **** /* *******************Global MUX_SWITCH0 Definitions ************************ */
 368:Generated_Source\PSoC6/ADC.h **** /* ************************************************************************** */
 369:Generated_Source\PSoC6/ADC.h **** #if(ADC_CFG0_VNEG_INPUT_SEL == ADC_NEG_SEL_VSSA_KELVIN)
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 138


 370:Generated_Source\PSoC6/ADC.h ****     /* Do not connect VSSA to VMINUS when one channel in differential mode used */
 371:Generated_Source\PSoC6/ADC.h ****     #if((ADC_TOTAL_CHANNELS_NUM == 1u) && (ADC_CFG0_SINGLE_PRESENT == 0u))
 372:Generated_Source\PSoC6/ADC.h ****         #define ADC_MUX_SWITCH0_INIT      0u
 373:Generated_Source\PSoC6/ADC.h ****     #else    /* multiple channels or one single ended channel */
 374:Generated_Source\PSoC6/ADC.h ****         #define ADC_MUX_SWITCH0_INIT      1u
 375:Generated_Source\PSoC6/ADC.h ****     #endif /* ((ADC_TOTAL_CHANNELS_NUM == 1u) && (ADC_CFG0_SINGLE_PRESENT == 0u)) */
 376:Generated_Source\PSoC6/ADC.h **** #else
 377:Generated_Source\PSoC6/ADC.h ****     #define ADC_MUX_SWITCH0_INIT          0u
 378:Generated_Source\PSoC6/ADC.h **** #endif /* ADC_CFG0_VNEG_INPUT_SEL == ADC_NEG_SEL_VSSA_KELVIN */
 379:Generated_Source\PSoC6/ADC.h **** 
 380:Generated_Source\PSoC6/ADC.h **** /* ************************************************************************** */
 381:Generated_Source\PSoC6/ADC.h **** /* Begin configuration 0 calculated defines                                   */
 382:Generated_Source\PSoC6/ADC.h **** /* ************************************************************************** */
 383:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_SAMPLE_TIME01_INIT \
 384:Generated_Source\PSoC6/ADC.h ****         ((ADC_CFG0_APERTURE_TIME0 \
 385:Generated_Source\PSoC6/ADC.h ****         << SAR_SAMPLE_TIME01_SAMPLE_TIME0_Pos) \
 386:Generated_Source\PSoC6/ADC.h ****         | (ADC_CFG0_APERTURE_TIME1 \
 387:Generated_Source\PSoC6/ADC.h ****         << SAR_SAMPLE_TIME01_SAMPLE_TIME1_Pos))
 388:Generated_Source\PSoC6/ADC.h **** 
 389:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_SAMPLE_TIME23_INIT \
 390:Generated_Source\PSoC6/ADC.h ****         ((ADC_CFG0_APERTURE_TIME2 \
 391:Generated_Source\PSoC6/ADC.h ****         << SAR_SAMPLE_TIME23_SAMPLE_TIME2_Pos) \
 392:Generated_Source\PSoC6/ADC.h ****         | (ADC_CFG0_APERTURE_TIME3 \
 393:Generated_Source\PSoC6/ADC.h ****         << SAR_SAMPLE_TIME23_SAMPLE_TIME3_Pos))
 394:Generated_Source\PSoC6/ADC.h **** 
 395:Generated_Source\PSoC6/ADC.h **** /* Enable soc pin if used */
 396:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_DSI_TRIGGER_EN_INIT \
 397:Generated_Source\PSoC6/ADC.h ****         (ADC_CFG0_USE_SOC \
 398:Generated_Source\PSoC6/ADC.h ****         << SAR_SAMPLE_CTRL_DSI_TRIGGER_EN_Pos)
 399:Generated_Source\PSoC6/ADC.h **** 
 400:Generated_Source\PSoC6/ADC.h **** /* Set soc operation to edge or level based on sample mode */
 401:Generated_Source\PSoC6/ADC.h **** #if(ADC_CFG0_FREERUNNING == ADC_FREERUNNING)
 402:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG0_DSI_TRIGGER_LEVEL_INIT    (SAR_SAMPLE_CTRL_DSI_TRIGGER_LEVEL_Msk)
 403:Generated_Source\PSoC6/ADC.h **** #else /* Edge trigger */
 404:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG0_DSI_TRIGGER_LEVEL_INIT    (0u)
 405:Generated_Source\PSoC6/ADC.h **** #endif /* End ADC_CFG0_FREERUNNING == ADC_FREERUNNING */
 406:Generated_Source\PSoC6/ADC.h **** 
 407:Generated_Source\PSoC6/ADC.h **** /* Set SE_NEG_INPUT */
 408:Generated_Source\PSoC6/ADC.h **** #if(ADC_CFG0_VNEG_INPUT_SEL == ADC_NEG_SEL_VSSA_KELVIN)
 409:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG0_SE_NEG_INPUT_INIT \
 410:Generated_Source\PSoC6/ADC.h ****             ((uint32)(ADC_NEG_SEL_VSSA_KELVIN \
 411:Generated_Source\PSoC6/ADC.h ****             << SAR_CTRL_NEG_SEL_Pos ))
 412:Generated_Source\PSoC6/ADC.h **** #elif(ADC_CFG0_VNEG_INPUT_SEL == ADC_NEG_SEL_VREF)
 413:Generated_Source\PSoC6/ADC.h **** 
 414:Generated_Source\PSoC6/ADC.h ****     /* Do not connect VNEG to VREF when one channel in differential mode used */
 415:Generated_Source\PSoC6/ADC.h ****     /* Only needed for config 0 since 2+ configs == 2+ channels */
 416:Generated_Source\PSoC6/ADC.h ****     #if((ADC_CFG0_CHANNEL_COUNT == 1u) && (ADC_CFG0_SINGLE_PRESENT == 0u))
 417:Generated_Source\PSoC6/ADC.h ****         #define ADC_CFG0_SE_NEG_INPUT_INIT     0u
 418:Generated_Source\PSoC6/ADC.h ****     #else    /* multiple channels or one single channel */
 419:Generated_Source\PSoC6/ADC.h ****         #define ADC_CFG0_SE_NEG_INPUT_INIT     (ADC_NEG_SEL_VREF \
 420:Generated_Source\PSoC6/ADC.h ****                                                             << SAR_CTRL_NEG_SEL_Pos )
 421:Generated_Source\PSoC6/ADC.h ****     #endif /* (ADC_CFG0_CHANNEL_COUNT == 1u) && (ADC_CFG0_CHANNELS_MODE != 0u) */
 422:Generated_Source\PSoC6/ADC.h **** #elif (ADC_CFG0_SINGLE_PRESENT != 0u)
 423:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG0_SE_NEG_INPUT_INIT         ADC_CFG0_NEG_OTHER
 424:Generated_Source\PSoC6/ADC.h **** #else
 425:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG0_SE_NEG_INPUT_INIT         0u
 426:Generated_Source\PSoC6/ADC.h **** #endif /* ADC_CFG0_VNEG_INPUT_SEL == ADC_NEG_SEL_VSSA_KELVIN */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 139


 427:Generated_Source\PSoC6/ADC.h **** 
 428:Generated_Source\PSoC6/ADC.h **** #if(ADC_TOTAL_CHANNELS_NUM > 1u)
 429:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG0_NEG_OTHER                 (uint16)((uint16)ADC_SARMUX__VNEG0 << SAR_CTRL_NEG_S
 430:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG0_SWITCH_CONF_INIT          0u
 431:Generated_Source\PSoC6/ADC.h **** #else /* Disable SAR sequencer from enabling routing switches in single channel mode */
 432:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG0_SWITCH_CONF_INIT          SAR_CTRL_SWITCH_DISABLE_Msk
 433:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG0_NEG_OTHER                 0u
 434:Generated_Source\PSoC6/ADC.h **** #endif /* ADC_CFG0_CHANNEL_COUNT > 1u */
 435:Generated_Source\PSoC6/ADC.h **** 
 436:Generated_Source\PSoC6/ADC.h **** /* If the SAR is configured for multiple channels, always set SAR_HW_CTRL_NEGVREF to 1 */
 437:Generated_Source\PSoC6/ADC.h **** #if(ADC_TOTAL_CHANNELS_NUM == 1u)
 438:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG0_HW_CTRL_NEGVREF_INIT      0u
 439:Generated_Source\PSoC6/ADC.h **** #else
 440:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG0_HW_CTRL_NEGVREF_INIT      SAR_CTRL_SAR_HW_CTRL_NEGVREF_Msk
 441:Generated_Source\PSoC6/ADC.h **** #endif /* ADC_CFG0_CHANNEL_COUNT == 1u */
 442:Generated_Source\PSoC6/ADC.h **** 
 443:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_POWER_INIT  (ADC_PWR_CTRL_VREF_NORMAL_PWR)
 444:Generated_Source\PSoC6/ADC.h **** 
 445:Generated_Source\PSoC6/ADC.h **** /* SAMPLE_CTRL initial values */
 446:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_SE_RESULT_FORMAT_INIT \
 447:Generated_Source\PSoC6/ADC.h ****         (ADC_CFG0_SINGLE_ENDED_FORMAT \
 448:Generated_Source\PSoC6/ADC.h ****         << SAR_SAMPLE_CTRL_SINGLE_ENDED_SIGNED_Pos)
 449:Generated_Source\PSoC6/ADC.h **** 
 450:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_DIFF_RESULT_FORMAT_INIT \
 451:Generated_Source\PSoC6/ADC.h ****         (ADC_CFG0_DIFFERENTIAL_FORMAT \
 452:Generated_Source\PSoC6/ADC.h ****         << SAR_SAMPLE_CTRL_DIFFERENTIAL_SIGNED_Pos)
 453:Generated_Source\PSoC6/ADC.h **** 
 454:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_AVG_SAMPLES_NUM_INIT \
 455:Generated_Source\PSoC6/ADC.h ****         (ADC_CFG0_SAMPLES_AVERAGED \
 456:Generated_Source\PSoC6/ADC.h ****         << SAR_SAMPLE_CTRL_AVG_CNT_Pos)
 457:Generated_Source\PSoC6/ADC.h **** 
 458:Generated_Source\PSoC6/ADC.h **** /* Combination of Average Mode and Average Shift */
 459:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_AVG_MODE_INIT \
 460:Generated_Source\PSoC6/ADC.h ****         (ADC_CFG0_AVGERAGING_MODE \
 461:Generated_Source\PSoC6/ADC.h ****         << SAR_SAMPLE_CTRL_AVG_SHIFT_Pos)
 462:Generated_Source\PSoC6/ADC.h **** 
 463:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_TRIGGER_OUT_INIT      (0u)
 464:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_UAB_SCAN_MODE_INIT    (0u)
 465:Generated_Source\PSoC6/ADC.h **** 
 466:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_VREF_POWER_INIT  \
 467:Generated_Source\PSoC6/ADC.h ****         (ADC_CFG0_VREF_PWR \
 468:Generated_Source\PSoC6/ADC.h ****         << SAR_CTRL_PWR_CTRL_VREF_Pos)
 469:Generated_Source\PSoC6/ADC.h **** 
 470:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_COMP_PWR_INIT  \
 471:Generated_Source\PSoC6/ADC.h ****         (ADC_CFG0_COMP_PWR \
 472:Generated_Source\PSoC6/ADC.h ****         << SAR_CTRL_COMP_PWR_Pos)
 473:Generated_Source\PSoC6/ADC.h **** 
 474:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_COMP_DLY_INIT  \
 475:Generated_Source\PSoC6/ADC.h ****         (ADC_CFG0_COMP_DLY \
 476:Generated_Source\PSoC6/ADC.h ****         << SAR_CTRL_COMP_DLY_Pos)
 477:Generated_Source\PSoC6/ADC.h **** 
 478:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_CTRL_INIT  \
 479:Generated_Source\PSoC6/ADC.h ****         (ADC_CFG0_VREF_POWER_INIT \
 480:Generated_Source\PSoC6/ADC.h ****         | ADC_CFG0_VREF_SEL_MASK \
 481:Generated_Source\PSoC6/ADC.h ****         | ADC_CFG0_SE_NEG_INPUT_INIT \
 482:Generated_Source\PSoC6/ADC.h ****         | ADC_CFG0_HW_CTRL_NEGVREF_INIT \
 483:Generated_Source\PSoC6/ADC.h ****         | ADC_CFG0_COMP_DLY_INIT \
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 140


 484:Generated_Source\PSoC6/ADC.h ****         | SAR_CTRL_REFBUF_EN_Msk \
 485:Generated_Source\PSoC6/ADC.h ****         | ADC_CFG0_COMP_PWR_INIT \
 486:Generated_Source\PSoC6/ADC.h ****         | SAR_CTRL_DSI_SYNC_CONFIG_Msk  \
 487:Generated_Source\PSoC6/ADC.h ****         | ADC_CFG0_SWITCH_CONF_INIT )
 488:Generated_Source\PSoC6/ADC.h **** 
 489:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_SAMPLE_CTRL_INIT \
 490:Generated_Source\PSoC6/ADC.h ****         (ADC_CFG0_SE_RESULT_FORMAT_INIT \
 491:Generated_Source\PSoC6/ADC.h ****         | ADC_CFG0_DIFF_RESULT_FORMAT_INIT \
 492:Generated_Source\PSoC6/ADC.h ****         | ADC_CFG0_AVG_SAMPLES_NUM_INIT \
 493:Generated_Source\PSoC6/ADC.h ****         | ADC_CFG0_AVG_MODE_INIT \
 494:Generated_Source\PSoC6/ADC.h ****         | ADC_CFG0_DSI_TRIGGER_LEVEL_INIT \
 495:Generated_Source\PSoC6/ADC.h ****         | ADC_CFG0_DSI_TRIGGER_EN_INIT \
 496:Generated_Source\PSoC6/ADC.h ****         | ADC_CFG0_UAB_SCAN_MODE_INIT \
 497:Generated_Source\PSoC6/ADC.h ****         | SAR_SAMPLE_CTRL_VALID_IGNORE_Msk \
 498:Generated_Source\PSoC6/ADC.h ****         | ADC_CFG0_TRIGGER_OUT_INIT \
 499:Generated_Source\PSoC6/ADC.h ****         | SAR_SAMPLE_CTRL_EOS_DSI_OUT_EN_Msk \
 500:Generated_Source\PSoC6/ADC.h **** )
 501:Generated_Source\PSoC6/ADC.h **** 
 502:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_RANGE_THRES_INIT \
 503:Generated_Source\PSoC6/ADC.h ****         (ADC_CFG0_LOW_LIMIT \
 504:Generated_Source\PSoC6/ADC.h ****         | (uint32)((uint32)ADC_CFG0_HIGH_LIMIT \
 505:Generated_Source\PSoC6/ADC.h ****         << SAR_RANGE_THRES_RANGE_HIGH_Pos))
 506:Generated_Source\PSoC6/ADC.h **** 
 507:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_RANGE_COND_INIT   (cy_en_sar_range_detect_condition_t)ADC_CFG0_RANGE_COND
 508:Generated_Source\PSoC6/ADC.h **** 
 509:Generated_Source\PSoC6/ADC.h **** /* Misc Config
 510:Generated_Source\PSoC6/ADC.h ****     [0] - Freerunning: Set if the sample mode is freerunning
 511:Generated_Source\PSoC6/ADC.h **** */
 512:Generated_Source\PSoC6/ADC.h **** #define ADC_CFG0_MISC_CONFIG_INIT \
 513:Generated_Source\PSoC6/ADC.h ****         (ADC_CFG0_FREERUNNING)
 514:Generated_Source\PSoC6/ADC.h **** 
 515:Generated_Source\PSoC6/ADC.h **** /* ************************************************************************** */
 516:Generated_Source\PSoC6/ADC.h **** /* End configuration 0 calculated defines                                     */
 517:Generated_Source\PSoC6/ADC.h **** /* ************************************************************************** */
 518:Generated_Source\PSoC6/ADC.h **** 
 519:Generated_Source\PSoC6/ADC.h **** /* ************************************************************************** */
 520:Generated_Source\PSoC6/ADC.h **** /* Begin configuration 1 calculated defines                                   */
 521:Generated_Source\PSoC6/ADC.h **** /* ************************************************************************** */
 522:Generated_Source\PSoC6/ADC.h **** #if(ADC_TOTAL_CONFIGS > 1)
 523:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_SAMPLE_TIME01_INIT \
 524:Generated_Source\PSoC6/ADC.h ****             ((ADC_CFG1_APERTURE_TIME0 \
 525:Generated_Source\PSoC6/ADC.h ****             << SAR_SAMPLE_TIME01_SAMPLE_TIME0_Pos) \
 526:Generated_Source\PSoC6/ADC.h ****             | (ADC_CFG1_APERTURE_TIME1 \
 527:Generated_Source\PSoC6/ADC.h ****             << SAR_SAMPLE_TIME01_SAMPLE_TIME1_Pos))
 528:Generated_Source\PSoC6/ADC.h **** 
 529:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_SAMPLE_TIME23_INIT \
 530:Generated_Source\PSoC6/ADC.h ****             ((ADC_CFG1_APERTURE_TIME2 \
 531:Generated_Source\PSoC6/ADC.h ****             << SAR_SAMPLE_TIME23_SAMPLE_TIME2_Pos) \
 532:Generated_Source\PSoC6/ADC.h ****             | (ADC_CFG1_APERTURE_TIME3 \
 533:Generated_Source\PSoC6/ADC.h ****             << SAR_SAMPLE_TIME23_SAMPLE_TIME3_Pos))
 534:Generated_Source\PSoC6/ADC.h **** 
 535:Generated_Source\PSoC6/ADC.h ****     /* Enable soc pin if used */
 536:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_DSI_TRIGGER_EN_INIT \
 537:Generated_Source\PSoC6/ADC.h ****             (ADC_CFG1_USE_SOC \
 538:Generated_Source\PSoC6/ADC.h ****             << SAR_SAMPLE_CTRL_DSI_TRIGGER_EN_Pos)
 539:Generated_Source\PSoC6/ADC.h **** 
 540:Generated_Source\PSoC6/ADC.h ****     /* Set soc operation to edge or level based on sample mode */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 141


 541:Generated_Source\PSoC6/ADC.h ****     #if(ADC_CFG1_FREERUNNING == ADC_FREERUNNING)
 542:Generated_Source\PSoC6/ADC.h ****         #define ADC_CFG1_DSI_TRIGGER_LEVEL_INIT    (SAR_SAMPLE_CTRL_DSI_TRIGGER_LEVEL_Msk)
 543:Generated_Source\PSoC6/ADC.h ****     #else /* Edge trigger */
 544:Generated_Source\PSoC6/ADC.h ****         #define ADC_CFG1_DSI_TRIGGER_LEVEL_INIT    (0u)
 545:Generated_Source\PSoC6/ADC.h ****     #endif /* End ADC_CFG1_FREERUNNING == ADC_FREERUNNING */
 546:Generated_Source\PSoC6/ADC.h **** 
 547:Generated_Source\PSoC6/ADC.h ****     /* Set SE_NEG_INPUT */
 548:Generated_Source\PSoC6/ADC.h ****     #if(ADC_CFG1_VNEG_INPUT_SEL == ADC_NEG_SEL_VSSA_KELVIN)
 549:Generated_Source\PSoC6/ADC.h ****         #define ADC_CFG1_SE_NEG_INPUT_INIT \
 550:Generated_Source\PSoC6/ADC.h ****             ((uint32)(ADC_NEG_SEL_VSSA_KELVIN \
 551:Generated_Source\PSoC6/ADC.h ****             << SAR_CTRL_NEG_SEL_Pos ))
 552:Generated_Source\PSoC6/ADC.h ****     #elif(ADC_CFG1_VNEG_INPUT_SEL == ADC_NEG_SEL_VREF)
 553:Generated_Source\PSoC6/ADC.h ****         #define ADC_CFG1_SE_NEG_INPUT_INIT     (ADC_NEG_SEL_VREF \
 554:Generated_Source\PSoC6/ADC.h ****                                                             << SAR_CTRL_NEG_SEL_Pos )
 555:Generated_Source\PSoC6/ADC.h ****     #elif (ADC_CFG1_SINGLE_PRESENT != 0u)
 556:Generated_Source\PSoC6/ADC.h ****         #define ADC_CFG1_SE_NEG_INPUT_INIT         ADC_CFG1_NEG_OTHER
 557:Generated_Source\PSoC6/ADC.h ****     #else
 558:Generated_Source\PSoC6/ADC.h ****         #define ADC_CFG1_SE_NEG_INPUT_INIT         0u
 559:Generated_Source\PSoC6/ADC.h ****     #endif /* ADC_CFG1_VNEG_INPUT_SEL == ADC_NEG_SEL_VSSA_KELVIN */
 560:Generated_Source\PSoC6/ADC.h **** 
 561:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_NEG_OTHER                 (uint16)((uint16)ADC_SARMUX__VNEG1 << SAR_CTRL_NEG_S
 562:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_SWITCH_CONF_INIT          0u
 563:Generated_Source\PSoC6/ADC.h **** 
 564:Generated_Source\PSoC6/ADC.h ****     /* If the SAR is configured for multiple channels, always set SAR_HW_CTRL_NEGVREF to 1 */
 565:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_HW_CTRL_NEGVREF_INIT      SAR_CTRL_SAR_HW_CTRL_NEGVREF_Msk
 566:Generated_Source\PSoC6/ADC.h **** 
 567:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_POWER_INIT  (ADC_PWR_CTRL_VREF_NORMAL_PWR)
 568:Generated_Source\PSoC6/ADC.h **** 
 569:Generated_Source\PSoC6/ADC.h ****     /* SAMPLE_CTRL initial values */
 570:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_SE_RESULT_FORMAT_INIT \
 571:Generated_Source\PSoC6/ADC.h ****             (ADC_CFG1_SINGLE_ENDED_FORMAT \
 572:Generated_Source\PSoC6/ADC.h ****             << SAR_SAMPLE_CTRL_SINGLE_ENDED_SIGNED_Pos)
 573:Generated_Source\PSoC6/ADC.h **** 
 574:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_DIFF_RESULT_FORMAT_INIT \
 575:Generated_Source\PSoC6/ADC.h ****             (ADC_CFG1_DIFFERENTIAL_FORMAT \
 576:Generated_Source\PSoC6/ADC.h ****             << SAR_SAMPLE_CTRL_DIFFERENTIAL_SIGNED_Pos)
 577:Generated_Source\PSoC6/ADC.h **** 
 578:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_AVG_SAMPLES_NUM_INIT \
 579:Generated_Source\PSoC6/ADC.h ****             (ADC_CFG1_SAMPLES_AVERAGED \
 580:Generated_Source\PSoC6/ADC.h ****             << SAR_SAMPLE_CTRL_AVG_CNT_Pos)
 581:Generated_Source\PSoC6/ADC.h **** 
 582:Generated_Source\PSoC6/ADC.h ****     /* Combination of Average Mode and Average Shift */
 583:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_AVG_MODE_INIT \
 584:Generated_Source\PSoC6/ADC.h ****             (ADC_CFG1_AVGERAGING_MODE \
 585:Generated_Source\PSoC6/ADC.h ****             << SAR_SAMPLE_CTRL_AVG_SHIFT_Pos)
 586:Generated_Source\PSoC6/ADC.h **** 
 587:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_TRIGGER_OUT_INIT      (0u)
 588:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_UAB_SCAN_MODE_INIT    (0u)
 589:Generated_Source\PSoC6/ADC.h **** 
 590:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_VREF_POWER_INIT  \
 591:Generated_Source\PSoC6/ADC.h ****             (ADC_CFG1_VREF_PWR \
 592:Generated_Source\PSoC6/ADC.h ****             << SAR_CTRL_PWR_CTRL_VREF_Pos)
 593:Generated_Source\PSoC6/ADC.h **** 
 594:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_COMP_PWR_INIT  \
 595:Generated_Source\PSoC6/ADC.h ****             (ADC_CFG1_COMP_PWR \
 596:Generated_Source\PSoC6/ADC.h ****             << SAR_CTRL_COMP_PWR_Pos)
 597:Generated_Source\PSoC6/ADC.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 142


 598:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_COMP_DLY_INIT  \
 599:Generated_Source\PSoC6/ADC.h ****             (ADC_CFG1_COMP_DLY \
 600:Generated_Source\PSoC6/ADC.h ****             << SAR_CTRL_COMP_DLY_Pos)
 601:Generated_Source\PSoC6/ADC.h **** 
 602:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_CTRL_INIT  \
 603:Generated_Source\PSoC6/ADC.h ****             (ADC_CFG1_VREF_POWER_INIT \
 604:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG1_VREF_SEL_MASK \
 605:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG1_SE_NEG_INPUT_INIT \
 606:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG1_HW_CTRL_NEGVREF_INIT \
 607:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG1_COMP_DLY_INIT \
 608:Generated_Source\PSoC6/ADC.h ****             | SAR_CTRL_REFBUF_EN_Msk \
 609:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG1_COMP_PWR_INIT \
 610:Generated_Source\PSoC6/ADC.h ****             | SAR_CTRL_DSI_SYNC_CONFIG_Msk  \
 611:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG1_SWITCH_CONF_INIT )
 612:Generated_Source\PSoC6/ADC.h **** 
 613:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_SAMPLE_CTRL_INIT \
 614:Generated_Source\PSoC6/ADC.h ****             (ADC_CFG1_SE_RESULT_FORMAT_INIT \
 615:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG1_DIFF_RESULT_FORMAT_INIT \
 616:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG1_AVG_SAMPLES_NUM_INIT \
 617:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG1_AVG_MODE_INIT \
 618:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG1_DSI_TRIGGER_LEVEL_INIT \
 619:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG1_DSI_TRIGGER_EN_INIT \
 620:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG1_UAB_SCAN_MODE_INIT \
 621:Generated_Source\PSoC6/ADC.h ****             | SAR_SAMPLE_CTRL_VALID_IGNORE_Msk \
 622:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG1_TRIGGER_OUT_INIT \
 623:Generated_Source\PSoC6/ADC.h ****             | SAR_SAMPLE_CTRL_EOS_DSI_OUT_EN_Msk \
 624:Generated_Source\PSoC6/ADC.h ****     )
 625:Generated_Source\PSoC6/ADC.h **** 
 626:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_RANGE_THRES_INIT \
 627:Generated_Source\PSoC6/ADC.h ****             (ADC_CFG1_LOW_LIMIT \
 628:Generated_Source\PSoC6/ADC.h ****             | (uint32)((uint32)ADC_CFG1_HIGH_LIMIT \
 629:Generated_Source\PSoC6/ADC.h ****             << SAR_RANGE_THRES_RANGE_HIGH_Pos))
 630:Generated_Source\PSoC6/ADC.h **** 
 631:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_RANGE_COND_INIT   (cy_en_sar_range_detect_condition_t)ADC_CFG1_RANGE_COND
 632:Generated_Source\PSoC6/ADC.h **** 
 633:Generated_Source\PSoC6/ADC.h ****     /* Misc Config
 634:Generated_Source\PSoC6/ADC.h ****         [0] - Freerunning: Set if the sample mode is freerunning
 635:Generated_Source\PSoC6/ADC.h ****     */
 636:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG1_MISC_CONFIG_INIT \
 637:Generated_Source\PSoC6/ADC.h ****             (ADC_CFG1_FREERUNNING)
 638:Generated_Source\PSoC6/ADC.h **** #endif /* ADC_TOTAL_CONFIGS > 1 */
 639:Generated_Source\PSoC6/ADC.h **** 
 640:Generated_Source\PSoC6/ADC.h **** /* ************************************************************************** */
 641:Generated_Source\PSoC6/ADC.h **** /* End configuration 1 calculated defines                                     */
 642:Generated_Source\PSoC6/ADC.h **** /* ************************************************************************** */
 643:Generated_Source\PSoC6/ADC.h **** 
 644:Generated_Source\PSoC6/ADC.h **** /* ************************************************************************** */
 645:Generated_Source\PSoC6/ADC.h **** /* Begin configuration 2 calculated defines                                   */
 646:Generated_Source\PSoC6/ADC.h **** /* ************************************************************************** */
 647:Generated_Source\PSoC6/ADC.h **** #if(ADC_TOTAL_CONFIGS > 2)
 648:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_SAMPLE_TIME01_INIT \
 649:Generated_Source\PSoC6/ADC.h ****             ((ADC_CFG2_APERTURE_TIME0 \
 650:Generated_Source\PSoC6/ADC.h ****             << SAR_SAMPLE_TIME01_SAMPLE_TIME0_Pos) \
 651:Generated_Source\PSoC6/ADC.h ****             | (ADC_CFG2_APERTURE_TIME1 \
 652:Generated_Source\PSoC6/ADC.h ****             << SAR_SAMPLE_TIME01_SAMPLE_TIME1_Pos))
 653:Generated_Source\PSoC6/ADC.h **** 
 654:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_SAMPLE_TIME23_INIT \
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 143


 655:Generated_Source\PSoC6/ADC.h ****             ((ADC_CFG2_APERTURE_TIME2 \
 656:Generated_Source\PSoC6/ADC.h ****             << SAR_SAMPLE_TIME23_SAMPLE_TIME2_Pos) \
 657:Generated_Source\PSoC6/ADC.h ****             | (ADC_CFG2_APERTURE_TIME3 \
 658:Generated_Source\PSoC6/ADC.h ****             << SAR_SAMPLE_TIME23_SAMPLE_TIME3_Pos))
 659:Generated_Source\PSoC6/ADC.h **** 
 660:Generated_Source\PSoC6/ADC.h ****     /* Enable soc pin if used */
 661:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_DSI_TRIGGER_EN_INIT \
 662:Generated_Source\PSoC6/ADC.h ****             (ADC_CFG2_USE_SOC \
 663:Generated_Source\PSoC6/ADC.h ****             << SAR_SAMPLE_CTRL_DSI_TRIGGER_EN_Pos)
 664:Generated_Source\PSoC6/ADC.h **** 
 665:Generated_Source\PSoC6/ADC.h ****     /* Set soc operation to edge or level based on sample mode */
 666:Generated_Source\PSoC6/ADC.h ****     #if(ADC_CFG2_FREERUNNING == ADC_FREERUNNING)
 667:Generated_Source\PSoC6/ADC.h ****         #define ADC_CFG2_DSI_TRIGGER_LEVEL_INIT    (SAR_SAMPLE_CTRL_DSI_TRIGGER_LEVEL_Msk)
 668:Generated_Source\PSoC6/ADC.h ****     #else /* Edge trigger */
 669:Generated_Source\PSoC6/ADC.h ****         #define ADC_CFG2_DSI_TRIGGER_LEVEL_INIT    (0u)
 670:Generated_Source\PSoC6/ADC.h ****     #endif /* End ADC_CFG2_FREERUNNING == ADC_FREERUNNING */
 671:Generated_Source\PSoC6/ADC.h **** 
 672:Generated_Source\PSoC6/ADC.h ****     /* Set SE_NEG_INPUT */
 673:Generated_Source\PSoC6/ADC.h ****     #if(ADC_CFG2_VNEG_INPUT_SEL == ADC_NEG_SEL_VSSA_KELVIN)
 674:Generated_Source\PSoC6/ADC.h ****         #define ADC_CFG2_SE_NEG_INPUT_INIT \
 675:Generated_Source\PSoC6/ADC.h ****             ((uint32)(ADC_NEG_SEL_VSSA_KELVIN \
 676:Generated_Source\PSoC6/ADC.h ****             << SAR_CTRL_NEG_SEL_Pos ))
 677:Generated_Source\PSoC6/ADC.h ****     #elif(ADC_CFG2_VNEG_INPUT_SEL == ADC_NEG_SEL_VREF)
 678:Generated_Source\PSoC6/ADC.h ****         #define ADC_CFG2_SE_NEG_INPUT_INIT     (ADC_NEG_SEL_VREF \
 679:Generated_Source\PSoC6/ADC.h ****                                                                 << SAR_CTRL_NEG_SEL_Pos )
 680:Generated_Source\PSoC6/ADC.h ****     #elif (ADC_CFG2_SINGLE_PRESENT != 0u)
 681:Generated_Source\PSoC6/ADC.h ****         #define ADC_CFG2_SE_NEG_INPUT_INIT         ADC_CFG2_NEG_OTHER
 682:Generated_Source\PSoC6/ADC.h ****     #else
 683:Generated_Source\PSoC6/ADC.h ****         #define ADC_CFG2_SE_NEG_INPUT_INIT         0u
 684:Generated_Source\PSoC6/ADC.h ****     #endif /* ADC_CFG2_VNEG_INPUT_SEL == ADC_NEG_SEL_VSSA_KELVIN */
 685:Generated_Source\PSoC6/ADC.h **** 
 686:Generated_Source\PSoC6/ADC.h ****    #define ADC_CFG2_NEG_OTHER                 (uint16)((uint16)ADC_SARMUX__VNEG2 << SAR_CTRL_NEG_SE
 687:Generated_Source\PSoC6/ADC.h **** 
 688:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_SWITCH_CONF_INIT          0u
 689:Generated_Source\PSoC6/ADC.h **** 
 690:Generated_Source\PSoC6/ADC.h ****     /* If the SAR is configured for multiple channels, always set SAR_HW_CTRL_NEGVREF to 1 */
 691:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_HW_CTRL_NEGVREF_INIT      SAR_CTRL_SAR_HW_CTRL_NEGVREF_Msk
 692:Generated_Source\PSoC6/ADC.h **** 
 693:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_POWER_INIT  (ADC_PWR_CTRL_VREF_NORMAL_PWR)
 694:Generated_Source\PSoC6/ADC.h **** 
 695:Generated_Source\PSoC6/ADC.h ****     /* SAMPLE_CTRL initial values */
 696:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_SE_RESULT_FORMAT_INIT \
 697:Generated_Source\PSoC6/ADC.h ****             (ADC_CFG2_SINGLE_ENDED_FORMAT \
 698:Generated_Source\PSoC6/ADC.h ****             << SAR_SAMPLE_CTRL_SINGLE_ENDED_SIGNED_Pos)
 699:Generated_Source\PSoC6/ADC.h **** 
 700:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_DIFF_RESULT_FORMAT_INIT \
 701:Generated_Source\PSoC6/ADC.h ****             (ADC_CFG2_DIFFERENTIAL_FORMAT \
 702:Generated_Source\PSoC6/ADC.h ****             << SAR_SAMPLE_CTRL_DIFFERENTIAL_SIGNED_Pos)
 703:Generated_Source\PSoC6/ADC.h **** 
 704:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_AVG_SAMPLES_NUM_INIT \
 705:Generated_Source\PSoC6/ADC.h ****             (ADC_CFG2_SAMPLES_AVERAGED \
 706:Generated_Source\PSoC6/ADC.h ****             << SAR_SAMPLE_CTRL_AVG_CNT_Pos)
 707:Generated_Source\PSoC6/ADC.h **** 
 708:Generated_Source\PSoC6/ADC.h ****     /* Combination of Average Mode and Average Shift */
 709:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_AVG_MODE_INIT \
 710:Generated_Source\PSoC6/ADC.h ****             (ADC_CFG2_AVGERAGING_MODE \
 711:Generated_Source\PSoC6/ADC.h ****             << SAR_SAMPLE_CTRL_AVG_SHIFT_Pos)
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 144


 712:Generated_Source\PSoC6/ADC.h **** 
 713:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_TRIGGER_OUT_INIT      (0u)
 714:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_UAB_SCAN_MODE_INIT    (0u)
 715:Generated_Source\PSoC6/ADC.h **** 
 716:Generated_Source\PSoC6/ADC.h **** 
 717:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_VREF_POWER_INIT  \
 718:Generated_Source\PSoC6/ADC.h ****             (ADC_CFG2_VREF_PWR \
 719:Generated_Source\PSoC6/ADC.h ****             << SAR_CTRL_PWR_CTRL_VREF_Pos)
 720:Generated_Source\PSoC6/ADC.h **** 
 721:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_COMP_PWR_INIT  \
 722:Generated_Source\PSoC6/ADC.h ****             (ADC_CFG2_COMP_PWR \
 723:Generated_Source\PSoC6/ADC.h ****             << SAR_CTRL_COMP_PWR_Pos)
 724:Generated_Source\PSoC6/ADC.h **** 
 725:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_COMP_DLY_INIT  \
 726:Generated_Source\PSoC6/ADC.h ****             (ADC_CFG2_COMP_DLY \
 727:Generated_Source\PSoC6/ADC.h ****             << SAR_CTRL_COMP_DLY_Pos)
 728:Generated_Source\PSoC6/ADC.h **** 
 729:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_CTRL_INIT  \
 730:Generated_Source\PSoC6/ADC.h ****             (ADC_CFG2_VREF_POWER_INIT \
 731:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG2_VREF_SEL_MASK \
 732:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG2_SE_NEG_INPUT_INIT \
 733:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG2_HW_CTRL_NEGVREF_INIT \
 734:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG2_COMP_DLY_INIT \
 735:Generated_Source\PSoC6/ADC.h ****             | SAR_CTRL_REFBUF_EN_Msk \
 736:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG2_COMP_PWR_INIT \
 737:Generated_Source\PSoC6/ADC.h ****             | SAR_CTRL_DSI_SYNC_CONFIG_Msk  \
 738:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG2_SWITCH_CONF_INIT )
 739:Generated_Source\PSoC6/ADC.h **** 
 740:Generated_Source\PSoC6/ADC.h **** 
 741:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_SAMPLE_CTRL_INIT \
 742:Generated_Source\PSoC6/ADC.h ****             (ADC_CFG2_SE_RESULT_FORMAT_INIT \
 743:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG2_DIFF_RESULT_FORMAT_INIT \
 744:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG2_AVG_SAMPLES_NUM_INIT \
 745:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG2_AVG_MODE_INIT \
 746:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG2_DSI_TRIGGER_LEVEL_INIT \
 747:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG2_DSI_TRIGGER_EN_INIT \
 748:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG2_UAB_SCAN_MODE_INIT \
 749:Generated_Source\PSoC6/ADC.h ****             | SAR_SAMPLE_CTRL_VALID_IGNORE_Msk \
 750:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG2_TRIGGER_OUT_INIT \
 751:Generated_Source\PSoC6/ADC.h ****             | SAR_SAMPLE_CTRL_EOS_DSI_OUT_EN_Msk \
 752:Generated_Source\PSoC6/ADC.h ****     )
 753:Generated_Source\PSoC6/ADC.h **** 
 754:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_RANGE_THRES_INIT \
 755:Generated_Source\PSoC6/ADC.h ****             (ADC_CFG2_LOW_LIMIT \
 756:Generated_Source\PSoC6/ADC.h ****             | (uint32)((uint32)ADC_CFG2_HIGH_LIMIT \
 757:Generated_Source\PSoC6/ADC.h ****             << SAR_RANGE_THRES_RANGE_HIGH_Pos))
 758:Generated_Source\PSoC6/ADC.h **** 
 759:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_RANGE_COND_INIT   (cy_en_sar_range_detect_condition_t)ADC_CFG2_RANGE_COND
 760:Generated_Source\PSoC6/ADC.h **** 
 761:Generated_Source\PSoC6/ADC.h ****     /* Misc Config
 762:Generated_Source\PSoC6/ADC.h ****         [0] - Freerunning: Set if the sample mode is freerunning
 763:Generated_Source\PSoC6/ADC.h ****     */
 764:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG2_MISC_CONFIG_INIT \
 765:Generated_Source\PSoC6/ADC.h ****             (ADC_CFG2_FREERUNNING)
 766:Generated_Source\PSoC6/ADC.h **** #endif /* ADC_TOTAL_CONFIGS > 2 */
 767:Generated_Source\PSoC6/ADC.h **** 
 768:Generated_Source\PSoC6/ADC.h **** /* ************************************************************************** */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 145


 769:Generated_Source\PSoC6/ADC.h **** /* End configuration 2 calculated defines                                     */
 770:Generated_Source\PSoC6/ADC.h **** /* ************************************************************************** */
 771:Generated_Source\PSoC6/ADC.h **** 
 772:Generated_Source\PSoC6/ADC.h **** /* ************************************************************************** */
 773:Generated_Source\PSoC6/ADC.h **** /* Begin configuration 3 calculated defines                                   */
 774:Generated_Source\PSoC6/ADC.h **** /* ************************************************************************** */
 775:Generated_Source\PSoC6/ADC.h **** #if(ADC_TOTAL_CONFIGS > 3)
 776:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_SAMPLE_TIME01_INIT \
 777:Generated_Source\PSoC6/ADC.h ****             ((ADC_CFG3_APERTURE_TIME0 \
 778:Generated_Source\PSoC6/ADC.h ****             << SAR_SAMPLE_TIME01_SAMPLE_TIME0_Pos) \
 779:Generated_Source\PSoC6/ADC.h ****             | (ADC_CFG3_APERTURE_TIME1 \
 780:Generated_Source\PSoC6/ADC.h ****             << SAR_SAMPLE_TIME01_SAMPLE_TIME1_Pos))
 781:Generated_Source\PSoC6/ADC.h **** 
 782:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_SAMPLE_TIME23_INIT \
 783:Generated_Source\PSoC6/ADC.h ****             ((ADC_CFG3_APERTURE_TIME2 \
 784:Generated_Source\PSoC6/ADC.h ****             << SAR_SAMPLE_TIME23_SAMPLE_TIME2_Pos) \
 785:Generated_Source\PSoC6/ADC.h ****             | (ADC_CFG3_APERTURE_TIME3 \
 786:Generated_Source\PSoC6/ADC.h ****             << SAR_SAMPLE_TIME23_SAMPLE_TIME3_Pos))
 787:Generated_Source\PSoC6/ADC.h **** 
 788:Generated_Source\PSoC6/ADC.h ****     /* Enable soc pin if used */
 789:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_DSI_TRIGGER_EN_INIT \
 790:Generated_Source\PSoC6/ADC.h ****             (ADC_CFG3_USE_SOC \
 791:Generated_Source\PSoC6/ADC.h ****              << SAR_SAMPLE_CTRL_DSI_TRIGGER_EN_Pos)
 792:Generated_Source\PSoC6/ADC.h **** 
 793:Generated_Source\PSoC6/ADC.h ****     /* Set soc operation to edge or level based on sample mode */
 794:Generated_Source\PSoC6/ADC.h ****     #if(ADC_CFG3_FREERUNNING == ADC_FREERUNNING)
 795:Generated_Source\PSoC6/ADC.h ****         #define ADC_CFG3_DSI_TRIGGER_LEVEL_INIT    (SAR_SAMPLE_CTRL_DSI_TRIGGER_LEVEL_Msk)
 796:Generated_Source\PSoC6/ADC.h ****     #else /* Edge trigger */
 797:Generated_Source\PSoC6/ADC.h ****         #define ADC_CFG3_DSI_TRIGGER_LEVEL_INIT    (0u)
 798:Generated_Source\PSoC6/ADC.h ****     #endif /* End ADC_CFG3_FREERUNNING == ADC_FREERUNNING */
 799:Generated_Source\PSoC6/ADC.h **** 
 800:Generated_Source\PSoC6/ADC.h ****     /* Set SE_NEG_INPUT  */
 801:Generated_Source\PSoC6/ADC.h ****     #if(ADC_CFG3_VNEG_INPUT_SEL == ADC_NEG_SEL_VSSA_KELVIN)
 802:Generated_Source\PSoC6/ADC.h ****         #define ADC_CFG3_SE_NEG_INPUT_INIT \
 803:Generated_Source\PSoC6/ADC.h ****             ((uint32)(ADC_NEG_SEL_VSSA_KELVIN \
 804:Generated_Source\PSoC6/ADC.h ****             << SAR_CTRL_NEG_SEL_Pos ))
 805:Generated_Source\PSoC6/ADC.h ****     #elif(ADC_CFG3_VNEG_INPUT_SEL == ADC_NEG_SEL_VREF)
 806:Generated_Source\PSoC6/ADC.h ****         #define ADC_CFG3_SE_NEG_INPUT_INIT     (ADC_NEG_SEL_VREF \
 807:Generated_Source\PSoC6/ADC.h ****                                                                 << SAR_CTRL_NEG_SEL_Pos )
 808:Generated_Source\PSoC6/ADC.h ****     #elif (ADC_CFG3_SINGLE_PRESENT != 0u)
 809:Generated_Source\PSoC6/ADC.h ****         #define ADC_CFG3_SE_NEG_INPUT_INIT         ADC_CFG3_NEG_OTHER
 810:Generated_Source\PSoC6/ADC.h ****     #else
 811:Generated_Source\PSoC6/ADC.h ****         #define ADC_CFG3_SE_NEG_INPUT_INIT         0u
 812:Generated_Source\PSoC6/ADC.h ****     #endif /* ADC_CFG3_VNEG_INPUT_SEL == ADC_NEG_SEL_VSSA_KELVIN */
 813:Generated_Source\PSoC6/ADC.h **** 
 814:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_NEG_OTHER                 (uint16)((uint16)ADC_SARMUX__VNEG3 << SAR_CTRL_NEG_S
 815:Generated_Source\PSoC6/ADC.h **** 
 816:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_SWITCH_CONF_INIT          0u
 817:Generated_Source\PSoC6/ADC.h **** 
 818:Generated_Source\PSoC6/ADC.h ****     /* If the SAR is configured for multiple channels, always set SAR_HW_CTRL_NEGVREF to 1 */
 819:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_HW_CTRL_NEGVREF_INIT      SAR_CTRL_SAR_HW_CTRL_NEGVREF_Msk
 820:Generated_Source\PSoC6/ADC.h **** 
 821:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_POWER_INIT  (ADC_PWR_CTRL_VREF_NORMAL_PWR)
 822:Generated_Source\PSoC6/ADC.h **** 
 823:Generated_Source\PSoC6/ADC.h ****     /* SAMPLE_CTRL initial values */
 824:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_SE_RESULT_FORMAT_INIT \
 825:Generated_Source\PSoC6/ADC.h ****             (ADC_CFG3_SINGLE_ENDED_FORMAT \
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 146


 826:Generated_Source\PSoC6/ADC.h ****             << SAR_SAMPLE_CTRL_SINGLE_ENDED_SIGNED_Pos)
 827:Generated_Source\PSoC6/ADC.h **** 
 828:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_DIFF_RESULT_FORMAT_INIT \
 829:Generated_Source\PSoC6/ADC.h ****             (ADC_CFG3_DIFFERENTIAL_FORMAT \
 830:Generated_Source\PSoC6/ADC.h ****             << SAR_SAMPLE_CTRL_DIFFERENTIAL_SIGNED_Pos)
 831:Generated_Source\PSoC6/ADC.h **** 
 832:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_AVG_SAMPLES_NUM_INIT \
 833:Generated_Source\PSoC6/ADC.h ****             (ADC_CFG3_SAMPLES_AVERAGED \
 834:Generated_Source\PSoC6/ADC.h ****             << SAR_SAMPLE_CTRL_AVG_CNT_Pos)
 835:Generated_Source\PSoC6/ADC.h **** 
 836:Generated_Source\PSoC6/ADC.h ****     /* Combination of Average Mode and Average Shift */
 837:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_AVG_MODE_INIT \
 838:Generated_Source\PSoC6/ADC.h ****             (ADC_CFG3_AVGERAGING_MODE \
 839:Generated_Source\PSoC6/ADC.h ****             << SAR_SAMPLE_CTRL_AVG_SHIFT_Pos)
 840:Generated_Source\PSoC6/ADC.h **** 
 841:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_TRIGGER_OUT_INIT      (0u)
 842:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_UAB_SCAN_MODE_INIT    (0u)
 843:Generated_Source\PSoC6/ADC.h **** 
 844:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_VREF_POWER_INIT  \
 845:Generated_Source\PSoC6/ADC.h ****             (ADC_CFG3_VREF_PWR \
 846:Generated_Source\PSoC6/ADC.h ****             << SAR_CTRL_PWR_CTRL_VREF_Pos)
 847:Generated_Source\PSoC6/ADC.h **** 
 848:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_COMP_PWR_INIT  \
 849:Generated_Source\PSoC6/ADC.h ****             (ADC_CFG3_COMP_PWR \
 850:Generated_Source\PSoC6/ADC.h ****             << SAR_CTRL_COMP_PWR_Pos)
 851:Generated_Source\PSoC6/ADC.h **** 
 852:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_COMP_DLY_INIT  \
 853:Generated_Source\PSoC6/ADC.h ****             (ADC_CFG3_COMP_DLY \
 854:Generated_Source\PSoC6/ADC.h ****             << SAR_CTRL_COMP_DLY_Pos)
 855:Generated_Source\PSoC6/ADC.h **** 
 856:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_CTRL_INIT  \
 857:Generated_Source\PSoC6/ADC.h ****             (ADC_CFG3_VREF_POWER_INIT \
 858:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG3_VREF_SEL_MASK \
 859:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG3_SE_NEG_INPUT_INIT \
 860:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG3_HW_CTRL_NEGVREF_INIT \
 861:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG3_COMP_DLY_INIT \
 862:Generated_Source\PSoC6/ADC.h ****             | SAR_CTRL_REFBUF_EN_Msk \
 863:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG3_COMP_PWR_INIT \
 864:Generated_Source\PSoC6/ADC.h ****             | SAR_CTRL_DSI_SYNC_CONFIG_Msk  \
 865:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG3_SWITCH_CONF_INIT )
 866:Generated_Source\PSoC6/ADC.h **** 
 867:Generated_Source\PSoC6/ADC.h **** 
 868:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_SAMPLE_CTRL_INIT \
 869:Generated_Source\PSoC6/ADC.h ****             (ADC_CFG3_SE_RESULT_FORMAT_INIT \
 870:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG3_DIFF_RESULT_FORMAT_INIT \
 871:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG3_AVG_SAMPLES_NUM_INIT \
 872:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG3_AVG_MODE_INIT \
 873:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG3_DSI_TRIGGER_LEVEL_INIT \
 874:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG3_DSI_TRIGGER_EN_INIT \
 875:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG3_UAB_SCAN_MODE_INIT \
 876:Generated_Source\PSoC6/ADC.h ****             | SAR_SAMPLE_CTRL_VALID_IGNORE_Msk \
 877:Generated_Source\PSoC6/ADC.h ****             | ADC_CFG3_TRIGGER_OUT_INIT \
 878:Generated_Source\PSoC6/ADC.h ****             | SAR_SAMPLE_CTRL_EOS_DSI_OUT_EN_Msk \
 879:Generated_Source\PSoC6/ADC.h ****     )
 880:Generated_Source\PSoC6/ADC.h **** 
 881:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_RANGE_THRES_INIT \
 882:Generated_Source\PSoC6/ADC.h ****             (ADC_CFG3_LOW_LIMIT \
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 147


 883:Generated_Source\PSoC6/ADC.h ****             | (uint32)((uint32)ADC_CFG3_HIGH_LIMIT \
 884:Generated_Source\PSoC6/ADC.h ****             << SAR_RANGE_THRES_RANGE_HIGH_Pos))
 885:Generated_Source\PSoC6/ADC.h **** 
 886:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_RANGE_COND_INIT   (cy_en_sar_range_detect_condition_t)ADC_CFG3_RANGE_COND
 887:Generated_Source\PSoC6/ADC.h **** 
 888:Generated_Source\PSoC6/ADC.h ****     /* Misc Config
 889:Generated_Source\PSoC6/ADC.h ****         [0] - Freerunning: Set if the sample mode is freerunning
 890:Generated_Source\PSoC6/ADC.h ****     */
 891:Generated_Source\PSoC6/ADC.h ****     #define ADC_CFG3_MISC_CONFIG_INIT \
 892:Generated_Source\PSoC6/ADC.h ****             (ADC_CFG3_FREERUNNING )
 893:Generated_Source\PSoC6/ADC.h **** 
 894:Generated_Source\PSoC6/ADC.h **** #endif /* ADC_TOTAL_CONFIGS > 3 */
 895:Generated_Source\PSoC6/ADC.h **** 
 896:Generated_Source\PSoC6/ADC.h **** /* ************************************************************************** */
 897:Generated_Source\PSoC6/ADC.h **** /* End configuration 3 calculated defines                                     */
 898:Generated_Source\PSoC6/ADC.h **** /* ************************************************************************** */
 899:Generated_Source\PSoC6/ADC.h **** 
 900:Generated_Source\PSoC6/ADC.h **** /******************************************************************************
 901:Generated_Source\PSoC6/ADC.h **** * Function Name: ADC_Enable
 902:Generated_Source\PSoC6/ADC.h **** ****************************************************************************//*
 903:Generated_Source\PSoC6/ADC.h **** *
 904:Generated_Source\PSoC6/ADC.h **** * \brief Enables the component.
 905:Generated_Source\PSoC6/ADC.h **** *
 906:Generated_Source\PSoC6/ADC.h **** * \param None
 907:Generated_Source\PSoC6/ADC.h **** *
 908:Generated_Source\PSoC6/ADC.h **** * \return None
 909:Generated_Source\PSoC6/ADC.h **** *
 910:Generated_Source\PSoC6/ADC.h **** * \sideeffect
 911:Generated_Source\PSoC6/ADC.h **** *  None
 912:Generated_Source\PSoC6/ADC.h **** *
 913:Generated_Source\PSoC6/ADC.h **** *******************************************************************************/
 914:Generated_Source\PSoC6/ADC.h **** __STATIC_INLINE void ADC_Enable(void)
 915:Generated_Source\PSoC6/ADC.h **** {
 916:Generated_Source\PSoC6/ADC.h ****     Cy_SAR_Enable(ADC_SAR__HW);
 556              		.loc 6 916 0
 557 001a 0348     		ldr	r0, .L51+4
 558 001c FFF7FEFF 		bl	Cy_SAR_Enable
 559              	.LVL41:
 560 0020 08BD     		pop	{r3, pc}
 561              	.L52:
 562 0022 00BF     		.align	2
 563              	.L51:
 564 0024 00000000 		.word	.LANCHOR0
 565 0028 00001D41 		.word	1092419584
 566              	.LBE74:
 567              	.LBE73:
 568              		.cfi_endproc
 569              	.LFE274:
 570              		.size	ADC_Start, .-ADC_Start
 571              		.section	.text.ADC_StartEx,"ax",%progbits
 572              		.align	2
 573              		.global	ADC_StartEx
 574              		.thumb
 575              		.thumb_func
 576              		.type	ADC_StartEx, %function
 577              	ADC_StartEx:
 578              	.LFB275:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 148


  95:Generated_Source\PSoC6/ADC.c ****     ADC_Start();
 579              		.loc 1 95 0
 580              		.cfi_startproc
 581              		@ args = 0, pretend = 0, frame = 0
 582              		@ frame_needed = 0, uses_anonymous_args = 0
 583              	.LVL42:
 584 0000 38B5     		push	{r3, r4, r5, lr}
 585              		.cfi_def_cfa_offset 16
 586              		.cfi_offset 3, -16
 587              		.cfi_offset 4, -12
 588              		.cfi_offset 5, -8
 589              		.cfi_offset 14, -4
 590 0002 0546     		mov	r5, r0
  96:Generated_Source\PSoC6/ADC.c **** 
 591              		.loc 1 96 0
 592 0004 FFF7FEFF 		bl	ADC_Start
 593              	.LVL43:
 101:Generated_Source\PSoC6/ADC.c ****         NVIC_EnableIRQ(ADC_IRQ_cfg.intrSrc);
 594              		.loc 1 101 0
 595 0008 094C     		ldr	r4, .L56
 596 000a 2946     		mov	r1, r5
 597 000c 2046     		mov	r0, r4
 598 000e FFF7FEFF 		bl	Cy_SysInt_Init
 599              	.LVL44:
 102:Generated_Source\PSoC6/ADC.c ****     #endif
 600              		.loc 1 102 0
 601 0012 B4F90030 		ldrsh	r3, [r4]
 602              	.LVL45:
 603              	.LBB75:
 604              	.LBB76:
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 605              		.loc 3 1679 0
 606 0016 002B     		cmp	r3, #0
 607 0018 08DB     		blt	.L53
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
 608              		.loc 3 1681 0
 609 001a 5909     		lsrs	r1, r3, #5
 610 001c 03F01F03 		and	r3, r3, #31
 611              	.LVL46:
 612 0020 0122     		movs	r2, #1
 613 0022 02FA03F3 		lsl	r3, r2, r3
 614 0026 034A     		ldr	r2, .L56+4
 615 0028 42F82130 		str	r3, [r2, r1, lsl #2]
 616              	.LVL47:
 617              	.L53:
 618 002c 38BD     		pop	{r3, r4, r5, pc}
 619              	.LVL48:
 620              	.L57:
 621 002e 00BF     		.align	2
 622              	.L56:
 623 0030 00000000 		.word	ADC_IRQ_cfg
 624 0034 00E100E0 		.word	-536813312
 625              	.LBE76:
 626              	.LBE75:
 627              		.cfi_endproc
 628              	.LFE275:
 629              		.size	ADC_StartEx, .-ADC_StartEx
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 149


 630              		.section	.text.ADC_SelectConfig,"ax",%progbits
 631              		.align	2
 632              		.global	ADC_SelectConfig
 633              		.thumb
 634              		.thumb_func
 635              		.type	ADC_SelectConfig, %function
 636              	ADC_SelectConfig:
 637              	.LFB277:
 171:Generated_Source\PSoC6/ADC.c ****     /* Check whether the configuration number is valid or not */
 638              		.loc 1 171 0
 639              		.cfi_startproc
 640              		@ args = 0, pretend = 0, frame = 0
 641              		@ frame_needed = 0, uses_anonymous_args = 0
 642              	.LVL49:
 173:Generated_Source\PSoC6/ADC.c ****     {
 643              		.loc 1 173 0
 644 0000 18BB     		cbnz	r0, .L62
 171:Generated_Source\PSoC6/ADC.c ****     /* Check whether the configuration number is valid or not */
 645              		.loc 1 171 0
 646 0002 38B5     		push	{r3, r4, r5, lr}
 647              		.cfi_def_cfa_offset 16
 648              		.cfi_offset 3, -16
 649              		.cfi_offset 4, -12
 650              		.cfi_offset 5, -8
 651              		.cfi_offset 14, -4
 652 0004 0446     		mov	r4, r0
 653 0006 0D46     		mov	r5, r1
 654              	.LVL50:
 655              	.LBB77:
 656              	.LBB78:
 657              	.LBB79:
1440:Generated_Source\PSoC6\pdl\drivers/peripheral/sar/cy_sar.h **** }
 658              		.loc 5 1440 0
 659 0008 104A     		ldr	r2, .L63
 660 000a 1368     		ldr	r3, [r2]
 661 000c 23F00043 		bic	r3, r3, #-2147483648
 662 0010 1360     		str	r3, [r2]
 663              	.LVL51:
 664              	.LBE79:
 665              	.LBE78:
 666              	.LBE77:
 177:Generated_Source\PSoC6/ADC.c **** 
 667              		.loc 1 177 0
 668 0012 0F4B     		ldr	r3, .L63+4
 669 0014 0122     		movs	r2, #1
 670 0016 5A71     		strb	r2, [r3, #5]
 179:Generated_Source\PSoC6/ADC.c ****         {
 671              		.loc 1 179 0
 672 0018 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 673 001a 33B9     		cbnz	r3, .L60
 181:Generated_Source\PSoC6/ADC.c ****             ADC_initVar |= ADC_INIT_VAR_INIT_FLAG;
 674              		.loc 1 181 0
 675 001c FFF7FEFF 		bl	ADC_Init
 676              	.LVL52:
 182:Generated_Source\PSoC6/ADC.c ****         }
 677              		.loc 1 182 0
 678 0020 0B4A     		ldr	r2, .L63+4
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 150


 679 0022 1379     		ldrb	r3, [r2, #4]	@ zero_extendqisi2
 680 0024 43F00103 		orr	r3, r3, #1
 681 0028 1371     		strb	r3, [r2, #4]
 682              	.L60:
 188:Generated_Source\PSoC6/ADC.c **** 
 683              		.loc 1 188 0
 684 002a 04EB8402 		add	r2, r4, r4, lsl #2
 685 002e 9300     		lsls	r3, r2, #2
 686 0030 0848     		ldr	r0, .L63+8
 687 0032 1844     		add	r0, r0, r3
 688 0034 FFF7FEFF 		bl	ADC_InitConfig
 689              	.LVL53:
 194:Generated_Source\PSoC6/ADC.c **** 
 690              		.loc 1 194 0
 691 0038 054B     		ldr	r3, .L63+4
 692 003a 1C60     		str	r4, [r3]
 196:Generated_Source\PSoC6/ADC.c ****         {
 693              		.loc 1 196 0
 694 003c 012D     		cmp	r5, #1
 695 003e 03D1     		bne	.L58
 199:Generated_Source\PSoC6/ADC.c **** 
 696              		.loc 1 199 0
 697 0040 FFF7FEFF 		bl	ADC_Start
 698              	.LVL54:
 202:Generated_Source\PSoC6/ADC.c ****         }
 699              		.loc 1 202 0
 700 0044 FFF7FEFF 		bl	ADC_StartConvert
 701              	.LVL55:
 702              	.L58:
 703 0048 38BD     		pop	{r3, r4, r5, pc}
 704              	.LVL56:
 705              	.L62:
 706              		.cfi_def_cfa_offset 0
 707              		.cfi_restore 3
 708              		.cfi_restore 4
 709              		.cfi_restore 5
 710              		.cfi_restore 14
 711 004a 7047     		bx	lr
 712              	.L64:
 713              		.align	2
 714              	.L63:
 715 004c 00001D41 		.word	1092419584
 716 0050 00000000 		.word	.LANCHOR0
 717 0054 00000000 		.word	ADC_allConfigs
 718              		.cfi_endproc
 719              	.LFE277:
 720              		.size	ADC_SelectConfig, .-ADC_SelectConfig
 721              		.global	ADC_currentConfig
 722              		.global	ADC_selected
 723              		.global	ADC_initVar
 724              		.section	.rodata.str1.4,"aMS",%progbits,1
 725              		.align	2
 726              	.LC0:
 727 0000 47656E65 		.ascii	"Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sa"
 727      72617465 
 727      645F536F 
 727      75726365 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 151


 727      5C50536F 
 728 0030 722F6379 		.ascii	"r/cy_sar.h\000"
 728      5F736172 
 728      2E6800
 729              		.bss
 730              		.align	2
 731              		.set	.LANCHOR0,. + 0
 732              		.type	ADC_currentConfig, %object
 733              		.size	ADC_currentConfig, 4
 734              	ADC_currentConfig:
 735 0000 00000000 		.space	4
 736              		.type	ADC_initVar, %object
 737              		.size	ADC_initVar, 1
 738              	ADC_initVar:
 739 0004 00       		.space	1
 740              		.type	ADC_selected, %object
 741              		.size	ADC_selected, 1
 742              	ADC_selected:
 743 0005 00       		.space	1
 744              		.text
 745              	.Letext0:
 746              		.file 7 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cyble_416045_02.h"
 747              		.file 8 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 748              		.file 9 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 749              		.file 10 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/ip/cyip_peri.h"
 750              		.file 11 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/ip/cyip_sar.h"
 751              		.file 12 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/psoc6_01_config.h"
 752              		.file 13 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 753              		.file 14 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 754              		.file 15 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 755              		.file 16 "Generated_Source\\PSoC6\\ADC_intSarClock.h"
 756              		.file 17 "Generated_Source\\PSoC6/cyfitter_sysint_cfg.h"
 757              		.section	.debug_info,"",%progbits
 758              	.Ldebug_info0:
 759 0000 9B1B0000 		.4byte	0x1b9b
 760 0004 0400     		.2byte	0x4
 761 0006 00000000 		.4byte	.Ldebug_abbrev0
 762 000a 04       		.byte	0x4
 763 000b 01       		.uleb128 0x1
 764 000c 2D050000 		.4byte	.LASF475
 765 0010 0C       		.byte	0xc
 766 0011 D2190000 		.4byte	.LASF476
 767 0015 9D0C0000 		.4byte	.LASF477
 768 0019 00000000 		.4byte	.Ldebug_ranges0+0
 769 001d 00000000 		.4byte	0
 770 0021 00000000 		.4byte	.Ldebug_line0
 771 0025 02       		.uleb128 0x2
 772 0026 02       		.byte	0x2
 773 0027 E6030000 		.4byte	0x3e6
 774 002b 07       		.byte	0x7
 775 002c 24       		.byte	0x24
 776 002d E6030000 		.4byte	0x3e6
 777 0031 03       		.uleb128 0x3
 778 0032 061F0000 		.4byte	.LASF0
 779 0036 71       		.sleb128 -15
 780 0037 03       		.uleb128 0x3
 781 0038 7A180000 		.4byte	.LASF1
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 152


 782 003c 72       		.sleb128 -14
 783 003d 03       		.uleb128 0x3
 784 003e 5C1F0000 		.4byte	.LASF2
 785 0042 73       		.sleb128 -13
 786 0043 03       		.uleb128 0x3
 787 0044 AD060000 		.4byte	.LASF3
 788 0048 74       		.sleb128 -12
 789 0049 03       		.uleb128 0x3
 790 004a BD120000 		.4byte	.LASF4
 791 004e 75       		.sleb128 -11
 792 004f 03       		.uleb128 0x3
 793 0050 D81C0000 		.4byte	.LASF5
 794 0054 76       		.sleb128 -10
 795 0055 03       		.uleb128 0x3
 796 0056 8C090000 		.4byte	.LASF6
 797 005a 7B       		.sleb128 -5
 798 005b 03       		.uleb128 0x3
 799 005c C61C0000 		.4byte	.LASF7
 800 0060 7C       		.sleb128 -4
 801 0061 03       		.uleb128 0x3
 802 0062 0D050000 		.4byte	.LASF8
 803 0066 7E       		.sleb128 -2
 804 0067 03       		.uleb128 0x3
 805 0068 321B0000 		.4byte	.LASF9
 806 006c 7F       		.sleb128 -1
 807 006d 04       		.uleb128 0x4
 808 006e CB120000 		.4byte	.LASF10
 809 0072 00       		.byte	0
 810 0073 04       		.uleb128 0x4
 811 0074 91140000 		.4byte	.LASF11
 812 0078 01       		.byte	0x1
 813 0079 04       		.uleb128 0x4
 814 007a 72030000 		.4byte	.LASF12
 815 007e 02       		.byte	0x2
 816 007f 04       		.uleb128 0x4
 817 0080 421A0000 		.4byte	.LASF13
 818 0084 03       		.byte	0x3
 819 0085 04       		.uleb128 0x4
 820 0086 DC0D0000 		.4byte	.LASF14
 821 008a 04       		.byte	0x4
 822 008b 04       		.uleb128 0x4
 823 008c 05200000 		.4byte	.LASF15
 824 0090 05       		.byte	0x5
 825 0091 04       		.uleb128 0x4
 826 0092 EE130000 		.4byte	.LASF16
 827 0096 06       		.byte	0x6
 828 0097 04       		.uleb128 0x4
 829 0098 38070000 		.4byte	.LASF17
 830 009c 07       		.byte	0x7
 831 009d 04       		.uleb128 0x4
 832 009e B6190000 		.4byte	.LASF18
 833 00a2 08       		.byte	0x8
 834 00a3 04       		.uleb128 0x4
 835 00a4 550D0000 		.4byte	.LASF19
 836 00a8 09       		.byte	0x9
 837 00a9 04       		.uleb128 0x4
 838 00aa F80D0000 		.4byte	.LASF20
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 153


 839 00ae 0A       		.byte	0xa
 840 00af 04       		.uleb128 0x4
 841 00b0 220A0000 		.4byte	.LASF21
 842 00b4 0B       		.byte	0xb
 843 00b5 04       		.uleb128 0x4
 844 00b6 28090000 		.4byte	.LASF22
 845 00ba 0C       		.byte	0xc
 846 00bb 04       		.uleb128 0x4
 847 00bc 54070000 		.4byte	.LASF23
 848 00c0 0D       		.byte	0xd
 849 00c1 04       		.uleb128 0x4
 850 00c2 CF140000 		.4byte	.LASF24
 851 00c6 0E       		.byte	0xe
 852 00c7 04       		.uleb128 0x4
 853 00c8 37000000 		.4byte	.LASF25
 854 00cc 0F       		.byte	0xf
 855 00cd 04       		.uleb128 0x4
 856 00ce 44010000 		.4byte	.LASF26
 857 00d2 10       		.byte	0x10
 858 00d3 04       		.uleb128 0x4
 859 00d4 0E040000 		.4byte	.LASF27
 860 00d8 11       		.byte	0x11
 861 00d9 04       		.uleb128 0x4
 862 00da 98060000 		.4byte	.LASF28
 863 00de 12       		.byte	0x12
 864 00df 04       		.uleb128 0x4
 865 00e0 6C100000 		.4byte	.LASF29
 866 00e4 13       		.byte	0x13
 867 00e5 04       		.uleb128 0x4
 868 00e6 32030000 		.4byte	.LASF30
 869 00ea 14       		.byte	0x14
 870 00eb 04       		.uleb128 0x4
 871 00ec 0D090000 		.4byte	.LASF31
 872 00f0 15       		.byte	0x15
 873 00f1 04       		.uleb128 0x4
 874 00f2 320E0000 		.4byte	.LASF32
 875 00f6 16       		.byte	0x16
 876 00f7 04       		.uleb128 0x4
 877 00f8 C2020000 		.4byte	.LASF33
 878 00fc 17       		.byte	0x17
 879 00fd 04       		.uleb128 0x4
 880 00fe D5170000 		.4byte	.LASF34
 881 0102 18       		.byte	0x18
 882 0103 04       		.uleb128 0x4
 883 0104 69110000 		.4byte	.LASF35
 884 0108 19       		.byte	0x19
 885 0109 04       		.uleb128 0x4
 886 010a 6D080000 		.4byte	.LASF36
 887 010e 1A       		.byte	0x1a
 888 010f 04       		.uleb128 0x4
 889 0110 F30A0000 		.4byte	.LASF37
 890 0114 1B       		.byte	0x1b
 891 0115 04       		.uleb128 0x4
 892 0116 3F220000 		.4byte	.LASF38
 893 011a 1C       		.byte	0x1c
 894 011b 04       		.uleb128 0x4
 895 011c 8B1D0000 		.4byte	.LASF39
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 154


 896 0120 1D       		.byte	0x1d
 897 0121 04       		.uleb128 0x4
 898 0122 EB100000 		.4byte	.LASF40
 899 0126 1E       		.byte	0x1e
 900 0127 04       		.uleb128 0x4
 901 0128 76190000 		.4byte	.LASF41
 902 012c 1F       		.byte	0x1f
 903 012d 04       		.uleb128 0x4
 904 012e DF160000 		.4byte	.LASF42
 905 0132 20       		.byte	0x20
 906 0133 04       		.uleb128 0x4
 907 0134 7C060000 		.4byte	.LASF43
 908 0138 21       		.byte	0x21
 909 0139 04       		.uleb128 0x4
 910 013a 21200000 		.4byte	.LASF44
 911 013e 22       		.byte	0x22
 912 013f 04       		.uleb128 0x4
 913 0140 0D060000 		.4byte	.LASF45
 914 0144 23       		.byte	0x23
 915 0145 04       		.uleb128 0x4
 916 0146 25020000 		.4byte	.LASF46
 917 014a 24       		.byte	0x24
 918 014b 04       		.uleb128 0x4
 919 014c 4F190000 		.4byte	.LASF47
 920 0150 25       		.byte	0x25
 921 0151 04       		.uleb128 0x4
 922 0152 E3080000 		.4byte	.LASF48
 923 0156 26       		.byte	0x26
 924 0157 04       		.uleb128 0x4
 925 0158 E91E0000 		.4byte	.LASF49
 926 015c 27       		.byte	0x27
 927 015d 04       		.uleb128 0x4
 928 015e 1E120000 		.4byte	.LASF50
 929 0162 28       		.byte	0x28
 930 0163 04       		.uleb128 0x4
 931 0164 761D0000 		.4byte	.LASF51
 932 0168 29       		.byte	0x29
 933 0169 04       		.uleb128 0x4
 934 016a BE130000 		.4byte	.LASF52
 935 016e 2A       		.byte	0x2a
 936 016f 04       		.uleb128 0x4
 937 0170 181A0000 		.4byte	.LASF53
 938 0174 2B       		.byte	0x2b
 939 0175 04       		.uleb128 0x4
 940 0176 5C010000 		.4byte	.LASF54
 941 017a 2C       		.byte	0x2c
 942 017b 04       		.uleb128 0x4
 943 017c E7070000 		.4byte	.LASF55
 944 0180 2D       		.byte	0x2d
 945 0181 04       		.uleb128 0x4
 946 0182 E7110000 		.4byte	.LASF56
 947 0186 2E       		.byte	0x2e
 948 0187 04       		.uleb128 0x4
 949 0188 D2180000 		.4byte	.LASF57
 950 018c 2F       		.byte	0x2f
 951 018d 04       		.uleb128 0x4
 952 018e 74220000 		.4byte	.LASF58
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 155


 953 0192 30       		.byte	0x30
 954 0193 04       		.uleb128 0x4
 955 0194 F8090000 		.4byte	.LASF59
 956 0198 31       		.byte	0x31
 957 0199 04       		.uleb128 0x4
 958 019a C31A0000 		.4byte	.LASF60
 959 019e 32       		.byte	0x32
 960 019f 04       		.uleb128 0x4
 961 01a0 AB0E0000 		.4byte	.LASF61
 962 01a4 33       		.byte	0x33
 963 01a5 04       		.uleb128 0x4
 964 01a6 94220000 		.4byte	.LASF62
 965 01aa 34       		.byte	0x34
 966 01ab 04       		.uleb128 0x4
 967 01ac 67140000 		.4byte	.LASF63
 968 01b0 35       		.byte	0x35
 969 01b1 04       		.uleb128 0x4
 970 01b2 CF1B0000 		.4byte	.LASF64
 971 01b6 36       		.byte	0x36
 972 01b7 04       		.uleb128 0x4
 973 01b8 171E0000 		.4byte	.LASF65
 974 01bc 37       		.byte	0x37
 975 01bd 04       		.uleb128 0x4
 976 01be B40D0000 		.4byte	.LASF66
 977 01c2 38       		.byte	0x38
 978 01c3 04       		.uleb128 0x4
 979 01c4 19010000 		.4byte	.LASF67
 980 01c8 39       		.byte	0x39
 981 01c9 04       		.uleb128 0x4
 982 01ca 1E0D0000 		.4byte	.LASF68
 983 01ce 3A       		.byte	0x3a
 984 01cf 04       		.uleb128 0x4
 985 01d0 45140000 		.4byte	.LASF69
 986 01d4 3B       		.byte	0x3b
 987 01d5 04       		.uleb128 0x4
 988 01d6 3F1F0000 		.4byte	.LASF70
 989 01da 3C       		.byte	0x3c
 990 01db 04       		.uleb128 0x4
 991 01dc D9200000 		.4byte	.LASF71
 992 01e0 3D       		.byte	0x3d
 993 01e1 04       		.uleb128 0x4
 994 01e2 B2140000 		.4byte	.LASF72
 995 01e6 3E       		.byte	0x3e
 996 01e7 04       		.uleb128 0x4
 997 01e8 A3030000 		.4byte	.LASF73
 998 01ec 3F       		.byte	0x3f
 999 01ed 04       		.uleb128 0x4
 1000 01ee 5E1A0000 		.4byte	.LASF74
 1001 01f2 40       		.byte	0x40
 1002 01f3 04       		.uleb128 0x4
 1003 01f4 150E0000 		.4byte	.LASF75
 1004 01f8 41       		.byte	0x41
 1005 01f9 04       		.uleb128 0x4
 1006 01fa C0040000 		.4byte	.LASF76
 1007 01fe 42       		.byte	0x42
 1008 01ff 04       		.uleb128 0x4
 1009 0200 661B0000 		.4byte	.LASF77
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 156


 1010 0204 43       		.byte	0x43
 1011 0205 04       		.uleb128 0x4
 1012 0206 330F0000 		.4byte	.LASF78
 1013 020a 44       		.byte	0x44
 1014 020b 04       		.uleb128 0x4
 1015 020c 21210000 		.4byte	.LASF79
 1016 0210 45       		.byte	0x45
 1017 0211 04       		.uleb128 0x4
 1018 0212 0D150000 		.4byte	.LASF80
 1019 0216 46       		.byte	0x46
 1020 0217 04       		.uleb128 0x4
 1021 0218 1A080000 		.4byte	.LASF81
 1022 021c 47       		.byte	0x47
 1023 021d 04       		.uleb128 0x4
 1024 021e 18220000 		.4byte	.LASF82
 1025 0222 48       		.byte	0x48
 1026 0223 04       		.uleb128 0x4
 1027 0224 02170000 		.4byte	.LASF83
 1028 0228 49       		.byte	0x49
 1029 0229 04       		.uleb128 0x4
 1030 022a 8D010000 		.4byte	.LASF84
 1031 022e 4A       		.byte	0x4a
 1032 022f 04       		.uleb128 0x4
 1033 0230 DE0E0000 		.4byte	.LASF85
 1034 0234 4B       		.byte	0x4b
 1035 0235 04       		.uleb128 0x4
 1036 0236 29150000 		.4byte	.LASF86
 1037 023a 4C       		.byte	0x4c
 1038 023b 04       		.uleb128 0x4
 1039 023c 49080000 		.4byte	.LASF87
 1040 0240 4D       		.byte	0x4d
 1041 0241 04       		.uleb128 0x4
 1042 0242 99190000 		.4byte	.LASF88
 1043 0246 4E       		.byte	0x4e
 1044 0247 04       		.uleb128 0x4
 1045 0248 7A0E0000 		.4byte	.LASF89
 1046 024c 4F       		.byte	0x4f
 1047 024d 04       		.uleb128 0x4
 1048 024e A9010000 		.4byte	.LASF90
 1049 0252 50       		.byte	0x50
 1050 0253 04       		.uleb128 0x4
 1051 0254 37180000 		.4byte	.LASF91
 1052 0258 51       		.byte	0x51
 1053 0259 04       		.uleb128 0x4
 1054 025a 590A0000 		.4byte	.LASF92
 1055 025e 52       		.byte	0x52
 1056 025f 04       		.uleb128 0x4
 1057 0260 67200000 		.4byte	.LASF93
 1058 0264 53       		.byte	0x53
 1059 0265 04       		.uleb128 0x4
 1060 0266 E2210000 		.4byte	.LASF94
 1061 026a 54       		.byte	0x54
 1062 026b 04       		.uleb128 0x4
 1063 026c 8B0F0000 		.4byte	.LASF95
 1064 0270 55       		.byte	0x55
 1065 0271 04       		.uleb128 0x4
 1066 0272 770A0000 		.4byte	.LASF96
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 157


 1067 0276 56       		.byte	0x56
 1068 0277 04       		.uleb128 0x4
 1069 0278 A1070000 		.4byte	.LASF97
 1070 027c 57       		.byte	0x57
 1071 027d 04       		.uleb128 0x4
 1072 027e B0220000 		.4byte	.LASF98
 1073 0282 58       		.byte	0x58
 1074 0283 04       		.uleb128 0x4
 1075 0284 13160000 		.4byte	.LASF99
 1076 0288 59       		.byte	0x59
 1077 0289 04       		.uleb128 0x4
 1078 028a FE210000 		.4byte	.LASF100
 1079 028e 5A       		.byte	0x5a
 1080 028f 04       		.uleb128 0x4
 1081 0290 B6110000 		.4byte	.LASF101
 1082 0294 5B       		.byte	0x5b
 1083 0295 04       		.uleb128 0x4
 1084 0296 F3040000 		.4byte	.LASF102
 1085 029a 5C       		.byte	0x5c
 1086 029b 04       		.uleb128 0x4
 1087 029c A91B0000 		.4byte	.LASF103
 1088 02a0 5D       		.byte	0x5d
 1089 02a1 04       		.uleb128 0x4
 1090 02a2 330B0000 		.4byte	.LASF104
 1091 02a6 5E       		.byte	0x5e
 1092 02a7 04       		.uleb128 0x4
 1093 02a8 45120000 		.4byte	.LASF105
 1094 02ac 5F       		.byte	0x5f
 1095 02ad 04       		.uleb128 0x4
 1096 02ae 46150000 		.4byte	.LASF106
 1097 02b2 60       		.byte	0x60
 1098 02b3 04       		.uleb128 0x4
 1099 02b4 32040000 		.4byte	.LASF107
 1100 02b8 61       		.byte	0x61
 1101 02b9 04       		.uleb128 0x4
 1102 02ba E81C0000 		.4byte	.LASF108
 1103 02be 62       		.byte	0x62
 1104 02bf 04       		.uleb128 0x4
 1105 02c0 320C0000 		.4byte	.LASF109
 1106 02c4 63       		.byte	0x63
 1107 02c5 04       		.uleb128 0x4
 1108 02c6 D0220000 		.4byte	.LASF110
 1109 02ca 64       		.byte	0x64
 1110 02cb 04       		.uleb128 0x4
 1111 02cc 4B160000 		.4byte	.LASF111
 1112 02d0 65       		.byte	0x65
 1113 02d1 04       		.uleb128 0x4
 1114 02d2 CA090000 		.4byte	.LASF112
 1115 02d6 66       		.byte	0x66
 1116 02d7 04       		.uleb128 0x4
 1117 02d8 361C0000 		.4byte	.LASF113
 1118 02dc 67       		.byte	0x67
 1119 02dd 04       		.uleb128 0x4
 1120 02de C2000000 		.4byte	.LASF114
 1121 02e2 68       		.byte	0x68
 1122 02e3 04       		.uleb128 0x4
 1123 02e4 9E020000 		.4byte	.LASF115
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 158


 1124 02e8 69       		.byte	0x69
 1125 02e9 04       		.uleb128 0x4
 1126 02ea A4150000 		.4byte	.LASF116
 1127 02ee 6A       		.byte	0x6a
 1128 02ef 04       		.uleb128 0x4
 1129 02f0 45090000 		.4byte	.LASF117
 1130 02f4 6B       		.byte	0x6b
 1131 02f5 04       		.uleb128 0x4
 1132 02f6 B4200000 		.4byte	.LASF118
 1133 02fa 6C       		.byte	0x6c
 1134 02fb 04       		.uleb128 0x4
 1135 02fc D3130000 		.4byte	.LASF119
 1136 0300 6D       		.byte	0x6d
 1137 0301 04       		.uleb128 0x4
 1138 0302 1D070000 		.4byte	.LASF120
 1139 0306 6E       		.byte	0x6e
 1140 0307 04       		.uleb128 0x4
 1141 0308 5B1D0000 		.4byte	.LASF121
 1142 030c 6F       		.byte	0x6f
 1143 030d 04       		.uleb128 0x4
 1144 030e 3A0D0000 		.4byte	.LASF122
 1145 0312 70       		.byte	0x70
 1146 0313 04       		.uleb128 0x4
 1147 0314 62000000 		.4byte	.LASF123
 1148 0318 71       		.byte	0x71
 1149 0319 04       		.uleb128 0x4
 1150 031a C4160000 		.4byte	.LASF124
 1151 031e 72       		.byte	0x72
 1152 031f 04       		.uleb128 0x4
 1153 0320 C3060000 		.4byte	.LASF125
 1154 0324 73       		.byte	0x73
 1155 0325 04       		.uleb128 0x4
 1156 0326 AB1C0000 		.4byte	.LASF126
 1157 032a 74       		.byte	0x74
 1158 032b 04       		.uleb128 0x4
 1159 032c 29100000 		.4byte	.LASF127
 1160 0330 75       		.byte	0x75
 1161 0331 04       		.uleb128 0x4
 1162 0332 8E180000 		.4byte	.LASF128
 1163 0336 76       		.byte	0x76
 1164 0337 04       		.uleb128 0x4
 1165 0338 F3030000 		.4byte	.LASF129
 1166 033c 77       		.byte	0x77
 1167 033d 04       		.uleb128 0x4
 1168 033e 9C1A0000 		.4byte	.LASF130
 1169 0342 78       		.byte	0x78
 1170 0343 04       		.uleb128 0x4
 1171 0344 CA030000 		.4byte	.LASF131
 1172 0348 79       		.byte	0x79
 1173 0349 04       		.uleb128 0x4
 1174 034a 8F1F0000 		.4byte	.LASF132
 1175 034e 7A       		.byte	0x7a
 1176 034f 04       		.uleb128 0x4
 1177 0350 26130000 		.4byte	.LASF133
 1178 0354 7B       		.byte	0x7b
 1179 0355 04       		.uleb128 0x4
 1180 0356 DE060000 		.4byte	.LASF134
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 159


 1181 035a 7C       		.byte	0x7c
 1182 035b 04       		.uleb128 0x4
 1183 035c 021D0000 		.4byte	.LASF135
 1184 0360 7D       		.byte	0x7d
 1185 0361 04       		.uleb128 0x4
 1186 0362 630C0000 		.4byte	.LASF136
 1187 0366 7E       		.byte	0x7e
 1188 0367 04       		.uleb128 0x4
 1189 0368 98210000 		.4byte	.LASF137
 1190 036c 7F       		.byte	0x7f
 1191 036d 04       		.uleb128 0x4
 1192 036e 65160000 		.4byte	.LASF138
 1193 0372 80       		.byte	0x80
 1194 0373 04       		.uleb128 0x4
 1195 0374 66060000 		.4byte	.LASF139
 1196 0378 81       		.byte	0x81
 1197 0379 04       		.uleb128 0x4
 1198 037a 501C0000 		.4byte	.LASF140
 1199 037e 82       		.byte	0x82
 1200 037f 04       		.uleb128 0x4
 1201 0380 CB0F0000 		.4byte	.LASF141
 1202 0384 83       		.byte	0x83
 1203 0385 04       		.uleb128 0x4
 1204 0386 E6000000 		.4byte	.LASF142
 1205 038a 84       		.byte	0x84
 1206 038b 04       		.uleb128 0x4
 1207 038c DC0A0000 		.4byte	.LASF143
 1208 0390 85       		.byte	0x85
 1209 0391 04       		.uleb128 0x4
 1210 0392 1B1B0000 		.4byte	.LASF144
 1211 0396 86       		.byte	0x86
 1212 0397 04       		.uleb128 0x4
 1213 0398 4C0C0000 		.4byte	.LASF145
 1214 039c 87       		.byte	0x87
 1215 039d 04       		.uleb128 0x4
 1216 039e DC040000 		.4byte	.LASF146
 1217 03a2 88       		.byte	0x88
 1218 03a3 04       		.uleb128 0x4
 1219 03a4 71070000 		.4byte	.LASF147
 1220 03a8 89       		.byte	0x89
 1221 03a9 04       		.uleb128 0x4
 1222 03aa 771F0000 		.4byte	.LASF148
 1223 03ae 8A       		.byte	0x8a
 1224 03af 04       		.uleb128 0x4
 1225 03b0 CF0B0000 		.4byte	.LASF149
 1226 03b4 8B       		.byte	0x8b
 1227 03b5 04       		.uleb128 0x4
 1228 03b6 F80C0000 		.4byte	.LASF150
 1229 03ba 8C       		.byte	0x8c
 1230 03bb 04       		.uleb128 0x4
 1231 03bc 0B0A0000 		.4byte	.LASF151
 1232 03c0 8D       		.byte	0x8d
 1233 03c1 04       		.uleb128 0x4
 1234 03c2 041A0000 		.4byte	.LASF152
 1235 03c6 8E       		.byte	0x8e
 1236 03c7 04       		.uleb128 0x4
 1237 03c8 95130000 		.4byte	.LASF153
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 160


 1238 03cc 8F       		.byte	0x8f
 1239 03cd 04       		.uleb128 0x4
 1240 03ce D0110000 		.4byte	.LASF154
 1241 03d2 90       		.byte	0x90
 1242 03d3 04       		.uleb128 0x4
 1243 03d4 600F0000 		.4byte	.LASF155
 1244 03d8 91       		.byte	0x91
 1245 03d9 04       		.uleb128 0x4
 1246 03da 190C0000 		.4byte	.LASF156
 1247 03de 92       		.byte	0x92
 1248 03df 04       		.uleb128 0x4
 1249 03e0 160F0000 		.4byte	.LASF157
 1250 03e4 F0       		.byte	0xf0
 1251 03e5 00       		.byte	0
 1252 03e6 05       		.uleb128 0x5
 1253 03e7 02       		.byte	0x2
 1254 03e8 05       		.byte	0x5
 1255 03e9 C0030000 		.4byte	.LASF158
 1256 03ed 06       		.uleb128 0x6
 1257 03ee AB0A0000 		.4byte	.LASF160
 1258 03f2 07       		.byte	0x7
 1259 03f3 F4       		.byte	0xf4
 1260 03f4 25000000 		.4byte	0x25
 1261 03f8 05       		.uleb128 0x5
 1262 03f9 01       		.byte	0x1
 1263 03fa 06       		.byte	0x6
 1264 03fb 6B1F0000 		.4byte	.LASF159
 1265 03ff 06       		.uleb128 0x6
 1266 0400 DF1E0000 		.4byte	.LASF161
 1267 0404 08       		.byte	0x8
 1268 0405 1D       		.byte	0x1d
 1269 0406 0A040000 		.4byte	0x40a
 1270 040a 05       		.uleb128 0x5
 1271 040b 01       		.byte	0x1
 1272 040c 08       		.byte	0x8
 1273 040d B8100000 		.4byte	.LASF162
 1274 0411 06       		.uleb128 0x6
 1275 0412 3B120000 		.4byte	.LASF163
 1276 0416 08       		.byte	0x8
 1277 0417 29       		.byte	0x29
 1278 0418 E6030000 		.4byte	0x3e6
 1279 041c 06       		.uleb128 0x6
 1280 041d 81090000 		.4byte	.LASF164
 1281 0421 08       		.byte	0x8
 1282 0422 2B       		.byte	0x2b
 1283 0423 27040000 		.4byte	0x427
 1284 0427 05       		.uleb128 0x5
 1285 0428 02       		.byte	0x2
 1286 0429 07       		.byte	0x7
 1287 042a 4D0B0000 		.4byte	.LASF165
 1288 042e 06       		.uleb128 0x6
 1289 042f B8020000 		.4byte	.LASF166
 1290 0433 08       		.byte	0x8
 1291 0434 3F       		.byte	0x3f
 1292 0435 39040000 		.4byte	0x439
 1293 0439 05       		.uleb128 0x5
 1294 043a 04       		.byte	0x4
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 161


 1295 043b 05       		.byte	0x5
 1296 043c 2E180000 		.4byte	.LASF167
 1297 0440 06       		.uleb128 0x6
 1298 0441 421D0000 		.4byte	.LASF168
 1299 0445 08       		.byte	0x8
 1300 0446 41       		.byte	0x41
 1301 0447 4B040000 		.4byte	0x44b
 1302 044b 05       		.uleb128 0x5
 1303 044c 04       		.byte	0x4
 1304 044d 07       		.byte	0x7
 1305 044e 901B0000 		.4byte	.LASF169
 1306 0452 05       		.uleb128 0x5
 1307 0453 08       		.byte	0x8
 1308 0454 05       		.byte	0x5
 1309 0455 1F110000 		.4byte	.LASF170
 1310 0459 05       		.uleb128 0x5
 1311 045a 08       		.byte	0x8
 1312 045b 07       		.byte	0x7
 1313 045c 99080000 		.4byte	.LASF171
 1314 0460 07       		.uleb128 0x7
 1315 0461 04       		.byte	0x4
 1316 0462 05       		.byte	0x5
 1317 0463 696E7400 		.ascii	"int\000"
 1318 0467 05       		.uleb128 0x5
 1319 0468 04       		.byte	0x4
 1320 0469 07       		.byte	0x7
 1321 046a 18020000 		.4byte	.LASF172
 1322 046e 06       		.uleb128 0x6
 1323 046f 0E100000 		.4byte	.LASF173
 1324 0473 09       		.byte	0x9
 1325 0474 18       		.byte	0x18
 1326 0475 FF030000 		.4byte	0x3ff
 1327 0479 06       		.uleb128 0x6
 1328 047a 2A060000 		.4byte	.LASF174
 1329 047e 09       		.byte	0x9
 1330 047f 20       		.byte	0x20
 1331 0480 11040000 		.4byte	0x411
 1332 0484 06       		.uleb128 0x6
 1333 0485 E7150000 		.4byte	.LASF175
 1334 0489 09       		.byte	0x9
 1335 048a 24       		.byte	0x24
 1336 048b 1C040000 		.4byte	0x41c
 1337 048f 06       		.uleb128 0x6
 1338 0490 FE1B0000 		.4byte	.LASF176
 1339 0494 09       		.byte	0x9
 1340 0495 2C       		.byte	0x2c
 1341 0496 2E040000 		.4byte	0x42e
 1342 049a 06       		.uleb128 0x6
 1343 049b 14070000 		.4byte	.LASF177
 1344 049f 09       		.byte	0x9
 1345 04a0 30       		.byte	0x30
 1346 04a1 40040000 		.4byte	0x440
 1347 04a5 08       		.uleb128 0x8
 1348 04a6 040E     		.2byte	0xe04
 1349 04a8 03       		.byte	0x3
 1350 04a9 9601     		.2byte	0x196
 1351 04ab 61050000 		.4byte	0x561
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 162


 1352 04af 09       		.uleb128 0x9
 1353 04b0 9C070000 		.4byte	.LASF178
 1354 04b4 03       		.byte	0x3
 1355 04b5 9801     		.2byte	0x198
 1356 04b7 7D050000 		.4byte	0x57d
 1357 04bb 00       		.byte	0
 1358 04bc 09       		.uleb128 0x9
 1359 04bd 6E170000 		.4byte	.LASF179
 1360 04c1 03       		.byte	0x3
 1361 04c2 9901     		.2byte	0x199
 1362 04c4 82050000 		.4byte	0x582
 1363 04c8 20       		.byte	0x20
 1364 04c9 09       		.uleb128 0x9
 1365 04ca 4E1E0000 		.4byte	.LASF180
 1366 04ce 03       		.byte	0x3
 1367 04cf 9A01     		.2byte	0x19a
 1368 04d1 92050000 		.4byte	0x592
 1369 04d5 80       		.byte	0x80
 1370 04d6 09       		.uleb128 0x9
 1371 04d7 98090000 		.4byte	.LASF181
 1372 04db 03       		.byte	0x3
 1373 04dc 9B01     		.2byte	0x19b
 1374 04de 82050000 		.4byte	0x582
 1375 04e2 A0       		.byte	0xa0
 1376 04e3 0A       		.uleb128 0xa
 1377 04e4 331E0000 		.4byte	.LASF182
 1378 04e8 03       		.byte	0x3
 1379 04e9 9C01     		.2byte	0x19c
 1380 04eb 97050000 		.4byte	0x597
 1381 04ef 0001     		.2byte	0x100
 1382 04f1 0A       		.uleb128 0xa
 1383 04f2 8A170000 		.4byte	.LASF183
 1384 04f6 03       		.byte	0x3
 1385 04f7 9D01     		.2byte	0x19d
 1386 04f9 82050000 		.4byte	0x582
 1387 04fd 2001     		.2byte	0x120
 1388 04ff 0A       		.uleb128 0xa
 1389 0500 AD140000 		.4byte	.LASF184
 1390 0504 03       		.byte	0x3
 1391 0505 9E01     		.2byte	0x19e
 1392 0507 9C050000 		.4byte	0x59c
 1393 050b 8001     		.2byte	0x180
 1394 050d 0A       		.uleb128 0xa
 1395 050e 94170000 		.4byte	.LASF185
 1396 0512 03       		.byte	0x3
 1397 0513 9F01     		.2byte	0x19f
 1398 0515 82050000 		.4byte	0x582
 1399 0519 A001     		.2byte	0x1a0
 1400 051b 0A       		.uleb128 0xa
 1401 051c 981E0000 		.4byte	.LASF186
 1402 0520 03       		.byte	0x3
 1403 0521 A001     		.2byte	0x1a0
 1404 0523 A1050000 		.4byte	0x5a1
 1405 0527 0002     		.2byte	0x200
 1406 0529 0A       		.uleb128 0xa
 1407 052a 9E170000 		.4byte	.LASF187
 1408 052e 03       		.byte	0x3
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 163


 1409 052f A101     		.2byte	0x1a1
 1410 0531 A6050000 		.4byte	0x5a6
 1411 0535 2002     		.2byte	0x220
 1412 0537 0B       		.uleb128 0xb
 1413 0538 495000   		.ascii	"IP\000"
 1414 053b 03       		.byte	0x3
 1415 053c A201     		.2byte	0x1a2
 1416 053e CB050000 		.4byte	0x5cb
 1417 0542 0003     		.2byte	0x300
 1418 0544 0A       		.uleb128 0xa
 1419 0545 A8170000 		.4byte	.LASF188
 1420 0549 03       		.byte	0x3
 1421 054a A301     		.2byte	0x1a3
 1422 054c D0050000 		.4byte	0x5d0
 1423 0550 F003     		.2byte	0x3f0
 1424 0552 0A       		.uleb128 0xa
 1425 0553 01020000 		.4byte	.LASF189
 1426 0557 03       		.byte	0x3
 1427 0558 A401     		.2byte	0x1a4
 1428 055a 78050000 		.4byte	0x578
 1429 055e 000E     		.2byte	0xe00
 1430 0560 00       		.byte	0
 1431 0561 0C       		.uleb128 0xc
 1432 0562 78050000 		.4byte	0x578
 1433 0566 71050000 		.4byte	0x571
 1434 056a 0D       		.uleb128 0xd
 1435 056b 71050000 		.4byte	0x571
 1436 056f 07       		.byte	0x7
 1437 0570 00       		.byte	0
 1438 0571 05       		.uleb128 0x5
 1439 0572 04       		.byte	0x4
 1440 0573 07       		.byte	0x7
 1441 0574 3C170000 		.4byte	.LASF190
 1442 0578 0E       		.uleb128 0xe
 1443 0579 9A040000 		.4byte	0x49a
 1444 057d 0E       		.uleb128 0xe
 1445 057e 61050000 		.4byte	0x561
 1446 0582 0C       		.uleb128 0xc
 1447 0583 9A040000 		.4byte	0x49a
 1448 0587 92050000 		.4byte	0x592
 1449 058b 0D       		.uleb128 0xd
 1450 058c 71050000 		.4byte	0x571
 1451 0590 17       		.byte	0x17
 1452 0591 00       		.byte	0
 1453 0592 0E       		.uleb128 0xe
 1454 0593 61050000 		.4byte	0x561
 1455 0597 0E       		.uleb128 0xe
 1456 0598 61050000 		.4byte	0x561
 1457 059c 0E       		.uleb128 0xe
 1458 059d 61050000 		.4byte	0x561
 1459 05a1 0E       		.uleb128 0xe
 1460 05a2 61050000 		.4byte	0x561
 1461 05a6 0C       		.uleb128 0xc
 1462 05a7 9A040000 		.4byte	0x49a
 1463 05ab B6050000 		.4byte	0x5b6
 1464 05af 0D       		.uleb128 0xd
 1465 05b0 71050000 		.4byte	0x571
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 164


 1466 05b4 37       		.byte	0x37
 1467 05b5 00       		.byte	0
 1468 05b6 0C       		.uleb128 0xc
 1469 05b7 C6050000 		.4byte	0x5c6
 1470 05bb C6050000 		.4byte	0x5c6
 1471 05bf 0D       		.uleb128 0xd
 1472 05c0 71050000 		.4byte	0x571
 1473 05c4 EF       		.byte	0xef
 1474 05c5 00       		.byte	0
 1475 05c6 0E       		.uleb128 0xe
 1476 05c7 6E040000 		.4byte	0x46e
 1477 05cb 0E       		.uleb128 0xe
 1478 05cc B6050000 		.4byte	0x5b6
 1479 05d0 0C       		.uleb128 0xc
 1480 05d1 9A040000 		.4byte	0x49a
 1481 05d5 E1050000 		.4byte	0x5e1
 1482 05d9 0F       		.uleb128 0xf
 1483 05da 71050000 		.4byte	0x571
 1484 05de 8302     		.2byte	0x283
 1485 05e0 00       		.byte	0
 1486 05e1 10       		.uleb128 0x10
 1487 05e2 2D1A0000 		.4byte	.LASF191
 1488 05e6 03       		.byte	0x3
 1489 05e7 A501     		.2byte	0x1a5
 1490 05e9 A5040000 		.4byte	0x4a5
 1491 05ed 11       		.uleb128 0x11
 1492 05ee 78050000 		.4byte	0x578
 1493 05f2 0C       		.uleb128 0xc
 1494 05f3 ED050000 		.4byte	0x5ed
 1495 05f7 02060000 		.4byte	0x602
 1496 05fb 0D       		.uleb128 0xd
 1497 05fc 71050000 		.4byte	0x571
 1498 0600 01       		.byte	0x1
 1499 0601 00       		.byte	0
 1500 0602 0C       		.uleb128 0xc
 1501 0603 78050000 		.4byte	0x578
 1502 0607 12060000 		.4byte	0x612
 1503 060b 0D       		.uleb128 0xd
 1504 060c 71050000 		.4byte	0x571
 1505 0610 7F       		.byte	0x7f
 1506 0611 00       		.byte	0
 1507 0612 0C       		.uleb128 0xc
 1508 0613 78050000 		.4byte	0x578
 1509 0617 22060000 		.4byte	0x622
 1510 061b 0D       		.uleb128 0xd
 1511 061c 71050000 		.4byte	0x571
 1512 0620 0F       		.byte	0xf
 1513 0621 00       		.byte	0
 1514 0622 0C       		.uleb128 0xc
 1515 0623 ED050000 		.4byte	0x5ed
 1516 0627 32060000 		.4byte	0x632
 1517 062b 0D       		.uleb128 0xd
 1518 062c 71050000 		.4byte	0x571
 1519 0630 06       		.byte	0x6
 1520 0631 00       		.byte	0
 1521 0632 12       		.uleb128 0x12
 1522 0633 40       		.byte	0x40
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 165


 1523 0634 0A       		.byte	0xa
 1524 0635 27       		.byte	0x27
 1525 0636 77060000 		.4byte	0x677
 1526 063a 13       		.uleb128 0x13
 1527 063b F41B0000 		.4byte	.LASF192
 1528 063f 0A       		.byte	0xa
 1529 0640 28       		.byte	0x28
 1530 0641 78050000 		.4byte	0x578
 1531 0645 00       		.byte	0
 1532 0646 13       		.uleb128 0x13
 1533 0647 04060000 		.4byte	.LASF193
 1534 064b 0A       		.byte	0xa
 1535 064c 29       		.byte	0x29
 1536 064d 7C060000 		.4byte	0x67c
 1537 0651 04       		.byte	0x4
 1538 0652 13       		.uleb128 0x13
 1539 0653 08080000 		.4byte	.LASF194
 1540 0657 0A       		.byte	0xa
 1541 0658 2A       		.byte	0x2a
 1542 0659 78050000 		.4byte	0x578
 1543 065d 20       		.byte	0x20
 1544 065e 13       		.uleb128 0x13
 1545 065f B6210000 		.4byte	.LASF195
 1546 0663 0A       		.byte	0xa
 1547 0664 2B       		.byte	0x2b
 1548 0665 78050000 		.4byte	0x578
 1549 0669 24       		.byte	0x24
 1550 066a 13       		.uleb128 0x13
 1551 066b CF200000 		.4byte	.LASF196
 1552 066f 0A       		.byte	0xa
 1553 0670 2C       		.byte	0x2c
 1554 0671 96060000 		.4byte	0x696
 1555 0675 28       		.byte	0x28
 1556 0676 00       		.byte	0
 1557 0677 0E       		.uleb128 0xe
 1558 0678 22060000 		.4byte	0x622
 1559 067c 11       		.uleb128 0x11
 1560 067d 77060000 		.4byte	0x677
 1561 0681 0C       		.uleb128 0xc
 1562 0682 ED050000 		.4byte	0x5ed
 1563 0686 91060000 		.4byte	0x691
 1564 068a 0D       		.uleb128 0xd
 1565 068b 71050000 		.4byte	0x571
 1566 068f 05       		.byte	0x5
 1567 0690 00       		.byte	0
 1568 0691 0E       		.uleb128 0xe
 1569 0692 81060000 		.4byte	0x681
 1570 0696 11       		.uleb128 0x11
 1571 0697 91060000 		.4byte	0x691
 1572 069b 06       		.uleb128 0x6
 1573 069c FD200000 		.4byte	.LASF197
 1574 06a0 0A       		.byte	0xa
 1575 06a1 2D       		.byte	0x2d
 1576 06a2 32060000 		.4byte	0x632
 1577 06a6 14       		.uleb128 0x14
 1578 06a7 0002     		.2byte	0x200
 1579 06a9 0A       		.byte	0xa
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 166


 1580 06aa 32       		.byte	0x32
 1581 06ab BC060000 		.4byte	0x6bc
 1582 06af 13       		.uleb128 0x13
 1583 06b0 570E0000 		.4byte	.LASF198
 1584 06b4 0A       		.byte	0xa
 1585 06b5 33       		.byte	0x33
 1586 06b6 BC060000 		.4byte	0x6bc
 1587 06ba 00       		.byte	0
 1588 06bb 00       		.byte	0
 1589 06bc 0E       		.uleb128 0xe
 1590 06bd 02060000 		.4byte	0x602
 1591 06c1 06       		.uleb128 0x6
 1592 06c2 14000000 		.4byte	.LASF199
 1593 06c6 0A       		.byte	0xa
 1594 06c7 34       		.byte	0x34
 1595 06c8 A6060000 		.4byte	0x6a6
 1596 06cc 12       		.uleb128 0x12
 1597 06cd 40       		.byte	0x40
 1598 06ce 0A       		.byte	0xa
 1599 06cf 39       		.byte	0x39
 1600 06d0 1D070000 		.4byte	0x71d
 1601 06d4 13       		.uleb128 0x13
 1602 06d5 4F200000 		.4byte	.LASF200
 1603 06d9 0A       		.byte	0xa
 1604 06da 3A       		.byte	0x3a
 1605 06db 78050000 		.4byte	0x578
 1606 06df 00       		.byte	0
 1607 06e0 13       		.uleb128 0x13
 1608 06e1 AA200000 		.4byte	.LASF201
 1609 06e5 0A       		.byte	0xa
 1610 06e6 3B       		.byte	0x3b
 1611 06e7 78050000 		.4byte	0x578
 1612 06eb 04       		.byte	0x4
 1613 06ec 13       		.uleb128 0x13
 1614 06ed 04060000 		.4byte	.LASF193
 1615 06f1 0A       		.byte	0xa
 1616 06f2 3C       		.byte	0x3c
 1617 06f3 22070000 		.4byte	0x722
 1618 06f7 08       		.byte	0x8
 1619 06f8 13       		.uleb128 0x13
 1620 06f9 55200000 		.4byte	.LASF202
 1621 06fd 0A       		.byte	0xa
 1622 06fe 3D       		.byte	0x3d
 1623 06ff ED050000 		.4byte	0x5ed
 1624 0703 20       		.byte	0x20
 1625 0704 13       		.uleb128 0x13
 1626 0705 AF200000 		.4byte	.LASF203
 1627 0709 0A       		.byte	0xa
 1628 070a 3E       		.byte	0x3e
 1629 070b 78050000 		.4byte	0x578
 1630 070f 24       		.byte	0x24
 1631 0710 13       		.uleb128 0x13
 1632 0711 CF200000 		.4byte	.LASF196
 1633 0715 0A       		.byte	0xa
 1634 0716 3F       		.byte	0x3f
 1635 0717 2C070000 		.4byte	0x72c
 1636 071b 28       		.byte	0x28
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 167


 1637 071c 00       		.byte	0
 1638 071d 0E       		.uleb128 0xe
 1639 071e 81060000 		.4byte	0x681
 1640 0722 11       		.uleb128 0x11
 1641 0723 1D070000 		.4byte	0x71d
 1642 0727 0E       		.uleb128 0xe
 1643 0728 81060000 		.4byte	0x681
 1644 072c 11       		.uleb128 0x11
 1645 072d 27070000 		.4byte	0x727
 1646 0731 06       		.uleb128 0x6
 1647 0732 F4060000 		.4byte	.LASF204
 1648 0736 0A       		.byte	0xa
 1649 0737 40       		.byte	0x40
 1650 0738 CC060000 		.4byte	0x6cc
 1651 073c 12       		.uleb128 0x12
 1652 073d 40       		.byte	0x40
 1653 073e 0A       		.byte	0xa
 1654 073f 45       		.byte	0x45
 1655 0740 8D070000 		.4byte	0x78d
 1656 0744 13       		.uleb128 0x13
 1657 0745 4F200000 		.4byte	.LASF200
 1658 0749 0A       		.byte	0xa
 1659 074a 46       		.byte	0x46
 1660 074b ED050000 		.4byte	0x5ed
 1661 074f 00       		.byte	0
 1662 0750 13       		.uleb128 0x13
 1663 0751 AA200000 		.4byte	.LASF201
 1664 0755 0A       		.byte	0xa
 1665 0756 47       		.byte	0x47
 1666 0757 78050000 		.4byte	0x578
 1667 075b 04       		.byte	0x4
 1668 075c 13       		.uleb128 0x13
 1669 075d 04060000 		.4byte	.LASF193
 1670 0761 0A       		.byte	0xa
 1671 0762 48       		.byte	0x48
 1672 0763 92070000 		.4byte	0x792
 1673 0767 08       		.byte	0x8
 1674 0768 13       		.uleb128 0x13
 1675 0769 55200000 		.4byte	.LASF202
 1676 076d 0A       		.byte	0xa
 1677 076e 49       		.byte	0x49
 1678 076f ED050000 		.4byte	0x5ed
 1679 0773 20       		.byte	0x20
 1680 0774 13       		.uleb128 0x13
 1681 0775 AF200000 		.4byte	.LASF203
 1682 0779 0A       		.byte	0xa
 1683 077a 4A       		.byte	0x4a
 1684 077b 78050000 		.4byte	0x578
 1685 077f 24       		.byte	0x24
 1686 0780 13       		.uleb128 0x13
 1687 0781 CF200000 		.4byte	.LASF196
 1688 0785 0A       		.byte	0xa
 1689 0786 4B       		.byte	0x4b
 1690 0787 9C070000 		.4byte	0x79c
 1691 078b 28       		.byte	0x28
 1692 078c 00       		.byte	0
 1693 078d 0E       		.uleb128 0xe
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 168


 1694 078e 81060000 		.4byte	0x681
 1695 0792 11       		.uleb128 0x11
 1696 0793 8D070000 		.4byte	0x78d
 1697 0797 0E       		.uleb128 0xe
 1698 0798 81060000 		.4byte	0x681
 1699 079c 11       		.uleb128 0x11
 1700 079d 97070000 		.4byte	0x797
 1701 07a1 06       		.uleb128 0x6
 1702 07a2 A51F0000 		.4byte	.LASF205
 1703 07a6 0A       		.byte	0xa
 1704 07a7 4C       		.byte	0x4c
 1705 07a8 3C070000 		.4byte	0x73c
 1706 07ac 14       		.uleb128 0x14
 1707 07ad 0054     		.2byte	0x5400
 1708 07af 0A       		.byte	0xa
 1709 07b0 69       		.byte	0x69
 1710 07b1 84080000 		.4byte	0x884
 1711 07b5 15       		.uleb128 0x15
 1712 07b6 475200   		.ascii	"GR\000"
 1713 07b9 0A       		.byte	0xa
 1714 07ba 6A       		.byte	0x6a
 1715 07bb 84080000 		.4byte	0x884
 1716 07bf 00       		.byte	0
 1717 07c0 16       		.uleb128 0x16
 1718 07c1 AE210000 		.4byte	.LASF206
 1719 07c5 0A       		.byte	0xa
 1720 07c6 6B       		.byte	0x6b
 1721 07c7 78050000 		.4byte	0x578
 1722 07cb 0004     		.2byte	0x400
 1723 07cd 16       		.uleb128 0x16
 1724 07ce 04060000 		.4byte	.LASF193
 1725 07d2 0A       		.byte	0xa
 1726 07d3 6C       		.byte	0x6c
 1727 07d4 A9080000 		.4byte	0x8a9
 1728 07d8 0404     		.2byte	0x404
 1729 07da 16       		.uleb128 0x16
 1730 07db 3A010000 		.4byte	.LASF207
 1731 07df 0A       		.byte	0xa
 1732 07e0 6D       		.byte	0x6d
 1733 07e1 BE080000 		.4byte	0x8be
 1734 07e5 0008     		.2byte	0x800
 1735 07e7 16       		.uleb128 0x16
 1736 07e8 920C0000 		.4byte	.LASF208
 1737 07ec 0A       		.byte	0xa
 1738 07ed 6E       		.byte	0x6e
 1739 07ee C3080000 		.4byte	0x8c3
 1740 07f2 0009     		.2byte	0x900
 1741 07f4 16       		.uleb128 0x16
 1742 07f5 07030000 		.4byte	.LASF209
 1743 07f9 0A       		.byte	0xa
 1744 07fa 6F       		.byte	0x6f
 1745 07fb C8080000 		.4byte	0x8c8
 1746 07ff 000A     		.2byte	0xa00
 1747 0801 16       		.uleb128 0x16
 1748 0802 B10B0000 		.4byte	.LASF210
 1749 0806 0A       		.byte	0xa
 1750 0807 70       		.byte	0x70
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 169


 1751 0808 DD080000 		.4byte	0x8dd
 1752 080c 000B     		.2byte	0xb00
 1753 080e 16       		.uleb128 0x16
 1754 080f CF200000 		.4byte	.LASF196
 1755 0813 0A       		.byte	0xa
 1756 0814 71       		.byte	0x71
 1757 0815 ED050000 		.4byte	0x5ed
 1758 0819 FC0B     		.2byte	0xbfc
 1759 081b 16       		.uleb128 0x16
 1760 081c F41B0000 		.4byte	.LASF192
 1761 0820 0A       		.byte	0xa
 1762 0821 72       		.byte	0x72
 1763 0822 E2080000 		.4byte	0x8e2
 1764 0826 000C     		.2byte	0xc00
 1765 0828 16       		.uleb128 0x16
 1766 0829 8A170000 		.4byte	.LASF183
 1767 082d 0A       		.byte	0xa
 1768 082e 73       		.byte	0x73
 1769 082f FC080000 		.4byte	0x8fc
 1770 0833 000E     		.2byte	0xe00
 1771 0835 16       		.uleb128 0x16
 1772 0836 D50A0000 		.4byte	.LASF211
 1773 083a 0A       		.byte	0xa
 1774 083b 74       		.byte	0x74
 1775 083c 78050000 		.4byte	0x578
 1776 0840 0010     		.2byte	0x1000
 1777 0842 16       		.uleb128 0x16
 1778 0843 94170000 		.4byte	.LASF185
 1779 0847 0A       		.byte	0xa
 1780 0848 75       		.byte	0x75
 1781 0849 17090000 		.4byte	0x917
 1782 084d 0410     		.2byte	0x1004
 1783 084f 16       		.uleb128 0x16
 1784 0850 740E0000 		.4byte	.LASF212
 1785 0854 0A       		.byte	0xa
 1786 0855 76       		.byte	0x76
 1787 0856 1C090000 		.4byte	0x91c
 1788 085a 0020     		.2byte	0x2000
 1789 085c 16       		.uleb128 0x16
 1790 085d 20030000 		.4byte	.LASF213
 1791 0861 0A       		.byte	0xa
 1792 0862 77       		.byte	0x77
 1793 0863 2C090000 		.4byte	0x92c
 1794 0867 0040     		.2byte	0x4000
 1795 0869 16       		.uleb128 0x16
 1796 086a 9E170000 		.4byte	.LASF187
 1797 086e 0A       		.byte	0xa
 1798 086f 78       		.byte	0x78
 1799 0870 52090000 		.4byte	0x952
 1800 0874 0048     		.2byte	0x4800
 1801 0876 16       		.uleb128 0x16
 1802 0877 FC110000 		.4byte	.LASF214
 1803 087b 0A       		.byte	0xa
 1804 087c 79       		.byte	0x79
 1805 087d 57090000 		.4byte	0x957
 1806 0881 0050     		.2byte	0x5000
 1807 0883 00       		.byte	0
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 170


 1808 0884 0C       		.uleb128 0xc
 1809 0885 9B060000 		.4byte	0x69b
 1810 0889 94080000 		.4byte	0x894
 1811 088d 0D       		.uleb128 0xd
 1812 088e 71050000 		.4byte	0x571
 1813 0892 0F       		.byte	0xf
 1814 0893 00       		.byte	0
 1815 0894 0C       		.uleb128 0xc
 1816 0895 ED050000 		.4byte	0x5ed
 1817 0899 A4080000 		.4byte	0x8a4
 1818 089d 0D       		.uleb128 0xd
 1819 089e 71050000 		.4byte	0x571
 1820 08a2 FE       		.byte	0xfe
 1821 08a3 00       		.byte	0
 1822 08a4 0E       		.uleb128 0xe
 1823 08a5 94080000 		.4byte	0x894
 1824 08a9 11       		.uleb128 0x11
 1825 08aa A4080000 		.4byte	0x8a4
 1826 08ae 0C       		.uleb128 0xc
 1827 08af 78050000 		.4byte	0x578
 1828 08b3 BE080000 		.4byte	0x8be
 1829 08b7 0D       		.uleb128 0xd
 1830 08b8 71050000 		.4byte	0x571
 1831 08bc 3F       		.byte	0x3f
 1832 08bd 00       		.byte	0
 1833 08be 0E       		.uleb128 0xe
 1834 08bf AE080000 		.4byte	0x8ae
 1835 08c3 0E       		.uleb128 0xe
 1836 08c4 AE080000 		.4byte	0x8ae
 1837 08c8 0E       		.uleb128 0xe
 1838 08c9 AE080000 		.4byte	0x8ae
 1839 08cd 0C       		.uleb128 0xc
 1840 08ce 78050000 		.4byte	0x578
 1841 08d2 DD080000 		.4byte	0x8dd
 1842 08d6 0D       		.uleb128 0xd
 1843 08d7 71050000 		.4byte	0x571
 1844 08db 3E       		.byte	0x3e
 1845 08dc 00       		.byte	0
 1846 08dd 0E       		.uleb128 0xe
 1847 08de CD080000 		.4byte	0x8cd
 1848 08e2 0E       		.uleb128 0xe
 1849 08e3 02060000 		.4byte	0x602
 1850 08e7 0C       		.uleb128 0xc
 1851 08e8 ED050000 		.4byte	0x5ed
 1852 08ec F7080000 		.4byte	0x8f7
 1853 08f0 0D       		.uleb128 0xd
 1854 08f1 71050000 		.4byte	0x571
 1855 08f5 7F       		.byte	0x7f
 1856 08f6 00       		.byte	0
 1857 08f7 0E       		.uleb128 0xe
 1858 08f8 E7080000 		.4byte	0x8e7
 1859 08fc 11       		.uleb128 0x11
 1860 08fd F7080000 		.4byte	0x8f7
 1861 0901 0C       		.uleb128 0xc
 1862 0902 ED050000 		.4byte	0x5ed
 1863 0906 12090000 		.4byte	0x912
 1864 090a 0F       		.uleb128 0xf
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 171


 1865 090b 71050000 		.4byte	0x571
 1866 090f FE03     		.2byte	0x3fe
 1867 0911 00       		.byte	0
 1868 0912 0E       		.uleb128 0xe
 1869 0913 01090000 		.4byte	0x901
 1870 0917 11       		.uleb128 0x11
 1871 0918 12090000 		.4byte	0x912
 1872 091c 0C       		.uleb128 0xc
 1873 091d C1060000 		.4byte	0x6c1
 1874 0921 2C090000 		.4byte	0x92c
 1875 0925 0D       		.uleb128 0xd
 1876 0926 71050000 		.4byte	0x571
 1877 092a 0F       		.byte	0xf
 1878 092b 00       		.byte	0
 1879 092c 0C       		.uleb128 0xc
 1880 092d 31070000 		.4byte	0x731
 1881 0931 3C090000 		.4byte	0x93c
 1882 0935 0D       		.uleb128 0xd
 1883 0936 71050000 		.4byte	0x571
 1884 093a 1F       		.byte	0x1f
 1885 093b 00       		.byte	0
 1886 093c 0C       		.uleb128 0xc
 1887 093d ED050000 		.4byte	0x5ed
 1888 0941 4D090000 		.4byte	0x94d
 1889 0945 0F       		.uleb128 0xf
 1890 0946 71050000 		.4byte	0x571
 1891 094a FF01     		.2byte	0x1ff
 1892 094c 00       		.byte	0
 1893 094d 0E       		.uleb128 0xe
 1894 094e 3C090000 		.4byte	0x93c
 1895 0952 11       		.uleb128 0x11
 1896 0953 4D090000 		.4byte	0x94d
 1897 0957 0C       		.uleb128 0xc
 1898 0958 A1070000 		.4byte	0x7a1
 1899 095c 67090000 		.4byte	0x967
 1900 0960 0D       		.uleb128 0xd
 1901 0961 71050000 		.4byte	0x571
 1902 0965 0F       		.byte	0xf
 1903 0966 00       		.byte	0
 1904 0967 06       		.uleb128 0x6
 1905 0968 F9170000 		.4byte	.LASF215
 1906 096c 0A       		.byte	0xa
 1907 096d 7B       		.byte	0x7b
 1908 096e AC070000 		.4byte	0x7ac
 1909 0972 0C       		.uleb128 0xc
 1910 0973 ED050000 		.4byte	0x5ed
 1911 0977 82090000 		.4byte	0x982
 1912 097b 0D       		.uleb128 0xd
 1913 097c 71050000 		.4byte	0x571
 1914 0980 0F       		.byte	0xf
 1915 0981 00       		.byte	0
 1916 0982 0C       		.uleb128 0xc
 1917 0983 ED050000 		.4byte	0x5ed
 1918 0987 92090000 		.4byte	0x992
 1919 098b 0D       		.uleb128 0xd
 1920 098c 71050000 		.4byte	0x571
 1921 0990 02       		.byte	0x2
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 172


 1922 0991 00       		.byte	0
 1923 0992 0C       		.uleb128 0xc
 1924 0993 ED050000 		.4byte	0x5ed
 1925 0997 A2090000 		.4byte	0x9a2
 1926 099b 0D       		.uleb128 0xd
 1927 099c 71050000 		.4byte	0x571
 1928 09a0 0E       		.byte	0xe
 1929 09a1 00       		.byte	0
 1930 09a2 14       		.uleb128 0x14
 1931 09a3 080F     		.2byte	0xf08
 1932 09a5 0B       		.byte	0xb
 1933 09a6 21       		.byte	0x21
 1934 09a7 2A0C0000 		.4byte	0xc2a
 1935 09ab 13       		.uleb128 0x13
 1936 09ac DE010000 		.4byte	.LASF216
 1937 09b0 0B       		.byte	0xb
 1938 09b1 22       		.byte	0x22
 1939 09b2 78050000 		.4byte	0x578
 1940 09b6 00       		.byte	0
 1941 09b7 13       		.uleb128 0x13
 1942 09b8 021B0000 		.4byte	.LASF217
 1943 09bc 0B       		.byte	0xb
 1944 09bd 23       		.byte	0x23
 1945 09be 78050000 		.4byte	0x578
 1946 09c2 04       		.byte	0x4
 1947 09c3 13       		.uleb128 0x13
 1948 09c4 04060000 		.4byte	.LASF193
 1949 09c8 0B       		.byte	0xb
 1950 09c9 24       		.byte	0x24
 1951 09ca 2F0C0000 		.4byte	0xc2f
 1952 09ce 08       		.byte	0x8
 1953 09cf 13       		.uleb128 0x13
 1954 09d0 24040000 		.4byte	.LASF218
 1955 09d4 0B       		.byte	0xb
 1956 09d5 25       		.byte	0x25
 1957 09d6 78050000 		.4byte	0x578
 1958 09da 10       		.byte	0x10
 1959 09db 13       		.uleb128 0x13
 1960 09dc 68090000 		.4byte	.LASF219
 1961 09e0 0B       		.byte	0xb
 1962 09e1 26       		.byte	0x26
 1963 09e2 78050000 		.4byte	0x578
 1964 09e6 14       		.byte	0x14
 1965 09e7 13       		.uleb128 0x13
 1966 09e8 1D190000 		.4byte	.LASF220
 1967 09ec 0B       		.byte	0xb
 1968 09ed 27       		.byte	0x27
 1969 09ee 78050000 		.4byte	0x578
 1970 09f2 18       		.byte	0x18
 1971 09f3 13       		.uleb128 0x13
 1972 09f4 920B0000 		.4byte	.LASF221
 1973 09f8 0B       		.byte	0xb
 1974 09f9 28       		.byte	0x28
 1975 09fa 78050000 		.4byte	0x578
 1976 09fe 1C       		.byte	0x1c
 1977 09ff 13       		.uleb128 0x13
 1978 0a00 85010000 		.4byte	.LASF222
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 173


 1979 0a04 0B       		.byte	0xb
 1980 0a05 29       		.byte	0x29
 1981 0a06 78050000 		.4byte	0x578
 1982 0a0a 20       		.byte	0x20
 1983 0a0b 13       		.uleb128 0x13
 1984 0a0c A90D0000 		.4byte	.LASF223
 1985 0a10 0B       		.byte	0xb
 1986 0a11 2A       		.byte	0x2a
 1987 0a12 78050000 		.4byte	0x578
 1988 0a16 24       		.byte	0x24
 1989 0a17 13       		.uleb128 0x13
 1990 0a18 CF200000 		.4byte	.LASF196
 1991 0a1c 0B       		.byte	0xb
 1992 0a1d 2B       		.byte	0x2b
 1993 0a1e 490C0000 		.4byte	0xc49
 1994 0a22 28       		.byte	0x28
 1995 0a23 13       		.uleb128 0x13
 1996 0a24 6E1C0000 		.4byte	.LASF224
 1997 0a28 0B       		.byte	0xb
 1998 0a29 2C       		.byte	0x2c
 1999 0a2a 4E0C0000 		.4byte	0xc4e
 2000 0a2e 80       		.byte	0x80
 2001 0a2f 13       		.uleb128 0x13
 2002 0a30 8A170000 		.4byte	.LASF183
 2003 0a34 0B       		.byte	0xb
 2004 0a35 2D       		.byte	0x2d
 2005 0a36 580C0000 		.4byte	0xc58
 2006 0a3a C0       		.byte	0xc0
 2007 0a3b 16       		.uleb128 0x16
 2008 0a3c 6C190000 		.4byte	.LASF225
 2009 0a40 0B       		.byte	0xb
 2010 0a41 2E       		.byte	0x2e
 2011 0a42 620C0000 		.4byte	0xc62
 2012 0a46 0001     		.2byte	0x100
 2013 0a48 16       		.uleb128 0x16
 2014 0a49 94170000 		.4byte	.LASF185
 2015 0a4d 0B       		.byte	0xb
 2016 0a4e 2F       		.byte	0x2f
 2017 0a4f 6C0C0000 		.4byte	0xc6c
 2018 0a53 4001     		.2byte	0x140
 2019 0a55 16       		.uleb128 0x16
 2020 0a56 B1120000 		.4byte	.LASF226
 2021 0a5a 0B       		.byte	0xb
 2022 0a5b 30       		.byte	0x30
 2023 0a5c 760C0000 		.4byte	0xc76
 2024 0a60 8001     		.2byte	0x180
 2025 0a62 16       		.uleb128 0x16
 2026 0a63 9E170000 		.4byte	.LASF187
 2027 0a67 0B       		.byte	0xb
 2028 0a68 31       		.byte	0x31
 2029 0a69 800C0000 		.4byte	0xc80
 2030 0a6d C001     		.2byte	0x1c0
 2031 0a6f 16       		.uleb128 0x16
 2032 0a70 7D000000 		.4byte	.LASF227
 2033 0a74 0B       		.byte	0xb
 2034 0a75 32       		.byte	0x32
 2035 0a76 ED050000 		.4byte	0x5ed
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 174


 2036 0a7a 0002     		.2byte	0x200
 2037 0a7c 16       		.uleb128 0x16
 2038 0a7d 221C0000 		.4byte	.LASF228
 2039 0a81 0B       		.byte	0xb
 2040 0a82 33       		.byte	0x33
 2041 0a83 ED050000 		.4byte	0x5ed
 2042 0a87 0402     		.2byte	0x204
 2043 0a89 16       		.uleb128 0x16
 2044 0a8a EA020000 		.4byte	.LASF229
 2045 0a8e 0B       		.byte	0xb
 2046 0a8f 34       		.byte	0x34
 2047 0a90 ED050000 		.4byte	0x5ed
 2048 0a94 0802     		.2byte	0x208
 2049 0a96 16       		.uleb128 0x16
 2050 0a97 760F0000 		.4byte	.LASF230
 2051 0a9b 0B       		.byte	0xb
 2052 0a9c 35       		.byte	0x35
 2053 0a9d ED050000 		.4byte	0x5ed
 2054 0aa1 0C02     		.2byte	0x20c
 2055 0aa3 16       		.uleb128 0x16
 2056 0aa4 870D0000 		.4byte	.LASF231
 2057 0aa8 0B       		.byte	0xb
 2058 0aa9 36       		.byte	0x36
 2059 0aaa 78050000 		.4byte	0x578
 2060 0aae 1002     		.2byte	0x210
 2061 0ab0 16       		.uleb128 0x16
 2062 0ab1 6D040000 		.4byte	.LASF232
 2063 0ab5 0B       		.byte	0xb
 2064 0ab6 37       		.byte	0x37
 2065 0ab7 78050000 		.4byte	0x578
 2066 0abb 1402     		.2byte	0x214
 2067 0abd 16       		.uleb128 0x16
 2068 0abe 70130000 		.4byte	.LASF233
 2069 0ac2 0B       		.byte	0xb
 2070 0ac3 38       		.byte	0x38
 2071 0ac4 78050000 		.4byte	0x578
 2072 0ac8 1802     		.2byte	0x218
 2073 0aca 16       		.uleb128 0x16
 2074 0acb B71A0000 		.4byte	.LASF234
 2075 0acf 0B       		.byte	0xb
 2076 0ad0 39       		.byte	0x39
 2077 0ad1 ED050000 		.4byte	0x5ed
 2078 0ad5 1C02     		.2byte	0x21c
 2079 0ad7 16       		.uleb128 0x16
 2080 0ad8 E5030000 		.4byte	.LASF235
 2081 0adc 0B       		.byte	0xb
 2082 0add 3A       		.byte	0x3a
 2083 0ade 78050000 		.4byte	0x578
 2084 0ae2 2002     		.2byte	0x220
 2085 0ae4 16       		.uleb128 0x16
 2086 0ae5 620E0000 		.4byte	.LASF236
 2087 0ae9 0B       		.byte	0xb
 2088 0aea 3B       		.byte	0x3b
 2089 0aeb 78050000 		.4byte	0x578
 2090 0aef 2402     		.2byte	0x224
 2091 0af1 16       		.uleb128 0x16
 2092 0af2 D11D0000 		.4byte	.LASF237
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 175


 2093 0af6 0B       		.byte	0xb
 2094 0af7 3C       		.byte	0x3c
 2095 0af8 78050000 		.4byte	0x578
 2096 0afc 2802     		.2byte	0x228
 2097 0afe 16       		.uleb128 0x16
 2098 0aff 06180000 		.4byte	.LASF238
 2099 0b03 0B       		.byte	0xb
 2100 0b04 3D       		.byte	0x3d
 2101 0b05 ED050000 		.4byte	0x5ed
 2102 0b09 2C02     		.2byte	0x22c
 2103 0b0b 16       		.uleb128 0x16
 2104 0b0c 1B130000 		.4byte	.LASF239
 2105 0b10 0B       		.byte	0xb
 2106 0b11 3E       		.byte	0x3e
 2107 0b12 78050000 		.4byte	0x578
 2108 0b16 3002     		.2byte	0x230
 2109 0b18 16       		.uleb128 0x16
 2110 0b19 97100000 		.4byte	.LASF240
 2111 0b1d 0B       		.byte	0xb
 2112 0b1e 3F       		.byte	0x3f
 2113 0b1f 78050000 		.4byte	0x578
 2114 0b23 3402     		.2byte	0x234
 2115 0b25 16       		.uleb128 0x16
 2116 0b26 720B0000 		.4byte	.LASF241
 2117 0b2a 0B       		.byte	0xb
 2118 0b2b 40       		.byte	0x40
 2119 0b2c 78050000 		.4byte	0x578
 2120 0b30 3802     		.2byte	0x238
 2121 0b32 16       		.uleb128 0x16
 2122 0b33 50000000 		.4byte	.LASF242
 2123 0b37 0B       		.byte	0xb
 2124 0b38 41       		.byte	0x41
 2125 0b39 ED050000 		.4byte	0x5ed
 2126 0b3d 3C02     		.2byte	0x23c
 2127 0b3f 16       		.uleb128 0x16
 2128 0b40 4A020000 		.4byte	.LASF243
 2129 0b44 0B       		.byte	0xb
 2130 0b45 42       		.byte	0x42
 2131 0b46 ED050000 		.4byte	0x5ed
 2132 0b4a 4002     		.2byte	0x240
 2133 0b4c 16       		.uleb128 0x16
 2134 0b4d A8170000 		.4byte	.LASF188
 2135 0b51 0B       		.byte	0xb
 2136 0b52 43       		.byte	0x43
 2137 0b53 8A0C0000 		.4byte	0xc8a
 2138 0b57 4402     		.2byte	0x244
 2139 0b59 16       		.uleb128 0x16
 2140 0b5a 490A0000 		.4byte	.LASF244
 2141 0b5e 0B       		.byte	0xb
 2142 0b5f 44       		.byte	0x44
 2143 0b60 78050000 		.4byte	0x578
 2144 0b64 8002     		.2byte	0x280
 2145 0b66 16       		.uleb128 0x16
 2146 0b67 B2170000 		.4byte	.LASF245
 2147 0b6b 0B       		.byte	0xb
 2148 0b6c 45       		.byte	0x45
 2149 0b6d 940C0000 		.4byte	0xc94
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 176


 2150 0b71 8402     		.2byte	0x284
 2151 0b73 16       		.uleb128 0x16
 2152 0b74 4C040000 		.4byte	.LASF246
 2153 0b78 0B       		.byte	0xb
 2154 0b79 46       		.byte	0x46
 2155 0b7a ED050000 		.4byte	0x5ed
 2156 0b7e 9002     		.2byte	0x290
 2157 0b80 16       		.uleb128 0x16
 2158 0b81 D9080000 		.4byte	.LASF247
 2159 0b85 0B       		.byte	0xb
 2160 0b86 47       		.byte	0x47
 2161 0b87 9E0C0000 		.4byte	0xc9e
 2162 0b8b 9402     		.2byte	0x294
 2163 0b8d 16       		.uleb128 0x16
 2164 0b8e F6200000 		.4byte	.LASF248
 2165 0b92 0B       		.byte	0xb
 2166 0b93 48       		.byte	0x48
 2167 0b94 ED050000 		.4byte	0x5ed
 2168 0b98 A002     		.2byte	0x2a0
 2169 0b9a 16       		.uleb128 0x16
 2170 0b9b E10F0000 		.4byte	.LASF249
 2171 0b9f 0B       		.byte	0xb
 2172 0ba0 49       		.byte	0x49
 2173 0ba1 ED050000 		.4byte	0x5ed
 2174 0ba5 A402     		.2byte	0x2a4
 2175 0ba7 16       		.uleb128 0x16
 2176 0ba8 CB170000 		.4byte	.LASF250
 2177 0bac 0B       		.byte	0xb
 2178 0bad 4A       		.byte	0x4a
 2179 0bae A80C0000 		.4byte	0xca8
 2180 0bb2 A802     		.2byte	0x2a8
 2181 0bb4 16       		.uleb128 0x16
 2182 0bb5 161C0000 		.4byte	.LASF251
 2183 0bb9 0B       		.byte	0xb
 2184 0bba 4B       		.byte	0x4b
 2185 0bbb 78050000 		.4byte	0x578
 2186 0bbf 0003     		.2byte	0x300
 2187 0bc1 16       		.uleb128 0x16
 2188 0bc2 1C140000 		.4byte	.LASF252
 2189 0bc6 0B       		.byte	0xb
 2190 0bc7 4C       		.byte	0x4c
 2191 0bc8 78050000 		.4byte	0x578
 2192 0bcc 0403     		.2byte	0x304
 2193 0bce 16       		.uleb128 0x16
 2194 0bcf 8E210000 		.4byte	.LASF253
 2195 0bd3 0B       		.byte	0xb
 2196 0bd4 4D       		.byte	0x4d
 2197 0bd5 C20C0000 		.4byte	0xcc2
 2198 0bd9 0803     		.2byte	0x308
 2199 0bdb 16       		.uleb128 0x16
 2200 0bdc DD1F0000 		.4byte	.LASF254
 2201 0be0 0B       		.byte	0xb
 2202 0be1 4E       		.byte	0x4e
 2203 0be2 78050000 		.4byte	0x578
 2204 0be6 4003     		.2byte	0x340
 2205 0be8 16       		.uleb128 0x16
 2206 0be9 1B180000 		.4byte	.LASF255
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 177


 2207 0bed 0B       		.byte	0xb
 2208 0bee 4F       		.byte	0x4f
 2209 0bef 78050000 		.4byte	0x578
 2210 0bf3 4403     		.2byte	0x344
 2211 0bf5 16       		.uleb128 0x16
 2212 0bf6 3D200000 		.4byte	.LASF256
 2213 0bfa 0B       		.byte	0xb
 2214 0bfb 50       		.byte	0x50
 2215 0bfc ED050000 		.4byte	0x5ed
 2216 0c00 4803     		.2byte	0x348
 2217 0c02 16       		.uleb128 0x16
 2218 0c03 FC1D0000 		.4byte	.LASF257
 2219 0c07 0B       		.byte	0xb
 2220 0c08 51       		.byte	0x51
 2221 0c09 DD0C0000 		.4byte	0xcdd
 2222 0c0d 4C03     		.2byte	0x34c
 2223 0c0f 16       		.uleb128 0x16
 2224 0c10 2E1D0000 		.4byte	.LASF258
 2225 0c14 0B       		.byte	0xb
 2226 0c15 52       		.byte	0x52
 2227 0c16 78050000 		.4byte	0x578
 2228 0c1a 000F     		.2byte	0xf00
 2229 0c1c 16       		.uleb128 0x16
 2230 0c1d 381D0000 		.4byte	.LASF259
 2231 0c21 0B       		.byte	0xb
 2232 0c22 53       		.byte	0x53
 2233 0c23 78050000 		.4byte	0x578
 2234 0c27 040F     		.2byte	0xf04
 2235 0c29 00       		.byte	0
 2236 0c2a 0E       		.uleb128 0xe
 2237 0c2b F2050000 		.4byte	0x5f2
 2238 0c2f 11       		.uleb128 0x11
 2239 0c30 2A0C0000 		.4byte	0xc2a
 2240 0c34 0C       		.uleb128 0xc
 2241 0c35 ED050000 		.4byte	0x5ed
 2242 0c39 440C0000 		.4byte	0xc44
 2243 0c3d 0D       		.uleb128 0xd
 2244 0c3e 71050000 		.4byte	0x571
 2245 0c42 15       		.byte	0x15
 2246 0c43 00       		.byte	0
 2247 0c44 0E       		.uleb128 0xe
 2248 0c45 340C0000 		.4byte	0xc34
 2249 0c49 11       		.uleb128 0x11
 2250 0c4a 440C0000 		.4byte	0xc44
 2251 0c4e 0E       		.uleb128 0xe
 2252 0c4f 12060000 		.4byte	0x612
 2253 0c53 0E       		.uleb128 0xe
 2254 0c54 72090000 		.4byte	0x972
 2255 0c58 11       		.uleb128 0x11
 2256 0c59 530C0000 		.4byte	0xc53
 2257 0c5d 0E       		.uleb128 0xe
 2258 0c5e 72090000 		.4byte	0x972
 2259 0c62 11       		.uleb128 0x11
 2260 0c63 5D0C0000 		.4byte	0xc5d
 2261 0c67 0E       		.uleb128 0xe
 2262 0c68 72090000 		.4byte	0x972
 2263 0c6c 11       		.uleb128 0x11
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 178


 2264 0c6d 670C0000 		.4byte	0xc67
 2265 0c71 0E       		.uleb128 0xe
 2266 0c72 72090000 		.4byte	0x972
 2267 0c76 11       		.uleb128 0x11
 2268 0c77 710C0000 		.4byte	0xc71
 2269 0c7b 0E       		.uleb128 0xe
 2270 0c7c 72090000 		.4byte	0x972
 2271 0c80 11       		.uleb128 0x11
 2272 0c81 7B0C0000 		.4byte	0xc7b
 2273 0c85 0E       		.uleb128 0xe
 2274 0c86 92090000 		.4byte	0x992
 2275 0c8a 11       		.uleb128 0x11
 2276 0c8b 850C0000 		.4byte	0xc85
 2277 0c8f 0E       		.uleb128 0xe
 2278 0c90 82090000 		.4byte	0x982
 2279 0c94 11       		.uleb128 0x11
 2280 0c95 8F0C0000 		.4byte	0xc8f
 2281 0c99 0E       		.uleb128 0xe
 2282 0c9a 82090000 		.4byte	0x982
 2283 0c9e 11       		.uleb128 0x11
 2284 0c9f 990C0000 		.4byte	0xc99
 2285 0ca3 0E       		.uleb128 0xe
 2286 0ca4 340C0000 		.4byte	0xc34
 2287 0ca8 11       		.uleb128 0x11
 2288 0ca9 A30C0000 		.4byte	0xca3
 2289 0cad 0C       		.uleb128 0xc
 2290 0cae ED050000 		.4byte	0x5ed
 2291 0cb2 BD0C0000 		.4byte	0xcbd
 2292 0cb6 0D       		.uleb128 0xd
 2293 0cb7 71050000 		.4byte	0x571
 2294 0cbb 0D       		.byte	0xd
 2295 0cbc 00       		.byte	0
 2296 0cbd 0E       		.uleb128 0xe
 2297 0cbe AD0C0000 		.4byte	0xcad
 2298 0cc2 11       		.uleb128 0x11
 2299 0cc3 BD0C0000 		.4byte	0xcbd
 2300 0cc7 0C       		.uleb128 0xc
 2301 0cc8 ED050000 		.4byte	0x5ed
 2302 0ccc D80C0000 		.4byte	0xcd8
 2303 0cd0 0F       		.uleb128 0xf
 2304 0cd1 71050000 		.4byte	0x571
 2305 0cd5 EC02     		.2byte	0x2ec
 2306 0cd7 00       		.byte	0
 2307 0cd8 0E       		.uleb128 0xe
 2308 0cd9 C70C0000 		.4byte	0xcc7
 2309 0cdd 11       		.uleb128 0x11
 2310 0cde D80C0000 		.4byte	0xcd8
 2311 0ce2 06       		.uleb128 0x6
 2312 0ce3 9D0D0000 		.4byte	.LASF260
 2313 0ce7 0B       		.byte	0xb
 2314 0ce8 54       		.byte	0x54
 2315 0ce9 A2090000 		.4byte	0x9a2
 2316 0ced 10       		.uleb128 0x10
 2317 0cee 32060000 		.4byte	.LASF261
 2318 0cf2 0C       		.byte	0xc
 2319 0cf3 5206     		.2byte	0x652
 2320 0cf5 E20C0000 		.4byte	0xce2
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 179


 2321 0cf9 05       		.uleb128 0x5
 2322 0cfa 08       		.byte	0x8
 2323 0cfb 04       		.byte	0x4
 2324 0cfc DB150000 		.4byte	.LASF262
 2325 0d00 12       		.uleb128 0x12
 2326 0d01 B8       		.byte	0xb8
 2327 0d02 0D       		.byte	0xd
 2328 0d03 34       		.byte	0x34
 2329 0d04 11110000 		.4byte	0x1111
 2330 0d08 13       		.uleb128 0x13
 2331 0d09 FD020000 		.4byte	.LASF263
 2332 0d0d 0D       		.byte	0xd
 2333 0d0e 37       		.byte	0x37
 2334 0d0f 9A040000 		.4byte	0x49a
 2335 0d13 00       		.byte	0
 2336 0d14 13       		.uleb128 0x13
 2337 0d15 0F080000 		.4byte	.LASF264
 2338 0d19 0D       		.byte	0xd
 2339 0d1a 38       		.byte	0x38
 2340 0d1b 9A040000 		.4byte	0x49a
 2341 0d1f 04       		.byte	0x4
 2342 0d20 13       		.uleb128 0x13
 2343 0d21 C6010000 		.4byte	.LASF265
 2344 0d25 0D       		.byte	0xd
 2345 0d26 39       		.byte	0x39
 2346 0d27 9A040000 		.4byte	0x49a
 2347 0d2b 08       		.byte	0x8
 2348 0d2c 13       		.uleb128 0x13
 2349 0d2d 661C0000 		.4byte	.LASF266
 2350 0d31 0D       		.byte	0xd
 2351 0d32 3A       		.byte	0x3a
 2352 0d33 9A040000 		.4byte	0x49a
 2353 0d37 0C       		.byte	0xc
 2354 0d38 13       		.uleb128 0x13
 2355 0d39 C9180000 		.4byte	.LASF267
 2356 0d3d 0D       		.byte	0xd
 2357 0d3e 3B       		.byte	0x3b
 2358 0d3f 9A040000 		.4byte	0x49a
 2359 0d43 10       		.byte	0x10
 2360 0d44 13       		.uleb128 0x13
 2361 0d45 93120000 		.4byte	.LASF268
 2362 0d49 0D       		.byte	0xd
 2363 0d4a 3C       		.byte	0x3c
 2364 0d4b 9A040000 		.4byte	0x49a
 2365 0d4f 14       		.byte	0x14
 2366 0d50 13       		.uleb128 0x13
 2367 0d51 FF0B0000 		.4byte	.LASF269
 2368 0d55 0D       		.byte	0xd
 2369 0d56 3D       		.byte	0x3d
 2370 0d57 9A040000 		.4byte	0x49a
 2371 0d5b 18       		.byte	0x18
 2372 0d5c 13       		.uleb128 0x13
 2373 0d5d A1200000 		.4byte	.LASF270
 2374 0d61 0D       		.byte	0xd
 2375 0d62 3E       		.byte	0x3e
 2376 0d63 9A040000 		.4byte	0x49a
 2377 0d67 1C       		.byte	0x1c
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 180


 2378 0d68 13       		.uleb128 0x13
 2379 0d69 2D110000 		.4byte	.LASF271
 2380 0d6d 0D       		.byte	0xd
 2381 0d6e 3F       		.byte	0x3f
 2382 0d6f 9A040000 		.4byte	0x49a
 2383 0d73 20       		.byte	0x20
 2384 0d74 13       		.uleb128 0x13
 2385 0d75 44110000 		.4byte	.LASF272
 2386 0d79 0D       		.byte	0xd
 2387 0d7a 40       		.byte	0x40
 2388 0d7b 9A040000 		.4byte	0x49a
 2389 0d7f 24       		.byte	0x24
 2390 0d80 13       		.uleb128 0x13
 2391 0d81 54180000 		.4byte	.LASF273
 2392 0d85 0D       		.byte	0xd
 2393 0d86 43       		.byte	0x43
 2394 0d87 6E040000 		.4byte	0x46e
 2395 0d8b 28       		.byte	0x28
 2396 0d8c 13       		.uleb128 0x13
 2397 0d8d C7070000 		.4byte	.LASF274
 2398 0d91 0D       		.byte	0xd
 2399 0d92 44       		.byte	0x44
 2400 0d93 6E040000 		.4byte	0x46e
 2401 0d97 29       		.byte	0x29
 2402 0d98 13       		.uleb128 0x13
 2403 0d99 BA160000 		.4byte	.LASF275
 2404 0d9d 0D       		.byte	0xd
 2405 0d9e 45       		.byte	0x45
 2406 0d9f 6E040000 		.4byte	0x46e
 2407 0da3 2A       		.byte	0x2a
 2408 0da4 13       		.uleb128 0x13
 2409 0da5 A9180000 		.4byte	.LASF276
 2410 0da9 0D       		.byte	0xd
 2411 0daa 46       		.byte	0x46
 2412 0dab 6E040000 		.4byte	0x46e
 2413 0daf 2B       		.byte	0x2b
 2414 0db0 13       		.uleb128 0x13
 2415 0db1 6E180000 		.4byte	.LASF277
 2416 0db5 0D       		.byte	0xd
 2417 0db6 47       		.byte	0x47
 2418 0db7 6E040000 		.4byte	0x46e
 2419 0dbb 2C       		.byte	0x2c
 2420 0dbc 13       		.uleb128 0x13
 2421 0dbd 591B0000 		.4byte	.LASF278
 2422 0dc1 0D       		.byte	0xd
 2423 0dc2 48       		.byte	0x48
 2424 0dc3 6E040000 		.4byte	0x46e
 2425 0dc7 2D       		.byte	0x2d
 2426 0dc8 13       		.uleb128 0x13
 2427 0dc9 34220000 		.4byte	.LASF279
 2428 0dcd 0D       		.byte	0xd
 2429 0dce 49       		.byte	0x49
 2430 0dcf 6E040000 		.4byte	0x46e
 2431 0dd3 2E       		.byte	0x2e
 2432 0dd4 13       		.uleb128 0x13
 2433 0dd5 5B200000 		.4byte	.LASF280
 2434 0dd9 0D       		.byte	0xd
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 181


 2435 0dda 4A       		.byte	0x4a
 2436 0ddb 6E040000 		.4byte	0x46e
 2437 0ddf 2F       		.byte	0x2f
 2438 0de0 13       		.uleb128 0x13
 2439 0de1 E0050000 		.4byte	.LASF281
 2440 0de5 0D       		.byte	0xd
 2441 0de6 4B       		.byte	0x4b
 2442 0de7 6E040000 		.4byte	0x46e
 2443 0deb 30       		.byte	0x30
 2444 0dec 13       		.uleb128 0x13
 2445 0ded 11140000 		.4byte	.LASF282
 2446 0df1 0D       		.byte	0xd
 2447 0df2 4E       		.byte	0x4e
 2448 0df3 6E040000 		.4byte	0x46e
 2449 0df7 31       		.byte	0x31
 2450 0df8 13       		.uleb128 0x13
 2451 0df9 B91F0000 		.4byte	.LASF283
 2452 0dfd 0D       		.byte	0xd
 2453 0dfe 4F       		.byte	0x4f
 2454 0dff 6E040000 		.4byte	0x46e
 2455 0e03 32       		.byte	0x32
 2456 0e04 13       		.uleb128 0x13
 2457 0e05 3C130000 		.4byte	.LASF284
 2458 0e09 0D       		.byte	0xd
 2459 0e0a 50       		.byte	0x50
 2460 0e0b 6E040000 		.4byte	0x46e
 2461 0e0f 33       		.byte	0x33
 2462 0e10 13       		.uleb128 0x13
 2463 0e11 460E0000 		.4byte	.LASF285
 2464 0e15 0D       		.byte	0xd
 2465 0e16 51       		.byte	0x51
 2466 0e17 6E040000 		.4byte	0x46e
 2467 0e1b 34       		.byte	0x34
 2468 0e1c 13       		.uleb128 0x13
 2469 0e1d 00090000 		.4byte	.LASF286
 2470 0e21 0D       		.byte	0xd
 2471 0e22 52       		.byte	0x52
 2472 0e23 79040000 		.4byte	0x479
 2473 0e27 36       		.byte	0x36
 2474 0e28 13       		.uleb128 0x13
 2475 0e29 27030000 		.4byte	.LASF287
 2476 0e2d 0D       		.byte	0xd
 2477 0e2e 53       		.byte	0x53
 2478 0e2f 79040000 		.4byte	0x479
 2479 0e33 38       		.byte	0x38
 2480 0e34 13       		.uleb128 0x13
 2481 0e35 8E030000 		.4byte	.LASF288
 2482 0e39 0D       		.byte	0xd
 2483 0e3a 54       		.byte	0x54
 2484 0e3b 79040000 		.4byte	0x479
 2485 0e3f 3A       		.byte	0x3a
 2486 0e40 13       		.uleb128 0x13
 2487 0e41 DB020000 		.4byte	.LASF289
 2488 0e45 0D       		.byte	0xd
 2489 0e46 55       		.byte	0x55
 2490 0e47 6E040000 		.4byte	0x46e
 2491 0e4b 3C       		.byte	0x3c
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 182


 2492 0e4c 13       		.uleb128 0x13
 2493 0e4d B50A0000 		.4byte	.LASF290
 2494 0e51 0D       		.byte	0xd
 2495 0e52 56       		.byte	0x56
 2496 0e53 6E040000 		.4byte	0x46e
 2497 0e57 3D       		.byte	0x3d
 2498 0e58 13       		.uleb128 0x13
 2499 0e59 97160000 		.4byte	.LASF291
 2500 0e5d 0D       		.byte	0xd
 2501 0e5e 57       		.byte	0x57
 2502 0e5f 6E040000 		.4byte	0x46e
 2503 0e63 3E       		.byte	0x3e
 2504 0e64 13       		.uleb128 0x13
 2505 0e65 3F1B0000 		.4byte	.LASF292
 2506 0e69 0D       		.byte	0xd
 2507 0e6a 58       		.byte	0x58
 2508 0e6b 6E040000 		.4byte	0x46e
 2509 0e6f 3F       		.byte	0x3f
 2510 0e70 13       		.uleb128 0x13
 2511 0e71 55020000 		.4byte	.LASF293
 2512 0e75 0D       		.byte	0xd
 2513 0e76 59       		.byte	0x59
 2514 0e77 6E040000 		.4byte	0x46e
 2515 0e7b 40       		.byte	0x40
 2516 0e7c 13       		.uleb128 0x13
 2517 0e7d 7B1A0000 		.4byte	.LASF294
 2518 0e81 0D       		.byte	0xd
 2519 0e82 5A       		.byte	0x5a
 2520 0e83 6E040000 		.4byte	0x46e
 2521 0e87 41       		.byte	0x41
 2522 0e88 13       		.uleb128 0x13
 2523 0e89 331F0000 		.4byte	.LASF295
 2524 0e8d 0D       		.byte	0xd
 2525 0e8e 5B       		.byte	0x5b
 2526 0e8f 6E040000 		.4byte	0x46e
 2527 0e93 42       		.byte	0x42
 2528 0e94 13       		.uleb128 0x13
 2529 0e95 60150000 		.4byte	.LASF296
 2530 0e99 0D       		.byte	0xd
 2531 0e9a 5C       		.byte	0x5c
 2532 0e9b 6E040000 		.4byte	0x46e
 2533 0e9f 43       		.byte	0x43
 2534 0ea0 13       		.uleb128 0x13
 2535 0ea1 4F0F0000 		.4byte	.LASF297
 2536 0ea5 0D       		.byte	0xd
 2537 0ea6 5D       		.byte	0x5d
 2538 0ea7 6E040000 		.4byte	0x46e
 2539 0eab 44       		.byte	0x44
 2540 0eac 13       		.uleb128 0x13
 2541 0ead B7180000 		.4byte	.LASF298
 2542 0eb1 0D       		.byte	0xd
 2543 0eb2 5E       		.byte	0x5e
 2544 0eb3 9A040000 		.4byte	0x49a
 2545 0eb7 48       		.byte	0x48
 2546 0eb8 13       		.uleb128 0x13
 2547 0eb9 76040000 		.4byte	.LASF299
 2548 0ebd 0D       		.byte	0xd
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 183


 2549 0ebe 5F       		.byte	0x5f
 2550 0ebf 9A040000 		.4byte	0x49a
 2551 0ec3 4C       		.byte	0x4c
 2552 0ec4 13       		.uleb128 0x13
 2553 0ec5 111F0000 		.4byte	.LASF300
 2554 0ec9 0D       		.byte	0xd
 2555 0eca 60       		.byte	0x60
 2556 0ecb 6E040000 		.4byte	0x46e
 2557 0ecf 50       		.byte	0x50
 2558 0ed0 13       		.uleb128 0x13
 2559 0ed1 600B0000 		.4byte	.LASF301
 2560 0ed5 0D       		.byte	0xd
 2561 0ed6 61       		.byte	0x61
 2562 0ed7 6E040000 		.4byte	0x46e
 2563 0edb 51       		.byte	0x51
 2564 0edc 13       		.uleb128 0x13
 2565 0edd 89080000 		.4byte	.LASF302
 2566 0ee1 0D       		.byte	0xd
 2567 0ee2 62       		.byte	0x62
 2568 0ee3 6E040000 		.4byte	0x46e
 2569 0ee7 52       		.byte	0x52
 2570 0ee8 13       		.uleb128 0x13
 2571 0ee9 D5070000 		.4byte	.LASF303
 2572 0eed 0D       		.byte	0xd
 2573 0eee 63       		.byte	0x63
 2574 0eef 6E040000 		.4byte	0x46e
 2575 0ef3 53       		.byte	0x53
 2576 0ef4 13       		.uleb128 0x13
 2577 0ef5 071E0000 		.4byte	.LASF304
 2578 0ef9 0D       		.byte	0xd
 2579 0efa 64       		.byte	0x64
 2580 0efb 6E040000 		.4byte	0x46e
 2581 0eff 54       		.byte	0x54
 2582 0f00 13       		.uleb128 0x13
 2583 0f01 9D0B0000 		.4byte	.LASF305
 2584 0f05 0D       		.byte	0xd
 2585 0f06 65       		.byte	0x65
 2586 0f07 6E040000 		.4byte	0x46e
 2587 0f0b 55       		.byte	0x55
 2588 0f0c 13       		.uleb128 0x13
 2589 0f0d 00000000 		.4byte	.LASF306
 2590 0f11 0D       		.byte	0xd
 2591 0f12 66       		.byte	0x66
 2592 0f13 6E040000 		.4byte	0x46e
 2593 0f17 56       		.byte	0x56
 2594 0f18 13       		.uleb128 0x13
 2595 0f19 970E0000 		.4byte	.LASF307
 2596 0f1d 0D       		.byte	0xd
 2597 0f1e 67       		.byte	0x67
 2598 0f1f 6E040000 		.4byte	0x46e
 2599 0f23 57       		.byte	0x57
 2600 0f24 13       		.uleb128 0x13
 2601 0f25 970A0000 		.4byte	.LASF308
 2602 0f29 0D       		.byte	0xd
 2603 0f2a 68       		.byte	0x68
 2604 0f2b 6E040000 		.4byte	0x46e
 2605 0f2f 58       		.byte	0x58
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 184


 2606 0f30 13       		.uleb128 0x13
 2607 0f31 0D210000 		.4byte	.LASF309
 2608 0f35 0D       		.byte	0xd
 2609 0f36 69       		.byte	0x69
 2610 0f37 6E040000 		.4byte	0x46e
 2611 0f3b 59       		.byte	0x59
 2612 0f3c 13       		.uleb128 0x13
 2613 0f3d 381E0000 		.4byte	.LASF310
 2614 0f41 0D       		.byte	0xd
 2615 0f42 6E       		.byte	0x6e
 2616 0f43 84040000 		.4byte	0x484
 2617 0f47 5A       		.byte	0x5a
 2618 0f48 13       		.uleb128 0x13
 2619 0f49 F8010000 		.4byte	.LASF311
 2620 0f4d 0D       		.byte	0xd
 2621 0f4e 6F       		.byte	0x6f
 2622 0f4f 84040000 		.4byte	0x484
 2623 0f53 5C       		.byte	0x5c
 2624 0f54 13       		.uleb128 0x13
 2625 0f55 35110000 		.4byte	.LASF312
 2626 0f59 0D       		.byte	0xd
 2627 0f5a 70       		.byte	0x70
 2628 0f5b 6E040000 		.4byte	0x46e
 2629 0f5f 5E       		.byte	0x5e
 2630 0f60 13       		.uleb128 0x13
 2631 0f61 C71F0000 		.4byte	.LASF313
 2632 0f65 0D       		.byte	0xd
 2633 0f66 71       		.byte	0x71
 2634 0f67 6E040000 		.4byte	0x46e
 2635 0f6b 5F       		.byte	0x5f
 2636 0f6c 13       		.uleb128 0x13
 2637 0f6d 8C0D0000 		.4byte	.LASF314
 2638 0f71 0D       		.byte	0xd
 2639 0f72 72       		.byte	0x72
 2640 0f73 6E040000 		.4byte	0x46e
 2641 0f77 60       		.byte	0x60
 2642 0f78 13       		.uleb128 0x13
 2643 0f79 BE0B0000 		.4byte	.LASF315
 2644 0f7d 0D       		.byte	0xd
 2645 0f7e 73       		.byte	0x73
 2646 0f7f 9A040000 		.4byte	0x49a
 2647 0f83 64       		.byte	0x64
 2648 0f84 13       		.uleb128 0x13
 2649 0f85 64220000 		.4byte	.LASF316
 2650 0f89 0D       		.byte	0xd
 2651 0f8a 76       		.byte	0x76
 2652 0f8b 84040000 		.4byte	0x484
 2653 0f8f 68       		.byte	0x68
 2654 0f90 13       		.uleb128 0x13
 2655 0f91 F5150000 		.4byte	.LASF317
 2656 0f95 0D       		.byte	0xd
 2657 0f96 77       		.byte	0x77
 2658 0f97 84040000 		.4byte	0x484
 2659 0f9b 6A       		.byte	0x6a
 2660 0f9c 13       		.uleb128 0x13
 2661 0f9d 0C130000 		.4byte	.LASF318
 2662 0fa1 0D       		.byte	0xd
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 185


 2663 0fa2 78       		.byte	0x78
 2664 0fa3 84040000 		.4byte	0x484
 2665 0fa7 6C       		.byte	0x6c
 2666 0fa8 13       		.uleb128 0x13
 2667 0fa9 B3040000 		.4byte	.LASF319
 2668 0fad 0D       		.byte	0xd
 2669 0fae 79       		.byte	0x79
 2670 0faf 84040000 		.4byte	0x484
 2671 0fb3 6E       		.byte	0x6e
 2672 0fb4 13       		.uleb128 0x13
 2673 0fb5 58100000 		.4byte	.LASF320
 2674 0fb9 0D       		.byte	0xd
 2675 0fba 7B       		.byte	0x7b
 2676 0fbb 6E040000 		.4byte	0x46e
 2677 0fbf 70       		.byte	0x70
 2678 0fc0 13       		.uleb128 0x13
 2679 0fc1 3B060000 		.4byte	.LASF321
 2680 0fc5 0D       		.byte	0xd
 2681 0fc6 7C       		.byte	0x7c
 2682 0fc7 6E040000 		.4byte	0x46e
 2683 0fcb 71       		.byte	0x71
 2684 0fcc 13       		.uleb128 0x13
 2685 0fcd 57040000 		.4byte	.LASF322
 2686 0fd1 0D       		.byte	0xd
 2687 0fd2 7D       		.byte	0x7d
 2688 0fd3 6E040000 		.4byte	0x46e
 2689 0fd7 72       		.byte	0x72
 2690 0fd8 13       		.uleb128 0x13
 2691 0fd9 7C020000 		.4byte	.LASF323
 2692 0fdd 0D       		.byte	0xd
 2693 0fde 7E       		.byte	0x7e
 2694 0fdf 6E040000 		.4byte	0x46e
 2695 0fe3 73       		.byte	0x73
 2696 0fe4 13       		.uleb128 0x13
 2697 0fe5 78170000 		.4byte	.LASF324
 2698 0fe9 0D       		.byte	0xd
 2699 0fea 80       		.byte	0x80
 2700 0feb 84040000 		.4byte	0x484
 2701 0fef 74       		.byte	0x74
 2702 0ff0 13       		.uleb128 0x13
 2703 0ff1 91150000 		.4byte	.LASF325
 2704 0ff5 0D       		.byte	0xd
 2705 0ff6 81       		.byte	0x81
 2706 0ff7 84040000 		.4byte	0x484
 2707 0ffb 76       		.byte	0x76
 2708 0ffc 13       		.uleb128 0x13
 2709 0ffd 010F0000 		.4byte	.LASF326
 2710 1001 0D       		.byte	0xd
 2711 1002 82       		.byte	0x82
 2712 1003 84040000 		.4byte	0x484
 2713 1007 78       		.byte	0x78
 2714 1008 13       		.uleb128 0x13
 2715 1009 B0080000 		.4byte	.LASF327
 2716 100d 0D       		.byte	0xd
 2717 100e 83       		.byte	0x83
 2718 100f 84040000 		.4byte	0x484
 2719 1013 7A       		.byte	0x7a
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 186


 2720 1014 13       		.uleb128 0x13
 2721 1015 C6100000 		.4byte	.LASF328
 2722 1019 0D       		.byte	0xd
 2723 101a 86       		.byte	0x86
 2724 101b 6E040000 		.4byte	0x46e
 2725 101f 7C       		.byte	0x7c
 2726 1020 13       		.uleb128 0x13
 2727 1021 221F0000 		.4byte	.LASF329
 2728 1025 0D       		.byte	0xd
 2729 1026 87       		.byte	0x87
 2730 1027 6E040000 		.4byte	0x46e
 2731 102b 7D       		.byte	0x7d
 2732 102c 13       		.uleb128 0x13
 2733 102d 36080000 		.4byte	.LASF330
 2734 1031 0D       		.byte	0xd
 2735 1032 88       		.byte	0x88
 2736 1033 6E040000 		.4byte	0x46e
 2737 1037 7E       		.byte	0x7e
 2738 1038 13       		.uleb128 0x13
 2739 1039 88070000 		.4byte	.LASF331
 2740 103d 0D       		.byte	0xd
 2741 103e 89       		.byte	0x89
 2742 103f 6E040000 		.4byte	0x46e
 2743 1043 7F       		.byte	0x7f
 2744 1044 13       		.uleb128 0x13
 2745 1045 C5080000 		.4byte	.LASF332
 2746 1049 0D       		.byte	0xd
 2747 104a 8A       		.byte	0x8a
 2748 104b 6E040000 		.4byte	0x46e
 2749 104f 80       		.byte	0x80
 2750 1050 13       		.uleb128 0x13
 2751 1051 02010000 		.4byte	.LASF333
 2752 1055 0D       		.byte	0xd
 2753 1056 8D       		.byte	0x8d
 2754 1057 9A040000 		.4byte	0x49a
 2755 105b 84       		.byte	0x84
 2756 105c 13       		.uleb128 0x13
 2757 105d E7120000 		.4byte	.LASF334
 2758 1061 0D       		.byte	0xd
 2759 1062 8E       		.byte	0x8e
 2760 1063 9A040000 		.4byte	0x49a
 2761 1067 88       		.byte	0x88
 2762 1068 13       		.uleb128 0x13
 2763 1069 F01F0000 		.4byte	.LASF335
 2764 106d 0D       		.byte	0xd
 2765 106e 8F       		.byte	0x8f
 2766 106f 9A040000 		.4byte	0x49a
 2767 1073 8C       		.byte	0x8c
 2768 1074 13       		.uleb128 0x13
 2769 1075 7A1C0000 		.4byte	.LASF336
 2770 1079 0D       		.byte	0xd
 2771 107a 90       		.byte	0x90
 2772 107b 9A040000 		.4byte	0x49a
 2773 107f 90       		.byte	0x90
 2774 1080 13       		.uleb128 0x13
 2775 1081 EF190000 		.4byte	.LASF337
 2776 1085 0D       		.byte	0xd
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 187


 2777 1086 91       		.byte	0x91
 2778 1087 9A040000 		.4byte	0x49a
 2779 108b 94       		.byte	0x94
 2780 108c 13       		.uleb128 0x13
 2781 108d 50060000 		.4byte	.LASF338
 2782 1091 0D       		.byte	0xd
 2783 1092 92       		.byte	0x92
 2784 1093 9A040000 		.4byte	0x49a
 2785 1097 98       		.byte	0x98
 2786 1098 13       		.uleb128 0x13
 2787 1099 DF1A0000 		.4byte	.LASF339
 2788 109d 0D       		.byte	0xd
 2789 109e 93       		.byte	0x93
 2790 109f 9A040000 		.4byte	0x49a
 2791 10a3 9C       		.byte	0x9c
 2792 10a4 13       		.uleb128 0x13
 2793 10a5 710D0000 		.4byte	.LASF340
 2794 10a9 0D       		.byte	0xd
 2795 10aa 94       		.byte	0x94
 2796 10ab 9A040000 		.4byte	0x49a
 2797 10af A0       		.byte	0xa0
 2798 10b0 13       		.uleb128 0x13
 2799 10b1 E3010000 		.4byte	.LASF341
 2800 10b5 0D       		.byte	0xd
 2801 10b6 95       		.byte	0x95
 2802 10b7 84040000 		.4byte	0x484
 2803 10bb A4       		.byte	0xa4
 2804 10bc 13       		.uleb128 0x13
 2805 10bd 59170000 		.4byte	.LASF342
 2806 10c1 0D       		.byte	0xd
 2807 10c2 96       		.byte	0x96
 2808 10c3 84040000 		.4byte	0x484
 2809 10c7 A6       		.byte	0xa6
 2810 10c8 13       		.uleb128 0x13
 2811 10c9 C31B0000 		.4byte	.LASF343
 2812 10cd 0D       		.byte	0xd
 2813 10ce 97       		.byte	0x97
 2814 10cf 84040000 		.4byte	0x484
 2815 10d3 A8       		.byte	0xa8
 2816 10d4 13       		.uleb128 0x13
 2817 10d5 11110000 		.4byte	.LASF344
 2818 10d9 0D       		.byte	0xd
 2819 10da 98       		.byte	0x98
 2820 10db 84040000 		.4byte	0x484
 2821 10df AA       		.byte	0xaa
 2822 10e0 13       		.uleb128 0x13
 2823 10e1 FE120000 		.4byte	.LASF345
 2824 10e5 0D       		.byte	0xd
 2825 10e6 99       		.byte	0x99
 2826 10e7 84040000 		.4byte	0x484
 2827 10eb AC       		.byte	0xac
 2828 10ec 13       		.uleb128 0x13
 2829 10ed 83140000 		.4byte	.LASF346
 2830 10f1 0D       		.byte	0xd
 2831 10f2 9A       		.byte	0x9a
 2832 10f3 84040000 		.4byte	0x484
 2833 10f7 AE       		.byte	0xae
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 188


 2834 10f8 13       		.uleb128 0x13
 2835 10f9 821B0000 		.4byte	.LASF347
 2836 10fd 0D       		.byte	0xd
 2837 10fe 9D       		.byte	0x9d
 2838 10ff 84040000 		.4byte	0x484
 2839 1103 B0       		.byte	0xb0
 2840 1104 13       		.uleb128 0x13
 2841 1105 8F000000 		.4byte	.LASF348
 2842 1109 0D       		.byte	0xd
 2843 110a 9E       		.byte	0x9e
 2844 110b 9A040000 		.4byte	0x49a
 2845 110f B4       		.byte	0xb4
 2846 1110 00       		.byte	0
 2847 1111 06       		.uleb128 0x6
 2848 1112 061C0000 		.4byte	.LASF349
 2849 1116 0D       		.byte	0xd
 2850 1117 9F       		.byte	0x9f
 2851 1118 000D0000 		.4byte	0xd00
 2852 111c 10       		.uleb128 0x10
 2853 111d 4D1D0000 		.4byte	.LASF350
 2854 1121 0E       		.byte	0xe
 2855 1122 EE01     		.2byte	0x1ee
 2856 1124 28110000 		.4byte	0x1128
 2857 1128 17       		.uleb128 0x17
 2858 1129 04       		.byte	0x4
 2859 112a 2E110000 		.4byte	0x112e
 2860 112e 18       		.uleb128 0x18
 2861 112f 10       		.uleb128 0x10
 2862 1130 29190000 		.4byte	.LASF351
 2863 1134 0E       		.byte	0xe
 2864 1135 F601     		.2byte	0x1f6
 2865 1137 3B110000 		.4byte	0x113b
 2866 113b 05       		.uleb128 0x5
 2867 113c 01       		.byte	0x1
 2868 113d 08       		.byte	0x8
 2869 113e 35010000 		.4byte	.LASF352
 2870 1142 05       		.uleb128 0x5
 2871 1143 04       		.byte	0x4
 2872 1144 04       		.byte	0x4
 2873 1145 C1070000 		.4byte	.LASF353
 2874 1149 05       		.uleb128 0x5
 2875 114a 08       		.byte	0x8
 2876 114b 04       		.byte	0x4
 2877 114c 92190000 		.4byte	.LASF354
 2878 1150 10       		.uleb128 0x10
 2879 1151 0A140000 		.4byte	.LASF355
 2880 1155 0E       		.byte	0xe
 2881 1156 EC03     		.2byte	0x3ec
 2882 1158 9A040000 		.4byte	0x49a
 2883 115c 19       		.uleb128 0x19
 2884 115d 04       		.byte	0x4
 2885 115e 67040000 		.4byte	0x467
 2886 1162 05       		.byte	0x5
 2887 1163 FE02     		.2byte	0x2fe
 2888 1165 8B110000 		.4byte	0x118b
 2889 1169 04       		.uleb128 0x4
 2890 116a 88100000 		.4byte	.LASF356
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 189


 2891 116e 00       		.byte	0
 2892 116f 1A       		.uleb128 0x1a
 2893 1170 080C0000 		.4byte	.LASF357
 2894 1174 01000600 		.4byte	0x60001
 2895 1178 1A       		.uleb128 0x1a
 2896 1179 6B150000 		.4byte	.LASF358
 2897 117d 02000600 		.4byte	0x60002
 2898 1181 1A       		.uleb128 0x1a
 2899 1182 30190000 		.4byte	.LASF359
 2900 1186 03000600 		.4byte	0x60003
 2901 118a 00       		.byte	0
 2902 118b 10       		.uleb128 0x10
 2903 118c 16100000 		.4byte	.LASF360
 2904 1190 05       		.byte	0x5
 2905 1191 0303     		.2byte	0x303
 2906 1193 5C110000 		.4byte	0x115c
 2907 1197 19       		.uleb128 0x19
 2908 1198 01       		.byte	0x1
 2909 1199 0A040000 		.4byte	0x40a
 2910 119d 05       		.byte	0x5
 2911 119e 0703     		.2byte	0x307
 2912 11a0 B1110000 		.4byte	0x11b1
 2913 11a4 04       		.uleb128 0x4
 2914 11a5 EC140000 		.4byte	.LASF361
 2915 11a9 00       		.byte	0
 2916 11aa 04       		.uleb128 0x4
 2917 11ab C2210000 		.4byte	.LASF362
 2918 11af 01       		.byte	0x1
 2919 11b0 00       		.byte	0
 2920 11b1 10       		.uleb128 0x10
 2921 11b2 95040000 		.4byte	.LASF363
 2922 11b6 05       		.byte	0x5
 2923 11b7 0A03     		.2byte	0x30a
 2924 11b9 97110000 		.4byte	0x1197
 2925 11bd 19       		.uleb128 0x19
 2926 11be 01       		.byte	0x1
 2927 11bf 0A040000 		.4byte	0x40a
 2928 11c3 05       		.byte	0x5
 2929 11c4 0E03     		.2byte	0x30e
 2930 11c6 D7110000 		.4byte	0x11d7
 2931 11ca 04       		.uleb128 0x4
 2932 11cb C00A0000 		.4byte	.LASF364
 2933 11cf 00       		.byte	0
 2934 11d0 04       		.uleb128 0x4
 2935 11d1 F70F0000 		.4byte	.LASF365
 2936 11d5 01       		.byte	0x1
 2937 11d6 00       		.byte	0
 2938 11d7 10       		.uleb128 0x10
 2939 11d8 B30F0000 		.4byte	.LASF366
 2940 11dc 05       		.byte	0x5
 2941 11dd 1103     		.2byte	0x311
 2942 11df BD110000 		.4byte	0x11bd
 2943 11e3 19       		.uleb128 0x19
 2944 11e4 01       		.byte	0x1
 2945 11e5 0A040000 		.4byte	0x40a
 2946 11e9 05       		.byte	0x5
 2947 11ea 1503     		.2byte	0x315
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 190


 2948 11ec FD110000 		.4byte	0x11fd
 2949 11f0 04       		.uleb128 0x4
 2950 11f1 A71D0000 		.4byte	.LASF367
 2951 11f5 00       		.byte	0
 2952 11f6 04       		.uleb128 0x4
 2953 11f7 4B210000 		.4byte	.LASF368
 2954 11fb 01       		.byte	0x1
 2955 11fc 00       		.byte	0
 2956 11fd 19       		.uleb128 0x19
 2957 11fe 01       		.byte	0x1
 2958 11ff 0A040000 		.4byte	0x40a
 2959 1203 05       		.byte	0x5
 2960 1204 1C03     		.2byte	0x31c
 2961 1206 17120000 		.4byte	0x1217
 2962 120a 04       		.uleb128 0x4
 2963 120b A21E0000 		.4byte	.LASF369
 2964 120f 00       		.byte	0
 2965 1210 04       		.uleb128 0x4
 2966 1211 1E170000 		.4byte	.LASF370
 2967 1215 01       		.byte	0x1
 2968 1216 00       		.byte	0
 2969 1217 19       		.uleb128 0x19
 2970 1218 01       		.byte	0x1
 2971 1219 0A040000 		.4byte	0x40a
 2972 121d 05       		.byte	0x5
 2973 121e 1304     		.2byte	0x413
 2974 1220 3D120000 		.4byte	0x123d
 2975 1224 04       		.uleb128 0x4
 2976 1225 EC050000 		.4byte	.LASF371
 2977 1229 00       		.byte	0
 2978 122a 04       		.uleb128 0x4
 2979 122b A1090000 		.4byte	.LASF372
 2980 122f 01       		.byte	0x1
 2981 1230 04       		.uleb128 0x4
 2982 1231 E7180000 		.4byte	.LASF373
 2983 1235 02       		.byte	0x2
 2984 1236 04       		.uleb128 0x4
 2985 1237 62020000 		.4byte	.LASF374
 2986 123b 03       		.byte	0x3
 2987 123c 00       		.byte	0
 2988 123d 10       		.uleb128 0x10
 2989 123e 6B210000 		.4byte	.LASF375
 2990 1242 05       		.byte	0x5
 2991 1243 1804     		.2byte	0x418
 2992 1245 17120000 		.4byte	0x1217
 2993 1249 19       		.uleb128 0x19
 2994 124a 01       		.byte	0x1
 2995 124b 0A040000 		.4byte	0x40a
 2996 124f 05       		.byte	0x5
 2997 1250 9404     		.2byte	0x494
 2998 1252 6F120000 		.4byte	0x126f
 2999 1256 04       		.uleb128 0x4
 3000 1257 181D0000 		.4byte	.LASF376
 3001 125b 00       		.byte	0
 3002 125c 04       		.uleb128 0x4
 3003 125d EA0B0000 		.4byte	.LASF377
 3004 1261 01       		.byte	0x1
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 191


 3005 1262 04       		.uleb128 0x4
 3006 1263 4F110000 		.4byte	.LASF378
 3007 1267 02       		.byte	0x2
 3008 1268 04       		.uleb128 0x4
 3009 1269 98110000 		.4byte	.LASF379
 3010 126d 04       		.byte	0x4
 3011 126e 00       		.byte	0
 3012 126f 1B       		.uleb128 0x1b
 3013 1270 78       		.byte	0x78
 3014 1271 05       		.byte	0x5
 3015 1272 0205     		.2byte	0x502
 3016 1274 3C130000 		.4byte	0x133c
 3017 1278 09       		.uleb128 0x9
 3018 1279 9D1E0000 		.4byte	.LASF380
 3019 127d 05       		.byte	0x5
 3020 127e 0405     		.2byte	0x504
 3021 1280 9A040000 		.4byte	0x49a
 3022 1284 00       		.byte	0
 3023 1285 09       		.uleb128 0x9
 3024 1286 8F1C0000 		.4byte	.LASF381
 3025 128a 05       		.byte	0x5
 3026 128b 0505     		.2byte	0x505
 3027 128d 9A040000 		.4byte	0x49a
 3028 1291 04       		.byte	0x4
 3029 1292 09       		.uleb128 0x9
 3030 1293 7B160000 		.4byte	.LASF382
 3031 1297 05       		.byte	0x5
 3032 1298 0605     		.2byte	0x506
 3033 129a 9A040000 		.4byte	0x49a
 3034 129e 08       		.byte	0x8
 3035 129f 09       		.uleb128 0x9
 3036 12a0 F51A0000 		.4byte	.LASF383
 3037 12a4 05       		.byte	0x5
 3038 12a5 0705     		.2byte	0x507
 3039 12a7 9A040000 		.4byte	0x49a
 3040 12ab 0C       		.byte	0xc
 3041 12ac 09       		.uleb128 0x9
 3042 12ad 76090000 		.4byte	.LASF384
 3043 12b1 05       		.byte	0x5
 3044 12b2 0805     		.2byte	0x508
 3045 12b4 9A040000 		.4byte	0x49a
 3046 12b8 10       		.byte	0x10
 3047 12b9 09       		.uleb128 0x9
 3048 12ba 07110000 		.4byte	.LASF385
 3049 12be 05       		.byte	0x5
 3050 12bf 0905     		.2byte	0x509
 3051 12c1 3D120000 		.4byte	0x123d
 3052 12c5 14       		.byte	0x14
 3053 12c6 09       		.uleb128 0x9
 3054 12c7 FA0E0000 		.4byte	.LASF386
 3055 12cb 05       		.byte	0x5
 3056 12cc 0A05     		.2byte	0x50a
 3057 12ce 9A040000 		.4byte	0x49a
 3058 12d2 18       		.byte	0x18
 3059 12d3 09       		.uleb128 0x9
 3060 12d4 AB130000 		.4byte	.LASF387
 3061 12d8 05       		.byte	0x5
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 192


 3062 12d9 0B05     		.2byte	0x50b
 3063 12db 3C130000 		.4byte	0x133c
 3064 12df 1C       		.byte	0x1c
 3065 12e0 09       		.uleb128 0x9
 3066 12e1 5B220000 		.4byte	.LASF388
 3067 12e5 05       		.byte	0x5
 3068 12e6 0C05     		.2byte	0x50c
 3069 12e8 9A040000 		.4byte	0x49a
 3070 12ec 5C       		.byte	0x5c
 3071 12ed 09       		.uleb128 0x9
 3072 12ee 89040000 		.4byte	.LASF389
 3073 12f2 05       		.byte	0x5
 3074 12f3 0D05     		.2byte	0x50d
 3075 12f5 9A040000 		.4byte	0x49a
 3076 12f9 60       		.byte	0x60
 3077 12fa 09       		.uleb128 0x9
 3078 12fb 3D210000 		.4byte	.LASF390
 3079 12ff 05       		.byte	0x5
 3080 1300 0E05     		.2byte	0x50e
 3081 1302 9A040000 		.4byte	0x49a
 3082 1306 64       		.byte	0x64
 3083 1307 09       		.uleb128 0x9
 3084 1308 BE150000 		.4byte	.LASF391
 3085 130c 05       		.byte	0x5
 3086 130d 0F05     		.2byte	0x50f
 3087 130f 9A040000 		.4byte	0x49a
 3088 1313 68       		.byte	0x68
 3089 1314 09       		.uleb128 0x9
 3090 1315 DB100000 		.4byte	.LASF392
 3091 1319 05       		.byte	0x5
 3092 131a 1005     		.2byte	0x510
 3093 131c 9A040000 		.4byte	0x49a
 3094 1320 6C       		.byte	0x6c
 3095 1321 09       		.uleb128 0x9
 3096 1322 93200000 		.4byte	.LASF393
 3097 1326 05       		.byte	0x5
 3098 1327 1105     		.2byte	0x511
 3099 1329 4C130000 		.4byte	0x134c
 3100 132d 70       		.byte	0x70
 3101 132e 09       		.uleb128 0x9
 3102 132f D00D0000 		.4byte	.LASF394
 3103 1333 05       		.byte	0x5
 3104 1334 1205     		.2byte	0x512
 3105 1336 9A040000 		.4byte	0x49a
 3106 133a 74       		.byte	0x74
 3107 133b 00       		.byte	0
 3108 133c 0C       		.uleb128 0xc
 3109 133d 9A040000 		.4byte	0x49a
 3110 1341 4C130000 		.4byte	0x134c
 3111 1345 0D       		.uleb128 0xd
 3112 1346 71050000 		.4byte	0x571
 3113 134a 0F       		.byte	0xf
 3114 134b 00       		.byte	0
 3115 134c 05       		.uleb128 0x5
 3116 134d 01       		.byte	0x1
 3117 134e 02       		.byte	0x2
 3118 134f 8C0B0000 		.4byte	.LASF395
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 193


 3119 1353 10       		.uleb128 0x10
 3120 1354 E4090000 		.4byte	.LASF396
 3121 1358 05       		.byte	0x5
 3122 1359 1305     		.2byte	0x513
 3123 135b 6F120000 		.4byte	0x126f
 3124 135f 19       		.uleb128 0x19
 3125 1360 04       		.byte	0x4
 3126 1361 67040000 		.4byte	0x467
 3127 1365 02       		.byte	0x2
 3128 1366 5C02     		.2byte	0x25c
 3129 1368 8E130000 		.4byte	0x138e
 3130 136c 04       		.uleb128 0x4
 3131 136d 4E030000 		.4byte	.LASF397
 3132 1371 00       		.byte	0
 3133 1372 1A       		.uleb128 0x1a
 3134 1373 45170000 		.4byte	.LASF398
 3135 1377 01004A00 		.4byte	0x4a0001
 3136 137b 1A       		.uleb128 0x1a
 3137 137c 06020000 		.4byte	.LASF399
 3138 1380 02004A00 		.4byte	0x4a0002
 3139 1384 1A       		.uleb128 0x1a
 3140 1385 33160000 		.4byte	.LASF400
 3141 1389 03004A00 		.4byte	0x4a0003
 3142 138d 00       		.byte	0
 3143 138e 10       		.uleb128 0x10
 3144 138f 1D0B0000 		.4byte	.LASF401
 3145 1393 02       		.byte	0x2
 3146 1394 6102     		.2byte	0x261
 3147 1396 5F130000 		.4byte	0x135f
 3148 139a 19       		.uleb128 0x19
 3149 139b 01       		.byte	0x1
 3150 139c 0A040000 		.4byte	0x40a
 3151 13a0 02       		.byte	0x2
 3152 13a1 2107     		.2byte	0x721
 3153 13a3 C0130000 		.4byte	0x13c0
 3154 13a7 04       		.uleb128 0x4
 3155 13a8 71010000 		.4byte	.LASF402
 3156 13ac 00       		.byte	0
 3157 13ad 04       		.uleb128 0x4
 3158 13ae A5160000 		.4byte	.LASF403
 3159 13b2 01       		.byte	0x1
 3160 13b3 04       		.uleb128 0x4
 3161 13b4 7A150000 		.4byte	.LASF404
 3162 13b8 02       		.byte	0x2
 3163 13b9 04       		.uleb128 0x4
 3164 13ba BA1D0000 		.4byte	.LASF405
 3165 13be 03       		.byte	0x3
 3166 13bf 00       		.byte	0
 3167 13c0 10       		.uleb128 0x10
 3168 13c1 531E0000 		.4byte	.LASF406
 3169 13c5 02       		.byte	0x2
 3170 13c6 2607     		.2byte	0x726
 3171 13c8 9A130000 		.4byte	0x139a
 3172 13cc 12       		.uleb128 0x12
 3173 13cd 14       		.byte	0x14
 3174 13ce 06       		.byte	0x6
 3175 13cf 3B       		.byte	0x3b
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 194


 3176 13d0 11140000 		.4byte	0x1411
 3177 13d4 13       		.uleb128 0x13
 3178 13d5 14030000 		.4byte	.LASF407
 3179 13d9 06       		.byte	0x6
 3180 13da 3D       		.byte	0x3d
 3181 13db 9A040000 		.4byte	0x49a
 3182 13df 00       		.byte	0
 3183 13e0 13       		.uleb128 0x13
 3184 13e1 FC070000 		.4byte	.LASF408
 3185 13e5 06       		.byte	0x6
 3186 13e6 3E       		.byte	0x3e
 3187 13e7 9A040000 		.4byte	0x49a
 3188 13eb 04       		.byte	0x4
 3189 13ec 13       		.uleb128 0x13
 3190 13ed 60030000 		.4byte	.LASF409
 3191 13f1 06       		.byte	0x6
 3192 13f2 3F       		.byte	0x3f
 3193 13f3 11140000 		.4byte	0x1411
 3194 13f7 08       		.byte	0x8
 3195 13f8 13       		.uleb128 0x13
 3196 13f9 371A0000 		.4byte	.LASF410
 3197 13fd 06       		.byte	0x6
 3198 13fe 40       		.byte	0x40
 3199 13ff 9A040000 		.4byte	0x49a
 3200 1403 0C       		.byte	0xc
 3201 1404 13       		.uleb128 0x13
 3202 1405 431E0000 		.4byte	.LASF411
 3203 1409 06       		.byte	0x6
 3204 140a 45       		.byte	0x45
 3205 140b 9A040000 		.4byte	0x49a
 3206 140f 10       		.byte	0x10
 3207 1410 00       		.byte	0
 3208 1411 17       		.uleb128 0x17
 3209 1412 04       		.byte	0x4
 3210 1413 17140000 		.4byte	0x1417
 3211 1417 11       		.uleb128 0x11
 3212 1418 53130000 		.4byte	0x1353
 3213 141c 06       		.uleb128 0x6
 3214 141d A6100000 		.4byte	.LASF412
 3215 1421 06       		.byte	0x6
 3216 1422 48       		.byte	0x48
 3217 1423 CC130000 		.4byte	0x13cc
 3218 1427 1B       		.uleb128 0x1b
 3219 1428 08       		.byte	0x8
 3220 1429 0F       		.byte	0xf
 3221 142a 2D01     		.2byte	0x12d
 3222 142c 4B140000 		.4byte	0x144b
 3223 1430 09       		.uleb128 0x9
 3224 1431 44100000 		.4byte	.LASF413
 3225 1435 0F       		.byte	0xf
 3226 1436 2E01     		.2byte	0x12e
 3227 1438 ED030000 		.4byte	0x3ed
 3228 143c 00       		.byte	0
 3229 143d 09       		.uleb128 0x9
 3230 143e 0E1B0000 		.4byte	.LASF414
 3231 1442 0F       		.byte	0xf
 3232 1443 3201     		.2byte	0x132
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 195


 3233 1445 9A040000 		.4byte	0x49a
 3234 1449 04       		.byte	0x4
 3235 144a 00       		.byte	0
 3236 144b 10       		.uleb128 0x10
 3237 144c 27000000 		.4byte	.LASF415
 3238 1450 0F       		.byte	0xf
 3239 1451 3301     		.2byte	0x133
 3240 1453 27140000 		.4byte	0x1427
 3241 1457 1C       		.uleb128 0x1c
 3242 1458 6C030000 		.4byte	.LASF416
 3243 145c 04       		.byte	0x4
 3244 145d 6503     		.2byte	0x365
 3245 145f 03       		.byte	0x3
 3246 1460 1C       		.uleb128 0x1c
 3247 1461 61140000 		.4byte	.LASF417
 3248 1465 04       		.byte	0x4
 3249 1466 7003     		.2byte	0x370
 3250 1468 03       		.byte	0x3
 3251 1469 1D       		.uleb128 0x1d
 3252 146a A3000000 		.4byte	.LASF420
 3253 146e 02       		.byte	0x2
 3254 146f 6F08     		.2byte	0x86f
 3255 1471 8E130000 		.4byte	0x138e
 3256 1475 03       		.byte	0x3
 3257 1476 9F140000 		.4byte	0x149f
 3258 147a 1E       		.uleb128 0x1e
 3259 147b 270F0000 		.4byte	.LASF418
 3260 147f 02       		.byte	0x2
 3261 1480 6F08     		.2byte	0x86f
 3262 1482 C0130000 		.4byte	0x13c0
 3263 1486 1E       		.uleb128 0x1e
 3264 1487 93020000 		.4byte	.LASF419
 3265 148b 02       		.byte	0x2
 3266 148c 6F08     		.2byte	0x86f
 3267 148e 9A040000 		.4byte	0x49a
 3268 1492 1F       		.uleb128 0x1f
 3269 1493 A21B0000 		.4byte	.LASF423
 3270 1497 02       		.byte	0x2
 3271 1498 7108     		.2byte	0x871
 3272 149a 8E130000 		.4byte	0x138e
 3273 149e 00       		.byte	0
 3274 149f 1D       		.uleb128 0x1d
 3275 14a0 03120000 		.4byte	.LASF421
 3276 14a4 02       		.byte	0x2
 3277 14a5 5207     		.2byte	0x752
 3278 14a7 8E130000 		.4byte	0x138e
 3279 14ab 03       		.byte	0x3
 3280 14ac E1140000 		.4byte	0x14e1
 3281 14b0 1E       		.uleb128 0x1e
 3282 14b1 270F0000 		.4byte	.LASF418
 3283 14b5 02       		.byte	0x2
 3284 14b6 5207     		.2byte	0x752
 3285 14b8 C0130000 		.4byte	0x13c0
 3286 14bc 1E       		.uleb128 0x1e
 3287 14bd 93020000 		.4byte	.LASF419
 3288 14c1 02       		.byte	0x2
 3289 14c2 5307     		.2byte	0x753
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 196


 3290 14c4 9A040000 		.4byte	0x49a
 3291 14c8 1E       		.uleb128 0x1e
 3292 14c9 EA0F0000 		.4byte	.LASF422
 3293 14cd 02       		.byte	0x2
 3294 14ce 5307     		.2byte	0x753
 3295 14d0 9A040000 		.4byte	0x49a
 3296 14d4 1F       		.uleb128 0x1f
 3297 14d5 A21B0000 		.4byte	.LASF423
 3298 14d9 02       		.byte	0x2
 3299 14da 5507     		.2byte	0x755
 3300 14dc 8E130000 		.4byte	0x138e
 3301 14e0 00       		.byte	0
 3302 14e1 20       		.uleb128 0x20
 3303 14e2 BC170000 		.4byte	.LASF426
 3304 14e6 05       		.byte	0x5
 3305 14e7 9E05     		.2byte	0x59e
 3306 14e9 03       		.byte	0x3
 3307 14ea FB140000 		.4byte	0x14fb
 3308 14ee 1E       		.uleb128 0x1e
 3309 14ef FD000000 		.4byte	.LASF424
 3310 14f3 05       		.byte	0x5
 3311 14f4 9E05     		.2byte	0x59e
 3312 14f6 FB140000 		.4byte	0x14fb
 3313 14fa 00       		.byte	0
 3314 14fb 17       		.uleb128 0x17
 3315 14fc 04       		.byte	0x4
 3316 14fd ED0C0000 		.4byte	0xced
 3317 1501 21       		.uleb128 0x21
 3318 1502 59130000 		.4byte	.LASF425
 3319 1506 10       		.byte	0x10
 3320 1507 3C       		.byte	0x3c
 3321 1508 03       		.byte	0x3
 3322 1509 22       		.uleb128 0x22
 3323 150a 7A130000 		.4byte	.LASF427
 3324 150e 10       		.byte	0x10
 3325 150f 62       		.byte	0x62
 3326 1510 03       		.byte	0x3
 3327 1511 21150000 		.4byte	0x1521
 3328 1515 23       		.uleb128 0x23
 3329 1516 EA0F0000 		.4byte	.LASF422
 3330 151a 10       		.byte	0x10
 3331 151b 62       		.byte	0x62
 3332 151c 9A040000 		.4byte	0x49a
 3333 1520 00       		.byte	0
 3334 1521 21       		.uleb128 0x21
 3335 1522 5F120000 		.4byte	.LASF428
 3336 1526 10       		.byte	0x10
 3337 1527 4C       		.byte	0x4c
 3338 1528 03       		.byte	0x3
 3339 1529 20       		.uleb128 0x20
 3340 152a 9A1C0000 		.4byte	.LASF429
 3341 152e 03       		.byte	0x3
 3342 152f 8D06     		.2byte	0x68d
 3343 1531 03       		.byte	0x3
 3344 1532 43150000 		.4byte	0x1543
 3345 1536 1E       		.uleb128 0x1e
 3346 1537 F0150000 		.4byte	.LASF430
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 197


 3347 153b 03       		.byte	0x3
 3348 153c 8D06     		.2byte	0x68d
 3349 153e ED030000 		.4byte	0x3ed
 3350 1542 00       		.byte	0
 3351 1543 20       		.uleb128 0x20
 3352 1544 2E140000 		.4byte	.LASF431
 3353 1548 03       		.byte	0x3
 3354 1549 B106     		.2byte	0x6b1
 3355 154b 03       		.byte	0x3
 3356 154c 5D150000 		.4byte	0x155d
 3357 1550 1E       		.uleb128 0x1e
 3358 1551 F0150000 		.4byte	.LASF430
 3359 1555 03       		.byte	0x3
 3360 1556 B106     		.2byte	0x6b1
 3361 1558 ED030000 		.4byte	0x3ed
 3362 155c 00       		.byte	0
 3363 155d 20       		.uleb128 0x20
 3364 155e 691E0000 		.4byte	.LASF432
 3365 1562 05       		.byte	0x5
 3366 1563 6D06     		.2byte	0x66d
 3367 1565 03       		.byte	0x3
 3368 1566 83150000 		.4byte	0x1583
 3369 156a 1E       		.uleb128 0x1e
 3370 156b FD000000 		.4byte	.LASF424
 3371 156f 05       		.byte	0x5
 3372 1570 6D06     		.2byte	0x66d
 3373 1572 FB140000 		.4byte	0x14fb
 3374 1576 1E       		.uleb128 0x1e
 3375 1577 5B220000 		.4byte	.LASF388
 3376 157b 05       		.byte	0x5
 3377 157c 6D06     		.2byte	0x66d
 3378 157e 9A040000 		.4byte	0x49a
 3379 1582 00       		.byte	0
 3380 1583 20       		.uleb128 0x20
 3381 1584 85110000 		.4byte	.LASF433
 3382 1588 05       		.byte	0x5
 3383 1589 DB05     		.2byte	0x5db
 3384 158b 03       		.byte	0x3
 3385 158c A9150000 		.4byte	0x15a9
 3386 1590 1E       		.uleb128 0x1e
 3387 1591 FD000000 		.4byte	.LASF424
 3388 1595 05       		.byte	0x5
 3389 1596 DB05     		.2byte	0x5db
 3390 1598 FB140000 		.4byte	0x14fb
 3391 159c 1E       		.uleb128 0x1e
 3392 159d 130D0000 		.4byte	.LASF434
 3393 15a1 05       		.byte	0x5
 3394 15a2 DB05     		.2byte	0x5db
 3395 15a4 9A040000 		.4byte	0x49a
 3396 15a8 00       		.byte	0
 3397 15a9 1C       		.uleb128 0x1c
 3398 15aa 89220000 		.4byte	.LASF435
 3399 15ae 06       		.byte	0x6
 3400 15af 9203     		.2byte	0x392
 3401 15b1 03       		.byte	0x3
 3402 15b2 1C       		.uleb128 0x1c
 3403 15b3 EB1B0000 		.4byte	.LASF436
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 198


 3404 15b7 06       		.byte	0x6
 3405 15b8 AE03     		.2byte	0x3ae
 3406 15ba 03       		.byte	0x3
 3407 15bb 1D       		.uleb128 0x1d
 3408 15bc FF180000 		.4byte	.LASF437
 3409 15c0 02       		.byte	0x2
 3410 15c1 4908     		.2byte	0x849
 3411 15c3 8E130000 		.4byte	0x138e
 3412 15c7 03       		.byte	0x3
 3413 15c8 F1150000 		.4byte	0x15f1
 3414 15cc 1E       		.uleb128 0x1e
 3415 15cd 270F0000 		.4byte	.LASF418
 3416 15d1 02       		.byte	0x2
 3417 15d2 4908     		.2byte	0x849
 3418 15d4 C0130000 		.4byte	0x13c0
 3419 15d8 1E       		.uleb128 0x1e
 3420 15d9 93020000 		.4byte	.LASF419
 3421 15dd 02       		.byte	0x2
 3422 15de 4908     		.2byte	0x849
 3423 15e0 9A040000 		.4byte	0x49a
 3424 15e4 1F       		.uleb128 0x1f
 3425 15e5 A21B0000 		.4byte	.LASF423
 3426 15e9 02       		.byte	0x2
 3427 15ea 4B08     		.2byte	0x84b
 3428 15ec 8E130000 		.4byte	0x138e
 3429 15f0 00       		.byte	0
 3430 15f1 24       		.uleb128 0x24
 3431 15f2 790C0000 		.4byte	.LASF438
 3432 15f6 01       		.byte	0x1
 3433 15f7 80       		.byte	0x80
 3434 15f8 00000000 		.4byte	.LFB276
 3435 15fc 88000000 		.4byte	.LFE276-.LFB276
 3436 1600 01       		.uleb128 0x1
 3437 1601 9C       		.byte	0x9c
 3438 1602 38170000 		.4byte	0x1738
 3439 1606 25       		.uleb128 0x25
 3440 1607 FB160000 		.4byte	.LASF441
 3441 160b 01       		.byte	0x1
 3442 160c 80       		.byte	0x80
 3443 160d 38170000 		.4byte	0x1738
 3444 1611 00000000 		.4byte	.LLST0
 3445 1615 26       		.uleb128 0x26
 3446 1616 85200000 		.4byte	.LASF447
 3447 161a 01       		.byte	0x1
 3448 161b 82       		.byte	0x82
 3449 161c 4C130000 		.4byte	0x134c
 3450 1620 00       		.byte	0
 3451 1621 27       		.uleb128 0x27
 3452 1622 21150000 		.4byte	0x1521
 3453 1626 04000000 		.4byte	.LBB52
 3454 162a 18000000 		.4byte	.LBE52-.LBB52
 3455 162e 01       		.byte	0x1
 3456 162f 86       		.byte	0x86
 3457 1630 6A160000 		.4byte	0x166a
 3458 1634 28       		.uleb128 0x28
 3459 1635 69140000 		.4byte	0x1469
 3460 1639 04000000 		.4byte	.LBB53
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 199


 3461 163d 18000000 		.4byte	.LBE53-.LBB53
 3462 1641 10       		.byte	0x10
 3463 1642 4E       		.byte	0x4e
 3464 1643 29       		.uleb128 0x29
 3465 1644 86140000 		.4byte	0x1486
 3466 1648 2C000000 		.4byte	.LLST1
 3467 164c 29       		.uleb128 0x29
 3468 164d 7A140000 		.4byte	0x147a
 3469 1651 40000000 		.4byte	.LLST2
 3470 1655 2A       		.uleb128 0x2a
 3471 1656 04000000 		.4byte	.LBB54
 3472 165a 18000000 		.4byte	.LBE54-.LBB54
 3473 165e 2B       		.uleb128 0x2b
 3474 165f 92140000 		.4byte	0x1492
 3475 1663 54000000 		.4byte	.LLST3
 3476 1667 00       		.byte	0
 3477 1668 00       		.byte	0
 3478 1669 00       		.byte	0
 3479 166a 27       		.uleb128 0x27
 3480 166b 09150000 		.4byte	0x1509
 3481 166f 1E000000 		.4byte	.LBB55
 3482 1673 1A000000 		.4byte	.LBE55-.LBB55
 3483 1677 01       		.byte	0x1
 3484 1678 87       		.byte	0x87
 3485 1679 C5160000 		.4byte	0x16c5
 3486 167d 29       		.uleb128 0x29
 3487 167e 15150000 		.4byte	0x1515
 3488 1682 6C000000 		.4byte	.LLST4
 3489 1686 28       		.uleb128 0x28
 3490 1687 9F140000 		.4byte	0x149f
 3491 168b 1E000000 		.4byte	.LBB56
 3492 168f 1A000000 		.4byte	.LBE56-.LBB56
 3493 1693 10       		.byte	0x10
 3494 1694 64       		.byte	0x64
 3495 1695 29       		.uleb128 0x29
 3496 1696 C8140000 		.4byte	0x14c8
 3497 169a 6C000000 		.4byte	.LLST4
 3498 169e 29       		.uleb128 0x29
 3499 169f BC140000 		.4byte	0x14bc
 3500 16a3 8B000000 		.4byte	.LLST6
 3501 16a7 29       		.uleb128 0x29
 3502 16a8 B0140000 		.4byte	0x14b0
 3503 16ac 9F000000 		.4byte	.LLST7
 3504 16b0 2A       		.uleb128 0x2a
 3505 16b1 1E000000 		.4byte	.LBB57
 3506 16b5 1A000000 		.4byte	.LBE57-.LBB57
 3507 16b9 2B       		.uleb128 0x2b
 3508 16ba D4140000 		.4byte	0x14d4
 3509 16be B3000000 		.4byte	.LLST8
 3510 16c2 00       		.byte	0
 3511 16c3 00       		.byte	0
 3512 16c4 00       		.byte	0
 3513 16c5 27       		.uleb128 0x27
 3514 16c6 01150000 		.4byte	0x1501
 3515 16ca 38000000 		.4byte	.LBB58
 3516 16ce 32000000 		.4byte	.LBE58-.LBB58
 3517 16d2 01       		.byte	0x1
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 200


 3518 16d3 88       		.byte	0x88
 3519 16d4 0E170000 		.4byte	0x170e
 3520 16d8 28       		.uleb128 0x28
 3521 16d9 BB150000 		.4byte	0x15bb
 3522 16dd 38000000 		.4byte	.LBB59
 3523 16e1 32000000 		.4byte	.LBE59-.LBB59
 3524 16e5 10       		.byte	0x10
 3525 16e6 3E       		.byte	0x3e
 3526 16e7 29       		.uleb128 0x29
 3527 16e8 D8150000 		.4byte	0x15d8
 3528 16ec CB000000 		.4byte	.LLST9
 3529 16f0 29       		.uleb128 0x29
 3530 16f1 CC150000 		.4byte	0x15cc
 3531 16f5 DF000000 		.4byte	.LLST10
 3532 16f9 2A       		.uleb128 0x2a
 3533 16fa 38000000 		.4byte	.LBB60
 3534 16fe 32000000 		.4byte	.LBE60-.LBB60
 3535 1702 2B       		.uleb128 0x2b
 3536 1703 E4150000 		.4byte	0x15e4
 3537 1707 F3000000 		.4byte	.LLST11
 3538 170b 00       		.byte	0
 3539 170c 00       		.byte	0
 3540 170d 00       		.byte	0
 3541 170e 2C       		.uleb128 0x2c
 3542 170f 74000000 		.4byte	.LVL8
 3543 1713 4A1B0000 		.4byte	0x1b4a
 3544 1717 27170000 		.4byte	0x1727
 3545 171b 2D       		.uleb128 0x2d
 3546 171c 01       		.uleb128 0x1
 3547 171d 50       		.byte	0x50
 3548 171e 02       		.uleb128 0x2
 3549 171f 75       		.byte	0x75
 3550 1720 00       		.sleb128 0
 3551 1721 2D       		.uleb128 0x2d
 3552 1722 01       		.uleb128 0x1
 3553 1723 51       		.byte	0x51
 3554 1724 01       		.uleb128 0x1
 3555 1725 30       		.byte	0x30
 3556 1726 00       		.byte	0
 3557 1727 2E       		.uleb128 0x2e
 3558 1728 7C000000 		.4byte	.LVL9
 3559 172c 561B0000 		.4byte	0x1b56
 3560 1730 2D       		.uleb128 0x2d
 3561 1731 01       		.uleb128 0x1
 3562 1732 50       		.byte	0x50
 3563 1733 02       		.uleb128 0x2
 3564 1734 75       		.byte	0x75
 3565 1735 00       		.sleb128 0
 3566 1736 00       		.byte	0
 3567 1737 00       		.byte	0
 3568 1738 17       		.uleb128 0x17
 3569 1739 04       		.byte	0x4
 3570 173a 3E170000 		.4byte	0x173e
 3571 173e 11       		.uleb128 0x11
 3572 173f 1C140000 		.4byte	0x141c
 3573 1743 24       		.uleb128 0x24
 3574 1744 8B1A0000 		.4byte	.LASF439
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 201


 3575 1748 01       		.byte	0x1
 3576 1749 E3       		.byte	0xe3
 3577 174a 00000000 		.4byte	.LFB278
 3578 174e 24000000 		.4byte	.LFE278-.LFB278
 3579 1752 01       		.uleb128 0x1
 3580 1753 9C       		.byte	0x9c
 3581 1754 8D170000 		.4byte	0x178d
 3582 1758 2C       		.uleb128 0x2c
 3583 1759 14000000 		.4byte	.LVL11
 3584 175d 621B0000 		.4byte	0x1b62
 3585 1761 74170000 		.4byte	0x1774
 3586 1765 2D       		.uleb128 0x2d
 3587 1766 01       		.uleb128 0x1
 3588 1767 50       		.byte	0x50
 3589 1768 05       		.uleb128 0x5
 3590 1769 0C       		.byte	0xc
 3591 176a 00001D41 		.4byte	0x411d0000
 3592 176e 2D       		.uleb128 0x2d
 3593 176f 01       		.uleb128 0x1
 3594 1770 51       		.byte	0x51
 3595 1771 01       		.uleb128 0x1
 3596 1772 31       		.byte	0x31
 3597 1773 00       		.byte	0
 3598 1774 2E       		.uleb128 0x2e
 3599 1775 1E000000 		.4byte	.LVL12
 3600 1779 621B0000 		.4byte	0x1b62
 3601 177d 2D       		.uleb128 0x2d
 3602 177e 01       		.uleb128 0x1
 3603 177f 50       		.byte	0x50
 3604 1780 05       		.uleb128 0x5
 3605 1781 0C       		.byte	0xc
 3606 1782 00001D41 		.4byte	0x411d0000
 3607 1786 2D       		.uleb128 0x2d
 3608 1787 01       		.uleb128 0x1
 3609 1788 51       		.byte	0x51
 3610 1789 01       		.uleb128 0x1
 3611 178a 30       		.byte	0x30
 3612 178b 00       		.byte	0
 3613 178c 00       		.byte	0
 3614 178d 24       		.uleb128 0x24
 3615 178e C8150000 		.4byte	.LASF440
 3616 1792 01       		.byte	0x1
 3617 1793 FE       		.byte	0xfe
 3618 1794 00000000 		.4byte	.LFB279
 3619 1798 20000000 		.4byte	.LFE279-.LFB279
 3620 179c 01       		.uleb128 0x1
 3621 179d 9C       		.byte	0x9c
 3622 179e B0170000 		.4byte	0x17b0
 3623 17a2 2F       		.uleb128 0x2f
 3624 17a3 84040000 		.4byte	.LASF442
 3625 17a7 01       		.byte	0x1
 3626 17a8 FE       		.byte	0xfe
 3627 17a9 B1110000 		.4byte	0x11b1
 3628 17ad 01       		.uleb128 0x1
 3629 17ae 50       		.byte	0x50
 3630 17af 00       		.byte	0
 3631 17b0 30       		.uleb128 0x30
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 202


 3632 17b1 77120000 		.4byte	.LASF443
 3633 17b5 01       		.byte	0x1
 3634 17b6 1A01     		.2byte	0x11a
 3635 17b8 00000000 		.4byte	.LFB280
 3636 17bc 28000000 		.4byte	.LFE280-.LFB280
 3637 17c0 01       		.uleb128 0x1
 3638 17c1 9C       		.byte	0x9c
 3639 17c2 E1170000 		.4byte	0x17e1
 3640 17c6 31       		.uleb128 0x31
 3641 17c7 29150000 		.4byte	0x1529
 3642 17cb 06000000 		.4byte	.LBB61
 3643 17cf 22000000 		.4byte	.LBE61-.LBB61
 3644 17d3 01       		.byte	0x1
 3645 17d4 1E01     		.2byte	0x11e
 3646 17d6 29       		.uleb128 0x29
 3647 17d7 36150000 		.4byte	0x1536
 3648 17db 0B010000 		.4byte	.LLST12
 3649 17df 00       		.byte	0
 3650 17e0 00       		.byte	0
 3651 17e1 30       		.uleb128 0x30
 3652 17e2 BA090000 		.4byte	.LASF444
 3653 17e6 01       		.byte	0x1
 3654 17e7 3601     		.2byte	0x136
 3655 17e9 00000000 		.4byte	.LFB281
 3656 17ed 30000000 		.4byte	.LFE281-.LFB281
 3657 17f1 01       		.uleb128 0x1
 3658 17f2 9C       		.byte	0x9c
 3659 17f3 32180000 		.4byte	0x1832
 3660 17f7 31       		.uleb128 0x31
 3661 17f8 43150000 		.4byte	0x1543
 3662 17fc 06000000 		.4byte	.LBB63
 3663 1800 2A000000 		.4byte	.LBE63-.LBB63
 3664 1804 01       		.byte	0x1
 3665 1805 3A01     		.2byte	0x13a
 3666 1807 29       		.uleb128 0x29
 3667 1808 50150000 		.4byte	0x1550
 3668 180c 1E010000 		.4byte	.LLST13
 3669 1810 32       		.uleb128 0x32
 3670 1811 60140000 		.4byte	0x1460
 3671 1815 1E000000 		.4byte	.LBB65
 3672 1819 04000000 		.4byte	.LBE65-.LBB65
 3673 181d 03       		.byte	0x3
 3674 181e B606     		.2byte	0x6b6
 3675 1820 32       		.uleb128 0x32
 3676 1821 57140000 		.4byte	0x1457
 3677 1825 22000000 		.4byte	.LBB67
 3678 1829 0E000000 		.4byte	.LBE67-.LBB67
 3679 182d 03       		.byte	0x3
 3680 182e B706     		.2byte	0x6b7
 3681 1830 00       		.byte	0
 3682 1831 00       		.byte	0
 3683 1832 30       		.uleb128 0x30
 3684 1833 88160000 		.4byte	.LASF445
 3685 1837 01       		.byte	0x1
 3686 1838 5201     		.2byte	0x152
 3687 183a 00000000 		.4byte	.LFB282
 3688 183e 18000000 		.4byte	.LFE282-.LFB282
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 203


 3689 1842 01       		.uleb128 0x1
 3690 1843 9C       		.byte	0x9c
 3691 1844 8A180000 		.4byte	0x188a
 3692 1848 33       		.uleb128 0x33
 3693 1849 40140000 		.4byte	.LASF446
 3694 184d 01       		.byte	0x1
 3695 184e 5201     		.2byte	0x152
 3696 1850 9A040000 		.4byte	0x49a
 3697 1854 31010000 		.4byte	.LLST14
 3698 1858 34       		.uleb128 0x34
 3699 1859 5F210000 		.4byte	.LASF448
 3700 185d 01       		.byte	0x1
 3701 185e 5401     		.2byte	0x154
 3702 1860 9A040000 		.4byte	0x49a
 3703 1864 01       		.uleb128 0x1
 3704 1865 50       		.byte	0x50
 3705 1866 31       		.uleb128 0x31
 3706 1867 5D150000 		.4byte	0x155d
 3707 186b 08000000 		.4byte	.LBB69
 3708 186f 10000000 		.4byte	.LBE69-.LBB69
 3709 1873 01       		.byte	0x1
 3710 1874 5801     		.2byte	0x158
 3711 1876 29       		.uleb128 0x29
 3712 1877 76150000 		.4byte	0x1576
 3713 187b 52010000 		.4byte	.LLST15
 3714 187f 29       		.uleb128 0x29
 3715 1880 6A150000 		.4byte	0x156a
 3716 1884 65010000 		.4byte	.LLST16
 3717 1888 00       		.byte	0
 3718 1889 00       		.byte	0
 3719 188a 30       		.uleb128 0x30
 3720 188b EC1D0000 		.4byte	.LASF449
 3721 188f 01       		.byte	0x1
 3722 1890 6901     		.2byte	0x169
 3723 1892 00000000 		.4byte	.LFB283
 3724 1896 44000000 		.4byte	.LFE283-.LFB283
 3725 189a 01       		.uleb128 0x1
 3726 189b 9C       		.byte	0x9c
 3727 189c FE180000 		.4byte	0x18fe
 3728 18a0 33       		.uleb128 0x33
 3729 18a1 130D0000 		.4byte	.LASF434
 3730 18a5 01       		.byte	0x1
 3731 18a6 6901     		.2byte	0x169
 3732 18a8 9A040000 		.4byte	0x49a
 3733 18ac 7D010000 		.4byte	.LLST17
 3734 18b0 35       		.uleb128 0x35
 3735 18b1 880C0000 		.4byte	.LASF450
 3736 18b5 01       		.byte	0x1
 3737 18b6 6B01     		.2byte	0x16b
 3738 18b8 50110000 		.4byte	0x1150
 3739 18bc A7010000 		.4byte	.LLST18
 3740 18c0 31       		.uleb128 0x31
 3741 18c1 83150000 		.4byte	0x1583
 3742 18c5 1C000000 		.4byte	.LBB71
 3743 18c9 28000000 		.4byte	.LBE71-.LBB71
 3744 18cd 01       		.byte	0x1
 3745 18ce 6E01     		.2byte	0x16e
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 204


 3746 18d0 29       		.uleb128 0x29
 3747 18d1 9C150000 		.4byte	0x159c
 3748 18d5 C6010000 		.4byte	.LLST19
 3749 18d9 29       		.uleb128 0x29
 3750 18da 90150000 		.4byte	0x1590
 3751 18de D9010000 		.4byte	.LLST20
 3752 18e2 2E       		.uleb128 0x2e
 3753 18e3 2C000000 		.4byte	.LVL27
 3754 18e7 6E1B0000 		.4byte	0x1b6e
 3755 18eb 2D       		.uleb128 0x2d
 3756 18ec 01       		.uleb128 0x1
 3757 18ed 50       		.byte	0x50
 3758 18ee 05       		.uleb128 0x5
 3759 18ef 03       		.byte	0x3
 3760 18f0 00000000 		.4byte	.LC0
 3761 18f4 2D       		.uleb128 0x2d
 3762 18f5 01       		.uleb128 0x1
 3763 18f6 51       		.byte	0x51
 3764 18f7 03       		.uleb128 0x3
 3765 18f8 0A       		.byte	0xa
 3766 18f9 DD05     		.2byte	0x5dd
 3767 18fb 00       		.byte	0
 3768 18fc 00       		.byte	0
 3769 18fd 00       		.byte	0
 3770 18fe 36       		.uleb128 0x36
 3771 18ff 19050000 		.4byte	.LASF478
 3772 1903 01       		.byte	0x1
 3773 1904 8201     		.2byte	0x182
 3774 1906 9A040000 		.4byte	0x49a
 3775 190a 00000000 		.4byte	.LFB284
 3776 190e 18000000 		.4byte	.LFE284-.LFB284
 3777 1912 01       		.uleb128 0x1
 3778 1913 9C       		.byte	0x9c
 3779 1914 5C190000 		.4byte	0x195c
 3780 1918 33       		.uleb128 0x33
 3781 1919 E41D0000 		.4byte	.LASF451
 3782 191d 01       		.byte	0x1
 3783 191e 8201     		.2byte	0x182
 3784 1920 D7110000 		.4byte	0x11d7
 3785 1924 F1010000 		.4byte	.LLST21
 3786 1928 35       		.uleb128 0x35
 3787 1929 A30F0000 		.4byte	.LASF452
 3788 192d 01       		.byte	0x1
 3789 192e 8401     		.2byte	0x184
 3790 1930 50110000 		.4byte	0x1150
 3791 1934 12020000 		.4byte	.LLST22
 3792 1938 35       		.uleb128 0x35
 3793 1939 66080000 		.4byte	.LASF453
 3794 193d 01       		.byte	0x1
 3795 193e 8501     		.2byte	0x185
 3796 1940 8B110000 		.4byte	0x118b
 3797 1944 31020000 		.4byte	.LLST23
 3798 1948 2E       		.uleb128 0x2e
 3799 1949 0A000000 		.4byte	.LVL33
 3800 194d 7A1B0000 		.4byte	0x1b7a
 3801 1951 2D       		.uleb128 0x2d
 3802 1952 01       		.uleb128 0x1
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 205


 3803 1953 50       		.byte	0x50
 3804 1954 05       		.uleb128 0x5
 3805 1955 0C       		.byte	0xc
 3806 1956 00001D41 		.4byte	0x411d0000
 3807 195a 00       		.byte	0
 3808 195b 00       		.byte	0
 3809 195c 30       		.uleb128 0x30
 3810 195d 5F090000 		.4byte	.LASF454
 3811 1961 01       		.byte	0x1
 3812 1962 9F01     		.2byte	0x19f
 3813 1964 00000000 		.4byte	.LFB285
 3814 1968 34000000 		.4byte	.LFE285-.LFB285
 3815 196c 01       		.uleb128 0x1
 3816 196d 9C       		.byte	0x9c
 3817 196e 92190000 		.4byte	0x1992
 3818 1972 37       		.uleb128 0x37
 3819 1973 820B0000 		.4byte	.LASF455
 3820 1977 01       		.byte	0x1
 3821 1978 A101     		.2byte	0x1a1
 3822 197a 9A040000 		.4byte	0x49a
 3823 197e 00       		.byte	0
 3824 197f 38       		.uleb128 0x38
 3825 1980 10000000 		.4byte	.LVL38
 3826 1984 861B0000 		.4byte	0x1b86
 3827 1988 38       		.uleb128 0x38
 3828 1989 22000000 		.4byte	.LVL39
 3829 198d F1150000 		.4byte	0x15f1
 3830 1991 00       		.byte	0
 3831 1992 24       		.uleb128 0x24
 3832 1993 3F0A0000 		.4byte	.LASF456
 3833 1997 01       		.byte	0x1
 3834 1998 41       		.byte	0x41
 3835 1999 00000000 		.4byte	.LFB274
 3836 199d 2C000000 		.4byte	.LFE274-.LFB274
 3837 19a1 01       		.uleb128 0x1
 3838 19a2 9C       		.byte	0x9c
 3839 19a3 D8190000 		.4byte	0x19d8
 3840 19a7 27       		.uleb128 0x27
 3841 19a8 A9150000 		.4byte	0x15a9
 3842 19ac 1A000000 		.4byte	.LBB73
 3843 19b0 12000000 		.4byte	.LBE73-.LBB73
 3844 19b4 01       		.byte	0x1
 3845 19b5 49       		.byte	0x49
 3846 19b6 CE190000 		.4byte	0x19ce
 3847 19ba 2E       		.uleb128 0x2e
 3848 19bb 20000000 		.4byte	.LVL41
 3849 19bf 921B0000 		.4byte	0x1b92
 3850 19c3 2D       		.uleb128 0x2d
 3851 19c4 01       		.uleb128 0x1
 3852 19c5 50       		.byte	0x50
 3853 19c6 05       		.uleb128 0x5
 3854 19c7 0C       		.byte	0xc
 3855 19c8 00001D41 		.4byte	0x411d0000
 3856 19cc 00       		.byte	0
 3857 19cd 00       		.byte	0
 3858 19ce 38       		.uleb128 0x38
 3859 19cf 10000000 		.4byte	.LVL40
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 206


 3860 19d3 5C190000 		.4byte	0x195c
 3861 19d7 00       		.byte	0
 3862 19d8 24       		.uleb128 0x24
 3863 19d9 07160000 		.4byte	.LASF457
 3864 19dd 01       		.byte	0x1
 3865 19de 5E       		.byte	0x5e
 3866 19df 00000000 		.4byte	.LFB275
 3867 19e3 38000000 		.4byte	.LFE275-.LFB275
 3868 19e7 01       		.uleb128 0x1
 3869 19e8 9C       		.byte	0x9c
 3870 19e9 391A0000 		.4byte	0x1a39
 3871 19ed 25       		.uleb128 0x25
 3872 19ee B6130000 		.4byte	.LASF458
 3873 19f2 01       		.byte	0x1
 3874 19f3 5E       		.byte	0x5e
 3875 19f4 1C110000 		.4byte	0x111c
 3876 19f8 4F020000 		.4byte	.LLST24
 3877 19fc 27       		.uleb128 0x27
 3878 19fd 29150000 		.4byte	0x1529
 3879 1a01 16000000 		.4byte	.LBB75
 3880 1a05 22000000 		.4byte	.LBE75-.LBB75
 3881 1a09 01       		.byte	0x1
 3882 1a0a 66       		.byte	0x66
 3883 1a0b 191A0000 		.4byte	0x1a19
 3884 1a0f 29       		.uleb128 0x29
 3885 1a10 36150000 		.4byte	0x1536
 3886 1a14 7B020000 		.4byte	.LLST25
 3887 1a18 00       		.byte	0
 3888 1a19 38       		.uleb128 0x38
 3889 1a1a 08000000 		.4byte	.LVL43
 3890 1a1e 92190000 		.4byte	0x1992
 3891 1a22 2E       		.uleb128 0x2e
 3892 1a23 12000000 		.4byte	.LVL44
 3893 1a27 861B0000 		.4byte	0x1b86
 3894 1a2b 2D       		.uleb128 0x2d
 3895 1a2c 01       		.uleb128 0x1
 3896 1a2d 50       		.byte	0x50
 3897 1a2e 02       		.uleb128 0x2
 3898 1a2f 74       		.byte	0x74
 3899 1a30 00       		.sleb128 0
 3900 1a31 2D       		.uleb128 0x2d
 3901 1a32 01       		.uleb128 0x1
 3902 1a33 51       		.byte	0x51
 3903 1a34 02       		.uleb128 0x2
 3904 1a35 75       		.byte	0x75
 3905 1a36 00       		.sleb128 0
 3906 1a37 00       		.byte	0
 3907 1a38 00       		.byte	0
 3908 1a39 24       		.uleb128 0x24
 3909 1a3a 48130000 		.4byte	.LASF459
 3910 1a3e 01       		.byte	0x1
 3911 1a3f AA       		.byte	0xaa
 3912 1a40 00000000 		.4byte	.LFB277
 3913 1a44 58000000 		.4byte	.LFE277-.LFB277
 3914 1a48 01       		.uleb128 0x1
 3915 1a49 9C       		.byte	0x9c
 3916 1a4a BF1A0000 		.4byte	0x1abf
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 207


 3917 1a4e 25       		.uleb128 0x25
 3918 1a4f FB160000 		.4byte	.LASF441
 3919 1a53 01       		.byte	0x1
 3920 1a54 AA       		.byte	0xaa
 3921 1a55 9A040000 		.4byte	0x49a
 3922 1a59 9A020000 		.4byte	.LLST26
 3923 1a5d 25       		.uleb128 0x25
 3924 1a5e 42020000 		.4byte	.LASF460
 3925 1a62 01       		.byte	0x1
 3926 1a63 AA       		.byte	0xaa
 3927 1a64 9A040000 		.4byte	0x49a
 3928 1a68 C3020000 		.4byte	.LLST27
 3929 1a6c 27       		.uleb128 0x27
 3930 1a6d B2150000 		.4byte	0x15b2
 3931 1a71 08000000 		.4byte	.LBB77
 3932 1a75 0A000000 		.4byte	.LBE77-.LBB77
 3933 1a79 01       		.byte	0x1
 3934 1a7a B0       		.byte	0xb0
 3935 1a7b 9A1A0000 		.4byte	0x1a9a
 3936 1a7f 31       		.uleb128 0x31
 3937 1a80 E1140000 		.4byte	0x14e1
 3938 1a84 08000000 		.4byte	.LBB78
 3939 1a88 0A000000 		.4byte	.LBE78-.LBB78
 3940 1a8c 06       		.byte	0x6
 3941 1a8d B003     		.2byte	0x3b0
 3942 1a8f 29       		.uleb128 0x29
 3943 1a90 EE140000 		.4byte	0x14ee
 3944 1a94 EC020000 		.4byte	.LLST28
 3945 1a98 00       		.byte	0
 3946 1a99 00       		.byte	0
 3947 1a9a 38       		.uleb128 0x38
 3948 1a9b 20000000 		.4byte	.LVL52
 3949 1a9f 5C190000 		.4byte	0x195c
 3950 1aa3 38       		.uleb128 0x38
 3951 1aa4 38000000 		.4byte	.LVL53
 3952 1aa8 F1150000 		.4byte	0x15f1
 3953 1aac 38       		.uleb128 0x38
 3954 1aad 44000000 		.4byte	.LVL54
 3955 1ab1 92190000 		.4byte	0x1992
 3956 1ab5 38       		.uleb128 0x38
 3957 1ab6 48000000 		.4byte	.LVL55
 3958 1aba 43170000 		.4byte	0x1743
 3959 1abe 00       		.byte	0
 3960 1abf 39       		.uleb128 0x39
 3961 1ac0 61180000 		.4byte	.LASF461
 3962 1ac4 03       		.byte	0x3
 3963 1ac5 F907     		.2byte	0x7f9
 3964 1ac7 CB1A0000 		.4byte	0x1acb
 3965 1acb 0E       		.uleb128 0xe
 3966 1acc 8F040000 		.4byte	0x48f
 3967 1ad0 3A       		.uleb128 0x3a
 3968 1ad1 DC000000 		.4byte	.LASF462
 3969 1ad5 0D       		.byte	0xd
 3970 1ad6 A7       		.byte	0xa7
 3971 1ad7 DB1A0000 		.4byte	0x1adb
 3972 1adb 17       		.uleb128 0x17
 3973 1adc 04       		.byte	0x4
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 208


 3974 1add E11A0000 		.4byte	0x1ae1
 3975 1ae1 11       		.uleb128 0x11
 3976 1ae2 11110000 		.4byte	0x1111
 3977 1ae6 3B       		.uleb128 0x3b
 3978 1ae7 08070000 		.4byte	.LASF463
 3979 1aeb 01       		.byte	0x1
 3980 1aec 2B       		.byte	0x2b
 3981 1aed 6E040000 		.4byte	0x46e
 3982 1af1 05       		.uleb128 0x5
 3983 1af2 03       		.byte	0x3
 3984 1af3 00000000 		.4byte	ADC_initVar
 3985 1af7 3B       		.uleb128 0x3b
 3986 1af8 86120000 		.4byte	.LASF464
 3987 1afc 01       		.byte	0x1
 3988 1afd 2C       		.byte	0x2c
 3989 1afe 6E040000 		.4byte	0x46e
 3990 1b02 05       		.uleb128 0x5
 3991 1b03 03       		.byte	0x3
 3992 1b04 00000000 		.4byte	ADC_selected
 3993 1b08 3B       		.uleb128 0x3b
 3994 1b09 C11E0000 		.4byte	.LASF465
 3995 1b0d 01       		.byte	0x1
 3996 1b0e 2D       		.byte	0x2d
 3997 1b0f 9A040000 		.4byte	0x49a
 3998 1b13 05       		.uleb128 0x5
 3999 1b14 03       		.byte	0x3
 4000 1b15 00000000 		.4byte	ADC_currentConfig
 4001 1b19 0C       		.uleb128 0xc
 4002 1b1a 3E170000 		.4byte	0x173e
 4003 1b1e 291B0000 		.4byte	0x1b29
 4004 1b22 0D       		.uleb128 0xd
 4005 1b23 71050000 		.4byte	0x571
 4006 1b27 00       		.byte	0
 4007 1b28 00       		.byte	0
 4008 1b29 39       		.uleb128 0x39
 4009 1b2a EA170000 		.4byte	.LASF466
 4010 1b2e 06       		.byte	0x6
 4011 1b2f 6401     		.2byte	0x164
 4012 1b31 351B0000 		.4byte	0x1b35
 4013 1b35 11       		.uleb128 0x11
 4014 1b36 191B0000 		.4byte	0x1b19
 4015 1b3a 3A       		.uleb128 0x3a
 4016 1b3b 4C100000 		.4byte	.LASF467
 4017 1b3f 11       		.byte	0x11
 4018 1b40 29       		.byte	0x29
 4019 1b41 451B0000 		.4byte	0x1b45
 4020 1b45 11       		.uleb128 0x11
 4021 1b46 4B140000 		.4byte	0x144b
 4022 1b4a 3C       		.uleb128 0x3c
 4023 1b4b 0F0B0000 		.4byte	.LASF468
 4024 1b4f 0F0B0000 		.4byte	.LASF468
 4025 1b53 05       		.byte	0x5
 4026 1b54 3005     		.2byte	0x530
 4027 1b56 3C       		.uleb128 0x3c
 4028 1b57 D31E0000 		.4byte	.LASF469
 4029 1b5b D31E0000 		.4byte	.LASF469
 4030 1b5f 05       		.byte	0x5
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 209


 4031 1b60 2F05     		.2byte	0x52f
 4032 1b62 3C       		.uleb128 0x3c
 4033 1b63 9D120000 		.4byte	.LASF470
 4034 1b67 9D120000 		.4byte	.LASF470
 4035 1b6b 05       		.byte	0x5
 4036 1b6c 3305     		.2byte	0x533
 4037 1b6e 3C       		.uleb128 0x3c
 4038 1b6f C70E0000 		.4byte	.LASF471
 4039 1b73 C70E0000 		.4byte	.LASF471
 4040 1b77 0E       		.byte	0xe
 4041 1b78 9203     		.2byte	0x392
 4042 1b7a 3C       		.uleb128 0x3c
 4043 1b7b 811E0000 		.4byte	.LASF472
 4044 1b7f 811E0000 		.4byte	.LASF472
 4045 1b83 05       		.byte	0x5
 4046 1b84 3505     		.2byte	0x535
 4047 1b86 3C       		.uleb128 0x3c
 4048 1b87 CF010000 		.4byte	.LASF473
 4049 1b8b CF010000 		.4byte	.LASF473
 4050 1b8f 0F       		.byte	0xf
 4051 1b90 6601     		.2byte	0x166
 4052 1b92 3C       		.uleb128 0x3c
 4053 1b93 4B1B0000 		.4byte	.LASF474
 4054 1b97 4B1B0000 		.4byte	.LASF474
 4055 1b9b 05       		.byte	0x5
 4056 1b9c 3105     		.2byte	0x531
 4057 1b9e 00       		.byte	0
 4058              		.section	.debug_abbrev,"",%progbits
 4059              	.Ldebug_abbrev0:
 4060 0000 01       		.uleb128 0x1
 4061 0001 11       		.uleb128 0x11
 4062 0002 01       		.byte	0x1
 4063 0003 25       		.uleb128 0x25
 4064 0004 0E       		.uleb128 0xe
 4065 0005 13       		.uleb128 0x13
 4066 0006 0B       		.uleb128 0xb
 4067 0007 03       		.uleb128 0x3
 4068 0008 0E       		.uleb128 0xe
 4069 0009 1B       		.uleb128 0x1b
 4070 000a 0E       		.uleb128 0xe
 4071 000b 55       		.uleb128 0x55
 4072 000c 17       		.uleb128 0x17
 4073 000d 11       		.uleb128 0x11
 4074 000e 01       		.uleb128 0x1
 4075 000f 10       		.uleb128 0x10
 4076 0010 17       		.uleb128 0x17
 4077 0011 00       		.byte	0
 4078 0012 00       		.byte	0
 4079 0013 02       		.uleb128 0x2
 4080 0014 04       		.uleb128 0x4
 4081 0015 01       		.byte	0x1
 4082 0016 0B       		.uleb128 0xb
 4083 0017 0B       		.uleb128 0xb
 4084 0018 49       		.uleb128 0x49
 4085 0019 13       		.uleb128 0x13
 4086 001a 3A       		.uleb128 0x3a
 4087 001b 0B       		.uleb128 0xb
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 210


 4088 001c 3B       		.uleb128 0x3b
 4089 001d 0B       		.uleb128 0xb
 4090 001e 01       		.uleb128 0x1
 4091 001f 13       		.uleb128 0x13
 4092 0020 00       		.byte	0
 4093 0021 00       		.byte	0
 4094 0022 03       		.uleb128 0x3
 4095 0023 28       		.uleb128 0x28
 4096 0024 00       		.byte	0
 4097 0025 03       		.uleb128 0x3
 4098 0026 0E       		.uleb128 0xe
 4099 0027 1C       		.uleb128 0x1c
 4100 0028 0D       		.uleb128 0xd
 4101 0029 00       		.byte	0
 4102 002a 00       		.byte	0
 4103 002b 04       		.uleb128 0x4
 4104 002c 28       		.uleb128 0x28
 4105 002d 00       		.byte	0
 4106 002e 03       		.uleb128 0x3
 4107 002f 0E       		.uleb128 0xe
 4108 0030 1C       		.uleb128 0x1c
 4109 0031 0B       		.uleb128 0xb
 4110 0032 00       		.byte	0
 4111 0033 00       		.byte	0
 4112 0034 05       		.uleb128 0x5
 4113 0035 24       		.uleb128 0x24
 4114 0036 00       		.byte	0
 4115 0037 0B       		.uleb128 0xb
 4116 0038 0B       		.uleb128 0xb
 4117 0039 3E       		.uleb128 0x3e
 4118 003a 0B       		.uleb128 0xb
 4119 003b 03       		.uleb128 0x3
 4120 003c 0E       		.uleb128 0xe
 4121 003d 00       		.byte	0
 4122 003e 00       		.byte	0
 4123 003f 06       		.uleb128 0x6
 4124 0040 16       		.uleb128 0x16
 4125 0041 00       		.byte	0
 4126 0042 03       		.uleb128 0x3
 4127 0043 0E       		.uleb128 0xe
 4128 0044 3A       		.uleb128 0x3a
 4129 0045 0B       		.uleb128 0xb
 4130 0046 3B       		.uleb128 0x3b
 4131 0047 0B       		.uleb128 0xb
 4132 0048 49       		.uleb128 0x49
 4133 0049 13       		.uleb128 0x13
 4134 004a 00       		.byte	0
 4135 004b 00       		.byte	0
 4136 004c 07       		.uleb128 0x7
 4137 004d 24       		.uleb128 0x24
 4138 004e 00       		.byte	0
 4139 004f 0B       		.uleb128 0xb
 4140 0050 0B       		.uleb128 0xb
 4141 0051 3E       		.uleb128 0x3e
 4142 0052 0B       		.uleb128 0xb
 4143 0053 03       		.uleb128 0x3
 4144 0054 08       		.uleb128 0x8
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 211


 4145 0055 00       		.byte	0
 4146 0056 00       		.byte	0
 4147 0057 08       		.uleb128 0x8
 4148 0058 13       		.uleb128 0x13
 4149 0059 01       		.byte	0x1
 4150 005a 0B       		.uleb128 0xb
 4151 005b 05       		.uleb128 0x5
 4152 005c 3A       		.uleb128 0x3a
 4153 005d 0B       		.uleb128 0xb
 4154 005e 3B       		.uleb128 0x3b
 4155 005f 05       		.uleb128 0x5
 4156 0060 01       		.uleb128 0x1
 4157 0061 13       		.uleb128 0x13
 4158 0062 00       		.byte	0
 4159 0063 00       		.byte	0
 4160 0064 09       		.uleb128 0x9
 4161 0065 0D       		.uleb128 0xd
 4162 0066 00       		.byte	0
 4163 0067 03       		.uleb128 0x3
 4164 0068 0E       		.uleb128 0xe
 4165 0069 3A       		.uleb128 0x3a
 4166 006a 0B       		.uleb128 0xb
 4167 006b 3B       		.uleb128 0x3b
 4168 006c 05       		.uleb128 0x5
 4169 006d 49       		.uleb128 0x49
 4170 006e 13       		.uleb128 0x13
 4171 006f 38       		.uleb128 0x38
 4172 0070 0B       		.uleb128 0xb
 4173 0071 00       		.byte	0
 4174 0072 00       		.byte	0
 4175 0073 0A       		.uleb128 0xa
 4176 0074 0D       		.uleb128 0xd
 4177 0075 00       		.byte	0
 4178 0076 03       		.uleb128 0x3
 4179 0077 0E       		.uleb128 0xe
 4180 0078 3A       		.uleb128 0x3a
 4181 0079 0B       		.uleb128 0xb
 4182 007a 3B       		.uleb128 0x3b
 4183 007b 05       		.uleb128 0x5
 4184 007c 49       		.uleb128 0x49
 4185 007d 13       		.uleb128 0x13
 4186 007e 38       		.uleb128 0x38
 4187 007f 05       		.uleb128 0x5
 4188 0080 00       		.byte	0
 4189 0081 00       		.byte	0
 4190 0082 0B       		.uleb128 0xb
 4191 0083 0D       		.uleb128 0xd
 4192 0084 00       		.byte	0
 4193 0085 03       		.uleb128 0x3
 4194 0086 08       		.uleb128 0x8
 4195 0087 3A       		.uleb128 0x3a
 4196 0088 0B       		.uleb128 0xb
 4197 0089 3B       		.uleb128 0x3b
 4198 008a 05       		.uleb128 0x5
 4199 008b 49       		.uleb128 0x49
 4200 008c 13       		.uleb128 0x13
 4201 008d 38       		.uleb128 0x38
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 212


 4202 008e 05       		.uleb128 0x5
 4203 008f 00       		.byte	0
 4204 0090 00       		.byte	0
 4205 0091 0C       		.uleb128 0xc
 4206 0092 01       		.uleb128 0x1
 4207 0093 01       		.byte	0x1
 4208 0094 49       		.uleb128 0x49
 4209 0095 13       		.uleb128 0x13
 4210 0096 01       		.uleb128 0x1
 4211 0097 13       		.uleb128 0x13
 4212 0098 00       		.byte	0
 4213 0099 00       		.byte	0
 4214 009a 0D       		.uleb128 0xd
 4215 009b 21       		.uleb128 0x21
 4216 009c 00       		.byte	0
 4217 009d 49       		.uleb128 0x49
 4218 009e 13       		.uleb128 0x13
 4219 009f 2F       		.uleb128 0x2f
 4220 00a0 0B       		.uleb128 0xb
 4221 00a1 00       		.byte	0
 4222 00a2 00       		.byte	0
 4223 00a3 0E       		.uleb128 0xe
 4224 00a4 35       		.uleb128 0x35
 4225 00a5 00       		.byte	0
 4226 00a6 49       		.uleb128 0x49
 4227 00a7 13       		.uleb128 0x13
 4228 00a8 00       		.byte	0
 4229 00a9 00       		.byte	0
 4230 00aa 0F       		.uleb128 0xf
 4231 00ab 21       		.uleb128 0x21
 4232 00ac 00       		.byte	0
 4233 00ad 49       		.uleb128 0x49
 4234 00ae 13       		.uleb128 0x13
 4235 00af 2F       		.uleb128 0x2f
 4236 00b0 05       		.uleb128 0x5
 4237 00b1 00       		.byte	0
 4238 00b2 00       		.byte	0
 4239 00b3 10       		.uleb128 0x10
 4240 00b4 16       		.uleb128 0x16
 4241 00b5 00       		.byte	0
 4242 00b6 03       		.uleb128 0x3
 4243 00b7 0E       		.uleb128 0xe
 4244 00b8 3A       		.uleb128 0x3a
 4245 00b9 0B       		.uleb128 0xb
 4246 00ba 3B       		.uleb128 0x3b
 4247 00bb 05       		.uleb128 0x5
 4248 00bc 49       		.uleb128 0x49
 4249 00bd 13       		.uleb128 0x13
 4250 00be 00       		.byte	0
 4251 00bf 00       		.byte	0
 4252 00c0 11       		.uleb128 0x11
 4253 00c1 26       		.uleb128 0x26
 4254 00c2 00       		.byte	0
 4255 00c3 49       		.uleb128 0x49
 4256 00c4 13       		.uleb128 0x13
 4257 00c5 00       		.byte	0
 4258 00c6 00       		.byte	0
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 213


 4259 00c7 12       		.uleb128 0x12
 4260 00c8 13       		.uleb128 0x13
 4261 00c9 01       		.byte	0x1
 4262 00ca 0B       		.uleb128 0xb
 4263 00cb 0B       		.uleb128 0xb
 4264 00cc 3A       		.uleb128 0x3a
 4265 00cd 0B       		.uleb128 0xb
 4266 00ce 3B       		.uleb128 0x3b
 4267 00cf 0B       		.uleb128 0xb
 4268 00d0 01       		.uleb128 0x1
 4269 00d1 13       		.uleb128 0x13
 4270 00d2 00       		.byte	0
 4271 00d3 00       		.byte	0
 4272 00d4 13       		.uleb128 0x13
 4273 00d5 0D       		.uleb128 0xd
 4274 00d6 00       		.byte	0
 4275 00d7 03       		.uleb128 0x3
 4276 00d8 0E       		.uleb128 0xe
 4277 00d9 3A       		.uleb128 0x3a
 4278 00da 0B       		.uleb128 0xb
 4279 00db 3B       		.uleb128 0x3b
 4280 00dc 0B       		.uleb128 0xb
 4281 00dd 49       		.uleb128 0x49
 4282 00de 13       		.uleb128 0x13
 4283 00df 38       		.uleb128 0x38
 4284 00e0 0B       		.uleb128 0xb
 4285 00e1 00       		.byte	0
 4286 00e2 00       		.byte	0
 4287 00e3 14       		.uleb128 0x14
 4288 00e4 13       		.uleb128 0x13
 4289 00e5 01       		.byte	0x1
 4290 00e6 0B       		.uleb128 0xb
 4291 00e7 05       		.uleb128 0x5
 4292 00e8 3A       		.uleb128 0x3a
 4293 00e9 0B       		.uleb128 0xb
 4294 00ea 3B       		.uleb128 0x3b
 4295 00eb 0B       		.uleb128 0xb
 4296 00ec 01       		.uleb128 0x1
 4297 00ed 13       		.uleb128 0x13
 4298 00ee 00       		.byte	0
 4299 00ef 00       		.byte	0
 4300 00f0 15       		.uleb128 0x15
 4301 00f1 0D       		.uleb128 0xd
 4302 00f2 00       		.byte	0
 4303 00f3 03       		.uleb128 0x3
 4304 00f4 08       		.uleb128 0x8
 4305 00f5 3A       		.uleb128 0x3a
 4306 00f6 0B       		.uleb128 0xb
 4307 00f7 3B       		.uleb128 0x3b
 4308 00f8 0B       		.uleb128 0xb
 4309 00f9 49       		.uleb128 0x49
 4310 00fa 13       		.uleb128 0x13
 4311 00fb 38       		.uleb128 0x38
 4312 00fc 0B       		.uleb128 0xb
 4313 00fd 00       		.byte	0
 4314 00fe 00       		.byte	0
 4315 00ff 16       		.uleb128 0x16
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 214


 4316 0100 0D       		.uleb128 0xd
 4317 0101 00       		.byte	0
 4318 0102 03       		.uleb128 0x3
 4319 0103 0E       		.uleb128 0xe
 4320 0104 3A       		.uleb128 0x3a
 4321 0105 0B       		.uleb128 0xb
 4322 0106 3B       		.uleb128 0x3b
 4323 0107 0B       		.uleb128 0xb
 4324 0108 49       		.uleb128 0x49
 4325 0109 13       		.uleb128 0x13
 4326 010a 38       		.uleb128 0x38
 4327 010b 05       		.uleb128 0x5
 4328 010c 00       		.byte	0
 4329 010d 00       		.byte	0
 4330 010e 17       		.uleb128 0x17
 4331 010f 0F       		.uleb128 0xf
 4332 0110 00       		.byte	0
 4333 0111 0B       		.uleb128 0xb
 4334 0112 0B       		.uleb128 0xb
 4335 0113 49       		.uleb128 0x49
 4336 0114 13       		.uleb128 0x13
 4337 0115 00       		.byte	0
 4338 0116 00       		.byte	0
 4339 0117 18       		.uleb128 0x18
 4340 0118 15       		.uleb128 0x15
 4341 0119 00       		.byte	0
 4342 011a 27       		.uleb128 0x27
 4343 011b 19       		.uleb128 0x19
 4344 011c 00       		.byte	0
 4345 011d 00       		.byte	0
 4346 011e 19       		.uleb128 0x19
 4347 011f 04       		.uleb128 0x4
 4348 0120 01       		.byte	0x1
 4349 0121 0B       		.uleb128 0xb
 4350 0122 0B       		.uleb128 0xb
 4351 0123 49       		.uleb128 0x49
 4352 0124 13       		.uleb128 0x13
 4353 0125 3A       		.uleb128 0x3a
 4354 0126 0B       		.uleb128 0xb
 4355 0127 3B       		.uleb128 0x3b
 4356 0128 05       		.uleb128 0x5
 4357 0129 01       		.uleb128 0x1
 4358 012a 13       		.uleb128 0x13
 4359 012b 00       		.byte	0
 4360 012c 00       		.byte	0
 4361 012d 1A       		.uleb128 0x1a
 4362 012e 28       		.uleb128 0x28
 4363 012f 00       		.byte	0
 4364 0130 03       		.uleb128 0x3
 4365 0131 0E       		.uleb128 0xe
 4366 0132 1C       		.uleb128 0x1c
 4367 0133 06       		.uleb128 0x6
 4368 0134 00       		.byte	0
 4369 0135 00       		.byte	0
 4370 0136 1B       		.uleb128 0x1b
 4371 0137 13       		.uleb128 0x13
 4372 0138 01       		.byte	0x1
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 215


 4373 0139 0B       		.uleb128 0xb
 4374 013a 0B       		.uleb128 0xb
 4375 013b 3A       		.uleb128 0x3a
 4376 013c 0B       		.uleb128 0xb
 4377 013d 3B       		.uleb128 0x3b
 4378 013e 05       		.uleb128 0x5
 4379 013f 01       		.uleb128 0x1
 4380 0140 13       		.uleb128 0x13
 4381 0141 00       		.byte	0
 4382 0142 00       		.byte	0
 4383 0143 1C       		.uleb128 0x1c
 4384 0144 2E       		.uleb128 0x2e
 4385 0145 00       		.byte	0
 4386 0146 03       		.uleb128 0x3
 4387 0147 0E       		.uleb128 0xe
 4388 0148 3A       		.uleb128 0x3a
 4389 0149 0B       		.uleb128 0xb
 4390 014a 3B       		.uleb128 0x3b
 4391 014b 05       		.uleb128 0x5
 4392 014c 27       		.uleb128 0x27
 4393 014d 19       		.uleb128 0x19
 4394 014e 20       		.uleb128 0x20
 4395 014f 0B       		.uleb128 0xb
 4396 0150 00       		.byte	0
 4397 0151 00       		.byte	0
 4398 0152 1D       		.uleb128 0x1d
 4399 0153 2E       		.uleb128 0x2e
 4400 0154 01       		.byte	0x1
 4401 0155 03       		.uleb128 0x3
 4402 0156 0E       		.uleb128 0xe
 4403 0157 3A       		.uleb128 0x3a
 4404 0158 0B       		.uleb128 0xb
 4405 0159 3B       		.uleb128 0x3b
 4406 015a 05       		.uleb128 0x5
 4407 015b 27       		.uleb128 0x27
 4408 015c 19       		.uleb128 0x19
 4409 015d 49       		.uleb128 0x49
 4410 015e 13       		.uleb128 0x13
 4411 015f 20       		.uleb128 0x20
 4412 0160 0B       		.uleb128 0xb
 4413 0161 01       		.uleb128 0x1
 4414 0162 13       		.uleb128 0x13
 4415 0163 00       		.byte	0
 4416 0164 00       		.byte	0
 4417 0165 1E       		.uleb128 0x1e
 4418 0166 05       		.uleb128 0x5
 4419 0167 00       		.byte	0
 4420 0168 03       		.uleb128 0x3
 4421 0169 0E       		.uleb128 0xe
 4422 016a 3A       		.uleb128 0x3a
 4423 016b 0B       		.uleb128 0xb
 4424 016c 3B       		.uleb128 0x3b
 4425 016d 05       		.uleb128 0x5
 4426 016e 49       		.uleb128 0x49
 4427 016f 13       		.uleb128 0x13
 4428 0170 00       		.byte	0
 4429 0171 00       		.byte	0
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 216


 4430 0172 1F       		.uleb128 0x1f
 4431 0173 34       		.uleb128 0x34
 4432 0174 00       		.byte	0
 4433 0175 03       		.uleb128 0x3
 4434 0176 0E       		.uleb128 0xe
 4435 0177 3A       		.uleb128 0x3a
 4436 0178 0B       		.uleb128 0xb
 4437 0179 3B       		.uleb128 0x3b
 4438 017a 05       		.uleb128 0x5
 4439 017b 49       		.uleb128 0x49
 4440 017c 13       		.uleb128 0x13
 4441 017d 00       		.byte	0
 4442 017e 00       		.byte	0
 4443 017f 20       		.uleb128 0x20
 4444 0180 2E       		.uleb128 0x2e
 4445 0181 01       		.byte	0x1
 4446 0182 03       		.uleb128 0x3
 4447 0183 0E       		.uleb128 0xe
 4448 0184 3A       		.uleb128 0x3a
 4449 0185 0B       		.uleb128 0xb
 4450 0186 3B       		.uleb128 0x3b
 4451 0187 05       		.uleb128 0x5
 4452 0188 27       		.uleb128 0x27
 4453 0189 19       		.uleb128 0x19
 4454 018a 20       		.uleb128 0x20
 4455 018b 0B       		.uleb128 0xb
 4456 018c 01       		.uleb128 0x1
 4457 018d 13       		.uleb128 0x13
 4458 018e 00       		.byte	0
 4459 018f 00       		.byte	0
 4460 0190 21       		.uleb128 0x21
 4461 0191 2E       		.uleb128 0x2e
 4462 0192 00       		.byte	0
 4463 0193 03       		.uleb128 0x3
 4464 0194 0E       		.uleb128 0xe
 4465 0195 3A       		.uleb128 0x3a
 4466 0196 0B       		.uleb128 0xb
 4467 0197 3B       		.uleb128 0x3b
 4468 0198 0B       		.uleb128 0xb
 4469 0199 27       		.uleb128 0x27
 4470 019a 19       		.uleb128 0x19
 4471 019b 20       		.uleb128 0x20
 4472 019c 0B       		.uleb128 0xb
 4473 019d 00       		.byte	0
 4474 019e 00       		.byte	0
 4475 019f 22       		.uleb128 0x22
 4476 01a0 2E       		.uleb128 0x2e
 4477 01a1 01       		.byte	0x1
 4478 01a2 03       		.uleb128 0x3
 4479 01a3 0E       		.uleb128 0xe
 4480 01a4 3A       		.uleb128 0x3a
 4481 01a5 0B       		.uleb128 0xb
 4482 01a6 3B       		.uleb128 0x3b
 4483 01a7 0B       		.uleb128 0xb
 4484 01a8 27       		.uleb128 0x27
 4485 01a9 19       		.uleb128 0x19
 4486 01aa 20       		.uleb128 0x20
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 217


 4487 01ab 0B       		.uleb128 0xb
 4488 01ac 01       		.uleb128 0x1
 4489 01ad 13       		.uleb128 0x13
 4490 01ae 00       		.byte	0
 4491 01af 00       		.byte	0
 4492 01b0 23       		.uleb128 0x23
 4493 01b1 05       		.uleb128 0x5
 4494 01b2 00       		.byte	0
 4495 01b3 03       		.uleb128 0x3
 4496 01b4 0E       		.uleb128 0xe
 4497 01b5 3A       		.uleb128 0x3a
 4498 01b6 0B       		.uleb128 0xb
 4499 01b7 3B       		.uleb128 0x3b
 4500 01b8 0B       		.uleb128 0xb
 4501 01b9 49       		.uleb128 0x49
 4502 01ba 13       		.uleb128 0x13
 4503 01bb 00       		.byte	0
 4504 01bc 00       		.byte	0
 4505 01bd 24       		.uleb128 0x24
 4506 01be 2E       		.uleb128 0x2e
 4507 01bf 01       		.byte	0x1
 4508 01c0 3F       		.uleb128 0x3f
 4509 01c1 19       		.uleb128 0x19
 4510 01c2 03       		.uleb128 0x3
 4511 01c3 0E       		.uleb128 0xe
 4512 01c4 3A       		.uleb128 0x3a
 4513 01c5 0B       		.uleb128 0xb
 4514 01c6 3B       		.uleb128 0x3b
 4515 01c7 0B       		.uleb128 0xb
 4516 01c8 27       		.uleb128 0x27
 4517 01c9 19       		.uleb128 0x19
 4518 01ca 11       		.uleb128 0x11
 4519 01cb 01       		.uleb128 0x1
 4520 01cc 12       		.uleb128 0x12
 4521 01cd 06       		.uleb128 0x6
 4522 01ce 40       		.uleb128 0x40
 4523 01cf 18       		.uleb128 0x18
 4524 01d0 9742     		.uleb128 0x2117
 4525 01d2 19       		.uleb128 0x19
 4526 01d3 01       		.uleb128 0x1
 4527 01d4 13       		.uleb128 0x13
 4528 01d5 00       		.byte	0
 4529 01d6 00       		.byte	0
 4530 01d7 25       		.uleb128 0x25
 4531 01d8 05       		.uleb128 0x5
 4532 01d9 00       		.byte	0
 4533 01da 03       		.uleb128 0x3
 4534 01db 0E       		.uleb128 0xe
 4535 01dc 3A       		.uleb128 0x3a
 4536 01dd 0B       		.uleb128 0xb
 4537 01de 3B       		.uleb128 0x3b
 4538 01df 0B       		.uleb128 0xb
 4539 01e0 49       		.uleb128 0x49
 4540 01e1 13       		.uleb128 0x13
 4541 01e2 02       		.uleb128 0x2
 4542 01e3 17       		.uleb128 0x17
 4543 01e4 00       		.byte	0
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 218


 4544 01e5 00       		.byte	0
 4545 01e6 26       		.uleb128 0x26
 4546 01e7 34       		.uleb128 0x34
 4547 01e8 00       		.byte	0
 4548 01e9 03       		.uleb128 0x3
 4549 01ea 0E       		.uleb128 0xe
 4550 01eb 3A       		.uleb128 0x3a
 4551 01ec 0B       		.uleb128 0xb
 4552 01ed 3B       		.uleb128 0x3b
 4553 01ee 0B       		.uleb128 0xb
 4554 01ef 49       		.uleb128 0x49
 4555 01f0 13       		.uleb128 0x13
 4556 01f1 1C       		.uleb128 0x1c
 4557 01f2 0B       		.uleb128 0xb
 4558 01f3 00       		.byte	0
 4559 01f4 00       		.byte	0
 4560 01f5 27       		.uleb128 0x27
 4561 01f6 1D       		.uleb128 0x1d
 4562 01f7 01       		.byte	0x1
 4563 01f8 31       		.uleb128 0x31
 4564 01f9 13       		.uleb128 0x13
 4565 01fa 11       		.uleb128 0x11
 4566 01fb 01       		.uleb128 0x1
 4567 01fc 12       		.uleb128 0x12
 4568 01fd 06       		.uleb128 0x6
 4569 01fe 58       		.uleb128 0x58
 4570 01ff 0B       		.uleb128 0xb
 4571 0200 59       		.uleb128 0x59
 4572 0201 0B       		.uleb128 0xb
 4573 0202 01       		.uleb128 0x1
 4574 0203 13       		.uleb128 0x13
 4575 0204 00       		.byte	0
 4576 0205 00       		.byte	0
 4577 0206 28       		.uleb128 0x28
 4578 0207 1D       		.uleb128 0x1d
 4579 0208 01       		.byte	0x1
 4580 0209 31       		.uleb128 0x31
 4581 020a 13       		.uleb128 0x13
 4582 020b 11       		.uleb128 0x11
 4583 020c 01       		.uleb128 0x1
 4584 020d 12       		.uleb128 0x12
 4585 020e 06       		.uleb128 0x6
 4586 020f 58       		.uleb128 0x58
 4587 0210 0B       		.uleb128 0xb
 4588 0211 59       		.uleb128 0x59
 4589 0212 0B       		.uleb128 0xb
 4590 0213 00       		.byte	0
 4591 0214 00       		.byte	0
 4592 0215 29       		.uleb128 0x29
 4593 0216 05       		.uleb128 0x5
 4594 0217 00       		.byte	0
 4595 0218 31       		.uleb128 0x31
 4596 0219 13       		.uleb128 0x13
 4597 021a 02       		.uleb128 0x2
 4598 021b 17       		.uleb128 0x17
 4599 021c 00       		.byte	0
 4600 021d 00       		.byte	0
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 219


 4601 021e 2A       		.uleb128 0x2a
 4602 021f 0B       		.uleb128 0xb
 4603 0220 01       		.byte	0x1
 4604 0221 11       		.uleb128 0x11
 4605 0222 01       		.uleb128 0x1
 4606 0223 12       		.uleb128 0x12
 4607 0224 06       		.uleb128 0x6
 4608 0225 00       		.byte	0
 4609 0226 00       		.byte	0
 4610 0227 2B       		.uleb128 0x2b
 4611 0228 34       		.uleb128 0x34
 4612 0229 00       		.byte	0
 4613 022a 31       		.uleb128 0x31
 4614 022b 13       		.uleb128 0x13
 4615 022c 02       		.uleb128 0x2
 4616 022d 17       		.uleb128 0x17
 4617 022e 00       		.byte	0
 4618 022f 00       		.byte	0
 4619 0230 2C       		.uleb128 0x2c
 4620 0231 898201   		.uleb128 0x4109
 4621 0234 01       		.byte	0x1
 4622 0235 11       		.uleb128 0x11
 4623 0236 01       		.uleb128 0x1
 4624 0237 31       		.uleb128 0x31
 4625 0238 13       		.uleb128 0x13
 4626 0239 01       		.uleb128 0x1
 4627 023a 13       		.uleb128 0x13
 4628 023b 00       		.byte	0
 4629 023c 00       		.byte	0
 4630 023d 2D       		.uleb128 0x2d
 4631 023e 8A8201   		.uleb128 0x410a
 4632 0241 00       		.byte	0
 4633 0242 02       		.uleb128 0x2
 4634 0243 18       		.uleb128 0x18
 4635 0244 9142     		.uleb128 0x2111
 4636 0246 18       		.uleb128 0x18
 4637 0247 00       		.byte	0
 4638 0248 00       		.byte	0
 4639 0249 2E       		.uleb128 0x2e
 4640 024a 898201   		.uleb128 0x4109
 4641 024d 01       		.byte	0x1
 4642 024e 11       		.uleb128 0x11
 4643 024f 01       		.uleb128 0x1
 4644 0250 31       		.uleb128 0x31
 4645 0251 13       		.uleb128 0x13
 4646 0252 00       		.byte	0
 4647 0253 00       		.byte	0
 4648 0254 2F       		.uleb128 0x2f
 4649 0255 05       		.uleb128 0x5
 4650 0256 00       		.byte	0
 4651 0257 03       		.uleb128 0x3
 4652 0258 0E       		.uleb128 0xe
 4653 0259 3A       		.uleb128 0x3a
 4654 025a 0B       		.uleb128 0xb
 4655 025b 3B       		.uleb128 0x3b
 4656 025c 0B       		.uleb128 0xb
 4657 025d 49       		.uleb128 0x49
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 220


 4658 025e 13       		.uleb128 0x13
 4659 025f 02       		.uleb128 0x2
 4660 0260 18       		.uleb128 0x18
 4661 0261 00       		.byte	0
 4662 0262 00       		.byte	0
 4663 0263 30       		.uleb128 0x30
 4664 0264 2E       		.uleb128 0x2e
 4665 0265 01       		.byte	0x1
 4666 0266 3F       		.uleb128 0x3f
 4667 0267 19       		.uleb128 0x19
 4668 0268 03       		.uleb128 0x3
 4669 0269 0E       		.uleb128 0xe
 4670 026a 3A       		.uleb128 0x3a
 4671 026b 0B       		.uleb128 0xb
 4672 026c 3B       		.uleb128 0x3b
 4673 026d 05       		.uleb128 0x5
 4674 026e 27       		.uleb128 0x27
 4675 026f 19       		.uleb128 0x19
 4676 0270 11       		.uleb128 0x11
 4677 0271 01       		.uleb128 0x1
 4678 0272 12       		.uleb128 0x12
 4679 0273 06       		.uleb128 0x6
 4680 0274 40       		.uleb128 0x40
 4681 0275 18       		.uleb128 0x18
 4682 0276 9742     		.uleb128 0x2117
 4683 0278 19       		.uleb128 0x19
 4684 0279 01       		.uleb128 0x1
 4685 027a 13       		.uleb128 0x13
 4686 027b 00       		.byte	0
 4687 027c 00       		.byte	0
 4688 027d 31       		.uleb128 0x31
 4689 027e 1D       		.uleb128 0x1d
 4690 027f 01       		.byte	0x1
 4691 0280 31       		.uleb128 0x31
 4692 0281 13       		.uleb128 0x13
 4693 0282 11       		.uleb128 0x11
 4694 0283 01       		.uleb128 0x1
 4695 0284 12       		.uleb128 0x12
 4696 0285 06       		.uleb128 0x6
 4697 0286 58       		.uleb128 0x58
 4698 0287 0B       		.uleb128 0xb
 4699 0288 59       		.uleb128 0x59
 4700 0289 05       		.uleb128 0x5
 4701 028a 00       		.byte	0
 4702 028b 00       		.byte	0
 4703 028c 32       		.uleb128 0x32
 4704 028d 1D       		.uleb128 0x1d
 4705 028e 00       		.byte	0
 4706 028f 31       		.uleb128 0x31
 4707 0290 13       		.uleb128 0x13
 4708 0291 11       		.uleb128 0x11
 4709 0292 01       		.uleb128 0x1
 4710 0293 12       		.uleb128 0x12
 4711 0294 06       		.uleb128 0x6
 4712 0295 58       		.uleb128 0x58
 4713 0296 0B       		.uleb128 0xb
 4714 0297 59       		.uleb128 0x59
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 221


 4715 0298 05       		.uleb128 0x5
 4716 0299 00       		.byte	0
 4717 029a 00       		.byte	0
 4718 029b 33       		.uleb128 0x33
 4719 029c 05       		.uleb128 0x5
 4720 029d 00       		.byte	0
 4721 029e 03       		.uleb128 0x3
 4722 029f 0E       		.uleb128 0xe
 4723 02a0 3A       		.uleb128 0x3a
 4724 02a1 0B       		.uleb128 0xb
 4725 02a2 3B       		.uleb128 0x3b
 4726 02a3 05       		.uleb128 0x5
 4727 02a4 49       		.uleb128 0x49
 4728 02a5 13       		.uleb128 0x13
 4729 02a6 02       		.uleb128 0x2
 4730 02a7 17       		.uleb128 0x17
 4731 02a8 00       		.byte	0
 4732 02a9 00       		.byte	0
 4733 02aa 34       		.uleb128 0x34
 4734 02ab 34       		.uleb128 0x34
 4735 02ac 00       		.byte	0
 4736 02ad 03       		.uleb128 0x3
 4737 02ae 0E       		.uleb128 0xe
 4738 02af 3A       		.uleb128 0x3a
 4739 02b0 0B       		.uleb128 0xb
 4740 02b1 3B       		.uleb128 0x3b
 4741 02b2 05       		.uleb128 0x5
 4742 02b3 49       		.uleb128 0x49
 4743 02b4 13       		.uleb128 0x13
 4744 02b5 02       		.uleb128 0x2
 4745 02b6 18       		.uleb128 0x18
 4746 02b7 00       		.byte	0
 4747 02b8 00       		.byte	0
 4748 02b9 35       		.uleb128 0x35
 4749 02ba 34       		.uleb128 0x34
 4750 02bb 00       		.byte	0
 4751 02bc 03       		.uleb128 0x3
 4752 02bd 0E       		.uleb128 0xe
 4753 02be 3A       		.uleb128 0x3a
 4754 02bf 0B       		.uleb128 0xb
 4755 02c0 3B       		.uleb128 0x3b
 4756 02c1 05       		.uleb128 0x5
 4757 02c2 49       		.uleb128 0x49
 4758 02c3 13       		.uleb128 0x13
 4759 02c4 02       		.uleb128 0x2
 4760 02c5 17       		.uleb128 0x17
 4761 02c6 00       		.byte	0
 4762 02c7 00       		.byte	0
 4763 02c8 36       		.uleb128 0x36
 4764 02c9 2E       		.uleb128 0x2e
 4765 02ca 01       		.byte	0x1
 4766 02cb 3F       		.uleb128 0x3f
 4767 02cc 19       		.uleb128 0x19
 4768 02cd 03       		.uleb128 0x3
 4769 02ce 0E       		.uleb128 0xe
 4770 02cf 3A       		.uleb128 0x3a
 4771 02d0 0B       		.uleb128 0xb
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 222


 4772 02d1 3B       		.uleb128 0x3b
 4773 02d2 05       		.uleb128 0x5
 4774 02d3 27       		.uleb128 0x27
 4775 02d4 19       		.uleb128 0x19
 4776 02d5 49       		.uleb128 0x49
 4777 02d6 13       		.uleb128 0x13
 4778 02d7 11       		.uleb128 0x11
 4779 02d8 01       		.uleb128 0x1
 4780 02d9 12       		.uleb128 0x12
 4781 02da 06       		.uleb128 0x6
 4782 02db 40       		.uleb128 0x40
 4783 02dc 18       		.uleb128 0x18
 4784 02dd 9742     		.uleb128 0x2117
 4785 02df 19       		.uleb128 0x19
 4786 02e0 01       		.uleb128 0x1
 4787 02e1 13       		.uleb128 0x13
 4788 02e2 00       		.byte	0
 4789 02e3 00       		.byte	0
 4790 02e4 37       		.uleb128 0x37
 4791 02e5 34       		.uleb128 0x34
 4792 02e6 00       		.byte	0
 4793 02e7 03       		.uleb128 0x3
 4794 02e8 0E       		.uleb128 0xe
 4795 02e9 3A       		.uleb128 0x3a
 4796 02ea 0B       		.uleb128 0xb
 4797 02eb 3B       		.uleb128 0x3b
 4798 02ec 05       		.uleb128 0x5
 4799 02ed 49       		.uleb128 0x49
 4800 02ee 13       		.uleb128 0x13
 4801 02ef 1C       		.uleb128 0x1c
 4802 02f0 0B       		.uleb128 0xb
 4803 02f1 00       		.byte	0
 4804 02f2 00       		.byte	0
 4805 02f3 38       		.uleb128 0x38
 4806 02f4 898201   		.uleb128 0x4109
 4807 02f7 00       		.byte	0
 4808 02f8 11       		.uleb128 0x11
 4809 02f9 01       		.uleb128 0x1
 4810 02fa 31       		.uleb128 0x31
 4811 02fb 13       		.uleb128 0x13
 4812 02fc 00       		.byte	0
 4813 02fd 00       		.byte	0
 4814 02fe 39       		.uleb128 0x39
 4815 02ff 34       		.uleb128 0x34
 4816 0300 00       		.byte	0
 4817 0301 03       		.uleb128 0x3
 4818 0302 0E       		.uleb128 0xe
 4819 0303 3A       		.uleb128 0x3a
 4820 0304 0B       		.uleb128 0xb
 4821 0305 3B       		.uleb128 0x3b
 4822 0306 05       		.uleb128 0x5
 4823 0307 49       		.uleb128 0x49
 4824 0308 13       		.uleb128 0x13
 4825 0309 3F       		.uleb128 0x3f
 4826 030a 19       		.uleb128 0x19
 4827 030b 3C       		.uleb128 0x3c
 4828 030c 19       		.uleb128 0x19
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 223


 4829 030d 00       		.byte	0
 4830 030e 00       		.byte	0
 4831 030f 3A       		.uleb128 0x3a
 4832 0310 34       		.uleb128 0x34
 4833 0311 00       		.byte	0
 4834 0312 03       		.uleb128 0x3
 4835 0313 0E       		.uleb128 0xe
 4836 0314 3A       		.uleb128 0x3a
 4837 0315 0B       		.uleb128 0xb
 4838 0316 3B       		.uleb128 0x3b
 4839 0317 0B       		.uleb128 0xb
 4840 0318 49       		.uleb128 0x49
 4841 0319 13       		.uleb128 0x13
 4842 031a 3F       		.uleb128 0x3f
 4843 031b 19       		.uleb128 0x19
 4844 031c 3C       		.uleb128 0x3c
 4845 031d 19       		.uleb128 0x19
 4846 031e 00       		.byte	0
 4847 031f 00       		.byte	0
 4848 0320 3B       		.uleb128 0x3b
 4849 0321 34       		.uleb128 0x34
 4850 0322 00       		.byte	0
 4851 0323 03       		.uleb128 0x3
 4852 0324 0E       		.uleb128 0xe
 4853 0325 3A       		.uleb128 0x3a
 4854 0326 0B       		.uleb128 0xb
 4855 0327 3B       		.uleb128 0x3b
 4856 0328 0B       		.uleb128 0xb
 4857 0329 49       		.uleb128 0x49
 4858 032a 13       		.uleb128 0x13
 4859 032b 3F       		.uleb128 0x3f
 4860 032c 19       		.uleb128 0x19
 4861 032d 02       		.uleb128 0x2
 4862 032e 18       		.uleb128 0x18
 4863 032f 00       		.byte	0
 4864 0330 00       		.byte	0
 4865 0331 3C       		.uleb128 0x3c
 4866 0332 2E       		.uleb128 0x2e
 4867 0333 00       		.byte	0
 4868 0334 3F       		.uleb128 0x3f
 4869 0335 19       		.uleb128 0x19
 4870 0336 3C       		.uleb128 0x3c
 4871 0337 19       		.uleb128 0x19
 4872 0338 6E       		.uleb128 0x6e
 4873 0339 0E       		.uleb128 0xe
 4874 033a 03       		.uleb128 0x3
 4875 033b 0E       		.uleb128 0xe
 4876 033c 3A       		.uleb128 0x3a
 4877 033d 0B       		.uleb128 0xb
 4878 033e 3B       		.uleb128 0x3b
 4879 033f 05       		.uleb128 0x5
 4880 0340 00       		.byte	0
 4881 0341 00       		.byte	0
 4882 0342 00       		.byte	0
 4883              		.section	.debug_loc,"",%progbits
 4884              	.Ldebug_loc0:
 4885              	.LLST0:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 224


 4886 0000 00000000 		.4byte	.LVL0
 4887 0004 3E000000 		.4byte	.LVL6
 4888 0008 0100     		.2byte	0x1
 4889 000a 50       		.byte	0x50
 4890 000b 3E000000 		.4byte	.LVL6
 4891 000f 7E000000 		.4byte	.LVL10
 4892 0013 0100     		.2byte	0x1
 4893 0015 54       		.byte	0x54
 4894 0016 7E000000 		.4byte	.LVL10
 4895 001a 88000000 		.4byte	.LFE276
 4896 001e 0400     		.2byte	0x4
 4897 0020 F3       		.byte	0xf3
 4898 0021 01       		.uleb128 0x1
 4899 0022 50       		.byte	0x50
 4900 0023 9F       		.byte	0x9f
 4901 0024 00000000 		.4byte	0
 4902 0028 00000000 		.4byte	0
 4903              	.LLST1:
 4904 002c 04000000 		.4byte	.LVL1
 4905 0030 1C000000 		.4byte	.LVL2
 4906 0034 0200     		.2byte	0x2
 4907 0036 34       		.byte	0x34
 4908 0037 9F       		.byte	0x9f
 4909 0038 00000000 		.4byte	0
 4910 003c 00000000 		.4byte	0
 4911              	.LLST2:
 4912 0040 04000000 		.4byte	.LVL1
 4913 0044 1C000000 		.4byte	.LVL2
 4914 0048 0200     		.2byte	0x2
 4915 004a 30       		.byte	0x30
 4916 004b 9F       		.byte	0x9f
 4917 004c 00000000 		.4byte	0
 4918 0050 00000000 		.4byte	0
 4919              	.LLST3:
 4920 0054 04000000 		.4byte	.LVL1
 4921 0058 1C000000 		.4byte	.LVL2
 4922 005c 0600     		.2byte	0x6
 4923 005e 0C       		.byte	0xc
 4924 005f 01004A00 		.4byte	0x4a0001
 4925 0063 9F       		.byte	0x9f
 4926 0064 00000000 		.4byte	0
 4927 0068 00000000 		.4byte	0
 4928              	.LLST4:
 4929 006c 1E000000 		.4byte	.LVL3
 4930 0070 32000000 		.4byte	.LVL4
 4931 0074 0100     		.2byte	0x1
 4932 0076 53       		.byte	0x53
 4933 0077 32000000 		.4byte	.LVL4
 4934 007b 38000000 		.4byte	.LVL5
 4935 007f 0200     		.2byte	0x2
 4936 0081 70       		.byte	0x70
 4937 0082 10       		.sleb128 16
 4938 0083 00000000 		.4byte	0
 4939 0087 00000000 		.4byte	0
 4940              	.LLST6:
 4941 008b 1E000000 		.4byte	.LVL3
 4942 008f 38000000 		.4byte	.LVL5
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 225


 4943 0093 0200     		.2byte	0x2
 4944 0095 34       		.byte	0x34
 4945 0096 9F       		.byte	0x9f
 4946 0097 00000000 		.4byte	0
 4947 009b 00000000 		.4byte	0
 4948              	.LLST7:
 4949 009f 1E000000 		.4byte	.LVL3
 4950 00a3 38000000 		.4byte	.LVL5
 4951 00a7 0200     		.2byte	0x2
 4952 00a9 30       		.byte	0x30
 4953 00aa 9F       		.byte	0x9f
 4954 00ab 00000000 		.4byte	0
 4955 00af 00000000 		.4byte	0
 4956              	.LLST8:
 4957 00b3 1E000000 		.4byte	.LVL3
 4958 00b7 38000000 		.4byte	.LVL5
 4959 00bb 0600     		.2byte	0x6
 4960 00bd 0C       		.byte	0xc
 4961 00be 01004A00 		.4byte	0x4a0001
 4962 00c2 9F       		.byte	0x9f
 4963 00c3 00000000 		.4byte	0
 4964 00c7 00000000 		.4byte	0
 4965              	.LLST9:
 4966 00cb 38000000 		.4byte	.LVL5
 4967 00cf 6A000000 		.4byte	.LVL7
 4968 00d3 0200     		.2byte	0x2
 4969 00d5 34       		.byte	0x34
 4970 00d6 9F       		.byte	0x9f
 4971 00d7 00000000 		.4byte	0
 4972 00db 00000000 		.4byte	0
 4973              	.LLST10:
 4974 00df 38000000 		.4byte	.LVL5
 4975 00e3 6A000000 		.4byte	.LVL7
 4976 00e7 0200     		.2byte	0x2
 4977 00e9 30       		.byte	0x30
 4978 00ea 9F       		.byte	0x9f
 4979 00eb 00000000 		.4byte	0
 4980 00ef 00000000 		.4byte	0
 4981              	.LLST11:
 4982 00f3 38000000 		.4byte	.LVL5
 4983 00f7 6A000000 		.4byte	.LVL7
 4984 00fb 0600     		.2byte	0x6
 4985 00fd 0C       		.byte	0xc
 4986 00fe 01004A00 		.4byte	0x4a0001
 4987 0102 9F       		.byte	0x9f
 4988 0103 00000000 		.4byte	0
 4989 0107 00000000 		.4byte	0
 4990              	.LLST12:
 4991 010b 06000000 		.4byte	.LVL14
 4992 010f 10000000 		.4byte	.LVL15
 4993 0113 0100     		.2byte	0x1
 4994 0115 53       		.byte	0x53
 4995 0116 00000000 		.4byte	0
 4996 011a 00000000 		.4byte	0
 4997              	.LLST13:
 4998 011e 06000000 		.4byte	.LVL17
 4999 0122 10000000 		.4byte	.LVL18
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 226


 5000 0126 0100     		.2byte	0x1
 5001 0128 53       		.byte	0x53
 5002 0129 00000000 		.4byte	0
 5003 012d 00000000 		.4byte	0
 5004              	.LLST14:
 5005 0131 00000000 		.4byte	.LVL20
 5006 0135 08000000 		.4byte	.LVL21
 5007 0139 0100     		.2byte	0x1
 5008 013b 50       		.byte	0x50
 5009 013c 08000000 		.4byte	.LVL21
 5010 0140 18000000 		.4byte	.LFE282
 5011 0144 0400     		.2byte	0x4
 5012 0146 F3       		.byte	0xf3
 5013 0147 01       		.uleb128 0x1
 5014 0148 50       		.byte	0x50
 5015 0149 9F       		.byte	0x9f
 5016 014a 00000000 		.4byte	0
 5017 014e 00000000 		.4byte	0
 5018              	.LLST15:
 5019 0152 08000000 		.4byte	.LVL21
 5020 0156 0E000000 		.4byte	.LVL22
 5021 015a 0100     		.2byte	0x1
 5022 015c 50       		.byte	0x50
 5023 015d 00000000 		.4byte	0
 5024 0161 00000000 		.4byte	0
 5025              	.LLST16:
 5026 0165 08000000 		.4byte	.LVL21
 5027 0169 0E000000 		.4byte	.LVL22
 5028 016d 0600     		.2byte	0x6
 5029 016f 0C       		.byte	0xc
 5030 0170 00001D41 		.4byte	0x411d0000
 5031 0174 9F       		.byte	0x9f
 5032 0175 00000000 		.4byte	0
 5033 0179 00000000 		.4byte	0
 5034              	.LLST17:
 5035 017d 00000000 		.4byte	.LVL23
 5036 0181 1C000000 		.4byte	.LVL26
 5037 0185 0100     		.2byte	0x1
 5038 0187 50       		.byte	0x50
 5039 0188 1C000000 		.4byte	.LVL26
 5040 018c 32000000 		.4byte	.LVL29
 5041 0190 0100     		.2byte	0x1
 5042 0192 54       		.byte	0x54
 5043 0193 32000000 		.4byte	.LVL29
 5044 0197 44000000 		.4byte	.LFE283
 5045 019b 0200     		.2byte	0x2
 5046 019d 73       		.byte	0x73
 5047 019e 20       		.sleb128 32
 5048 019f 00000000 		.4byte	0
 5049 01a3 00000000 		.4byte	0
 5050              	.LLST18:
 5051 01a7 12000000 		.4byte	.LVL24
 5052 01ab 18000000 		.4byte	.LVL25
 5053 01af 0100     		.2byte	0x1
 5054 01b1 54       		.byte	0x54
 5055 01b2 18000000 		.4byte	.LVL25
 5056 01b6 2B000000 		.4byte	.LVL27-1
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 227


 5057 01ba 0200     		.2byte	0x2
 5058 01bc 72       		.byte	0x72
 5059 01bd 04       		.sleb128 4
 5060 01be 00000000 		.4byte	0
 5061 01c2 00000000 		.4byte	0
 5062              	.LLST19:
 5063 01c6 1C000000 		.4byte	.LVL26
 5064 01ca 30000000 		.4byte	.LVL28
 5065 01ce 0100     		.2byte	0x1
 5066 01d0 54       		.byte	0x54
 5067 01d1 00000000 		.4byte	0
 5068 01d5 00000000 		.4byte	0
 5069              	.LLST20:
 5070 01d9 1C000000 		.4byte	.LVL26
 5071 01dd 30000000 		.4byte	.LVL28
 5072 01e1 0600     		.2byte	0x6
 5073 01e3 0C       		.byte	0xc
 5074 01e4 00001D41 		.4byte	0x411d0000
 5075 01e8 9F       		.byte	0x9f
 5076 01e9 00000000 		.4byte	0
 5077 01ed 00000000 		.4byte	0
 5078              	.LLST21:
 5079 01f1 00000000 		.4byte	.LVL30
 5080 01f5 06000000 		.4byte	.LVL32
 5081 01f9 0100     		.2byte	0x1
 5082 01fb 50       		.byte	0x50
 5083 01fc 06000000 		.4byte	.LVL32
 5084 0200 18000000 		.4byte	.LFE284
 5085 0204 0400     		.2byte	0x4
 5086 0206 F3       		.byte	0xf3
 5087 0207 01       		.uleb128 0x1
 5088 0208 50       		.byte	0x50
 5089 0209 9F       		.byte	0x9f
 5090 020a 00000000 		.4byte	0
 5091 020e 00000000 		.4byte	0
 5092              	.LLST22:
 5093 0212 02000000 		.4byte	.LVL31
 5094 0216 12000000 		.4byte	.LVL36
 5095 021a 0200     		.2byte	0x2
 5096 021c 30       		.byte	0x30
 5097 021d 9F       		.byte	0x9f
 5098 021e 12000000 		.4byte	.LVL36
 5099 0222 18000000 		.4byte	.LFE284
 5100 0226 0100     		.2byte	0x1
 5101 0228 50       		.byte	0x50
 5102 0229 00000000 		.4byte	0
 5103 022d 00000000 		.4byte	0
 5104              	.LLST23:
 5105 0231 0A000000 		.4byte	.LVL33
 5106 0235 0E000000 		.4byte	.LVL34
 5107 0239 0100     		.2byte	0x1
 5108 023b 50       		.byte	0x50
 5109 023c 10000000 		.4byte	.LVL35
 5110 0240 12000000 		.4byte	.LVL36
 5111 0244 0100     		.2byte	0x1
 5112 0246 50       		.byte	0x50
 5113 0247 00000000 		.4byte	0
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 228


 5114 024b 00000000 		.4byte	0
 5115              	.LLST24:
 5116 024f 00000000 		.4byte	.LVL42
 5117 0253 07000000 		.4byte	.LVL43-1
 5118 0257 0100     		.2byte	0x1
 5119 0259 50       		.byte	0x50
 5120 025a 07000000 		.4byte	.LVL43-1
 5121 025e 2E000000 		.4byte	.LVL48
 5122 0262 0100     		.2byte	0x1
 5123 0264 55       		.byte	0x55
 5124 0265 2E000000 		.4byte	.LVL48
 5125 0269 38000000 		.4byte	.LFE275
 5126 026d 0400     		.2byte	0x4
 5127 026f F3       		.byte	0xf3
 5128 0270 01       		.uleb128 0x1
 5129 0271 50       		.byte	0x50
 5130 0272 9F       		.byte	0x9f
 5131 0273 00000000 		.4byte	0
 5132 0277 00000000 		.4byte	0
 5133              	.LLST25:
 5134 027b 16000000 		.4byte	.LVL45
 5135 027f 20000000 		.4byte	.LVL46
 5136 0283 0100     		.2byte	0x1
 5137 0285 53       		.byte	0x53
 5138 0286 20000000 		.4byte	.LVL46
 5139 028a 2C000000 		.4byte	.LVL47
 5140 028e 0200     		.2byte	0x2
 5141 0290 74       		.byte	0x74
 5142 0291 00       		.sleb128 0
 5143 0292 00000000 		.4byte	0
 5144 0296 00000000 		.4byte	0
 5145              	.LLST26:
 5146 029a 00000000 		.4byte	.LVL49
 5147 029e 1F000000 		.4byte	.LVL52-1
 5148 02a2 0100     		.2byte	0x1
 5149 02a4 50       		.byte	0x50
 5150 02a5 1F000000 		.4byte	.LVL52-1
 5151 02a9 4A000000 		.4byte	.LVL56
 5152 02ad 0100     		.2byte	0x1
 5153 02af 54       		.byte	0x54
 5154 02b0 4A000000 		.4byte	.LVL56
 5155 02b4 58000000 		.4byte	.LFE277
 5156 02b8 0100     		.2byte	0x1
 5157 02ba 50       		.byte	0x50
 5158 02bb 00000000 		.4byte	0
 5159 02bf 00000000 		.4byte	0
 5160              	.LLST27:
 5161 02c3 00000000 		.4byte	.LVL49
 5162 02c7 1F000000 		.4byte	.LVL52-1
 5163 02cb 0100     		.2byte	0x1
 5164 02cd 51       		.byte	0x51
 5165 02ce 1F000000 		.4byte	.LVL52-1
 5166 02d2 4A000000 		.4byte	.LVL56
 5167 02d6 0100     		.2byte	0x1
 5168 02d8 55       		.byte	0x55
 5169 02d9 4A000000 		.4byte	.LVL56
 5170 02dd 58000000 		.4byte	.LFE277
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 229


 5171 02e1 0100     		.2byte	0x1
 5172 02e3 51       		.byte	0x51
 5173 02e4 00000000 		.4byte	0
 5174 02e8 00000000 		.4byte	0
 5175              	.LLST28:
 5176 02ec 08000000 		.4byte	.LVL50
 5177 02f0 12000000 		.4byte	.LVL51
 5178 02f4 0600     		.2byte	0x6
 5179 02f6 0C       		.byte	0xc
 5180 02f7 00001D41 		.4byte	0x411d0000
 5181 02fb 9F       		.byte	0x9f
 5182 02fc 00000000 		.4byte	0
 5183 0300 00000000 		.4byte	0
 5184              		.section	.debug_aranges,"",%progbits
 5185 0000 74000000 		.4byte	0x74
 5186 0004 0200     		.2byte	0x2
 5187 0006 00000000 		.4byte	.Ldebug_info0
 5188 000a 04       		.byte	0x4
 5189 000b 00       		.byte	0
 5190 000c 0000     		.2byte	0
 5191 000e 0000     		.2byte	0
 5192 0010 00000000 		.4byte	.LFB276
 5193 0014 88000000 		.4byte	.LFE276-.LFB276
 5194 0018 00000000 		.4byte	.LFB278
 5195 001c 24000000 		.4byte	.LFE278-.LFB278
 5196 0020 00000000 		.4byte	.LFB279
 5197 0024 20000000 		.4byte	.LFE279-.LFB279
 5198 0028 00000000 		.4byte	.LFB280
 5199 002c 28000000 		.4byte	.LFE280-.LFB280
 5200 0030 00000000 		.4byte	.LFB281
 5201 0034 30000000 		.4byte	.LFE281-.LFB281
 5202 0038 00000000 		.4byte	.LFB282
 5203 003c 18000000 		.4byte	.LFE282-.LFB282
 5204 0040 00000000 		.4byte	.LFB283
 5205 0044 44000000 		.4byte	.LFE283-.LFB283
 5206 0048 00000000 		.4byte	.LFB284
 5207 004c 18000000 		.4byte	.LFE284-.LFB284
 5208 0050 00000000 		.4byte	.LFB285
 5209 0054 34000000 		.4byte	.LFE285-.LFB285
 5210 0058 00000000 		.4byte	.LFB274
 5211 005c 2C000000 		.4byte	.LFE274-.LFB274
 5212 0060 00000000 		.4byte	.LFB275
 5213 0064 38000000 		.4byte	.LFE275-.LFB275
 5214 0068 00000000 		.4byte	.LFB277
 5215 006c 58000000 		.4byte	.LFE277-.LFB277
 5216 0070 00000000 		.4byte	0
 5217 0074 00000000 		.4byte	0
 5218              		.section	.debug_ranges,"",%progbits
 5219              	.Ldebug_ranges0:
 5220 0000 00000000 		.4byte	.LFB276
 5221 0004 88000000 		.4byte	.LFE276
 5222 0008 00000000 		.4byte	.LFB278
 5223 000c 24000000 		.4byte	.LFE278
 5224 0010 00000000 		.4byte	.LFB279
 5225 0014 20000000 		.4byte	.LFE279
 5226 0018 00000000 		.4byte	.LFB280
 5227 001c 28000000 		.4byte	.LFE280
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 230


 5228 0020 00000000 		.4byte	.LFB281
 5229 0024 30000000 		.4byte	.LFE281
 5230 0028 00000000 		.4byte	.LFB282
 5231 002c 18000000 		.4byte	.LFE282
 5232 0030 00000000 		.4byte	.LFB283
 5233 0034 44000000 		.4byte	.LFE283
 5234 0038 00000000 		.4byte	.LFB284
 5235 003c 18000000 		.4byte	.LFE284
 5236 0040 00000000 		.4byte	.LFB285
 5237 0044 34000000 		.4byte	.LFE285
 5238 0048 00000000 		.4byte	.LFB274
 5239 004c 2C000000 		.4byte	.LFE274
 5240 0050 00000000 		.4byte	.LFB275
 5241 0054 38000000 		.4byte	.LFE275
 5242 0058 00000000 		.4byte	.LFB277
 5243 005c 58000000 		.4byte	.LFE277
 5244 0060 00000000 		.4byte	0
 5245 0064 00000000 		.4byte	0
 5246              		.section	.debug_line,"",%progbits
 5247              	.Ldebug_line0:
 5248 0000 FA040000 		.section	.debug_str,"MS",%progbits,1
 5248      0200A703 
 5248      00000201 
 5248      FB0E0D00 
 5248      01010101 
 5249              	.LASF306:
 5250 0000 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 5250      6843746C 
 5250      4D61696E 
 5250      57733146 
 5250      72657100 
 5251              	.LASF199:
 5252 0014 50455249 		.ascii	"PERI_TR_GR_V1_Type\000"
 5252      5F54525F 
 5252      47525F56 
 5252      315F5479 
 5252      706500
 5253              	.LASF415:
 5254 0027 63795F73 		.ascii	"cy_stc_sysint_t\000"
 5254      74635F73 
 5254      7973696E 
 5254      745F7400 
 5255              	.LASF25:
 5256 0037 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 5256      5F696E74 
 5256      65727275 
 5256      70745F67 
 5256      70696F5F 
 5257              	.LASF242:
 5258 0050 52414E47 		.ascii	"RANGE_INTR_MASKED\000"
 5258      455F494E 
 5258      54525F4D 
 5258      41534B45 
 5258      4400
 5259              	.LASF123:
 5260 0062 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 5260      6D5F315F 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 231


 5260      696E7465 
 5260      72727570 
 5260      74735F31 
 5261              	.LASF227:
 5262 007d 4348414E 		.ascii	"CHAN_WORK_UPDATED\000"
 5262      5F574F52 
 5262      4B5F5550 
 5262      44415445 
 5262      4400
 5263              	.LASF348:
 5264 008f 6970634C 		.ascii	"ipcLockStatusOffset\000"
 5264      6F636B53 
 5264      74617475 
 5264      734F6666 
 5264      73657400 
 5265              	.LASF420:
 5266 00a3 43795F53 		.ascii	"Cy_SysClk_PeriphDisableDivider\000"
 5266      7973436C 
 5266      6B5F5065 
 5266      72697068 
 5266      44697361 
 5267              	.LASF114:
 5268 00c2 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 5268      6D5F315F 
 5268      696E7465 
 5268      72727570 
 5268      74735F36 
 5269              	.LASF462:
 5270 00dc 63795F64 		.ascii	"cy_device\000"
 5270      65766963 
 5270      6500
 5271              	.LASF142:
 5272 00e6 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 5272      696E7465 
 5272      72727570 
 5272      74735F31 
 5272      305F4952 
 5273              	.LASF424:
 5274 00fd 62617365 		.ascii	"base\000"
 5274      00
 5275              	.LASF333:
 5276 0102 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 5276      73436D30 
 5276      436C6F63 
 5276      6B43746C 
 5276      4F666673 
 5277              	.LASF67:
 5278 0119 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 5278      735F696E 
 5278      74657272 
 5278      75707473 
 5278      5F647730 
 5279              	.LASF352:
 5280 0135 63686172 		.ascii	"char\000"
 5280      00
 5281              	.LASF207:
 5282 013a 4449565F 		.ascii	"DIV_8_CTL\000"
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 232


 5282      385F4354 
 5282      4C00
 5283              	.LASF26:
 5284 0144 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 5284      5F696E74 
 5284      65727275 
 5284      70745F76 
 5284      64645F49 
 5285              	.LASF54:
 5286 015c 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 5286      335F696E 
 5286      74657272 
 5286      7570745F 
 5286      4952516E 
 5287              	.LASF402:
 5288 0171 43595F53 		.ascii	"CY_SYSCLK_DIV_8_BIT\000"
 5288      5953434C 
 5288      4B5F4449 
 5288      565F385F 
 5288      42495400 
 5289              	.LASF222:
 5290 0185 4348414E 		.ascii	"CHAN_EN\000"
 5290      5F454E00 
 5291              	.LASF84:
 5292 018d 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 5292      735F696E 
 5292      74657272 
 5292      75707473 
 5292      5F647731 
 5293              	.LASF90:
 5294 01a9 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 5294      735F696E 
 5294      74657272 
 5294      75707473 
 5294      5F647731 
 5295              	.LASF265:
 5296 01c6 70657269 		.ascii	"periBase\000"
 5296      42617365 
 5296      00
 5297              	.LASF473:
 5298 01cf 43795F53 		.ascii	"Cy_SysInt_Init\000"
 5298      7973496E 
 5298      745F496E 
 5298      697400
 5299              	.LASF216:
 5300 01de 4354524C 		.ascii	"CTRL\000"
 5300      00
 5301              	.LASF341:
 5302 01e3 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 5302      73436D30 
 5302      4E6D6943 
 5302      746C4F66 
 5302      66736574 
 5303              	.LASF311:
 5304 01f8 64774368 		.ascii	"dwChSize\000"
 5304      53697A65 
 5304      00
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 233


 5305              	.LASF189:
 5306 0201 53544952 		.ascii	"STIR\000"
 5306      00
 5307              	.LASF399:
 5308 0206 43595F53 		.ascii	"CY_SYSCLK_TIMEOUT\000"
 5308      5953434C 
 5308      4B5F5449 
 5308      4D454F55 
 5308      5400
 5309              	.LASF172:
 5310 0218 756E7369 		.ascii	"unsigned int\000"
 5310      676E6564 
 5310      20696E74 
 5310      00
 5311              	.LASF46:
 5312 0225 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 5312      735F696E 
 5312      74657272 
 5312      75707473 
 5312      5F697063 
 5313              	.LASF460:
 5314 0242 72657374 		.ascii	"restart\000"
 5314      61727400 
 5315              	.LASF243:
 5316 024a 494E5452 		.ascii	"INTR_CAUSE\000"
 5316      5F434155 
 5316      534500
 5317              	.LASF293:
 5318 0255 736D6966 		.ascii	"smifDeviceNr\000"
 5318      44657669 
 5318      63654E72 
 5318      00
 5319              	.LASF374:
 5320 0262 43595F53 		.ascii	"CY_SAR_RANGE_COND_OUTSIDE\000"
 5320      41525F52 
 5320      414E4745 
 5320      5F434F4E 
 5320      445F4F55 
 5321              	.LASF323:
 5322 027c 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 5322      44697643 
 5322      6D645061 
 5322      54797065 
 5322      53656C50 
 5323              	.LASF419:
 5324 0293 64697669 		.ascii	"dividerNum\000"
 5324      6465724E 
 5324      756D00
 5325              	.LASF115:
 5326 029e 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 5326      6D5F315F 
 5326      696E7465 
 5326      72727570 
 5326      74735F37 
 5327              	.LASF166:
 5328 02b8 5F5F696E 		.ascii	"__int32_t\000"
 5328      7433325F 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 234


 5328      7400
 5329              	.LASF33:
 5330 02c2 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 5330      5F696E74 
 5330      65727275 
 5330      70745F63 
 5330      7462735F 
 5331              	.LASF289:
 5332 02db 73727373 		.ascii	"srssNumClkpath\000"
 5332      4E756D43 
 5332      6C6B7061 
 5332      746800
 5333              	.LASF229:
 5334 02ea 4348414E 		.ascii	"CHAN_WORK_NEWVALUE\000"
 5334      5F574F52 
 5334      4B5F4E45 
 5334      5756414C 
 5334      554500
 5335              	.LASF263:
 5336 02fd 63707573 		.ascii	"cpussBase\000"
 5336      73426173 
 5336      6500
 5337              	.LASF209:
 5338 0307 4449565F 		.ascii	"DIV_16_5_CTL\000"
 5338      31365F35 
 5338      5F43544C 
 5338      00
 5339              	.LASF407:
 5340 0314 6368616E 		.ascii	"channelBase\000"
 5340      6E656C42 
 5340      61736500 
 5341              	.LASF213:
 5342 0320 5050555F 		.ascii	"PPU_PR\000"
 5342      505200
 5343              	.LASF287:
 5344 0327 63707573 		.ascii	"cpussFmIrq\000"
 5344      73466D49 
 5344      727100
 5345              	.LASF30:
 5346 0332 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 5346      5F696E74 
 5346      65727275 
 5346      70745F6D 
 5346      63776474 
 5347              	.LASF397:
 5348 034e 43595F53 		.ascii	"CY_SYSCLK_SUCCESS\000"
 5348      5953434C 
 5348      4B5F5355 
 5348      43434553 
 5348      5300
 5349              	.LASF409:
 5350 0360 6877436F 		.ascii	"hwConfigStc\000"
 5350      6E666967 
 5350      53746300 
 5351              	.LASF416:
 5352 036c 5F5F4953 		.ascii	"__ISB\000"
 5352      4200
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 235


 5353              	.LASF12:
 5354 0372 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 5354      5F696E74 
 5354      65727275 
 5354      7074735F 
 5354      6770696F 
 5355              	.LASF288:
 5356 038e 63707573 		.ascii	"cpussNotConnectedIrq\000"
 5356      734E6F74 
 5356      436F6E6E 
 5356      65637465 
 5356      64497271 
 5357              	.LASF73:
 5358 03a3 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 5358      735F696E 
 5358      74657272 
 5358      75707473 
 5358      5F647730 
 5359              	.LASF158:
 5360 03c0 73686F72 		.ascii	"short int\000"
 5360      7420696E 
 5360      7400
 5361              	.LASF131:
 5362 03ca 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 5362      6D5F315F 
 5362      696E7465 
 5362      72727570 
 5362      74735F32 
 5363              	.LASF235:
 5364 03e5 53415455 		.ascii	"SATURATE_INTR\000"
 5364      52415445 
 5364      5F494E54 
 5364      5200
 5365              	.LASF129:
 5366 03f3 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 5366      6D5F315F 
 5366      696E7465 
 5366      72727570 
 5366      74735F32 
 5367              	.LASF27:
 5368 040e 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 5368      6D705F69 
 5368      6E746572 
 5368      72757074 
 5368      5F495251 
 5369              	.LASF218:
 5370 0424 53414D50 		.ascii	"SAMPLE_TIME01\000"
 5370      4C455F54 
 5370      494D4530 
 5370      3100
 5371              	.LASF107:
 5372 0432 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 5372      6D5F305F 
 5372      696E7465 
 5372      72727570 
 5372      74735F37 
 5373              	.LASF246:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 236


 5374 044c 494E4A5F 		.ascii	"INJ_RESULT\000"
 5374      52455355 
 5374      4C5400
 5375              	.LASF322:
 5376 0457 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 5376      44697643 
 5376      6D645061 
 5376      44697653 
 5376      656C506F 
 5377              	.LASF232:
 5378 046d 494E5452 		.ascii	"INTR_SET\000"
 5378      5F534554 
 5378      00
 5379              	.LASF299:
 5380 0476 63727970 		.ascii	"cryptoMemSize\000"
 5380      746F4D65 
 5380      6D53697A 
 5380      6500
 5381              	.LASF442:
 5382 0484 6D6F6465 		.ascii	"mode\000"
 5382      00
 5383              	.LASF389:
 5384 0489 73617449 		.ascii	"satIntrMask\000"
 5384      6E74724D 
 5384      61736B00 
 5385              	.LASF363:
 5386 0495 63795F65 		.ascii	"cy_en_sar_start_convert_sel_t\000"
 5386      6E5F7361 
 5386      725F7374 
 5386      6172745F 
 5386      636F6E76 
 5387              	.LASF319:
 5388 04b3 70657269 		.ascii	"periTrGrSize\000"
 5388      54724772 
 5388      53697A65 
 5388      00
 5389              	.LASF76:
 5390 04c0 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 5390      735F696E 
 5390      74657272 
 5390      75707473 
 5390      5F647731 
 5391              	.LASF146:
 5392 04dc 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 5392      696E7465 
 5392      72727570 
 5392      74735F31 
 5392      345F4952 
 5393              	.LASF102:
 5394 04f3 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 5394      6D5F305F 
 5394      696E7465 
 5394      72727570 
 5394      74735F32 
 5395              	.LASF8:
 5396 050d 50656E64 		.ascii	"PendSV_IRQn\000"
 5396      53565F49 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 237


 5396      52516E00 
 5397              	.LASF478:
 5398 0519 4144435F 		.ascii	"ADC_IsEndConversion\000"
 5398      4973456E 
 5398      64436F6E 
 5398      76657273 
 5398      696F6E00 
 5399              	.LASF475:
 5400 052d 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 5400      43313120 
 5400      352E342E 
 5400      31203230 
 5400      31363036 
 5401 0560 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 5401      20726576 
 5401      6973696F 
 5401      6E203233 
 5401      37373135 
 5402 0593 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 5402      70202D6D 
 5402      6670753D 
 5402      66707634 
 5402      2D73702D 
 5403 05c6 65637469 		.ascii	"ections -ffat-lto-objects\000"
 5403      6F6E7320 
 5403      2D666661 
 5403      742D6C74 
 5403      6F2D6F62 
 5404              	.LASF281:
 5405 05e0 70726F74 		.ascii	"protVersion\000"
 5405      56657273 
 5405      696F6E00 
 5406              	.LASF371:
 5407 05ec 43595F53 		.ascii	"CY_SAR_RANGE_COND_BELOW\000"
 5407      41525F52 
 5407      414E4745 
 5407      5F434F4E 
 5407      445F4245 
 5408              	.LASF193:
 5409 0604 52455345 		.ascii	"RESERVED\000"
 5409      52564544 
 5409      00
 5410              	.LASF45:
 5411 060d 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 5411      735F696E 
 5411      74657272 
 5411      75707473 
 5411      5F697063 
 5412              	.LASF174:
 5413 062a 696E7431 		.ascii	"int16_t\000"
 5413      365F7400 
 5414              	.LASF261:
 5415 0632 5341525F 		.ascii	"SAR_Type\000"
 5415      54797065 
 5415      00
 5416              	.LASF321:
 5417 063b 70657269 		.ascii	"periDivCmdTypeSelPos\000"
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 238


 5417      44697643 
 5417      6D645479 
 5417      70655365 
 5417      6C506F73 
 5418              	.LASF338:
 5419 0650 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 5419      73547269 
 5419      6D52616D 
 5419      43746C4F 
 5419      66667365 
 5420              	.LASF139:
 5421 0666 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 5421      696E7465 
 5421      72727570 
 5421      74735F37 
 5421      5F495251 
 5422              	.LASF43:
 5423 067c 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 5423      735F696E 
 5423      74657272 
 5423      75707473 
 5423      5F697063 
 5424              	.LASF28:
 5425 0698 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 5425      385F696E 
 5425      74657272 
 5425      7570745F 
 5425      4952516E 
 5426              	.LASF3:
 5427 06ad 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 5427      72794D61 
 5427      6E616765 
 5427      6D656E74 
 5427      5F495251 
 5428              	.LASF125:
 5429 06c3 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 5429      6D5F315F 
 5429      696E7465 
 5429      72727570 
 5429      74735F31 
 5430              	.LASF134:
 5431 06de 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 5431      696E7465 
 5431      72727570 
 5431      74735F32 
 5431      5F495251 
 5432              	.LASF204:
 5433 06f4 50455249 		.ascii	"PERI_PPU_PR_V1_Type\000"
 5433      5F505055 
 5433      5F50525F 
 5433      56315F54 
 5433      79706500 
 5434              	.LASF463:
 5435 0708 4144435F 		.ascii	"ADC_initVar\000"
 5435      696E6974 
 5435      56617200 
 5436              	.LASF177:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 239


 5437 0714 75696E74 		.ascii	"uint32_t\000"
 5437      33325F74 
 5437      00
 5438              	.LASF120:
 5439 071d 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 5439      6D5F315F 
 5439      696E7465 
 5439      72727570 
 5439      74735F31 
 5440              	.LASF17:
 5441 0738 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 5441      5F696E74 
 5441      65727275 
 5441      7074735F 
 5441      6770696F 
 5442              	.LASF23:
 5443 0754 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 5443      5F696E74 
 5443      65727275 
 5443      7074735F 
 5443      6770696F 
 5444              	.LASF147:
 5445 0771 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 5445      696E7465 
 5445      72727570 
 5445      74735F31 
 5445      355F4952 
 5446              	.LASF331:
 5447 0788 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 5447      50727443 
 5447      66674F75 
 5447      744F6666 
 5447      73657400 
 5448              	.LASF178:
 5449 079c 49534552 		.ascii	"ISER\000"
 5449      00
 5450              	.LASF97:
 5451 07a1 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 5451      735F696E 
 5451      74657272 
 5451      75707473 
 5451      5F636D30 
 5452              	.LASF353:
 5453 07c1 666C6F61 		.ascii	"float\000"
 5453      7400
 5454              	.LASF274:
 5455 07c7 63727970 		.ascii	"cryptoVersion\000"
 5455      746F5665 
 5455      7273696F 
 5455      6E00
 5456              	.LASF303:
 5457 07d5 666C6173 		.ascii	"flashProgramDelay\000"
 5457      6850726F 
 5457      6772616D 
 5457      44656C61 
 5457      7900
 5458              	.LASF55:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 240


 5459 07e7 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 5459      345F696E 
 5459      74657272 
 5459      7570745F 
 5459      4952516E 
 5460              	.LASF408:
 5461 07fc 6E756D43 		.ascii	"numChannels\000"
 5461      68616E6E 
 5461      656C7300 
 5462              	.LASF194:
 5463 0808 534C5F43 		.ascii	"SL_CTL\000"
 5463      544C00
 5464              	.LASF264:
 5465 080f 666C6173 		.ascii	"flashcBase\000"
 5465      68634261 
 5465      736500
 5466              	.LASF81:
 5467 081a 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 5467      735F696E 
 5467      74657272 
 5467      75707473 
 5467      5F647731 
 5468              	.LASF330:
 5469 0836 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 5469      50727443 
 5469      6667496E 
 5469      4F666673 
 5469      657400
 5470              	.LASF87:
 5471 0849 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 5471      735F696E 
 5471      74657272 
 5471      75707473 
 5471      5F647731 
 5472              	.LASF453:
 5473 0866 72657375 		.ascii	"result\000"
 5473      6C7400
 5474              	.LASF36:
 5475 086d 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 5475      735F696E 
 5475      74657272 
 5475      75707473 
 5475      5F697063 
 5476              	.LASF302:
 5477 0889 666C6173 		.ascii	"flashWriteDelay\000"
 5477      68577269 
 5477      74654465 
 5477      6C617900 
 5478              	.LASF171:
 5479 0899 6C6F6E67 		.ascii	"long long unsigned int\000"
 5479      206C6F6E 
 5479      6720756E 
 5479      7369676E 
 5479      65642069 
 5480              	.LASF327:
 5481 08b0 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 5481      44697632 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 241


 5481      345F3543 
 5481      746C4F66 
 5481      66736574 
 5482              	.LASF332:
 5483 08c5 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 5483      50727443 
 5483      66675369 
 5483      6F4F6666 
 5483      73657400 
 5484              	.LASF247:
 5485 08d9 52455345 		.ascii	"RESERVED7\000"
 5485      52564544 
 5485      3700
 5486              	.LASF48:
 5487 08e3 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 5487      735F696E 
 5487      74657272 
 5487      75707473 
 5487      5F697063 
 5488              	.LASF286:
 5489 0900 63707573 		.ascii	"cpussIpc0Irq\000"
 5489      73497063 
 5489      30497271 
 5489      00
 5490              	.LASF31:
 5491 090d 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 5491      5F696E74 
 5491      65727275 
 5491      70745F62 
 5491      61636B75 
 5492              	.LASF22:
 5493 0928 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 5493      5F696E74 
 5493      65727275 
 5493      7074735F 
 5493      6770696F 
 5494              	.LASF117:
 5495 0945 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 5495      6D5F315F 
 5495      696E7465 
 5495      72727570 
 5495      74735F39 
 5496              	.LASF454:
 5497 095f 4144435F 		.ascii	"ADC_Init\000"
 5497      496E6974 
 5497      00
 5498              	.LASF219:
 5499 0968 53414D50 		.ascii	"SAMPLE_TIME23\000"
 5499      4C455F54 
 5499      494D4532 
 5499      3300
 5500              	.LASF384:
 5501 0976 72616E67 		.ascii	"rangeThres\000"
 5501      65546872 
 5501      657300
 5502              	.LASF164:
 5503 0981 5F5F7569 		.ascii	"__uint16_t\000"
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 242


 5503      6E743136 
 5503      5F7400
 5504              	.LASF6:
 5505 098c 53564361 		.ascii	"SVCall_IRQn\000"
 5505      6C6C5F49 
 5505      52516E00 
 5506              	.LASF181:
 5507 0998 52534552 		.ascii	"RSERVED1\000"
 5507      56454431 
 5507      00
 5508              	.LASF372:
 5509 09a1 43595F53 		.ascii	"CY_SAR_RANGE_COND_INSIDE\000"
 5509      41525F52 
 5509      414E4745 
 5509      5F434F4E 
 5509      445F494E 
 5510              	.LASF444:
 5511 09ba 4144435F 		.ascii	"ADC_IRQ_Disable\000"
 5511      4952515F 
 5511      44697361 
 5511      626C6500 
 5512              	.LASF112:
 5513 09ca 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 5513      6D5F315F 
 5513      696E7465 
 5513      72727570 
 5513      74735F34 
 5514              	.LASF396:
 5515 09e4 63795F73 		.ascii	"cy_stc_sar_config_t\000"
 5515      74635F73 
 5515      61725F63 
 5515      6F6E6669 
 5515      675F7400 
 5516              	.LASF59:
 5517 09f8 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 5517      696E7465 
 5517      72727570 
 5517      745F4952 
 5517      516E00
 5518              	.LASF151:
 5519 0a0b 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 5519      696C655F 
 5519      696E7465 
 5519      72727570 
 5519      745F4952 
 5520              	.LASF21:
 5521 0a22 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 5521      5F696E74 
 5521      65727275 
 5521      7074735F 
 5521      6770696F 
 5522              	.LASF456:
 5523 0a3f 4144435F 		.ascii	"ADC_Start\000"
 5523      53746172 
 5523      7400
 5524              	.LASF244:
 5525 0a49 494E4A5F 		.ascii	"INJ_CHAN_CONFIG\000"
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 243


 5525      4348414E 
 5525      5F434F4E 
 5525      46494700 
 5526              	.LASF92:
 5527 0a59 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 5527      735F696E 
 5527      74657272 
 5527      75707473 
 5527      5F666175 
 5528              	.LASF96:
 5529 0a77 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 5529      735F696E 
 5529      74657272 
 5529      75707473 
 5529      5F636D30 
 5530              	.LASF308:
 5531 0a97 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 5531      6843746C 
 5531      4D61696E 
 5531      57733346 
 5531      72657100 
 5532              	.LASF160:
 5533 0aab 4952516E 		.ascii	"IRQn_Type\000"
 5533      5F547970 
 5533      6500
 5534              	.LASF290:
 5535 0ab5 73727373 		.ascii	"srssNumPll\000"
 5535      4E756D50 
 5535      6C6C00
 5536              	.LASF364:
 5537 0ac0 43595F53 		.ascii	"CY_SAR_RETURN_STATUS\000"
 5537      41525F52 
 5537      45545552 
 5537      4E5F5354 
 5537      41545553 
 5538              	.LASF211:
 5539 0ad5 54525F43 		.ascii	"TR_CMD\000"
 5539      4D4400
 5540              	.LASF143:
 5541 0adc 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 5541      696E7465 
 5541      72727570 
 5541      74735F31 
 5541      315F4952 
 5542              	.LASF37:
 5543 0af3 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 5543      735F696E 
 5543      74657272 
 5543      75707473 
 5543      5F697063 
 5544              	.LASF468:
 5545 0b0f 43795F53 		.ascii	"Cy_SAR_DeInit\000"
 5545      41525F44 
 5545      65496E69 
 5545      7400
 5546              	.LASF401:
 5547 0b1d 63795F65 		.ascii	"cy_en_sysclk_status_t\000"
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 244


 5547      6E5F7379 
 5547      73636C6B 
 5547      5F737461 
 5547      7475735F 
 5548              	.LASF104:
 5549 0b33 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 5549      6D5F305F 
 5549      696E7465 
 5549      72727570 
 5549      74735F34 
 5550              	.LASF165:
 5551 0b4d 73686F72 		.ascii	"short unsigned int\000"
 5551      7420756E 
 5551      7369676E 
 5551      65642069 
 5551      6E7400
 5552              	.LASF301:
 5553 0b60 666C6173 		.ascii	"flashPipeRequired\000"
 5553      68506970 
 5553      65526571 
 5553      75697265 
 5553      6400
 5554              	.LASF241:
 5555 0b72 52414E47 		.ascii	"RANGE_INTR_MASK\000"
 5555      455F494E 
 5555      54525F4D 
 5555      41534B00 
 5556              	.LASF455:
 5557 0b82 636F6E66 		.ascii	"configNum\000"
 5557      69674E75 
 5557      6D00
 5558              	.LASF395:
 5559 0b8c 5F426F6F 		.ascii	"_Bool\000"
 5559      6C00
 5560              	.LASF221:
 5561 0b92 52414E47 		.ascii	"RANGE_COND\000"
 5561      455F434F 
 5561      4E4400
 5562              	.LASF305:
 5563 0b9d 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 5563      6843746C 
 5563      4D61696E 
 5563      57733046 
 5563      72657100 
 5564              	.LASF210:
 5565 0bb1 4449565F 		.ascii	"DIV_24_5_CTL\000"
 5565      32345F35 
 5565      5F43544C 
 5565      00
 5566              	.LASF315:
 5567 0bbe 64775374 		.ascii	"dwStatusChIdxMsk\000"
 5567      61747573 
 5567      43684964 
 5567      784D736B 
 5567      00
 5568              	.LASF149:
 5569 0bcf 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 245


 5569      6F73735F 
 5569      696E7465 
 5569      72727570 
 5569      745F6932 
 5570              	.LASF377:
 5571 0bea 43595F53 		.ascii	"CY_SAR_INTR_EOS_MASK\000"
 5571      41525F49 
 5571      4E54525F 
 5571      454F535F 
 5571      4D41534B 
 5572              	.LASF269:
 5573 0bff 6770696F 		.ascii	"gpioBase\000"
 5573      42617365 
 5573      00
 5574              	.LASF357:
 5575 0c08 43595F53 		.ascii	"CY_SAR_BAD_PARAM\000"
 5575      41525F42 
 5575      41445F50 
 5575      4152414D 
 5575      00
 5576              	.LASF156:
 5577 0c19 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 5577      5F696E74 
 5577      65727275 
 5577      70745F64 
 5577      6163735F 
 5578              	.LASF109:
 5579 0c32 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 5579      6D5F315F 
 5579      696E7465 
 5579      72727570 
 5579      74735F31 
 5580              	.LASF145:
 5581 0c4c 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 5581      696E7465 
 5581      72727570 
 5581      74735F31 
 5581      335F4952 
 5582              	.LASF136:
 5583 0c63 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 5583      696E7465 
 5583      72727570 
 5583      74735F34 
 5583      5F495251 
 5584              	.LASF438:
 5585 0c79 4144435F 		.ascii	"ADC_InitConfig\000"
 5585      496E6974 
 5585      436F6E66 
 5585      696700
 5586              	.LASF450:
 5587 0c88 6368616E 		.ascii	"chanCount\000"
 5587      436F756E 
 5587      7400
 5588              	.LASF208:
 5589 0c92 4449565F 		.ascii	"DIV_16_CTL\000"
 5589      31365F43 
 5589      544C00
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 246


 5590              	.LASF477:
 5591 0c9d 433A5C55 		.ascii	"C:\\Users\\User\\Documents\\Neural-Stimulator-Firmw"
 5591      73657273 
 5591      5C557365 
 5591      725C446F 
 5591      63756D65 
 5592 0ccc 6172655C 		.ascii	"are\\new\\PSOC6\\BLE_DAC\\BLE_DAC\\BLE_DAC.cydsn\000"
 5592      6E65775C 
 5592      50534F43 
 5592      365C424C 
 5592      455F4441 
 5593              	.LASF150:
 5594 0cf8 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 5594      6F73735F 
 5594      696E7465 
 5594      72727570 
 5594      745F7064 
 5595              	.LASF434:
 5596 0d13 656E6162 		.ascii	"enableMask\000"
 5596      6C654D61 
 5596      736B00
 5597              	.LASF68:
 5598 0d1e 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 5598      735F696E 
 5598      74657272 
 5598      75707473 
 5598      5F647730 
 5599              	.LASF122:
 5600 0d3a 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 5600      6D5F315F 
 5600      696E7465 
 5600      72727570 
 5600      74735F31 
 5601              	.LASF19:
 5602 0d55 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 5602      5F696E74 
 5602      65727275 
 5602      7074735F 
 5602      6770696F 
 5603              	.LASF340:
 5604 0d71 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 5604      73537973 
 5604      5469636B 
 5604      43746C4F 
 5604      66667365 
 5605              	.LASF231:
 5606 0d87 494E5452 		.ascii	"INTR\000"
 5606      00
 5607              	.LASF314:
 5608 0d8c 64775374 		.ascii	"dwStatusChIdxPos\000"
 5608      61747573 
 5608      43684964 
 5608      78506F73 
 5608      00
 5609              	.LASF260:
 5610 0d9d 5341525F 		.ascii	"SAR_V1_Type\000"
 5610      56315F54 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 247


 5610      79706500 
 5611              	.LASF223:
 5612 0da9 53544152 		.ascii	"START_CTRL\000"
 5612      545F4354 
 5612      524C00
 5613              	.LASF66:
 5614 0db4 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 5614      735F696E 
 5614      74657272 
 5614      75707473 
 5614      5F647730 
 5615              	.LASF394:
 5616 0dd0 76726566 		.ascii	"vrefMvValue\000"
 5616      4D765661 
 5616      6C756500 
 5617              	.LASF14:
 5618 0ddc 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 5618      5F696E74 
 5618      65727275 
 5618      7074735F 
 5618      6770696F 
 5619              	.LASF20:
 5620 0df8 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 5620      5F696E74 
 5620      65727275 
 5620      7074735F 
 5620      6770696F 
 5621              	.LASF75:
 5622 0e15 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 5622      735F696E 
 5622      74657272 
 5622      75707473 
 5622      5F647730 
 5623              	.LASF32:
 5624 0e32 73727373 		.ascii	"srss_interrupt_IRQn\000"
 5624      5F696E74 
 5624      65727275 
 5624      70745F49 
 5624      52516E00 
 5625              	.LASF285:
 5626 0e46 63707573 		.ascii	"cpussFlashPaSize\000"
 5626      73466C61 
 5626      73685061 
 5626      53697A65 
 5626      00
 5627              	.LASF198:
 5628 0e57 54525F4F 		.ascii	"TR_OUT_CTL\000"
 5628      55545F43 
 5628      544C00
 5629              	.LASF236:
 5630 0e62 53415455 		.ascii	"SATURATE_INTR_SET\000"
 5630      52415445 
 5630      5F494E54 
 5630      525F5345 
 5630      5400
 5631              	.LASF212:
 5632 0e74 54525F47 		.ascii	"TR_GR\000"
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 248


 5632      5200
 5633              	.LASF89:
 5634 0e7a 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 5634      735F696E 
 5634      74657272 
 5634      75707473 
 5634      5F647731 
 5635              	.LASF307:
 5636 0e97 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 5636      6843746C 
 5636      4D61696E 
 5636      57733246 
 5636      72657100 
 5637              	.LASF61:
 5638 0eab 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 5638      735F696E 
 5638      74657272 
 5638      75707473 
 5638      5F647730 
 5639              	.LASF471:
 5640 0ec7 43795F53 		.ascii	"Cy_SysLib_AssertFailed\000"
 5640      79734C69 
 5640      625F4173 
 5640      73657274 
 5640      4661696C 
 5641              	.LASF85:
 5642 0ede 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 5642      735F696E 
 5642      74657272 
 5642      75707473 
 5642      5F647731 
 5643              	.LASF386:
 5644 0efa 6368616E 		.ascii	"chanEn\000"
 5644      456E00
 5645              	.LASF326:
 5646 0f01 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 5646      44697631 
 5646      365F3543 
 5646      746C4F66 
 5646      66736574 
 5647              	.LASF157:
 5648 0f16 756E636F 		.ascii	"unconnected_IRQn\000"
 5648      6E6E6563 
 5648      7465645F 
 5648      4952516E 
 5648      00
 5649              	.LASF418:
 5650 0f27 64697669 		.ascii	"dividerType\000"
 5650      64657254 
 5650      79706500 
 5651              	.LASF78:
 5652 0f33 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 5652      735F696E 
 5652      74657272 
 5652      75707473 
 5652      5F647731 
 5653              	.LASF297:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 249


 5654 0f4f 73797350 		.ascii	"sysPmSimoPresent\000"
 5654      6D53696D 
 5654      6F507265 
 5654      73656E74 
 5654      00
 5655              	.LASF155:
 5656 0f60 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 5656      696E7465 
 5656      72727570 
 5656      745F6C6F 
 5656      5F495251 
 5657              	.LASF230:
 5658 0f76 4348414E 		.ascii	"CHAN_RESULT_NEWVALUE\000"
 5658      5F524553 
 5658      554C545F 
 5658      4E455756 
 5658      414C5545 
 5659              	.LASF95:
 5660 0f8b 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 5660      735F696E 
 5660      74657272 
 5660      7570745F 
 5660      666D5F49 
 5661              	.LASF452:
 5662 0fa3 656E644F 		.ascii	"endOfConversion\000"
 5662      66436F6E 
 5662      76657273 
 5662      696F6E00 
 5663              	.LASF366:
 5664 0fb3 63795F65 		.ascii	"cy_en_sar_return_mode_t\000"
 5664      6E5F7361 
 5664      725F7265 
 5664      7475726E 
 5664      5F6D6F64 
 5665              	.LASF141:
 5666 0fcb 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 5666      696E7465 
 5666      72727570 
 5666      74735F39 
 5666      5F495251 
 5667              	.LASF249:
 5668 0fe1 4156475F 		.ascii	"AVG_STAT\000"
 5668      53544154 
 5668      00
 5669              	.LASF422:
 5670 0fea 64697669 		.ascii	"dividerValue\000"
 5670      64657256 
 5670      616C7565 
 5670      00
 5671              	.LASF365:
 5672 0ff7 43595F53 		.ascii	"CY_SAR_WAIT_FOR_RESULT\000"
 5672      41525F57 
 5672      4149545F 
 5672      464F525F 
 5672      52455355 
 5673              	.LASF173:
 5674 100e 75696E74 		.ascii	"uint8_t\000"
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 250


 5674      385F7400 
 5675              	.LASF360:
 5676 1016 63795F65 		.ascii	"cy_en_sar_status_t\000"
 5676      6E5F7361 
 5676      725F7374 
 5676      61747573 
 5676      5F7400
 5677              	.LASF127:
 5678 1029 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 5678      6D5F315F 
 5678      696E7465 
 5678      72727570 
 5678      74735F31 
 5679              	.LASF413:
 5680 1044 696E7472 		.ascii	"intrSrc\000"
 5680      53726300 
 5681              	.LASF467:
 5682 104c 4144435F 		.ascii	"ADC_IRQ_cfg\000"
 5682      4952515F 
 5682      63666700 
 5683              	.LASF320:
 5684 1058 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 5684      44697643 
 5684      6D644469 
 5684      7653656C 
 5684      4D736B00 
 5685              	.LASF29:
 5686 106c 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 5686      5F696E74 
 5686      65727275 
 5686      70745F6D 
 5686      63776474 
 5687              	.LASF356:
 5688 1088 43595F53 		.ascii	"CY_SAR_SUCCESS\000"
 5688      41525F53 
 5688      55434345 
 5688      535300
 5689              	.LASF240:
 5690 1097 52414E47 		.ascii	"RANGE_INTR_SET\000"
 5690      455F494E 
 5690      54525F53 
 5690      455400
 5691              	.LASF412:
 5692 10a6 4144435F 		.ascii	"ADC_CONFIG_STRUCT\000"
 5692      434F4E46 
 5692      49475F53 
 5692      54525543 
 5692      5400
 5693              	.LASF162:
 5694 10b8 756E7369 		.ascii	"unsigned char\000"
 5694      676E6564 
 5694      20636861 
 5694      7200
 5695              	.LASF328:
 5696 10c6 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 5696      50727449 
 5696      6E747243 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 251


 5696      66674F66 
 5696      66736574 
 5697              	.LASF392:
 5698 10db 6D757853 		.ascii	"muxSwitchSqCtrl\000"
 5698      77697463 
 5698      68537143 
 5698      74726C00 
 5699              	.LASF40:
 5700 10eb 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 5700      735F696E 
 5700      74657272 
 5700      75707473 
 5700      5F697063 
 5701              	.LASF385:
 5702 1107 72616E67 		.ascii	"rangeCond\000"
 5702      65436F6E 
 5702      6400
 5703              	.LASF344:
 5704 1111 63707573 		.ascii	"cpussRam0Ctl0\000"
 5704      7352616D 
 5704      3043746C 
 5704      3000
 5705              	.LASF170:
 5706 111f 6C6F6E67 		.ascii	"long long int\000"
 5706      206C6F6E 
 5706      6720696E 
 5706      7400
 5707              	.LASF271:
 5708 112d 69706342 		.ascii	"ipcBase\000"
 5708      61736500 
 5709              	.LASF312:
 5710 1135 64774368 		.ascii	"dwChCtlPrioPos\000"
 5710      43746C50 
 5710      72696F50 
 5710      6F7300
 5711              	.LASF272:
 5712 1144 63727970 		.ascii	"cryptoBase\000"
 5712      746F4261 
 5712      736500
 5713              	.LASF378:
 5714 114f 43595F53 		.ascii	"CY_SAR_INTR_OVERFLOW_MASK\000"
 5714      41525F49 
 5714      4E54525F 
 5714      4F564552 
 5714      464C4F57 
 5715              	.LASF35:
 5716 1169 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 5716      735F696E 
 5716      74657272 
 5716      75707473 
 5716      5F697063 
 5717              	.LASF433:
 5718 1185 43795F53 		.ascii	"Cy_SAR_SetChanMask\000"
 5718      41525F53 
 5718      65744368 
 5718      616E4D61 
 5718      736B00
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 252


 5719              	.LASF379:
 5720 1198 43595F53 		.ascii	"CY_SAR_INTR_FW_COLLISION_MASK\000"
 5720      41525F49 
 5720      4E54525F 
 5720      46575F43 
 5720      4F4C4C49 
 5721              	.LASF101:
 5722 11b6 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 5722      6D5F305F 
 5722      696E7465 
 5722      72727570 
 5722      74735F31 
 5723              	.LASF154:
 5724 11d0 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 5724      696E7465 
 5724      72727570 
 5724      745F6D65 
 5724      645F4952 
 5725              	.LASF56:
 5726 11e7 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 5726      355F696E 
 5726      74657272 
 5726      7570745F 
 5726      4952516E 
 5727              	.LASF214:
 5728 11fc 5050555F 		.ascii	"PPU_GR\000"
 5728      475200
 5729              	.LASF421:
 5730 1203 43795F53 		.ascii	"Cy_SysClk_PeriphSetDivider\000"
 5730      7973436C 
 5730      6B5F5065 
 5730      72697068 
 5730      53657444 
 5731              	.LASF50:
 5732 121e 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 5732      735F696E 
 5732      74657272 
 5732      75707473 
 5732      5F697063 
 5733              	.LASF163:
 5734 123b 5F5F696E 		.ascii	"__int16_t\000"
 5734      7431365F 
 5734      7400
 5735              	.LASF105:
 5736 1245 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 5736      6D5F305F 
 5736      696E7465 
 5736      72727570 
 5736      74735F35 
 5737              	.LASF428:
 5738 125f 4144435F 		.ascii	"ADC_intSarClock_Disable\000"
 5738      696E7453 
 5738      6172436C 
 5738      6F636B5F 
 5738      44697361 
 5739              	.LASF443:
 5740 1277 4144435F 		.ascii	"ADC_IRQ_Enable\000"
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 253


 5740      4952515F 
 5740      456E6162 
 5740      6C6500
 5741              	.LASF464:
 5742 1286 4144435F 		.ascii	"ADC_selected\000"
 5742      73656C65 
 5742      63746564 
 5742      00
 5743              	.LASF268:
 5744 1293 6873696F 		.ascii	"hsiomBase\000"
 5744      6D426173 
 5744      6500
 5745              	.LASF470:
 5746 129d 43795F53 		.ascii	"Cy_SAR_StartConvert\000"
 5746      41525F53 
 5746      74617274 
 5746      436F6E76 
 5746      65727400 
 5747              	.LASF226:
 5748 12b1 4348414E 		.ascii	"CHAN_RESULT\000"
 5748      5F524553 
 5748      554C5400 
 5749              	.LASF4:
 5750 12bd 42757346 		.ascii	"BusFault_IRQn\000"
 5750      61756C74 
 5750      5F495251 
 5750      6E00
 5751              	.LASF10:
 5752 12cb 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 5752      5F696E74 
 5752      65727275 
 5752      7074735F 
 5752      6770696F 
 5753              	.LASF334:
 5754 12e7 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 5754      73436D34 
 5754      436C6F63 
 5754      6B43746C 
 5754      4F666673 
 5755              	.LASF345:
 5756 12fe 63707573 		.ascii	"cpussRam1Ctl0\000"
 5756      7352616D 
 5756      3143746C 
 5756      3000
 5757              	.LASF318:
 5758 130c 70657269 		.ascii	"periTrGrOffset\000"
 5758      54724772 
 5758      4F666673 
 5758      657400
 5759              	.LASF239:
 5760 131b 52414E47 		.ascii	"RANGE_INTR\000"
 5760      455F494E 
 5760      545200
 5761              	.LASF133:
 5762 1326 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 5762      696E7465 
 5762      72727570 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 254


 5762      74735F31 
 5762      5F495251 
 5763              	.LASF284:
 5764 133c 63707573 		.ascii	"cpussDwChNr\000"
 5764      73447743 
 5764      684E7200 
 5765              	.LASF459:
 5766 1348 4144435F 		.ascii	"ADC_SelectConfig\000"
 5766      53656C65 
 5766      6374436F 
 5766      6E666967 
 5766      00
 5767              	.LASF425:
 5768 1359 4144435F 		.ascii	"ADC_intSarClock_Enable\000"
 5768      696E7453 
 5768      6172436C 
 5768      6F636B5F 
 5768      456E6162 
 5769              	.LASF233:
 5770 1370 494E5452 		.ascii	"INTR_MASK\000"
 5770      5F4D4153 
 5770      4B00
 5771              	.LASF427:
 5772 137a 4144435F 		.ascii	"ADC_intSarClock_SetDivider\000"
 5772      696E7453 
 5772      6172436C 
 5772      6F636B5F 
 5772      53657444 
 5773              	.LASF153:
 5774 1395 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 5774      696E7465 
 5774      72727570 
 5774      745F6869 
 5774      5F495251 
 5775              	.LASF387:
 5776 13ab 6368616E 		.ascii	"chanConfig\000"
 5776      436F6E66 
 5776      696700
 5777              	.LASF458:
 5778 13b6 75736572 		.ascii	"userIsr\000"
 5778      49737200 
 5779              	.LASF52:
 5780 13be 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 5780      315F696E 
 5780      74657272 
 5780      7570745F 
 5780      4952516E 
 5781              	.LASF119:
 5782 13d3 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 5782      6D5F315F 
 5782      696E7465 
 5782      72727570 
 5782      74735F31 
 5783              	.LASF16:
 5784 13ee 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 5784      5F696E74 
 5784      65727275 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 255


 5784      7074735F 
 5784      6770696F 
 5785              	.LASF355:
 5786 140a 75696E74 		.ascii	"uint32\000"
 5786      333200
 5787              	.LASF282:
 5788 1411 63707573 		.ascii	"cpussIpcNr\000"
 5788      73497063 
 5788      4E7200
 5789              	.LASF252:
 5790 141c 4D55585F 		.ascii	"MUX_SWITCH_CLEAR0\000"
 5790      53574954 
 5790      43485F43 
 5790      4C454152 
 5790      3000
 5791              	.LASF431:
 5792 142e 5F5F4E56 		.ascii	"__NVIC_DisableIRQ\000"
 5792      49435F44 
 5792      69736162 
 5792      6C654952 
 5792      5100
 5793              	.LASF446:
 5794 1440 6D61736B 		.ascii	"mask\000"
 5794      00
 5795              	.LASF69:
 5796 1445 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 5796      735F696E 
 5796      74657272 
 5796      75707473 
 5796      5F647730 
 5797              	.LASF417:
 5798 1461 5F5F4453 		.ascii	"__DSB\000"
 5798      4200
 5799              	.LASF63:
 5800 1467 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 5800      735F696E 
 5800      74657272 
 5800      75707473 
 5800      5F647730 
 5801              	.LASF346:
 5802 1483 63707573 		.ascii	"cpussRam2Ctl0\000"
 5802      7352616D 
 5802      3243746C 
 5802      3000
 5803              	.LASF11:
 5804 1491 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 5804      5F696E74 
 5804      65727275 
 5804      7074735F 
 5804      6770696F 
 5805              	.LASF184:
 5806 14ad 49435052 		.ascii	"ICPR\000"
 5806      00
 5807              	.LASF72:
 5808 14b2 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 5808      735F696E 
 5808      74657272 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 256


 5808      75707473 
 5808      5F647730 
 5809              	.LASF24:
 5810 14cf 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 5810      5F696E74 
 5810      65727275 
 5810      7074735F 
 5810      6770696F 
 5811              	.LASF361:
 5812 14ec 43595F53 		.ascii	"CY_SAR_START_CONVERT_SINGLE_SHOT\000"
 5812      41525F53 
 5812      54415254 
 5812      5F434F4E 
 5812      56455254 
 5813              	.LASF80:
 5814 150d 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 5814      735F696E 
 5814      74657272 
 5814      75707473 
 5814      5F647731 
 5815              	.LASF86:
 5816 1529 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 5816      735F696E 
 5816      74657272 
 5816      75707473 
 5816      5F647731 
 5817              	.LASF106:
 5818 1546 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 5818      6D5F305F 
 5818      696E7465 
 5818      72727570 
 5818      74735F36 
 5819              	.LASF296:
 5820 1560 75646250 		.ascii	"udbPresent\000"
 5820      72657365 
 5820      6E7400
 5821              	.LASF358:
 5822 156b 43595F53 		.ascii	"CY_SAR_TIMEOUT\000"
 5822      41525F54 
 5822      494D454F 
 5822      555400
 5823              	.LASF404:
 5824 157a 43595F53 		.ascii	"CY_SYSCLK_DIV_16_5_BIT\000"
 5824      5953434C 
 5824      4B5F4449 
 5824      565F3136 
 5824      5F355F42 
 5825              	.LASF325:
 5826 1591 70657269 		.ascii	"periDiv16CtlOffset\000"
 5826      44697631 
 5826      3643746C 
 5826      4F666673 
 5826      657400
 5827              	.LASF116:
 5828 15a4 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 5828      6D5F315F 
 5828      696E7465 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 257


 5828      72727570 
 5828      74735F38 
 5829              	.LASF391:
 5830 15be 6D757853 		.ascii	"muxSwitch\000"
 5830      77697463 
 5830      6800
 5831              	.LASF440:
 5832 15c8 4144435F 		.ascii	"ADC_SetConvertMode\000"
 5832      53657443 
 5832      6F6E7665 
 5832      72744D6F 
 5832      646500
 5833              	.LASF262:
 5834 15db 6C6F6E67 		.ascii	"long double\000"
 5834      20646F75 
 5834      626C6500 
 5835              	.LASF175:
 5836 15e7 75696E74 		.ascii	"uint16_t\000"
 5836      31365F74 
 5836      00
 5837              	.LASF430:
 5838 15f0 4952516E 		.ascii	"IRQn\000"
 5838      00
 5839              	.LASF317:
 5840 15f5 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 5840      5472436D 
 5840      64477253 
 5840      656C4D73 
 5840      6B00
 5841              	.LASF457:
 5842 1607 4144435F 		.ascii	"ADC_StartEx\000"
 5842      53746172 
 5842      74457800 
 5843              	.LASF99:
 5844 1613 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 5844      735F696E 
 5844      74657272 
 5844      75707473 
 5844      5F636D34 
 5845              	.LASF400:
 5846 1633 43595F53 		.ascii	"CY_SYSCLK_INVALID_STATE\000"
 5846      5953434C 
 5846      4B5F494E 
 5846      56414C49 
 5846      445F5354 
 5847              	.LASF111:
 5848 164b 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 5848      6D5F315F 
 5848      696E7465 
 5848      72727570 
 5848      74735F33 
 5849              	.LASF138:
 5850 1665 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 5850      696E7465 
 5850      72727570 
 5850      74735F36 
 5850      5F495251 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 258


 5851              	.LASF382:
 5852 167b 73616D70 		.ascii	"sampleTime01\000"
 5852      6C655469 
 5852      6D653031 
 5852      00
 5853              	.LASF445:
 5854 1688 4144435F 		.ascii	"ADC_SetEosMask\000"
 5854      53657445 
 5854      6F734D61 
 5854      736B00
 5855              	.LASF291:
 5856 1697 73727373 		.ascii	"srssNumHfroot\000"
 5856      4E756D48 
 5856      66726F6F 
 5856      7400
 5857              	.LASF403:
 5858 16a5 43595F53 		.ascii	"CY_SYSCLK_DIV_16_BIT\000"
 5858      5953434C 
 5858      4B5F4449 
 5858      565F3136 
 5858      5F424954 
 5859              	.LASF275:
 5860 16ba 64775665 		.ascii	"dwVersion\000"
 5860      7273696F 
 5860      6E00
 5861              	.LASF124:
 5862 16c4 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 5862      6D5F315F 
 5862      696E7465 
 5862      72727570 
 5862      74735F31 
 5863              	.LASF42:
 5864 16df 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 5864      735F696E 
 5864      74657272 
 5864      75707473 
 5864      5F697063 
 5865              	.LASF441:
 5866 16fb 636F6E66 		.ascii	"config\000"
 5866      696700
 5867              	.LASF83:
 5868 1702 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 5868      735F696E 
 5868      74657272 
 5868      75707473 
 5868      5F647731 
 5869              	.LASF370:
 5870 171e 43595F53 		.ascii	"CY_SAR_SWITCH_SEQ_CTRL_ENABLE\000"
 5870      41525F53 
 5870      57495443 
 5870      485F5345 
 5870      515F4354 
 5871              	.LASF190:
 5872 173c 73697A65 		.ascii	"sizetype\000"
 5872      74797065 
 5872      00
 5873              	.LASF398:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 259


 5874 1745 43595F53 		.ascii	"CY_SYSCLK_BAD_PARAM\000"
 5874      5953434C 
 5874      4B5F4241 
 5874      445F5041 
 5874      52414D00 
 5875              	.LASF342:
 5876 1759 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 5876      73436D34 
 5876      4E6D6943 
 5876      746C4F66 
 5876      66736574 
 5877              	.LASF179:
 5878 176e 52455345 		.ascii	"RESERVED0\000"
 5878      52564544 
 5878      3000
 5879              	.LASF324:
 5880 1778 70657269 		.ascii	"periDiv8CtlOffset\000"
 5880      44697638 
 5880      43746C4F 
 5880      66667365 
 5880      7400
 5881              	.LASF183:
 5882 178a 52455345 		.ascii	"RESERVED2\000"
 5882      52564544 
 5882      3200
 5883              	.LASF185:
 5884 1794 52455345 		.ascii	"RESERVED3\000"
 5884      52564544 
 5884      3300
 5885              	.LASF187:
 5886 179e 52455345 		.ascii	"RESERVED4\000"
 5886      52564544 
 5886      3400
 5887              	.LASF188:
 5888 17a8 52455345 		.ascii	"RESERVED5\000"
 5888      52564544 
 5888      3500
 5889              	.LASF245:
 5890 17b2 52455345 		.ascii	"RESERVED6\000"
 5890      52564544 
 5890      3600
 5891              	.LASF426:
 5892 17bc 43795F53 		.ascii	"Cy_SAR_Disable\000"
 5892      41525F44 
 5892      69736162 
 5892      6C6500
 5893              	.LASF250:
 5894 17cb 52455345 		.ascii	"RESERVED8\000"
 5894      52564544 
 5894      3800
 5895              	.LASF34:
 5896 17d5 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 5896      735F696E 
 5896      74657272 
 5896      7570745F 
 5896      4952516E 
 5897              	.LASF466:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 260


 5898 17ea 4144435F 		.ascii	"ADC_allConfigs\000"
 5898      616C6C43 
 5898      6F6E6669 
 5898      677300
 5899              	.LASF215:
 5900 17f9 50455249 		.ascii	"PERI_V1_Type\000"
 5900      5F56315F 
 5900      54797065 
 5900      00
 5901              	.LASF238:
 5902 1806 53415455 		.ascii	"SATURATE_INTR_MASKED\000"
 5902      52415445 
 5902      5F494E54 
 5902      525F4D41 
 5902      534B4544 
 5903              	.LASF255:
 5904 181b 4D55585F 		.ascii	"MUX_SWITCH_SQ_CTRL\000"
 5904      53574954 
 5904      43485F53 
 5904      515F4354 
 5904      524C00
 5905              	.LASF167:
 5906 182e 6C6F6E67 		.ascii	"long int\000"
 5906      20696E74 
 5906      00
 5907              	.LASF91:
 5908 1837 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 5908      735F696E 
 5908      74657272 
 5908      75707473 
 5908      5F647731 
 5909              	.LASF273:
 5910 1854 63707573 		.ascii	"cpussVersion\000"
 5910      73566572 
 5910      73696F6E 
 5910      00
 5911              	.LASF461:
 5912 1861 49544D5F 		.ascii	"ITM_RxBuffer\000"
 5912      52784275 
 5912      66666572 
 5912      00
 5913              	.LASF277:
 5914 186e 6770696F 		.ascii	"gpioVersion\000"
 5914      56657273 
 5914      696F6E00 
 5915              	.LASF1:
 5916 187a 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 5916      61736B61 
 5916      626C6549 
 5916      6E745F49 
 5916      52516E00 
 5917              	.LASF128:
 5918 188e 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 5918      6D5F315F 
 5918      696E7465 
 5918      72727570 
 5918      74735F32 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 261


 5919              	.LASF276:
 5920 18a9 666C6173 		.ascii	"flashcVersion\000"
 5920      68635665 
 5920      7273696F 
 5920      6E00
 5921              	.LASF298:
 5922 18b7 70726F74 		.ascii	"protBusMasterMask\000"
 5922      4275734D 
 5922      61737465 
 5922      724D6173 
 5922      6B00
 5923              	.LASF267:
 5924 18c9 70726F74 		.ascii	"protBase\000"
 5924      42617365 
 5924      00
 5925              	.LASF57:
 5926 18d2 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 5926      365F696E 
 5926      74657272 
 5926      7570745F 
 5926      4952516E 
 5927              	.LASF373:
 5928 18e7 43595F53 		.ascii	"CY_SAR_RANGE_COND_ABOVE\000"
 5928      41525F52 
 5928      414E4745 
 5928      5F434F4E 
 5928      445F4142 
 5929              	.LASF437:
 5930 18ff 43795F53 		.ascii	"Cy_SysClk_PeriphEnableDivider\000"
 5930      7973436C 
 5930      6B5F5065 
 5930      72697068 
 5930      456E6162 
 5931              	.LASF220:
 5932 191d 52414E47 		.ascii	"RANGE_THRES\000"
 5932      455F5448 
 5932      52455300 
 5933              	.LASF351:
 5934 1929 63686172 		.ascii	"char_t\000"
 5934      5F7400
 5935              	.LASF359:
 5936 1930 43595F53 		.ascii	"CY_SAR_CONVERSION_NOT_COMPLETE\000"
 5936      41525F43 
 5936      4F4E5645 
 5936      5253494F 
 5936      4E5F4E4F 
 5937              	.LASF47:
 5938 194f 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 5938      735F696E 
 5938      74657272 
 5938      75707473 
 5938      5F697063 
 5939              	.LASF225:
 5940 196c 4348414E 		.ascii	"CHAN_WORK\000"
 5940      5F574F52 
 5940      4B00
 5941              	.LASF41:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 262


 5942 1976 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 5942      735F696E 
 5942      74657272 
 5942      75707473 
 5942      5F697063 
 5943              	.LASF354:
 5944 1992 646F7562 		.ascii	"double\000"
 5944      6C6500
 5945              	.LASF88:
 5946 1999 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 5946      735F696E 
 5946      74657272 
 5946      75707473 
 5946      5F647731 
 5947              	.LASF18:
 5948 19b6 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 5948      5F696E74 
 5948      65727275 
 5948      7074735F 
 5948      6770696F 
 5949              	.LASF476:
 5950 19d2 47656E65 		.ascii	"Generated_Source\\PSoC6\\ADC.c\000"
 5950      72617465 
 5950      645F536F 
 5950      75726365 
 5950      5C50536F 
 5951              	.LASF337:
 5952 19ef 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 5952      73436D34 
 5952      50777243 
 5952      746C4F66 
 5952      66736574 
 5953              	.LASF152:
 5954 1a04 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 5954      5F696E74 
 5954      65727275 
 5954      70745F49 
 5954      52516E00 
 5955              	.LASF53:
 5956 1a18 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 5956      325F696E 
 5956      74657272 
 5956      7570745F 
 5956      4952516E 
 5957              	.LASF191:
 5958 1a2d 4E564943 		.ascii	"NVIC_Type\000"
 5958      5F547970 
 5958      6500
 5959              	.LASF410:
 5960 1a37 6D697363 		.ascii	"miscConfig\000"
 5960      436F6E66 
 5960      696700
 5961              	.LASF13:
 5962 1a42 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 5962      5F696E74 
 5962      65727275 
 5962      7074735F 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 263


 5962      6770696F 
 5963              	.LASF74:
 5964 1a5e 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 5964      735F696E 
 5964      74657272 
 5964      75707473 
 5964      5F647730 
 5965              	.LASF294:
 5966 1a7b 70617373 		.ascii	"passSarChannels\000"
 5966      53617243 
 5966      68616E6E 
 5966      656C7300 
 5967              	.LASF439:
 5968 1a8b 4144435F 		.ascii	"ADC_StartConvert\000"
 5968      53746172 
 5968      74436F6E 
 5968      76657274 
 5968      00
 5969              	.LASF130:
 5970 1a9c 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 5970      6D5F315F 
 5970      696E7465 
 5970      72727570 
 5970      74735F32 
 5971              	.LASF234:
 5972 1ab7 494E5452 		.ascii	"INTR_MASKED\000"
 5972      5F4D4153 
 5972      4B454400 
 5973              	.LASF60:
 5974 1ac3 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 5974      735F696E 
 5974      74657272 
 5974      75707473 
 5974      5F647730 
 5975              	.LASF339:
 5976 1adf 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 5976      73547269 
 5976      6D526F6D 
 5976      43746C4F 
 5976      66667365 
 5977              	.LASF383:
 5978 1af5 73616D70 		.ascii	"sampleTime23\000"
 5978      6C655469 
 5978      6D653233 
 5978      00
 5979              	.LASF217:
 5980 1b02 53414D50 		.ascii	"SAMPLE_CTRL\000"
 5980      4C455F43 
 5980      54524C00 
 5981              	.LASF414:
 5982 1b0e 696E7472 		.ascii	"intrPriority\000"
 5982      5072696F 
 5982      72697479 
 5982      00
 5983              	.LASF144:
 5984 1b1b 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 5984      696E7465 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 264


 5984      72727570 
 5984      74735F31 
 5984      325F4952 
 5985              	.LASF9:
 5986 1b32 53797354 		.ascii	"SysTick_IRQn\000"
 5986      69636B5F 
 5986      4952516E 
 5986      00
 5987              	.LASF292:
 5988 1b3f 70657269 		.ascii	"periClockNr\000"
 5988      436C6F63 
 5988      6B4E7200 
 5989              	.LASF474:
 5990 1b4b 43795F53 		.ascii	"Cy_SAR_Enable\000"
 5990      41525F45 
 5990      6E61626C 
 5990      6500
 5991              	.LASF278:
 5992 1b59 6873696F 		.ascii	"hsiomVersion\000"
 5992      6D566572 
 5992      73696F6E 
 5992      00
 5993              	.LASF77:
 5994 1b66 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 5994      735F696E 
 5994      74657272 
 5994      75707473 
 5994      5F647731 
 5995              	.LASF347:
 5996 1b82 69706353 		.ascii	"ipcStructSize\000"
 5996      74727563 
 5996      7453697A 
 5996      6500
 5997              	.LASF169:
 5998 1b90 6C6F6E67 		.ascii	"long unsigned int\000"
 5998      20756E73 
 5998      69676E65 
 5998      6420696E 
 5998      7400
 5999              	.LASF423:
 6000 1ba2 72657456 		.ascii	"retVal\000"
 6000      616C00
 6001              	.LASF103:
 6002 1ba9 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 6002      6D5F305F 
 6002      696E7465 
 6002      72727570 
 6002      74735F33 
 6003              	.LASF343:
 6004 1bc3 63707573 		.ascii	"cpussRomCtl\000"
 6004      73526F6D 
 6004      43746C00 
 6005              	.LASF64:
 6006 1bcf 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 6006      735F696E 
 6006      74657272 
 6006      75707473 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 265


 6006      5F647730 
 6007              	.LASF436:
 6008 1beb 4144435F 		.ascii	"ADC_Stop\000"
 6008      53746F70 
 6008      00
 6009              	.LASF192:
 6010 1bf4 434C4F43 		.ascii	"CLOCK_CTL\000"
 6010      4B5F4354 
 6010      4C00
 6011              	.LASF176:
 6012 1bfe 696E7433 		.ascii	"int32_t\000"
 6012      325F7400 
 6013              	.LASF349:
 6014 1c06 63795F73 		.ascii	"cy_stc_device_t\000"
 6014      74635F64 
 6014      65766963 
 6014      655F7400 
 6015              	.LASF251:
 6016 1c16 4D55585F 		.ascii	"MUX_SWITCH0\000"
 6016      53574954 
 6016      43483000 
 6017              	.LASF228:
 6018 1c22 4348414E 		.ascii	"CHAN_RESULT_UPDATED\000"
 6018      5F524553 
 6018      554C545F 
 6018      55504441 
 6018      54454400 
 6019              	.LASF113:
 6020 1c36 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 6020      6D5F315F 
 6020      696E7465 
 6020      72727570 
 6020      74735F35 
 6021              	.LASF140:
 6022 1c50 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 6022      696E7465 
 6022      72727570 
 6022      74735F38 
 6022      5F495251 
 6023              	.LASF266:
 6024 1c66 75646242 		.ascii	"udbBase\000"
 6024      61736500 
 6025              	.LASF224:
 6026 1c6e 4348414E 		.ascii	"CHAN_CONFIG\000"
 6026      5F434F4E 
 6026      46494700 
 6027              	.LASF336:
 6028 1c7a 63707573 		.ascii	"cpussCm0StatusOffset\000"
 6028      73436D30 
 6028      53746174 
 6028      75734F66 
 6028      66736574 
 6029              	.LASF381:
 6030 1c8f 73616D70 		.ascii	"sampleCtrl\000"
 6030      6C654374 
 6030      726C00
 6031              	.LASF429:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 266


 6032 1c9a 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 6032      49435F45 
 6032      6E61626C 
 6032      65495251 
 6032      00
 6033              	.LASF126:
 6034 1cab 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 6034      6D5F315F 
 6034      696E7465 
 6034      72727570 
 6034      74735F31 
 6035              	.LASF7:
 6036 1cc6 44656275 		.ascii	"DebugMonitor_IRQn\000"
 6036      674D6F6E 
 6036      69746F72 
 6036      5F495251 
 6036      6E00
 6037              	.LASF5:
 6038 1cd8 55736167 		.ascii	"UsageFault_IRQn\000"
 6038      65466175 
 6038      6C745F49 
 6038      52516E00 
 6039              	.LASF108:
 6040 1ce8 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 6040      6D5F315F 
 6040      696E7465 
 6040      72727570 
 6040      74735F30 
 6041              	.LASF135:
 6042 1d02 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 6042      696E7465 
 6042      72727570 
 6042      74735F33 
 6042      5F495251 
 6043              	.LASF376:
 6044 1d18 43595F53 		.ascii	"CY_SAR_INTR_MASK_NONE\000"
 6044      41525F49 
 6044      4E54525F 
 6044      4D41534B 
 6044      5F4E4F4E 
 6045              	.LASF258:
 6046 1d2e 414E415F 		.ascii	"ANA_TRIM0\000"
 6046      5452494D 
 6046      3000
 6047              	.LASF259:
 6048 1d38 414E415F 		.ascii	"ANA_TRIM1\000"
 6048      5452494D 
 6048      3100
 6049              	.LASF168:
 6050 1d42 5F5F7569 		.ascii	"__uint32_t\000"
 6050      6E743332 
 6050      5F7400
 6051              	.LASF350:
 6052 1d4d 63795F69 		.ascii	"cy_israddress\000"
 6052      73726164 
 6052      64726573 
 6052      7300
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 267


 6053              	.LASF121:
 6054 1d5b 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 6054      6D5F315F 
 6054      696E7465 
 6054      72727570 
 6054      74735F31 
 6055              	.LASF51:
 6056 1d76 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 6056      305F696E 
 6056      74657272 
 6056      7570745F 
 6056      4952516E 
 6057              	.LASF39:
 6058 1d8b 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 6058      735F696E 
 6058      74657272 
 6058      75707473 
 6058      5F697063 
 6059              	.LASF367:
 6060 1da7 43595F53 		.ascii	"CY_SAR_SWITCH_OPEN\000"
 6060      41525F53 
 6060      57495443 
 6060      485F4F50 
 6060      454E00
 6061              	.LASF405:
 6062 1dba 43595F53 		.ascii	"CY_SYSCLK_DIV_24_5_BIT\000"
 6062      5953434C 
 6062      4B5F4449 
 6062      565F3234 
 6062      5F355F42 
 6063              	.LASF237:
 6064 1dd1 53415455 		.ascii	"SATURATE_INTR_MASK\000"
 6064      52415445 
 6064      5F494E54 
 6064      525F4D41 
 6064      534B00
 6065              	.LASF451:
 6066 1de4 7265744D 		.ascii	"retMode\000"
 6066      6F646500 
 6067              	.LASF449:
 6068 1dec 4144435F 		.ascii	"ADC_SetChanMask\000"
 6068      53657443 
 6068      68616E4D 
 6068      61736B00 
 6069              	.LASF257:
 6070 1dfc 52455345 		.ascii	"RESERVED10\000"
 6070      52564544 
 6070      313000
 6071              	.LASF304:
 6072 1e07 666C6173 		.ascii	"flashEraseDelay\000"
 6072      68457261 
 6072      73654465 
 6072      6C617900 
 6073              	.LASF65:
 6074 1e17 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 6074      735F696E 
 6074      74657272 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 268


 6074      75707473 
 6074      5F647730 
 6075              	.LASF182:
 6076 1e33 49535052 		.ascii	"ISPR\000"
 6076      00
 6077              	.LASF310:
 6078 1e38 64774368 		.ascii	"dwChOffset\000"
 6078      4F666673 
 6078      657400
 6079              	.LASF411:
 6080 1e43 636C6B44 		.ascii	"clkDivider\000"
 6080      69766964 
 6080      657200
 6081              	.LASF180:
 6082 1e4e 49434552 		.ascii	"ICER\000"
 6082      00
 6083              	.LASF406:
 6084 1e53 63795F65 		.ascii	"cy_en_divider_types_t\000"
 6084      6E5F6469 
 6084      76696465 
 6084      725F7479 
 6084      7065735F 
 6085              	.LASF432:
 6086 1e69 43795F53 		.ascii	"Cy_SAR_SetInterruptMask\000"
 6086      41525F53 
 6086      6574496E 
 6086      74657272 
 6086      7570744D 
 6087              	.LASF472:
 6088 1e81 43795F53 		.ascii	"Cy_SAR_IsEndConversion\000"
 6088      41525F49 
 6088      73456E64 
 6088      436F6E76 
 6088      65727369 
 6089              	.LASF186:
 6090 1e98 49414252 		.ascii	"IABR\000"
 6090      00
 6091              	.LASF380:
 6092 1e9d 6374726C 		.ascii	"ctrl\000"
 6092      00
 6093              	.LASF369:
 6094 1ea2 43595F53 		.ascii	"CY_SAR_SWITCH_SEQ_CTRL_DISABLE\000"
 6094      41525F53 
 6094      57495443 
 6094      485F5345 
 6094      515F4354 
 6095              	.LASF465:
 6096 1ec1 4144435F 		.ascii	"ADC_currentConfig\000"
 6096      63757272 
 6096      656E7443 
 6096      6F6E6669 
 6096      6700
 6097              	.LASF469:
 6098 1ed3 43795F53 		.ascii	"Cy_SAR_Init\000"
 6098      41525F49 
 6098      6E697400 
 6099              	.LASF161:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 269


 6100 1edf 5F5F7569 		.ascii	"__uint8_t\000"
 6100      6E74385F 
 6100      7400
 6101              	.LASF49:
 6102 1ee9 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 6102      735F696E 
 6102      74657272 
 6102      75707473 
 6102      5F697063 
 6103              	.LASF0:
 6104 1f06 52657365 		.ascii	"Reset_IRQn\000"
 6104      745F4952 
 6104      516E00
 6105              	.LASF300:
 6106 1f11 666C6173 		.ascii	"flashRwwRequired\000"
 6106      68527777 
 6106      52657175 
 6106      69726564 
 6106      00
 6107              	.LASF329:
 6108 1f22 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 6108      50727443 
 6108      66674F66 
 6108      66736574 
 6108      00
 6109              	.LASF295:
 6110 1f33 65704D6F 		.ascii	"epMonitorNr\000"
 6110      6E69746F 
 6110      724E7200 
 6111              	.LASF70:
 6112 1f3f 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 6112      735F696E 
 6112      74657272 
 6112      75707473 
 6112      5F647730 
 6113              	.LASF2:
 6114 1f5c 48617264 		.ascii	"HardFault_IRQn\000"
 6114      4661756C 
 6114      745F4952 
 6114      516E00
 6115              	.LASF159:
 6116 1f6b 7369676E 		.ascii	"signed char\000"
 6116      65642063 
 6116      68617200 
 6117              	.LASF148:
 6118 1f77 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 6118      5F696E74 
 6118      65727275 
 6118      70745F73 
 6118      61725F49 
 6119              	.LASF132:
 6120 1f8f 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 6120      696E7465 
 6120      72727570 
 6120      74735F30 
 6120      5F495251 
 6121              	.LASF205:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 270


 6122 1fa5 50455249 		.ascii	"PERI_PPU_GR_V1_Type\000"
 6122      5F505055 
 6122      5F47525F 
 6122      56315F54 
 6122      79706500 
 6123              	.LASF283:
 6124 1fb9 63707573 		.ascii	"cpussIpcIrqNr\000"
 6124      73497063 
 6124      4972714E 
 6124      7200
 6125              	.LASF313:
 6126 1fc7 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 6126      43746C50 
 6126      7265656D 
 6126      70746162 
 6126      6C65506F 
 6127              	.LASF254:
 6128 1fdd 4D55585F 		.ascii	"MUX_SWITCH_DS_CTRL\000"
 6128      53574954 
 6128      43485F44 
 6128      535F4354 
 6128      524C00
 6129              	.LASF335:
 6130 1ff0 63707573 		.ascii	"cpussCm4StatusOffset\000"
 6130      73436D34 
 6130      53746174 
 6130      75734F66 
 6130      66736574 
 6131              	.LASF15:
 6132 2005 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 6132      5F696E74 
 6132      65727275 
 6132      7074735F 
 6132      6770696F 
 6133              	.LASF44:
 6134 2021 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 6134      735F696E 
 6134      74657272 
 6134      75707473 
 6134      5F697063 
 6135              	.LASF256:
 6136 203d 4D55585F 		.ascii	"MUX_SWITCH_STATUS\000"
 6136      53574954 
 6136      43485F53 
 6136      54415455 
 6136      5300
 6137              	.LASF200:
 6138 204f 41444452 		.ascii	"ADDR0\000"
 6138      3000
 6139              	.LASF202:
 6140 2055 41444452 		.ascii	"ADDR1\000"
 6140      3100
 6141              	.LASF280:
 6142 205b 70657269 		.ascii	"periVersion\000"
 6142      56657273 
 6142      696F6E00 
 6143              	.LASF93:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 271


 6144 2067 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 6144      735F696E 
 6144      74657272 
 6144      75707473 
 6144      5F666175 
 6145              	.LASF447:
 6146 2085 6465496E 		.ascii	"deInitRouting\000"
 6146      6974526F 
 6146      7574696E 
 6146      6700
 6147              	.LASF393:
 6148 2093 636F6E66 		.ascii	"configRouting\000"
 6148      6967526F 
 6148      7574696E 
 6148      6700
 6149              	.LASF270:
 6150 20a1 70617373 		.ascii	"passBase\000"
 6150      42617365 
 6150      00
 6151              	.LASF201:
 6152 20aa 41545430 		.ascii	"ATT0\000"
 6152      00
 6153              	.LASF203:
 6154 20af 41545431 		.ascii	"ATT1\000"
 6154      00
 6155              	.LASF118:
 6156 20b4 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 6156      6D5F315F 
 6156      696E7465 
 6156      72727570 
 6156      74735F31 
 6157              	.LASF196:
 6158 20cf 52455345 		.ascii	"RESERVED1\000"
 6158      52564544 
 6158      3100
 6159              	.LASF71:
 6160 20d9 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 6160      735F696E 
 6160      74657272 
 6160      75707473 
 6160      5F647730 
 6161              	.LASF248:
 6162 20f6 53544154 		.ascii	"STATUS\000"
 6162      555300
 6163              	.LASF197:
 6164 20fd 50455249 		.ascii	"PERI_GR_V1_Type\000"
 6164      5F47525F 
 6164      56315F54 
 6164      79706500 
 6165              	.LASF309:
 6166 210d 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 6166      6843746C 
 6166      4D61696E 
 6166      57733446 
 6166      72657100 
 6167              	.LASF79:
 6168 2121 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 272


 6168      735F696E 
 6168      74657272 
 6168      75707473 
 6168      5F647731 
 6169              	.LASF390:
 6170 213d 72616E67 		.ascii	"rangeIntrMask\000"
 6170      65496E74 
 6170      724D6173 
 6170      6B00
 6171              	.LASF368:
 6172 214b 43595F53 		.ascii	"CY_SAR_SWITCH_CLOSE\000"
 6172      41525F53 
 6172      57495443 
 6172      485F434C 
 6172      4F534500 
 6173              	.LASF448:
 6174 215f 696E7472 		.ascii	"intrMaskReg\000"
 6174      4D61736B 
 6174      52656700 
 6175              	.LASF375:
 6176 216b 63795F65 		.ascii	"cy_en_sar_range_detect_condition_t\000"
 6176      6E5F7361 
 6176      725F7261 
 6176      6E67655F 
 6176      64657465 
 6177              	.LASF253:
 6178 218e 52455345 		.ascii	"RESERVED9\000"
 6178      52564544 
 6178      3900
 6179              	.LASF137:
 6180 2198 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 6180      696E7465 
 6180      72727570 
 6180      74735F35 
 6180      5F495251 
 6181              	.LASF206:
 6182 21ae 4449565F 		.ascii	"DIV_CMD\000"
 6182      434D4400 
 6183              	.LASF195:
 6184 21b6 54494D45 		.ascii	"TIMEOUT_CTL\000"
 6184      4F55545F 
 6184      43544C00 
 6185              	.LASF362:
 6186 21c2 43595F53 		.ascii	"CY_SAR_START_CONVERT_CONTINUOUS\000"
 6186      41525F53 
 6186      54415254 
 6186      5F434F4E 
 6186      56455254 
 6187              	.LASF94:
 6188 21e2 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 6188      735F696E 
 6188      74657272 
 6188      7570745F 
 6188      63727970 
 6189              	.LASF100:
 6190 21fe 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 6190      6D5F305F 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 273


 6190      696E7465 
 6190      72727570 
 6190      74735F30 
 6191              	.LASF82:
 6192 2218 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 6192      735F696E 
 6192      74657272 
 6192      75707473 
 6192      5F647731 
 6193              	.LASF279:
 6194 2234 69706356 		.ascii	"ipcVersion\000"
 6194      65727369 
 6194      6F6E00
 6195              	.LASF38:
 6196 223f 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 6196      735F696E 
 6196      74657272 
 6196      75707473 
 6196      5F697063 
 6197              	.LASF388:
 6198 225b 696E7472 		.ascii	"intrMask\000"
 6198      4D61736B 
 6198      00
 6199              	.LASF316:
 6200 2264 70657269 		.ascii	"periTrCmdOffset\000"
 6200      5472436D 
 6200      644F6666 
 6200      73657400 
 6201              	.LASF58:
 6202 2274 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 6202      375F696E 
 6202      74657272 
 6202      7570745F 
 6202      4952516E 
 6203              	.LASF435:
 6204 2289 4144435F 		.ascii	"ADC_Enable\000"
 6204      456E6162 
 6204      6C6500
 6205              	.LASF62:
 6206 2294 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 6206      735F696E 
 6206      74657272 
 6206      75707473 
 6206      5F647730 
 6207              	.LASF98:
 6208 22b0 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 6208      735F696E 
 6208      74657272 
 6208      75707473 
 6208      5F636D34 
 6209              	.LASF110:
 6210 22d0 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 6210      6D5F315F 
 6210      696E7465 
 6210      72727570 
 6210      74735F32 
 6211              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
ARM GAS  C:\Users\User\AppData\Local\Temp\ccRyYCOR.s 			page 274


