Analysis & Synthesis report for Loopback
Tue Oct 04 13:24:27 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |INTERFACE_Loopback|InterfaceSerial:UART|Receiver:receiver|state
  9. State Machine - |INTERFACE_Loopback|InterfaceSerial:UART|Transmitter:transmitter|state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Port Connectivity Checks: "InterfaceSerial:UART|Receiver:receiver"
 15. Port Connectivity Checks: "InterfaceSerial:UART"
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages
 19. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Oct 04 13:24:27 2016       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; Loopback                                    ;
; Top-level Entity Name              ; INTERFACE_Loopback                          ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 99                                          ;
;     Total combinational functions  ; 99                                          ;
;     Dedicated logic registers      ; 39                                          ;
; Total registers                    ; 39                                          ;
; Total pins                         ; 17                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE30F23C7       ;                    ;
; Top-level entity name                                                      ; INTERFACE_Loopback ; Loopback           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                               ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                 ; Library ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------+---------+
; InterfaceSerial.v                ; yes             ; User Verilog HDL File  ; C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v    ;         ;
; Transmitter.v                    ; yes             ; User Verilog HDL File  ; C:/Users/Beatriz Brito/Desktop/Loopback/Transmitter.v        ;         ;
; Receiver.v                       ; yes             ; User Verilog HDL File  ; C:/Users/Beatriz Brito/Desktop/Loopback/Receiver.v           ;         ;
; BaudRate_Generator.v             ; yes             ; User Verilog HDL File  ; C:/Users/Beatriz Brito/Desktop/Loopback/BaudRate_Generator.v ;         ;
; INTERFACE_Loopback.v             ; yes             ; User Verilog HDL File  ; C:/Users/Beatriz Brito/Desktop/Loopback/INTERFACE_Loopback.v ;         ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 99          ;
;                                             ;             ;
; Total combinational functions               ; 99          ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 31          ;
;     -- 3 input functions                    ; 12          ;
;     -- <=2 input functions                  ; 56          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 73          ;
;     -- arithmetic mode                      ; 26          ;
;                                             ;             ;
; Total registers                             ; 39          ;
;     -- Dedicated logic registers            ; 39          ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 17          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; reset~input ;
; Maximum fan-out                             ; 40          ;
; Total fan-out                               ; 398         ;
; Average fan-out                             ; 2.31        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                        ;
+-------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                  ; Entity Name        ; Library Name ;
+-------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------+--------------------+--------------+
; |INTERFACE_Loopback                 ; 99 (0)            ; 39 (0)       ; 0           ; 0            ; 0       ; 0         ; 17   ; 0            ; |INTERFACE_Loopback                                                  ; INTERFACE_Loopback ; work         ;
;    |InterfaceSerial:UART|           ; 99 (59)           ; 39 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |INTERFACE_Loopback|InterfaceSerial:UART                             ; InterfaceSerial    ; work         ;
;       |BaudRate_Generator:baudRate| ; 20 (20)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |INTERFACE_Loopback|InterfaceSerial:UART|BaudRate_Generator:baudRate ; BaudRate_Generator ; work         ;
;       |Transmitter:transmitter|     ; 20 (20)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |INTERFACE_Loopback|InterfaceSerial:UART|Transmitter:transmitter     ; Transmitter        ; work         ;
+-------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |INTERFACE_Loopback|InterfaceSerial:UART|Receiver:receiver|state                                                             ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.1001 ; state.1000 ; state.0111 ; state.0110 ; state.0101 ; state.0100 ; state.0011 ; state.0010 ; state.0001 ; state.0000 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; state.0000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.0001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; state.0010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; state.0011 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; state.0100 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; state.0101 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0110 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0111 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1000 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1001 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |INTERFACE_Loopback|InterfaceSerial:UART|Transmitter:transmitter|state                                                                  ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; state.01001 ; state.01000 ; state.00111 ; state.00110 ; state.00101 ; state.00100 ; state.00011 ; state.00010 ; state.00001 ; state.00000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; state.00000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; state.00001 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; state.00010 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; state.00011 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; state.00100 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; state.00101 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.00110 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.00111 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.01000 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.01001 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                    ;
+--------------------------------------------------------------+------------------------------------------------------------------------+
; Register name                                                ; Reason for Removal                                                     ;
+--------------------------------------------------------------+------------------------------------------------------------------------+
; InterfaceSerial:UART|Transmitter:transmitter|byteNumber[1,2] ; Merged with InterfaceSerial:UART|Transmitter:transmitter|byteNumber[0] ;
; InterfaceSerial:UART|Transmitter:transmitter|byteNumber[0]   ; Stuck at GND due to stuck port data_in                                 ;
; InterfaceSerial:UART|Receiver:receiver|state~12              ; Lost fanout                                                            ;
; InterfaceSerial:UART|Receiver:receiver|state~13              ; Lost fanout                                                            ;
; InterfaceSerial:UART|Receiver:receiver|state~14              ; Lost fanout                                                            ;
; InterfaceSerial:UART|Receiver:receiver|state~15              ; Lost fanout                                                            ;
; InterfaceSerial:UART|Transmitter:transmitter|state~12        ; Lost fanout                                                            ;
; InterfaceSerial:UART|Transmitter:transmitter|state~13        ; Lost fanout                                                            ;
; InterfaceSerial:UART|Transmitter:transmitter|state~14        ; Lost fanout                                                            ;
; InterfaceSerial:UART|Transmitter:transmitter|state~15        ; Lost fanout                                                            ;
; InterfaceSerial:UART|Transmitter:transmitter|state~16        ; Lost fanout                                                            ;
; InterfaceSerial:UART|Receiver:receiver|state.0001            ; Stuck at GND due to stuck port data_in                                 ;
; InterfaceSerial:UART|Receiver:receiver|state.0010            ; Stuck at GND due to stuck port data_in                                 ;
; InterfaceSerial:UART|Receiver:receiver|state.0011            ; Stuck at GND due to stuck port data_in                                 ;
; InterfaceSerial:UART|Receiver:receiver|state.0100            ; Stuck at GND due to stuck port data_in                                 ;
; InterfaceSerial:UART|Receiver:receiver|state.0101            ; Stuck at GND due to stuck port data_in                                 ;
; InterfaceSerial:UART|Receiver:receiver|state.0110            ; Stuck at GND due to stuck port data_in                                 ;
; InterfaceSerial:UART|Receiver:receiver|state.0111            ; Stuck at GND due to stuck port data_in                                 ;
; InterfaceSerial:UART|Receiver:receiver|state.1000            ; Stuck at GND due to stuck port data_in                                 ;
; InterfaceSerial:UART|Receiver:receiver|state.1001            ; Stuck at GND due to stuck port data_in                                 ;
; InterfaceSerial:UART|Receiver:receiver|state.0000            ; Lost fanout                                                            ;
; Total Number of Removed Registers = 22                       ;                                                                        ;
+--------------------------------------------------------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                        ;
+---------------------------------------------------+---------------------------+----------------------------------------------------+
; Register name                                     ; Reason for Removal        ; Registers Removed due to This Register             ;
+---------------------------------------------------+---------------------------+----------------------------------------------------+
; InterfaceSerial:UART|Receiver:receiver|state.0001 ; Stuck at GND              ; InterfaceSerial:UART|Receiver:receiver|state.0010, ;
;                                                   ; due to stuck port data_in ; InterfaceSerial:UART|Receiver:receiver|state.0011, ;
;                                                   ;                           ; InterfaceSerial:UART|Receiver:receiver|state.0100, ;
;                                                   ;                           ; InterfaceSerial:UART|Receiver:receiver|state.0101, ;
;                                                   ;                           ; InterfaceSerial:UART|Receiver:receiver|state.0110, ;
;                                                   ;                           ; InterfaceSerial:UART|Receiver:receiver|state.0111, ;
;                                                   ;                           ; InterfaceSerial:UART|Receiver:receiver|state.1000, ;
;                                                   ;                           ; InterfaceSerial:UART|Receiver:receiver|state.1001  ;
+---------------------------------------------------+---------------------------+----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 39    ;
; Number of registers using Synchronous Clear  ; 18    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 9     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |INTERFACE_Loopback|InterfaceSerial:UART|BaudRate_Generator:baudRate|count[6]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |INTERFACE_Loopback|InterfaceSerial:UART|Transmitter:transmitter|byteNumber[5] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "InterfaceSerial:UART|Receiver:receiver"                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; dataReady ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "InterfaceSerial:UART"            ;
+----------------+--------+----------+------------------------+
; Port           ; Type   ; Severity ; Details                ;
+----------------+--------+----------+------------------------+
; data_in[31..2] ; Input  ; Info     ; Stuck at GND           ;
; data_in[1]     ; Input  ; Info     ; Stuck at VCC           ;
; data_in[0]     ; Input  ; Info     ; Stuck at GND           ;
; rx             ; Input  ; Info     ; Stuck at VCC           ;
; data_out       ; Output ; Info     ; Explicitly unconnected ;
+----------------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 17                          ;
; cycloneiii_ff         ; 39                          ;
;     CLR               ; 9                           ;
;     ENA SCLR          ; 3                           ;
;     SCLR              ; 15                          ;
;     SLD               ; 1                           ;
;     plain             ; 11                          ;
; cycloneiii_lcell_comb ; 101                         ;
;     arith             ; 26                          ;
;         2 data inputs ; 25                          ;
;         3 data inputs ; 1                           ;
;     normal            ; 75                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 28                          ;
;         3 data inputs ; 11                          ;
;         4 data inputs ; 31                          ;
;                       ;                             ;
; Max LUT depth         ; 5.30                        ;
; Average LUT depth     ; 2.38                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Oct 04 13:23:57 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Loopback -c Loopback
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file interfaceserial.v
    Info (12023): Found entity 1: InterfaceSerial File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: memory File: C:/Users/Beatriz Brito/Desktop/Loopback/memory.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file gpr_loopback.v
    Info (12023): Found entity 1: GPR_Loopback File: C:/Users/Beatriz Brito/Desktop/Loopback/GPR_Loopback.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gpr.v
    Info (12023): Found entity 1: GPR File: C:/Users/Beatriz Brito/Desktop/Loopback/GPR.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file transmitter.v
    Info (12023): Found entity 1: Transmitter File: C:/Users/Beatriz Brito/Desktop/Loopback/Transmitter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file receiver.v
    Info (12023): Found entity 1: Receiver File: C:/Users/Beatriz Brito/Desktop/Loopback/Receiver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file loopback.v
    Info (12023): Found entity 1: Loopback File: C:/Users/Beatriz Brito/Desktop/Loopback/Loopback.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file baudrate_generator.v
    Info (12023): Found entity 1: BaudRate_Generator File: C:/Users/Beatriz Brito/Desktop/Loopback/BaudRate_Generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory_loopback.v
    Info (12023): Found entity 1: MEMORY_Loopback File: C:/Users/Beatriz Brito/Desktop/Loopback/MEMORY_Loopback.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file interface_loopback.v
    Info (12023): Found entity 1: INTERFACE_Loopback File: C:/Users/Beatriz Brito/Desktop/Loopback/INTERFACE_Loopback.v Line: 1
Info (12127): Elaborating entity "INTERFACE_Loopback" for the top level hierarchy
Warning (10858): Verilog HDL warning at INTERFACE_Loopback.v(12): object dataReady used but never assigned File: C:/Users/Beatriz Brito/Desktop/Loopback/INTERFACE_Loopback.v Line: 12
Warning (10036): Verilog HDL or VHDL warning at INTERFACE_Loopback.v(15): object "startBit" assigned a value but never read File: C:/Users/Beatriz Brito/Desktop/Loopback/INTERFACE_Loopback.v Line: 15
Info (12128): Elaborating entity "InterfaceSerial" for hierarchy "InterfaceSerial:UART" File: C:/Users/Beatriz Brito/Desktop/Loopback/INTERFACE_Loopback.v Line: 33
Warning (10230): Verilog HDL assignment warning at InterfaceSerial.v(51): truncated value with size 32 to match size of target (8) File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 51
Warning (10230): Verilog HDL assignment warning at InterfaceSerial.v(56): truncated value with size 32 to match size of target (8) File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 56
Warning (10240): Verilog HDL Always Construct warning at InterfaceSerial.v(37): inferring latch(es) for variable "send_data", which holds its previous value in one or more paths through the always construct File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 37
Info (10041): Inferred latch for "send_data[0]" at InterfaceSerial.v(37) File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 37
Info (10041): Inferred latch for "send_data[1]" at InterfaceSerial.v(37) File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 37
Info (10041): Inferred latch for "send_data[2]" at InterfaceSerial.v(37) File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 37
Info (10041): Inferred latch for "send_data[3]" at InterfaceSerial.v(37) File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 37
Info (10041): Inferred latch for "send_data[4]" at InterfaceSerial.v(37) File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 37
Info (10041): Inferred latch for "send_data[5]" at InterfaceSerial.v(37) File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 37
Info (10041): Inferred latch for "send_data[6]" at InterfaceSerial.v(37) File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 37
Info (10041): Inferred latch for "send_data[7]" at InterfaceSerial.v(37) File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 37
Info (10041): Inferred latch for "send_data[8]" at InterfaceSerial.v(37) File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 37
Info (10041): Inferred latch for "send_data[9]" at InterfaceSerial.v(37) File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 37
Info (10041): Inferred latch for "send_data[10]" at InterfaceSerial.v(37) File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 37
Info (10041): Inferred latch for "send_data[11]" at InterfaceSerial.v(37) File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 37
Info (10041): Inferred latch for "send_data[12]" at InterfaceSerial.v(37) File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 37
Info (10041): Inferred latch for "send_data[13]" at InterfaceSerial.v(37) File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 37
Info (10041): Inferred latch for "send_data[14]" at InterfaceSerial.v(37) File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 37
Info (10041): Inferred latch for "send_data[15]" at InterfaceSerial.v(37) File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 37
Info (10041): Inferred latch for "send_data[16]" at InterfaceSerial.v(37) File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 37
Info (10041): Inferred latch for "send_data[17]" at InterfaceSerial.v(37) File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 37
Info (10041): Inferred latch for "send_data[18]" at InterfaceSerial.v(37) File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 37
Info (10041): Inferred latch for "send_data[19]" at InterfaceSerial.v(37) File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 37
Info (10041): Inferred latch for "send_data[20]" at InterfaceSerial.v(37) File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 37
Info (10041): Inferred latch for "send_data[21]" at InterfaceSerial.v(37) File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 37
Info (10041): Inferred latch for "send_data[22]" at InterfaceSerial.v(37) File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 37
Info (10041): Inferred latch for "send_data[23]" at InterfaceSerial.v(37) File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 37
Info (10041): Inferred latch for "send_data[24]" at InterfaceSerial.v(37) File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 37
Info (10041): Inferred latch for "send_data[25]" at InterfaceSerial.v(37) File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 37
Info (10041): Inferred latch for "send_data[26]" at InterfaceSerial.v(37) File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 37
Info (10041): Inferred latch for "send_data[27]" at InterfaceSerial.v(37) File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 37
Info (10041): Inferred latch for "send_data[28]" at InterfaceSerial.v(37) File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 37
Info (10041): Inferred latch for "send_data[29]" at InterfaceSerial.v(37) File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 37
Info (10041): Inferred latch for "send_data[30]" at InterfaceSerial.v(37) File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 37
Info (10041): Inferred latch for "send_data[31]" at InterfaceSerial.v(37) File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 37
Info (12128): Elaborating entity "Transmitter" for hierarchy "InterfaceSerial:UART|Transmitter:transmitter" File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 26
Warning (10230): Verilog HDL assignment warning at Transmitter.v(90): truncated value with size 32 to match size of target (6) File: C:/Users/Beatriz Brito/Desktop/Loopback/Transmitter.v Line: 90
Info (12128): Elaborating entity "Receiver" for hierarchy "InterfaceSerial:UART|Receiver:receiver" File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 27
Warning (10230): Verilog HDL assignment warning at Receiver.v(81): truncated value with size 32 to match size of target (6) File: C:/Users/Beatriz Brito/Desktop/Loopback/Receiver.v Line: 81
Info (12128): Elaborating entity "BaudRate_Generator" for hierarchy "InterfaceSerial:UART|BaudRate_Generator:baudRate" File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 28
Warning (10230): Verilog HDL assignment warning at BaudRate_Generator.v(19): truncated value with size 32 to match size of target (14) File: C:/Users/Beatriz Brito/Desktop/Loopback/BaudRate_Generator.v Line: 19
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "InterfaceSerial:UART|startBit" is converted into an equivalent circuit using register "InterfaceSerial:UART|startBit~_emulated" and latch "InterfaceSerial:UART|startBit~1" File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 21
    Warning (13310): Register "InterfaceSerial:UART|insertion_position[0]" is converted into an equivalent circuit using register "InterfaceSerial:UART|insertion_position[0]~_emulated" and latch "InterfaceSerial:UART|insertion_position[0]~1" File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 55
    Warning (13310): Register "InterfaceSerial:UART|insertion_position[1]" is converted into an equivalent circuit using register "InterfaceSerial:UART|insertion_position[1]~_emulated" and latch "InterfaceSerial:UART|insertion_position[1]~6" File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 55
    Warning (13310): Register "InterfaceSerial:UART|insertion_position[2]" is converted into an equivalent circuit using register "InterfaceSerial:UART|insertion_position[2]~_emulated" and latch "InterfaceSerial:UART|insertion_position[2]~11" File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 55
    Warning (13310): Register "InterfaceSerial:UART|insertion_position[3]" is converted into an equivalent circuit using register "InterfaceSerial:UART|insertion_position[3]~_emulated" and latch "InterfaceSerial:UART|insertion_position[3]~16" File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 55
    Warning (13310): Register "InterfaceSerial:UART|insertion_position[4]" is converted into an equivalent circuit using register "InterfaceSerial:UART|insertion_position[4]~_emulated" and latch "InterfaceSerial:UART|insertion_position[4]~21" File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 55
    Warning (13310): Register "InterfaceSerial:UART|insertion_position[5]" is converted into an equivalent circuit using register "InterfaceSerial:UART|insertion_position[5]~_emulated" and latch "InterfaceSerial:UART|insertion_position[5]~26" File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 55
    Warning (13310): Register "InterfaceSerial:UART|insertion_position[6]" is converted into an equivalent circuit using register "InterfaceSerial:UART|insertion_position[6]~_emulated" and latch "InterfaceSerial:UART|insertion_position[6]~31" File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 55
    Warning (13310): Register "InterfaceSerial:UART|insertion_position[7]" is converted into an equivalent circuit using register "InterfaceSerial:UART|insertion_position[7]~_emulated" and latch "InterfaceSerial:UART|insertion_position[7]~36" File: C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v Line: 55
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "c[1]" is stuck at VCC File: C:/Users/Beatriz Brito/Desktop/Loopback/INTERFACE_Loopback.v Line: 6
    Warning (13410): Pin "c[2]" is stuck at VCC File: C:/Users/Beatriz Brito/Desktop/Loopback/INTERFACE_Loopback.v Line: 6
    Warning (13410): Pin "c[3]" is stuck at VCC File: C:/Users/Beatriz Brito/Desktop/Loopback/INTERFACE_Loopback.v Line: 6
    Warning (13410): Pin "c[4]" is stuck at VCC File: C:/Users/Beatriz Brito/Desktop/Loopback/INTERFACE_Loopback.v Line: 6
    Warning (13410): Pin "r[1]" is stuck at VCC File: C:/Users/Beatriz Brito/Desktop/Loopback/INTERFACE_Loopback.v Line: 8
    Warning (13410): Pin "r[2]" is stuck at VCC File: C:/Users/Beatriz Brito/Desktop/Loopback/INTERFACE_Loopback.v Line: 8
    Warning (13410): Pin "r[3]" is stuck at VCC File: C:/Users/Beatriz Brito/Desktop/Loopback/INTERFACE_Loopback.v Line: 8
    Warning (13410): Pin "r[4]" is stuck at VCC File: C:/Users/Beatriz Brito/Desktop/Loopback/INTERFACE_Loopback.v Line: 8
    Warning (13410): Pin "r[5]" is stuck at VCC File: C:/Users/Beatriz Brito/Desktop/Loopback/INTERFACE_Loopback.v Line: 8
    Warning (13410): Pin "r[6]" is stuck at VCC File: C:/Users/Beatriz Brito/Desktop/Loopback/INTERFACE_Loopback.v Line: 8
    Warning (13410): Pin "r[7]" is stuck at VCC File: C:/Users/Beatriz Brito/Desktop/Loopback/INTERFACE_Loopback.v Line: 8
Info (286030): Timing-Driven Synthesis is running
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Beatriz Brito/Desktop/Loopback/output_files/Loopback.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 116 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 99 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 1617 megabytes
    Info: Processing ended: Tue Oct 04 13:24:27 2016
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:49


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Beatriz Brito/Desktop/Loopback/output_files/Loopback.map.smsg.


