#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x141710240 .scope module, "Computer_Test" "Computer_Test" 2 5;
 .timescale -9 -12;
v0x600002188090_0 .var "clock", 0 0;
S_0x141720080 .scope module, "alu_system1" "ALU_System" 2 20, 3 11 0, S_0x141710240;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "RF_OutASel";
    .port_info 1 /INPUT 3 "RF_OutBSel";
    .port_info 2 /INPUT 2 "RF_FunSel";
    .port_info 3 /INPUT 4 "RF_RSel";
    .port_info 4 /INPUT 4 "RF_TSel";
    .port_info 5 /INPUT 4 "ALU_FunSel";
    .port_info 6 /INPUT 2 "ARF_OutCSel";
    .port_info 7 /INPUT 2 "ARF_OutDSel";
    .port_info 8 /INPUT 2 "ARF_FunSel";
    .port_info 9 /INPUT 4 "ARF_RegSel";
    .port_info 10 /INPUT 1 "IR_LH";
    .port_info 11 /INPUT 1 "IR_Enable";
    .port_info 12 /INPUT 2 "IR_Funsel";
    .port_info 13 /INPUT 1 "Mem_WR";
    .port_info 14 /INPUT 1 "Mem_CS";
    .port_info 15 /INPUT 2 "MuxASel";
    .port_info 16 /INPUT 2 "MuxBSel";
    .port_info 17 /INPUT 1 "MuxCSel";
    .port_info 18 /INPUT 1 "Clock";
    .port_info 19 /OUTPUT 8 "AOut";
    .port_info 20 /OUTPUT 8 "BOut";
    .port_info 21 /OUTPUT 8 "ALUOut";
    .port_info 22 /OUTPUT 4 "ALUOutFlag";
    .port_info 23 /OUTPUT 8 "ARF_COut";
    .port_info 24 /OUTPUT 8 "ARF_DOut";
    .port_info 25 /OUTPUT 8 "Address";
    .port_info 26 /OUTPUT 8 "MemoryOut";
    .port_info 27 /OUTPUT 16 "IROut";
    .port_info 28 /OUTPUT 8 "MuxAOut";
    .port_info 29 /OUTPUT 8 "MuxBOut";
    .port_info 30 /OUTPUT 8 "MuxCOut";
L_0x600003898000 .functor BUFZ 8, v0x600002184000_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003898070 .functor BUFZ 8, v0x600002184090_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000038980e0 .functor BUFZ 8, L_0x6000022815e0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003898150 .functor BUFZ 4, L_0x6000022826c0, C4<0000>, C4<0000>, C4<0000>;
L_0x6000038981c0 .functor BUFZ 8, v0x600002182f40_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003898230 .functor BUFZ 8, v0x600002182fd0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000038982a0 .functor BUFZ 8, v0x600002183c30_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003898310 .functor BUFZ 16, v0x600002183840_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600003898380 .functor BUFZ 8, v0x600002181c20_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000038983f0 .functor BUFZ 8, v0x600002182010_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003898460 .functor BUFZ 8, v0x600002182250_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x600002184b40_0 .net "ALUOut", 7 0, L_0x6000038980e0;  1 drivers
v0x600002184bd0_0 .net "ALUOutFlag", 3 0, L_0x600003898150;  1 drivers
v0x600002184c60_0 .net "ALU_FunSel", 3 0, L_0x600003898700;  1 drivers
v0x600002184cf0_0 .net "AOut", 7 0, L_0x600003898000;  1 drivers
v0x600002184d80_0 .net "ARF_COut", 7 0, L_0x6000038981c0;  1 drivers
o0x13800c6f0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x600002184e10_0 .net "ARF_DOut", 7 0, o0x13800c6f0;  0 drivers
v0x600002184ea0_0 .net "ARF_FunSel", 1 0, L_0x600003898850;  1 drivers
v0x600002184f30_0 .net "ARF_OutCSel", 1 0, L_0x600003898770;  1 drivers
v0x600002184fc0_0 .net "ARF_OutDSel", 1 0, L_0x6000038987e0;  1 drivers
v0x600002185050_0 .net "ARF_RegSel", 3 0, L_0x6000038988c0;  1 drivers
v0x6000021850e0_0 .net "Address", 7 0, L_0x600003898230;  1 drivers
v0x600002185170_0 .net "BOut", 7 0, L_0x600003898070;  1 drivers
v0x600002185200_0 .net "Clock", 0 0, v0x600002188090_0;  1 drivers
v0x600002185290_0 .net "IROut", 15 0, L_0x600003898310;  1 drivers
v0x600002185320_0 .net "IR_Enable", 0 0, L_0x6000038989a0;  1 drivers
v0x6000021853b0_0 .net "IR_Funsel", 1 0, L_0x600003898a10;  1 drivers
v0x600002185440_0 .net "IR_LH", 0 0, L_0x600003898930;  1 drivers
v0x6000021854d0_0 .net "Mem_CS", 0 0, L_0x600003898b60;  1 drivers
v0x600002185560_0 .net "Mem_WR", 0 0, L_0x600003898af0;  1 drivers
v0x6000021855f0_0 .net "MemoryOut", 7 0, L_0x6000038982a0;  1 drivers
v0x600002185680_0 .net "MuxAOut", 7 0, L_0x600003898380;  1 drivers
v0x600002185710_0 .net "MuxASel", 1 0, L_0x600003898a80;  1 drivers
v0x6000021857a0_0 .net "MuxBOut", 7 0, L_0x6000038983f0;  1 drivers
v0x600002185830_0 .net "MuxBSel", 1 0, L_0x600003898bd0;  1 drivers
v0x6000021858c0_0 .net "MuxCOut", 7 0, L_0x600003898460;  1 drivers
v0x600002185950_0 .net "MuxCSel", 0 0, L_0x600003898c40;  1 drivers
v0x6000021859e0_0 .net "RF_FunSel", 1 0, L_0x6000038985b0;  1 drivers
v0x600002185a70_0 .net "RF_OutASel", 2 0, L_0x6000038984d0;  1 drivers
v0x600002185b00_0 .net "RF_OutBSel", 2 0, L_0x600003898540;  1 drivers
v0x600002185b90_0 .net "RF_RSel", 3 0, L_0x600003898620;  1 drivers
v0x600002185c20_0 .net "RF_TSel", 3 0, L_0x600003898690;  1 drivers
E_0x600001dad4a0/0 .event edge, v0x600002182010_0, v0x6000021820a0_0, v0x6000021819e0_0, v0x600002182250_0;
E_0x600001dad4a0/1 .event edge, v0x600002182130_0, v0x6000021825b0_0;
E_0x600001dad4a0 .event/or E_0x600001dad4a0/0, E_0x600001dad4a0/1;
S_0x1417204e0 .scope module, "MuxA" "MUX_4bit" 3 85, 4 1 0, S_0x141720080;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "select";
    .port_info 1 /INPUT 8 "input_1";
    .port_info 2 /INPUT 8 "input_2";
    .port_info 3 /INPUT 8 "input_3";
    .port_info 4 /INPUT 8 "input_4";
    .port_info 5 /OUTPUT 8 "out";
v0x6000021819e0_0 .net "input_1", 7 0, L_0x6000022815e0;  1 drivers
v0x600002181a70_0 .net "input_2", 7 0, v0x600002183c30_0;  1 drivers
v0x600002181b00_0 .net "input_3", 7 0, L_0x600002281680;  1 drivers
v0x600002181b90_0 .net "input_4", 7 0, v0x600002182f40_0;  1 drivers
v0x600002181c20_0 .var "out", 7 0;
v0x600002181cb0_0 .net "select", 1 0, L_0x600003898a80;  alias, 1 drivers
E_0x600001dae8b0/0 .event edge, v0x600002181cb0_0, v0x6000021819e0_0, v0x600002181a70_0, v0x600002181b00_0;
E_0x600001dae8b0/1 .event edge, v0x600002181b90_0;
E_0x600001dae8b0 .event/or E_0x600001dae8b0/0, E_0x600001dae8b0/1;
S_0x141720650 .scope module, "MuxB" "MUX_4bit" 3 92, 4 1 0, S_0x141720080;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "select";
    .port_info 1 /INPUT 8 "input_1";
    .port_info 2 /INPUT 8 "input_2";
    .port_info 3 /INPUT 8 "input_3";
    .port_info 4 /INPUT 8 "input_4";
    .port_info 5 /OUTPUT 8 "out";
v0x600002181dd0_0 .net "input_1", 7 0, L_0x6000022815e0;  alias, 1 drivers
v0x600002181e60_0 .net "input_2", 7 0, v0x600002183c30_0;  alias, 1 drivers
v0x600002181ef0_0 .net "input_3", 7 0, L_0x600002281720;  1 drivers
v0x600002181f80_0 .net "input_4", 7 0, v0x600002182f40_0;  alias, 1 drivers
v0x600002182010_0 .var "out", 7 0;
v0x6000021820a0_0 .net "select", 1 0, L_0x600003898bd0;  alias, 1 drivers
E_0x600001daf630/0 .event edge, v0x6000021820a0_0, v0x6000021819e0_0, v0x600002181a70_0, v0x600002181ef0_0;
E_0x600001daf630/1 .event edge, v0x600002181b90_0;
E_0x600001daf630 .event/or E_0x600001daf630/0, E_0x600001daf630/1;
S_0x1417207c0 .scope module, "MuxC" "MUX_2bit" 3 100, 5 1 0, S_0x141720080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 8 "input_1";
    .port_info 2 /INPUT 8 "input_2";
    .port_info 3 /OUTPUT 8 "out";
v0x600002182130_0 .net "input_1", 7 0, v0x600002184000_0;  1 drivers
v0x6000021821c0_0 .net "input_2", 7 0, v0x600002182f40_0;  alias, 1 drivers
v0x600002182250_0 .var "out", 7 0;
v0x6000021822e0_0 .net "select", 0 0, L_0x600003898c40;  alias, 1 drivers
E_0x600001dae8e0 .event edge, v0x6000021822e0_0, v0x600002182130_0, v0x600002181b90_0;
S_0x141720930 .scope module, "alu1" "ALU" 3 45, 6 1 0, S_0x141720080;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 4 "FunSel";
    .port_info 3 /OUTPUT 8 "OutALU";
    .port_info 4 /OUTPUT 4 "OutFlag";
    .port_info 5 /INPUT 1 "RESET";
    .port_info 6 /INPUT 1 "Clock";
v0x600002182370_0 .net "A", 7 0, v0x600002182250_0;  1 drivers
v0x600002182400_0 .net "B", 7 0, v0x600002184000_0;  alias, 1 drivers
v0x600002182490_0 .var "CARRY", 0 0;
o0x138008580 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002182520_0 .net "Clock", 0 0, o0x138008580;  0 drivers
v0x6000021825b0_0 .net "FunSel", 3 0, L_0x600003898700;  alias, 1 drivers
v0x600002182640_0 .var "NEGATIVE", 0 0;
v0x6000021826d0_0 .var "OVERFLOW", 0 0;
v0x600002182760_0 .net "OutALU", 7 0, L_0x6000022815e0;  alias, 1 drivers
v0x6000021827f0_0 .net "OutFlag", 3 0, L_0x6000022826c0;  1 drivers
o0x138008670 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002182880_0 .net "RESET", 0 0, o0x138008670;  0 drivers
v0x600002182910_0 .var "SET_CARRY", 0 0;
v0x6000021829a0_0 .var "SET_NEGATIVE", 0 0;
v0x600002182a30_0 .var "SET_OVERFLOW", 0 0;
v0x600002182ac0_0 .var "SET_ZERO", 0 0;
v0x600002182b50_0 .var "ZERO", 0 0;
v0x600002182be0_0 .var "result", 8 0;
E_0x600001dad500 .event posedge, v0x600002182880_0;
E_0x600001dad590 .event posedge, v0x600002182a30_0;
E_0x600001daf7b0 .event posedge, v0x600002182910_0;
E_0x600001daf7e0 .event posedge, v0x600002182ac0_0;
E_0x600001dad530 .event posedge, v0x6000021829a0_0;
E_0x600001dad5c0 .event edge, v0x600002182520_0, v0x6000021825b0_0, v0x600002182130_0, v0x600002182250_0;
L_0x6000022826c0 .concat [ 1 1 1 1], v0x6000021826d0_0, v0x600002182640_0, v0x600002182490_0, v0x600002182b50_0;
L_0x6000022815e0 .part v0x600002182be0_0, 0, 8;
S_0x141720aa0 .scope module, "arf1" "ARF" 3 66, 7 1 0, S_0x141720080;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Input";
    .port_info 1 /INPUT 2 "OASel";
    .port_info 2 /INPUT 2 "OBSel";
    .port_info 3 /INPUT 2 "FunSel";
    .port_info 4 /INPUT 4 "RSel";
    .port_info 5 /INPUT 1 "clock";
    .port_info 6 /OUTPUT 8 "OutA";
    .port_info 7 /OUTPUT 8 "OutB";
v0x600002182c70_0 .var "AR", 7 0;
v0x600002182d00_0 .net "FunSel", 1 0, L_0x600003898850;  alias, 1 drivers
v0x600002182d90_0 .net "Input", 7 0, v0x600002182010_0;  1 drivers
v0x600002182e20_0 .net "OASel", 1 0, L_0x600003898770;  alias, 1 drivers
v0x600002182eb0_0 .net "OBSel", 1 0, L_0x6000038987e0;  alias, 1 drivers
v0x600002182f40_0 .var "OutA", 7 0;
v0x600002182fd0_0 .var "OutB", 7 0;
v0x600002183060_0 .var "PC", 7 0;
v0x6000021830f0_0 .var "PCpast", 7 0;
v0x600002183180_0 .net "RSel", 3 0, L_0x6000038988c0;  alias, 1 drivers
v0x600002183210_0 .var "SET_AR", 0 0;
v0x6000021832a0_0 .var "SET_PC", 0 0;
v0x600002183330_0 .var "SET_PCPAST", 0 0;
v0x6000021833c0_0 .var "SET_SP", 0 0;
v0x600002183450_0 .var "SP", 7 0;
v0x6000021834e0_0 .net "clock", 0 0, v0x600002188090_0;  alias, 1 drivers
E_0x600001dad5f0 .event edge, v0x6000021830f0_0, v0x600002183450_0, v0x600002182c70_0, v0x600002183060_0;
E_0x600001dad650/0 .event edge, v0x6000021830f0_0, v0x600002183450_0, v0x600002182c70_0, v0x600002183060_0;
E_0x600001dad650/1 .event edge, v0x600002182eb0_0;
E_0x600001dad650 .event/or E_0x600001dad650/0, E_0x600001dad650/1;
E_0x600001dad6e0/0 .event edge, v0x6000021830f0_0, v0x600002183450_0, v0x600002182c70_0, v0x600002183060_0;
E_0x600001dad6e0/1 .event edge, v0x600002182e20_0;
E_0x600001dad6e0 .event/or E_0x600001dad6e0/0, E_0x600001dad6e0/1;
E_0x600001dad770 .event posedge, v0x6000021832a0_0;
E_0x600001dad7a0 .event posedge, v0x600002183330_0;
E_0x600001dad830 .event posedge, v0x6000021833c0_0;
E_0x600001dad890 .event posedge, v0x600002183210_0;
E_0x600001dad800 .event edge, v0x600002182d00_0, v0x600002182eb0_0, v0x600002182e20_0, v0x600002183180_0;
S_0x141720c10 .scope module, "ir1" "IR" 3 59, 8 1 0, S_0x141720080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "E";
    .port_info 1 /INPUT 2 "FunSel";
    .port_info 2 /INPUT 8 "Input";
    .port_info 3 /INPUT 1 "LH";
    .port_info 4 /OUTPUT 16 "IROut";
v0x600002183570_0 .net "E", 0 0, L_0x6000038989a0;  alias, 1 drivers
v0x600002183600_0 .net "FunSel", 1 0, L_0x600003898a10;  alias, 1 drivers
v0x600002183690_0 .net "IROut", 15 0, v0x600002183840_0;  1 drivers
v0x600002183720_0 .net "Input", 7 0, v0x600002183c30_0;  alias, 1 drivers
v0x6000021837b0_0 .net "LH", 0 0, L_0x600003898930;  alias, 1 drivers
v0x600002183840_0 .var "complete_IR", 15 0;
E_0x600001dad980/0 .event edge, v0x600002183570_0, v0x600002183600_0, v0x6000021837b0_0, v0x600002181a70_0;
E_0x600001dad980/1 .event edge, v0x600002183840_0;
E_0x600001dad980 .event/or E_0x600001dad980/0, E_0x600001dad980/1;
L_0x600002281680 .part v0x600002183840_0, 0, 8;
L_0x600002281720 .part v0x600002183840_0, 0, 8;
S_0x141720d80 .scope module, "mem1" "Memory" 3 51, 9 1 0, S_0x141720080;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 1 "cs";
    .port_info 4 /INPUT 1 "clock";
    .port_info 5 /OUTPUT 8 "o";
v0x600002183960 .array "RAM_DATA", 255 0, 7 0;
v0x6000021839f0_0 .net "address", 7 0, v0x600002182fd0_0;  1 drivers
v0x600002183a80_0 .net "clock", 0 0, v0x600002188090_0;  alias, 1 drivers
v0x600002183b10_0 .net "cs", 0 0, L_0x600003898b60;  alias, 1 drivers
v0x600002183ba0_0 .net "data", 7 0, L_0x6000022815e0;  alias, 1 drivers
v0x600002183c30_0 .var "o", 7 0;
v0x600002183cc0_0 .net "wr", 0 0, L_0x600003898af0;  alias, 1 drivers
E_0x600001dada70 .event posedge, v0x6000021834e0_0;
v0x600002183960_0 .array/port v0x600002183960, 0;
E_0x600001dadb00/0 .event edge, v0x600002183cc0_0, v0x600002183b10_0, v0x600002182fd0_0, v0x600002183960_0;
v0x600002183960_1 .array/port v0x600002183960, 1;
v0x600002183960_2 .array/port v0x600002183960, 2;
v0x600002183960_3 .array/port v0x600002183960, 3;
v0x600002183960_4 .array/port v0x600002183960, 4;
E_0x600001dadb00/1 .event edge, v0x600002183960_1, v0x600002183960_2, v0x600002183960_3, v0x600002183960_4;
v0x600002183960_5 .array/port v0x600002183960, 5;
v0x600002183960_6 .array/port v0x600002183960, 6;
v0x600002183960_7 .array/port v0x600002183960, 7;
v0x600002183960_8 .array/port v0x600002183960, 8;
E_0x600001dadb00/2 .event edge, v0x600002183960_5, v0x600002183960_6, v0x600002183960_7, v0x600002183960_8;
v0x600002183960_9 .array/port v0x600002183960, 9;
v0x600002183960_10 .array/port v0x600002183960, 10;
v0x600002183960_11 .array/port v0x600002183960, 11;
v0x600002183960_12 .array/port v0x600002183960, 12;
E_0x600001dadb00/3 .event edge, v0x600002183960_9, v0x600002183960_10, v0x600002183960_11, v0x600002183960_12;
v0x600002183960_13 .array/port v0x600002183960, 13;
v0x600002183960_14 .array/port v0x600002183960, 14;
v0x600002183960_15 .array/port v0x600002183960, 15;
v0x600002183960_16 .array/port v0x600002183960, 16;
E_0x600001dadb00/4 .event edge, v0x600002183960_13, v0x600002183960_14, v0x600002183960_15, v0x600002183960_16;
v0x600002183960_17 .array/port v0x600002183960, 17;
v0x600002183960_18 .array/port v0x600002183960, 18;
v0x600002183960_19 .array/port v0x600002183960, 19;
v0x600002183960_20 .array/port v0x600002183960, 20;
E_0x600001dadb00/5 .event edge, v0x600002183960_17, v0x600002183960_18, v0x600002183960_19, v0x600002183960_20;
v0x600002183960_21 .array/port v0x600002183960, 21;
v0x600002183960_22 .array/port v0x600002183960, 22;
v0x600002183960_23 .array/port v0x600002183960, 23;
v0x600002183960_24 .array/port v0x600002183960, 24;
E_0x600001dadb00/6 .event edge, v0x600002183960_21, v0x600002183960_22, v0x600002183960_23, v0x600002183960_24;
v0x600002183960_25 .array/port v0x600002183960, 25;
v0x600002183960_26 .array/port v0x600002183960, 26;
v0x600002183960_27 .array/port v0x600002183960, 27;
v0x600002183960_28 .array/port v0x600002183960, 28;
E_0x600001dadb00/7 .event edge, v0x600002183960_25, v0x600002183960_26, v0x600002183960_27, v0x600002183960_28;
v0x600002183960_29 .array/port v0x600002183960, 29;
v0x600002183960_30 .array/port v0x600002183960, 30;
v0x600002183960_31 .array/port v0x600002183960, 31;
v0x600002183960_32 .array/port v0x600002183960, 32;
E_0x600001dadb00/8 .event edge, v0x600002183960_29, v0x600002183960_30, v0x600002183960_31, v0x600002183960_32;
v0x600002183960_33 .array/port v0x600002183960, 33;
v0x600002183960_34 .array/port v0x600002183960, 34;
v0x600002183960_35 .array/port v0x600002183960, 35;
v0x600002183960_36 .array/port v0x600002183960, 36;
E_0x600001dadb00/9 .event edge, v0x600002183960_33, v0x600002183960_34, v0x600002183960_35, v0x600002183960_36;
v0x600002183960_37 .array/port v0x600002183960, 37;
v0x600002183960_38 .array/port v0x600002183960, 38;
v0x600002183960_39 .array/port v0x600002183960, 39;
v0x600002183960_40 .array/port v0x600002183960, 40;
E_0x600001dadb00/10 .event edge, v0x600002183960_37, v0x600002183960_38, v0x600002183960_39, v0x600002183960_40;
v0x600002183960_41 .array/port v0x600002183960, 41;
v0x600002183960_42 .array/port v0x600002183960, 42;
v0x600002183960_43 .array/port v0x600002183960, 43;
v0x600002183960_44 .array/port v0x600002183960, 44;
E_0x600001dadb00/11 .event edge, v0x600002183960_41, v0x600002183960_42, v0x600002183960_43, v0x600002183960_44;
v0x600002183960_45 .array/port v0x600002183960, 45;
v0x600002183960_46 .array/port v0x600002183960, 46;
v0x600002183960_47 .array/port v0x600002183960, 47;
v0x600002183960_48 .array/port v0x600002183960, 48;
E_0x600001dadb00/12 .event edge, v0x600002183960_45, v0x600002183960_46, v0x600002183960_47, v0x600002183960_48;
v0x600002183960_49 .array/port v0x600002183960, 49;
v0x600002183960_50 .array/port v0x600002183960, 50;
v0x600002183960_51 .array/port v0x600002183960, 51;
v0x600002183960_52 .array/port v0x600002183960, 52;
E_0x600001dadb00/13 .event edge, v0x600002183960_49, v0x600002183960_50, v0x600002183960_51, v0x600002183960_52;
v0x600002183960_53 .array/port v0x600002183960, 53;
v0x600002183960_54 .array/port v0x600002183960, 54;
v0x600002183960_55 .array/port v0x600002183960, 55;
v0x600002183960_56 .array/port v0x600002183960, 56;
E_0x600001dadb00/14 .event edge, v0x600002183960_53, v0x600002183960_54, v0x600002183960_55, v0x600002183960_56;
v0x600002183960_57 .array/port v0x600002183960, 57;
v0x600002183960_58 .array/port v0x600002183960, 58;
v0x600002183960_59 .array/port v0x600002183960, 59;
v0x600002183960_60 .array/port v0x600002183960, 60;
E_0x600001dadb00/15 .event edge, v0x600002183960_57, v0x600002183960_58, v0x600002183960_59, v0x600002183960_60;
v0x600002183960_61 .array/port v0x600002183960, 61;
v0x600002183960_62 .array/port v0x600002183960, 62;
v0x600002183960_63 .array/port v0x600002183960, 63;
v0x600002183960_64 .array/port v0x600002183960, 64;
E_0x600001dadb00/16 .event edge, v0x600002183960_61, v0x600002183960_62, v0x600002183960_63, v0x600002183960_64;
v0x600002183960_65 .array/port v0x600002183960, 65;
v0x600002183960_66 .array/port v0x600002183960, 66;
v0x600002183960_67 .array/port v0x600002183960, 67;
v0x600002183960_68 .array/port v0x600002183960, 68;
E_0x600001dadb00/17 .event edge, v0x600002183960_65, v0x600002183960_66, v0x600002183960_67, v0x600002183960_68;
v0x600002183960_69 .array/port v0x600002183960, 69;
v0x600002183960_70 .array/port v0x600002183960, 70;
v0x600002183960_71 .array/port v0x600002183960, 71;
v0x600002183960_72 .array/port v0x600002183960, 72;
E_0x600001dadb00/18 .event edge, v0x600002183960_69, v0x600002183960_70, v0x600002183960_71, v0x600002183960_72;
v0x600002183960_73 .array/port v0x600002183960, 73;
v0x600002183960_74 .array/port v0x600002183960, 74;
v0x600002183960_75 .array/port v0x600002183960, 75;
v0x600002183960_76 .array/port v0x600002183960, 76;
E_0x600001dadb00/19 .event edge, v0x600002183960_73, v0x600002183960_74, v0x600002183960_75, v0x600002183960_76;
v0x600002183960_77 .array/port v0x600002183960, 77;
v0x600002183960_78 .array/port v0x600002183960, 78;
v0x600002183960_79 .array/port v0x600002183960, 79;
v0x600002183960_80 .array/port v0x600002183960, 80;
E_0x600001dadb00/20 .event edge, v0x600002183960_77, v0x600002183960_78, v0x600002183960_79, v0x600002183960_80;
v0x600002183960_81 .array/port v0x600002183960, 81;
v0x600002183960_82 .array/port v0x600002183960, 82;
v0x600002183960_83 .array/port v0x600002183960, 83;
v0x600002183960_84 .array/port v0x600002183960, 84;
E_0x600001dadb00/21 .event edge, v0x600002183960_81, v0x600002183960_82, v0x600002183960_83, v0x600002183960_84;
v0x600002183960_85 .array/port v0x600002183960, 85;
v0x600002183960_86 .array/port v0x600002183960, 86;
v0x600002183960_87 .array/port v0x600002183960, 87;
v0x600002183960_88 .array/port v0x600002183960, 88;
E_0x600001dadb00/22 .event edge, v0x600002183960_85, v0x600002183960_86, v0x600002183960_87, v0x600002183960_88;
v0x600002183960_89 .array/port v0x600002183960, 89;
v0x600002183960_90 .array/port v0x600002183960, 90;
v0x600002183960_91 .array/port v0x600002183960, 91;
v0x600002183960_92 .array/port v0x600002183960, 92;
E_0x600001dadb00/23 .event edge, v0x600002183960_89, v0x600002183960_90, v0x600002183960_91, v0x600002183960_92;
v0x600002183960_93 .array/port v0x600002183960, 93;
v0x600002183960_94 .array/port v0x600002183960, 94;
v0x600002183960_95 .array/port v0x600002183960, 95;
v0x600002183960_96 .array/port v0x600002183960, 96;
E_0x600001dadb00/24 .event edge, v0x600002183960_93, v0x600002183960_94, v0x600002183960_95, v0x600002183960_96;
v0x600002183960_97 .array/port v0x600002183960, 97;
v0x600002183960_98 .array/port v0x600002183960, 98;
v0x600002183960_99 .array/port v0x600002183960, 99;
v0x600002183960_100 .array/port v0x600002183960, 100;
E_0x600001dadb00/25 .event edge, v0x600002183960_97, v0x600002183960_98, v0x600002183960_99, v0x600002183960_100;
v0x600002183960_101 .array/port v0x600002183960, 101;
v0x600002183960_102 .array/port v0x600002183960, 102;
v0x600002183960_103 .array/port v0x600002183960, 103;
v0x600002183960_104 .array/port v0x600002183960, 104;
E_0x600001dadb00/26 .event edge, v0x600002183960_101, v0x600002183960_102, v0x600002183960_103, v0x600002183960_104;
v0x600002183960_105 .array/port v0x600002183960, 105;
v0x600002183960_106 .array/port v0x600002183960, 106;
v0x600002183960_107 .array/port v0x600002183960, 107;
v0x600002183960_108 .array/port v0x600002183960, 108;
E_0x600001dadb00/27 .event edge, v0x600002183960_105, v0x600002183960_106, v0x600002183960_107, v0x600002183960_108;
v0x600002183960_109 .array/port v0x600002183960, 109;
v0x600002183960_110 .array/port v0x600002183960, 110;
v0x600002183960_111 .array/port v0x600002183960, 111;
v0x600002183960_112 .array/port v0x600002183960, 112;
E_0x600001dadb00/28 .event edge, v0x600002183960_109, v0x600002183960_110, v0x600002183960_111, v0x600002183960_112;
v0x600002183960_113 .array/port v0x600002183960, 113;
v0x600002183960_114 .array/port v0x600002183960, 114;
v0x600002183960_115 .array/port v0x600002183960, 115;
v0x600002183960_116 .array/port v0x600002183960, 116;
E_0x600001dadb00/29 .event edge, v0x600002183960_113, v0x600002183960_114, v0x600002183960_115, v0x600002183960_116;
v0x600002183960_117 .array/port v0x600002183960, 117;
v0x600002183960_118 .array/port v0x600002183960, 118;
v0x600002183960_119 .array/port v0x600002183960, 119;
v0x600002183960_120 .array/port v0x600002183960, 120;
E_0x600001dadb00/30 .event edge, v0x600002183960_117, v0x600002183960_118, v0x600002183960_119, v0x600002183960_120;
v0x600002183960_121 .array/port v0x600002183960, 121;
v0x600002183960_122 .array/port v0x600002183960, 122;
v0x600002183960_123 .array/port v0x600002183960, 123;
v0x600002183960_124 .array/port v0x600002183960, 124;
E_0x600001dadb00/31 .event edge, v0x600002183960_121, v0x600002183960_122, v0x600002183960_123, v0x600002183960_124;
v0x600002183960_125 .array/port v0x600002183960, 125;
v0x600002183960_126 .array/port v0x600002183960, 126;
v0x600002183960_127 .array/port v0x600002183960, 127;
v0x600002183960_128 .array/port v0x600002183960, 128;
E_0x600001dadb00/32 .event edge, v0x600002183960_125, v0x600002183960_126, v0x600002183960_127, v0x600002183960_128;
v0x600002183960_129 .array/port v0x600002183960, 129;
v0x600002183960_130 .array/port v0x600002183960, 130;
v0x600002183960_131 .array/port v0x600002183960, 131;
v0x600002183960_132 .array/port v0x600002183960, 132;
E_0x600001dadb00/33 .event edge, v0x600002183960_129, v0x600002183960_130, v0x600002183960_131, v0x600002183960_132;
v0x600002183960_133 .array/port v0x600002183960, 133;
v0x600002183960_134 .array/port v0x600002183960, 134;
v0x600002183960_135 .array/port v0x600002183960, 135;
v0x600002183960_136 .array/port v0x600002183960, 136;
E_0x600001dadb00/34 .event edge, v0x600002183960_133, v0x600002183960_134, v0x600002183960_135, v0x600002183960_136;
v0x600002183960_137 .array/port v0x600002183960, 137;
v0x600002183960_138 .array/port v0x600002183960, 138;
v0x600002183960_139 .array/port v0x600002183960, 139;
v0x600002183960_140 .array/port v0x600002183960, 140;
E_0x600001dadb00/35 .event edge, v0x600002183960_137, v0x600002183960_138, v0x600002183960_139, v0x600002183960_140;
v0x600002183960_141 .array/port v0x600002183960, 141;
v0x600002183960_142 .array/port v0x600002183960, 142;
v0x600002183960_143 .array/port v0x600002183960, 143;
v0x600002183960_144 .array/port v0x600002183960, 144;
E_0x600001dadb00/36 .event edge, v0x600002183960_141, v0x600002183960_142, v0x600002183960_143, v0x600002183960_144;
v0x600002183960_145 .array/port v0x600002183960, 145;
v0x600002183960_146 .array/port v0x600002183960, 146;
v0x600002183960_147 .array/port v0x600002183960, 147;
v0x600002183960_148 .array/port v0x600002183960, 148;
E_0x600001dadb00/37 .event edge, v0x600002183960_145, v0x600002183960_146, v0x600002183960_147, v0x600002183960_148;
v0x600002183960_149 .array/port v0x600002183960, 149;
v0x600002183960_150 .array/port v0x600002183960, 150;
v0x600002183960_151 .array/port v0x600002183960, 151;
v0x600002183960_152 .array/port v0x600002183960, 152;
E_0x600001dadb00/38 .event edge, v0x600002183960_149, v0x600002183960_150, v0x600002183960_151, v0x600002183960_152;
v0x600002183960_153 .array/port v0x600002183960, 153;
v0x600002183960_154 .array/port v0x600002183960, 154;
v0x600002183960_155 .array/port v0x600002183960, 155;
v0x600002183960_156 .array/port v0x600002183960, 156;
E_0x600001dadb00/39 .event edge, v0x600002183960_153, v0x600002183960_154, v0x600002183960_155, v0x600002183960_156;
v0x600002183960_157 .array/port v0x600002183960, 157;
v0x600002183960_158 .array/port v0x600002183960, 158;
v0x600002183960_159 .array/port v0x600002183960, 159;
v0x600002183960_160 .array/port v0x600002183960, 160;
E_0x600001dadb00/40 .event edge, v0x600002183960_157, v0x600002183960_158, v0x600002183960_159, v0x600002183960_160;
v0x600002183960_161 .array/port v0x600002183960, 161;
v0x600002183960_162 .array/port v0x600002183960, 162;
v0x600002183960_163 .array/port v0x600002183960, 163;
v0x600002183960_164 .array/port v0x600002183960, 164;
E_0x600001dadb00/41 .event edge, v0x600002183960_161, v0x600002183960_162, v0x600002183960_163, v0x600002183960_164;
v0x600002183960_165 .array/port v0x600002183960, 165;
v0x600002183960_166 .array/port v0x600002183960, 166;
v0x600002183960_167 .array/port v0x600002183960, 167;
v0x600002183960_168 .array/port v0x600002183960, 168;
E_0x600001dadb00/42 .event edge, v0x600002183960_165, v0x600002183960_166, v0x600002183960_167, v0x600002183960_168;
v0x600002183960_169 .array/port v0x600002183960, 169;
v0x600002183960_170 .array/port v0x600002183960, 170;
v0x600002183960_171 .array/port v0x600002183960, 171;
v0x600002183960_172 .array/port v0x600002183960, 172;
E_0x600001dadb00/43 .event edge, v0x600002183960_169, v0x600002183960_170, v0x600002183960_171, v0x600002183960_172;
v0x600002183960_173 .array/port v0x600002183960, 173;
v0x600002183960_174 .array/port v0x600002183960, 174;
v0x600002183960_175 .array/port v0x600002183960, 175;
v0x600002183960_176 .array/port v0x600002183960, 176;
E_0x600001dadb00/44 .event edge, v0x600002183960_173, v0x600002183960_174, v0x600002183960_175, v0x600002183960_176;
v0x600002183960_177 .array/port v0x600002183960, 177;
v0x600002183960_178 .array/port v0x600002183960, 178;
v0x600002183960_179 .array/port v0x600002183960, 179;
v0x600002183960_180 .array/port v0x600002183960, 180;
E_0x600001dadb00/45 .event edge, v0x600002183960_177, v0x600002183960_178, v0x600002183960_179, v0x600002183960_180;
v0x600002183960_181 .array/port v0x600002183960, 181;
v0x600002183960_182 .array/port v0x600002183960, 182;
v0x600002183960_183 .array/port v0x600002183960, 183;
v0x600002183960_184 .array/port v0x600002183960, 184;
E_0x600001dadb00/46 .event edge, v0x600002183960_181, v0x600002183960_182, v0x600002183960_183, v0x600002183960_184;
v0x600002183960_185 .array/port v0x600002183960, 185;
v0x600002183960_186 .array/port v0x600002183960, 186;
v0x600002183960_187 .array/port v0x600002183960, 187;
v0x600002183960_188 .array/port v0x600002183960, 188;
E_0x600001dadb00/47 .event edge, v0x600002183960_185, v0x600002183960_186, v0x600002183960_187, v0x600002183960_188;
v0x600002183960_189 .array/port v0x600002183960, 189;
v0x600002183960_190 .array/port v0x600002183960, 190;
v0x600002183960_191 .array/port v0x600002183960, 191;
v0x600002183960_192 .array/port v0x600002183960, 192;
E_0x600001dadb00/48 .event edge, v0x600002183960_189, v0x600002183960_190, v0x600002183960_191, v0x600002183960_192;
v0x600002183960_193 .array/port v0x600002183960, 193;
v0x600002183960_194 .array/port v0x600002183960, 194;
v0x600002183960_195 .array/port v0x600002183960, 195;
v0x600002183960_196 .array/port v0x600002183960, 196;
E_0x600001dadb00/49 .event edge, v0x600002183960_193, v0x600002183960_194, v0x600002183960_195, v0x600002183960_196;
v0x600002183960_197 .array/port v0x600002183960, 197;
v0x600002183960_198 .array/port v0x600002183960, 198;
v0x600002183960_199 .array/port v0x600002183960, 199;
v0x600002183960_200 .array/port v0x600002183960, 200;
E_0x600001dadb00/50 .event edge, v0x600002183960_197, v0x600002183960_198, v0x600002183960_199, v0x600002183960_200;
v0x600002183960_201 .array/port v0x600002183960, 201;
v0x600002183960_202 .array/port v0x600002183960, 202;
v0x600002183960_203 .array/port v0x600002183960, 203;
v0x600002183960_204 .array/port v0x600002183960, 204;
E_0x600001dadb00/51 .event edge, v0x600002183960_201, v0x600002183960_202, v0x600002183960_203, v0x600002183960_204;
v0x600002183960_205 .array/port v0x600002183960, 205;
v0x600002183960_206 .array/port v0x600002183960, 206;
v0x600002183960_207 .array/port v0x600002183960, 207;
v0x600002183960_208 .array/port v0x600002183960, 208;
E_0x600001dadb00/52 .event edge, v0x600002183960_205, v0x600002183960_206, v0x600002183960_207, v0x600002183960_208;
v0x600002183960_209 .array/port v0x600002183960, 209;
v0x600002183960_210 .array/port v0x600002183960, 210;
v0x600002183960_211 .array/port v0x600002183960, 211;
v0x600002183960_212 .array/port v0x600002183960, 212;
E_0x600001dadb00/53 .event edge, v0x600002183960_209, v0x600002183960_210, v0x600002183960_211, v0x600002183960_212;
v0x600002183960_213 .array/port v0x600002183960, 213;
v0x600002183960_214 .array/port v0x600002183960, 214;
v0x600002183960_215 .array/port v0x600002183960, 215;
v0x600002183960_216 .array/port v0x600002183960, 216;
E_0x600001dadb00/54 .event edge, v0x600002183960_213, v0x600002183960_214, v0x600002183960_215, v0x600002183960_216;
v0x600002183960_217 .array/port v0x600002183960, 217;
v0x600002183960_218 .array/port v0x600002183960, 218;
v0x600002183960_219 .array/port v0x600002183960, 219;
v0x600002183960_220 .array/port v0x600002183960, 220;
E_0x600001dadb00/55 .event edge, v0x600002183960_217, v0x600002183960_218, v0x600002183960_219, v0x600002183960_220;
v0x600002183960_221 .array/port v0x600002183960, 221;
v0x600002183960_222 .array/port v0x600002183960, 222;
v0x600002183960_223 .array/port v0x600002183960, 223;
v0x600002183960_224 .array/port v0x600002183960, 224;
E_0x600001dadb00/56 .event edge, v0x600002183960_221, v0x600002183960_222, v0x600002183960_223, v0x600002183960_224;
v0x600002183960_225 .array/port v0x600002183960, 225;
v0x600002183960_226 .array/port v0x600002183960, 226;
v0x600002183960_227 .array/port v0x600002183960, 227;
v0x600002183960_228 .array/port v0x600002183960, 228;
E_0x600001dadb00/57 .event edge, v0x600002183960_225, v0x600002183960_226, v0x600002183960_227, v0x600002183960_228;
v0x600002183960_229 .array/port v0x600002183960, 229;
v0x600002183960_230 .array/port v0x600002183960, 230;
v0x600002183960_231 .array/port v0x600002183960, 231;
v0x600002183960_232 .array/port v0x600002183960, 232;
E_0x600001dadb00/58 .event edge, v0x600002183960_229, v0x600002183960_230, v0x600002183960_231, v0x600002183960_232;
v0x600002183960_233 .array/port v0x600002183960, 233;
v0x600002183960_234 .array/port v0x600002183960, 234;
v0x600002183960_235 .array/port v0x600002183960, 235;
v0x600002183960_236 .array/port v0x600002183960, 236;
E_0x600001dadb00/59 .event edge, v0x600002183960_233, v0x600002183960_234, v0x600002183960_235, v0x600002183960_236;
v0x600002183960_237 .array/port v0x600002183960, 237;
v0x600002183960_238 .array/port v0x600002183960, 238;
v0x600002183960_239 .array/port v0x600002183960, 239;
v0x600002183960_240 .array/port v0x600002183960, 240;
E_0x600001dadb00/60 .event edge, v0x600002183960_237, v0x600002183960_238, v0x600002183960_239, v0x600002183960_240;
v0x600002183960_241 .array/port v0x600002183960, 241;
v0x600002183960_242 .array/port v0x600002183960, 242;
v0x600002183960_243 .array/port v0x600002183960, 243;
v0x600002183960_244 .array/port v0x600002183960, 244;
E_0x600001dadb00/61 .event edge, v0x600002183960_241, v0x600002183960_242, v0x600002183960_243, v0x600002183960_244;
v0x600002183960_245 .array/port v0x600002183960, 245;
v0x600002183960_246 .array/port v0x600002183960, 246;
v0x600002183960_247 .array/port v0x600002183960, 247;
v0x600002183960_248 .array/port v0x600002183960, 248;
E_0x600001dadb00/62 .event edge, v0x600002183960_245, v0x600002183960_246, v0x600002183960_247, v0x600002183960_248;
v0x600002183960_249 .array/port v0x600002183960, 249;
v0x600002183960_250 .array/port v0x600002183960, 250;
v0x600002183960_251 .array/port v0x600002183960, 251;
v0x600002183960_252 .array/port v0x600002183960, 252;
E_0x600001dadb00/63 .event edge, v0x600002183960_249, v0x600002183960_250, v0x600002183960_251, v0x600002183960_252;
v0x600002183960_253 .array/port v0x600002183960, 253;
v0x600002183960_254 .array/port v0x600002183960, 254;
v0x600002183960_255 .array/port v0x600002183960, 255;
E_0x600001dadb00/64 .event edge, v0x600002183960_253, v0x600002183960_254, v0x600002183960_255;
E_0x600001dadb00 .event/or E_0x600001dadb00/0, E_0x600001dadb00/1, E_0x600001dadb00/2, E_0x600001dadb00/3, E_0x600001dadb00/4, E_0x600001dadb00/5, E_0x600001dadb00/6, E_0x600001dadb00/7, E_0x600001dadb00/8, E_0x600001dadb00/9, E_0x600001dadb00/10, E_0x600001dadb00/11, E_0x600001dadb00/12, E_0x600001dadb00/13, E_0x600001dadb00/14, E_0x600001dadb00/15, E_0x600001dadb00/16, E_0x600001dadb00/17, E_0x600001dadb00/18, E_0x600001dadb00/19, E_0x600001dadb00/20, E_0x600001dadb00/21, E_0x600001dadb00/22, E_0x600001dadb00/23, E_0x600001dadb00/24, E_0x600001dadb00/25, E_0x600001dadb00/26, E_0x600001dadb00/27, E_0x600001dadb00/28, E_0x600001dadb00/29, E_0x600001dadb00/30, E_0x600001dadb00/31, E_0x600001dadb00/32, E_0x600001dadb00/33, E_0x600001dadb00/34, E_0x600001dadb00/35, E_0x600001dadb00/36, E_0x600001dadb00/37, E_0x600001dadb00/38, E_0x600001dadb00/39, E_0x600001dadb00/40, E_0x600001dadb00/41, E_0x600001dadb00/42, E_0x600001dadb00/43, E_0x600001dadb00/44, E_0x600001dadb00/45, E_0x600001dadb00/46, E_0x600001dadb00/47, E_0x600001dadb00/48, E_0x600001dadb00/49, E_0x600001dadb00/50, E_0x600001dadb00/51, E_0x600001dadb00/52, E_0x600001dadb00/53, E_0x600001dadb00/54, E_0x600001dadb00/55, E_0x600001dadb00/56, E_0x600001dadb00/57, E_0x600001dadb00/58, E_0x600001dadb00/59, E_0x600001dadb00/60, E_0x600001dadb00/61, E_0x600001dadb00/62, E_0x600001dadb00/63, E_0x600001dadb00/64;
S_0x141720ef0 .scope module, "rf1" "RF" 3 75, 10 1 0, S_0x141720080;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Input";
    .port_info 1 /INPUT 3 "O1Sel";
    .port_info 2 /INPUT 3 "O2Sel";
    .port_info 3 /INPUT 2 "FunSel";
    .port_info 4 /INPUT 4 "RSel";
    .port_info 5 /INPUT 4 "TSel";
    .port_info 6 /OUTPUT 8 "Output1";
    .port_info 7 /OUTPUT 8 "Output2";
v0x600002183d50_0 .net "FunSel", 1 0, L_0x6000038985b0;  alias, 1 drivers
v0x600002183de0_0 .net "Input", 7 0, v0x600002181c20_0;  1 drivers
v0x600002183e70_0 .net "O1Sel", 2 0, L_0x6000038984d0;  alias, 1 drivers
v0x600002183f00_0 .net "O2Sel", 2 0, L_0x600003898540;  alias, 1 drivers
v0x600002184000_0 .var "Output1", 7 0;
v0x600002184090_0 .var "Output2", 7 0;
v0x600002184120_0 .var "R1", 7 0;
v0x6000021841b0_0 .var "R2", 7 0;
v0x600002184240_0 .var "R3", 7 0;
v0x6000021842d0_0 .var "R4", 7 0;
v0x600002184360_0 .net "RSel", 3 0, L_0x600003898620;  alias, 1 drivers
v0x6000021843f0_0 .var "SET_R1", 0 0;
v0x600002184480_0 .var "SET_R2", 0 0;
v0x600002184510_0 .var "SET_R3", 0 0;
v0x6000021845a0_0 .var "SET_R4", 0 0;
v0x600002184630_0 .var "SET_T1", 0 0;
v0x6000021846c0_0 .var "SET_T2", 0 0;
v0x600002184750_0 .var "SET_T3", 0 0;
v0x6000021847e0_0 .var "SET_T4", 0 0;
v0x600002184870_0 .var "T1", 7 0;
v0x600002184900_0 .var "T2", 7 0;
v0x600002184990_0 .var "T3", 7 0;
v0x600002184a20_0 .var "T4", 7 0;
v0x600002184ab0_0 .net "TSel", 3 0, L_0x600003898690;  alias, 1 drivers
E_0x600001dad920 .event edge, v0x6000021842d0_0, v0x600002184240_0, v0x6000021841b0_0, v0x600002184120_0;
E_0x600001daf870/0 .event edge, v0x600002183e70_0, v0x600002184870_0, v0x600002184900_0, v0x600002184990_0;
E_0x600001daf870/1 .event edge, v0x600002184a20_0, v0x600002184120_0, v0x6000021841b0_0, v0x600002184240_0;
E_0x600001daf870/2 .event edge, v0x6000021842d0_0, v0x600002183f00_0;
E_0x600001daf870 .event/or E_0x600001daf870/0, E_0x600001daf870/1, E_0x600001daf870/2;
E_0x600001daf8a0 .event posedge, v0x6000021847e0_0;
E_0x600001dadbc0 .event posedge, v0x600002184750_0;
E_0x600001dadbf0 .event posedge, v0x6000021846c0_0;
E_0x600001dadcb0 .event posedge, v0x600002184630_0;
E_0x600001dadd40 .event negedge, v0x6000021845a0_0;
E_0x600001dadc80 .event posedge, v0x6000021845a0_0;
E_0x600001dadd70 .event posedge, v0x600002184510_0;
E_0x600001dade00 .event posedge, v0x600002184480_0;
E_0x600001dade30 .event negedge, v0x6000021843f0_0;
E_0x600001dadec0 .event posedge, v0x6000021843f0_0;
E_0x600001dadef0 .event edge, v0x600002183d50_0, v0x600002183f00_0, v0x600002183e70_0, v0x600002184360_0;
S_0x141721060 .scope module, "control1" "ControlUnit" 2 42, 11 2 0, S_0x141710240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 8 "AOut";
    .port_info 2 /INPUT 8 "BOut";
    .port_info 3 /INPUT 8 "ALUOut";
    .port_info 4 /INPUT 4 "ALUOutFlag";
    .port_info 5 /INPUT 8 "ARF_COut";
    .port_info 6 /INPUT 8 "Address";
    .port_info 7 /INPUT 8 "MemoryOut";
    .port_info 8 /INPUT 16 "IROut";
    .port_info 9 /INPUT 8 "MuxAOut";
    .port_info 10 /INPUT 8 "MuxBOut";
    .port_info 11 /INPUT 8 "MuxCOut";
    .port_info 12 /OUTPUT 3 "RF_OutASel";
    .port_info 13 /OUTPUT 3 "RF_OutBSel";
    .port_info 14 /OUTPUT 2 "RF_FunSel";
    .port_info 15 /OUTPUT 4 "RF_RSel";
    .port_info 16 /OUTPUT 4 "RF_TSel";
    .port_info 17 /OUTPUT 4 "ALU_FunSel";
    .port_info 18 /OUTPUT 2 "ARF_OutCSel";
    .port_info 19 /OUTPUT 2 "ARF_OutDSel";
    .port_info 20 /OUTPUT 2 "ARF_FunSel";
    .port_info 21 /OUTPUT 4 "ARF_RegSel";
    .port_info 22 /OUTPUT 1 "IR_LH";
    .port_info 23 /OUTPUT 1 "IR_Enable";
    .port_info 24 /OUTPUT 2 "IR_Funsel";
    .port_info 25 /OUTPUT 1 "Mem_WR";
    .port_info 26 /OUTPUT 1 "Mem_CS";
    .port_info 27 /OUTPUT 2 "MuxASel";
    .port_info 28 /OUTPUT 2 "MuxBSel";
    .port_info 29 /OUTPUT 1 "MuxCSel";
L_0x6000038984d0 .functor BUFZ 3, v0x600002187a80_0, C4<000>, C4<000>, C4<000>;
L_0x600003898540 .functor BUFZ 3, v0x600002187b10_0, C4<000>, C4<000>, C4<000>;
L_0x6000038985b0 .functor BUFZ 2, v0x6000021879f0_0, C4<00>, C4<00>, C4<00>;
L_0x600003898620 .functor BUFZ 4, v0x600002187ba0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x600003898690 .functor BUFZ 4, v0x600002187c30_0, C4<0000>, C4<0000>, C4<0000>;
L_0x600003898700 .functor BUFZ 4, v0x6000021872a0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x600003898770 .functor BUFZ 2, v0x6000021873c0_0, C4<00>, C4<00>, C4<00>;
L_0x6000038987e0 .functor BUFZ 2, v0x600002187450_0, C4<00>, C4<00>, C4<00>;
L_0x600003898850 .functor BUFZ 2, v0x600002187330_0, C4<00>, C4<00>, C4<00>;
L_0x6000038988c0 .functor BUFZ 4, v0x6000021874e0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x600003898930 .functor BUFZ 1, v0x600002187690_0, C4<0>, C4<0>, C4<0>;
L_0x6000038989a0 .functor BUFZ 1, v0x600002187570_0, C4<0>, C4<0>, C4<0>;
L_0x600003898a10 .functor BUFZ 2, v0x600002187600_0, C4<00>, C4<00>, C4<00>;
L_0x600003898af0 .functor BUFZ 1, v0x6000021877b0_0, C4<0>, C4<0>, C4<0>;
L_0x600003898b60 .functor BUFZ 1, v0x600002187720_0, C4<0>, C4<0>, C4<0>;
L_0x600003898a80 .functor BUFZ 2, v0x600002187840_0, C4<00>, C4<00>, C4<00>;
L_0x600003898bd0 .functor BUFZ 2, v0x6000021878d0_0, C4<00>, C4<00>, C4<00>;
L_0x600003898c40 .functor BUFZ 1, v0x600002187960_0, C4<0>, C4<0>, C4<0>;
v0x600002185cb0_0 .net "ADDRESS", 7 0, L_0x600002282bc0;  1 drivers
v0x600002185d40_0 .net "ADDRESSING_MODE", 0 0, L_0x600002282d00;  1 drivers
v0x600002185dd0_0 .net "ALUOut", 7 0, L_0x6000038980e0;  alias, 1 drivers
v0x600002185e60_0 .net "ALUOutFlag", 3 0, L_0x600003898150;  alias, 1 drivers
v0x600002185ef0_0 .net "ALU_FunSel", 3 0, L_0x600003898700;  alias, 1 drivers
v0x600002185f80_0 .net "AOut", 7 0, L_0x600003898000;  alias, 1 drivers
v0x600002186010_0 .net "ARF_COut", 7 0, L_0x6000038981c0;  alias, 1 drivers
v0x6000021860a0_0 .net "ARF_FunSel", 1 0, L_0x600003898850;  alias, 1 drivers
v0x600002186130_0 .net "ARF_OutCSel", 1 0, L_0x600003898770;  alias, 1 drivers
v0x6000021861c0_0 .net "ARF_OutDSel", 1 0, L_0x6000038987e0;  alias, 1 drivers
v0x600002186250_0 .net "ARF_RegSel", 3 0, L_0x6000038988c0;  alias, 1 drivers
v0x6000021862e0_0 .net "Address", 7 0, L_0x600003898230;  alias, 1 drivers
v0x600002186370_0 .net "BOut", 7 0, L_0x600003898070;  alias, 1 drivers
v0x600002186400_0 .net "DSTREG", 3 0, L_0x6000022817c0;  1 drivers
v0x600002186490_0 .net "IROut", 15 0, L_0x600003898310;  alias, 1 drivers
v0x600002186520_0 .net "IR_Enable", 0 0, L_0x6000038989a0;  alias, 1 drivers
v0x6000021865b0_0 .net "IR_Funsel", 1 0, L_0x600003898a10;  alias, 1 drivers
v0x600002186640_0 .net "IR_LH", 0 0, L_0x600003898930;  alias, 1 drivers
v0x6000021866d0_0 .net "Mem_CS", 0 0, L_0x600003898b60;  alias, 1 drivers
v0x600002186760_0 .net "Mem_WR", 0 0, L_0x600003898af0;  alias, 1 drivers
v0x6000021867f0_0 .net "MemoryOut", 7 0, L_0x6000038982a0;  alias, 1 drivers
v0x600002186880_0 .net "MuxAOut", 7 0, L_0x600003898380;  alias, 1 drivers
v0x600002186910_0 .net "MuxASel", 1 0, L_0x600003898a80;  alias, 1 drivers
v0x6000021869a0_0 .net "MuxBOut", 7 0, L_0x6000038983f0;  alias, 1 drivers
v0x600002186a30_0 .net "MuxBSel", 1 0, L_0x600003898bd0;  alias, 1 drivers
v0x600002186ac0_0 .net "MuxCOut", 7 0, L_0x600003898460;  alias, 1 drivers
v0x600002186b50_0 .net "MuxCSel", 0 0, L_0x600003898c40;  alias, 1 drivers
v0x600002186be0_0 .net "OPCODE", 3 0, L_0x600002282da0;  1 drivers
v0x600002186c70_0 .net "RF_FunSel", 1 0, L_0x6000038985b0;  alias, 1 drivers
v0x600002186d00_0 .net "RF_OutASel", 2 0, L_0x6000038984d0;  alias, 1 drivers
v0x600002186d90_0 .net "RF_OutBSel", 2 0, L_0x600003898540;  alias, 1 drivers
v0x600002186e20_0 .net "RF_RSel", 3 0, L_0x600003898620;  alias, 1 drivers
v0x600002186eb0_0 .net "RF_TSel", 3 0, L_0x600003898690;  alias, 1 drivers
v0x600002186f40_0 .net "RSEL", 1 0, L_0x600002282c60;  1 drivers
v0x600002186fd0_0 .net "SREG1", 3 0, L_0x600002282a80;  1 drivers
v0x600002187060_0 .net "SREG2", 3 0, L_0x600002282b20;  1 drivers
v0x6000021870f0_0 .var "SREGA", 3 0;
v0x600002187180_0 .var "SREGB", 3 0;
v0x600002187210_0 .net "clock", 0 0, v0x600002188090_0;  alias, 1 drivers
v0x6000021872a0_0 .var "reg_ALU_FunSel", 3 0;
v0x600002187330_0 .var "reg_ARF_FunSel", 1 0;
v0x6000021873c0_0 .var "reg_ARF_OutCSel", 1 0;
v0x600002187450_0 .var "reg_ARF_OutDSel", 1 0;
v0x6000021874e0_0 .var "reg_ARF_RegSel", 3 0;
v0x600002187570_0 .var "reg_IR_Enable", 0 0;
v0x600002187600_0 .var "reg_IR_Funsel", 1 0;
v0x600002187690_0 .var "reg_IR_LH", 0 0;
v0x600002187720_0 .var "reg_Mem_CS", 0 0;
v0x6000021877b0_0 .var "reg_Mem_WR", 0 0;
v0x600002187840_0 .var "reg_MuxASel", 1 0;
v0x6000021878d0_0 .var "reg_MuxBSel", 1 0;
v0x600002187960_0 .var "reg_MuxCSel", 0 0;
v0x6000021879f0_0 .var "reg_RF_FunSel", 1 0;
v0x600002187a80_0 .var "reg_RF_OutASel", 2 0;
v0x600002187b10_0 .var "reg_RF_OutBSel", 2 0;
v0x600002187ba0_0 .var "reg_RF_RSel", 3 0;
v0x600002187c30_0 .var "reg_RF_TSel", 3 0;
v0x600002187cc0_0 .net "seq", 0 0, L_0x600002282e40;  1 drivers
v0x600002187d50_0 .var "seq_counter", 3 0;
v0x600002187de0_0 .var "update_DSTREG_flag", 0 0;
v0x600002187e70_0 .var "update_SREG1_flag", 0 0;
v0x600002187f00_0 .var "update_SREGA_flag", 0 0;
v0x600002188000_0 .var "update_SREGB_flag", 0 0;
E_0x600001dadf80 .event posedge, v0x600002187e70_0;
E_0x600001dadfb0 .event posedge, v0x600002187de0_0;
E_0x600001dac300 .event posedge, v0x600002188000_0;
E_0x600001daf360 .event posedge, v0x600002187f00_0;
E_0x600001daf3f0 .event edge, v0x600002187d50_0;
L_0x6000022817c0 .part L_0x600003898310, 8, 4;
L_0x600002282a80 .part L_0x600003898310, 4, 4;
L_0x600002282b20 .part L_0x600003898310, 0, 4;
L_0x600002282bc0 .part L_0x600003898310, 0, 8;
L_0x600002282c60 .part L_0x600003898310, 8, 2;
L_0x600002282d00 .part L_0x600003898310, 10, 1;
L_0x600002282da0 .part L_0x600003898310, 12, 4;
L_0x600002282e40 .part v0x600002187d50_0, 0, 1;
    .scope S_0x141720930;
T_0 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x600002182be0_0, 0, 9;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600002182b50_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600002182490_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600002182640_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000021826d0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x141720930;
T_1 ;
    %wait E_0x600001dad5c0;
    %load/vec4 v0x6000021825b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %jmp T_1.16;
T_1.0 ;
    %load/vec4 v0x600002182370_0;
    %pad/u 9;
    %assign/vec4 v0x600002182be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002182ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021829a0_0, 0;
    %jmp T_1.16;
T_1.1 ;
    %load/vec4 v0x600002182400_0;
    %pad/u 9;
    %assign/vec4 v0x600002182be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002182ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021829a0_0, 0;
    %jmp T_1.16;
T_1.2 ;
    %load/vec4 v0x600002182370_0;
    %pad/u 9;
    %inv;
    %assign/vec4 v0x600002182be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002182ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021829a0_0, 0;
    %jmp T_1.16;
T_1.3 ;
    %load/vec4 v0x600002182400_0;
    %pad/u 9;
    %inv;
    %assign/vec4 v0x600002182be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002182ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021829a0_0, 0;
    %jmp T_1.16;
T_1.4 ;
    %load/vec4 v0x600002182370_0;
    %pad/u 9;
    %load/vec4 v0x600002182400_0;
    %pad/u 9;
    %add;
    %assign/vec4 v0x600002182be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002182ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021829a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002182a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002182910_0, 0;
    %jmp T_1.16;
T_1.5 ;
    %load/vec4 v0x600002182370_0;
    %pad/u 9;
    %load/vec4 v0x600002182400_0;
    %pad/u 9;
    %sub;
    %assign/vec4 v0x600002182be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002182ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021829a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002182a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002182910_0, 0;
    %jmp T_1.16;
T_1.6 ;
    %load/vec4 v0x600002182400_0;
    %load/vec4 v0x600002182370_0;
    %cmp/u;
    %jmp/0xz  T_1.17, 5;
    %load/vec4 v0x600002182370_0;
    %pad/u 9;
    %assign/vec4 v0x600002182be0_0, 0;
    %jmp T_1.18;
T_1.17 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x600002182be0_0, 0;
T_1.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002182ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021829a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002182a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002182910_0, 0;
    %jmp T_1.16;
T_1.7 ;
    %load/vec4 v0x600002182370_0;
    %pad/u 9;
    %load/vec4 v0x600002182400_0;
    %pad/u 9;
    %and;
    %assign/vec4 v0x600002182be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002182ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021829a0_0, 0;
    %jmp T_1.16;
T_1.8 ;
    %load/vec4 v0x600002182370_0;
    %pad/u 9;
    %load/vec4 v0x600002182400_0;
    %pad/u 9;
    %or;
    %assign/vec4 v0x600002182be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002182ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021829a0_0, 0;
    %jmp T_1.16;
T_1.9 ;
    %load/vec4 v0x600002182370_0;
    %pad/u 9;
    %load/vec4 v0x600002182400_0;
    %pad/u 9;
    %and;
    %inv;
    %assign/vec4 v0x600002182be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002182ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021829a0_0, 0;
    %jmp T_1.16;
T_1.10 ;
    %load/vec4 v0x600002182370_0;
    %pad/u 9;
    %load/vec4 v0x600002182400_0;
    %pad/u 9;
    %xor;
    %assign/vec4 v0x600002182be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002182ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021829a0_0, 0;
    %jmp T_1.16;
T_1.11 ;
    %load/vec4 v0x600002182370_0;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x600002182be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002182ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021829a0_0, 0;
    %load/vec4 v0x600002182370_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x600002182490_0, 0;
    %jmp T_1.16;
T_1.12 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x600002182370_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600002182be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002182ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021829a0_0, 0;
    %load/vec4 v0x600002182370_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x600002182490_0, 0;
    %jmp T_1.16;
T_1.13 ;
    %load/vec4 v0x600002182370_0;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x600002182be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002182ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021829a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002182a30_0, 0;
    %jmp T_1.16;
T_1.14 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x600002182370_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002182370_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600002182be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002182ac0_0, 0;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x600002182490_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002182370_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600002182be0_0, 0;
    %load/vec4 v0x600002182370_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x600002182490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002182ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021829a0_0, 0;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x141720930;
T_2 ;
    %wait E_0x600001dad530;
    %load/vec4 v0x600002182760_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x600002182640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000021829a0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x141720930;
T_3 ;
    %wait E_0x600001daf7e0;
    %load/vec4 v0x600002182760_0;
    %or/r;
    %inv;
    %assign/vec4 v0x600002182b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002182ac0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x141720930;
T_4 ;
    %wait E_0x600001daf7b0;
    %load/vec4 v0x600002182be0_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v0x600002182490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002182910_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x141720930;
T_5 ;
    %wait E_0x600001dad590;
    %load/vec4 v0x600002182370_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x600002182400_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600002182be0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x600002182370_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021826d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000021826d0_0, 0;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002182a30_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x141720930;
T_6 ;
    %wait E_0x600001dad500;
    %vpi_call 6 149 "$display", "RESET" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002182b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002182490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002182640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000021826d0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x600002182be0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x141720d80;
T_7 ;
    %vpi_call 9 12 "$readmemh", "RAM.mem", v0x600002183960 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x141720d80;
T_8 ;
    %wait E_0x600001dadb00;
    %load/vec4 v0x600002183cc0_0;
    %inv;
    %load/vec4 v0x600002183b10_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_8.0, 8;
    %load/vec4 v0x6000021839f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002183960, 4;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %pushi/vec4 0, 255, 8;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %assign/vec4 v0x600002183c30_0, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x141720d80;
T_9 ;
    %wait E_0x600001dada70;
    %load/vec4 v0x600002183cc0_0;
    %load/vec4 v0x600002183b10_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x600002183ba0_0;
    %load/vec4 v0x6000021839f0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002183960, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x141720c10;
T_10 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002183840_0, 0, 16;
    %end;
    .thread T_10;
    .scope S_0x141720c10;
T_11 ;
    %wait E_0x600001dad980;
    %load/vec4 v0x600002183570_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x600002183600_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002183840_0, 0;
T_11.2 ;
    %load/vec4 v0x600002183600_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x6000021837b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %load/vec4 v0x600002183720_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600002183840_0, 4, 5;
T_11.6 ;
    %load/vec4 v0x6000021837b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.8, 4;
    %load/vec4 v0x600002183720_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600002183840_0, 4, 5;
T_11.8 ;
T_11.4 ;
    %load/vec4 v0x600002183600_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_11.10, 4;
    %load/vec4 v0x600002183840_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x600002183840_0, 0;
T_11.10 ;
    %load/vec4 v0x600002183600_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_11.12, 4;
    %load/vec4 v0x600002183840_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600002183840_0, 0;
T_11.12 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x141720aa0;
T_12 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002183060_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002182c70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002183450_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000021830f0_0, 0, 8;
    %end;
    .thread T_12;
    .scope S_0x141720aa0;
T_13 ;
    %wait E_0x600001dad800;
    %load/vec4 v0x600002183180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.16;
T_13.0 ;
    %jmp T_13.16;
T_13.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002183330_0, 0;
    %jmp T_13.16;
T_13.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021833c0_0, 0;
    %jmp T_13.16;
T_13.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021833c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002183330_0, 0;
    %jmp T_13.16;
T_13.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002183210_0, 0;
    %jmp T_13.16;
T_13.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002183210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002183330_0, 0;
    %jmp T_13.16;
T_13.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002183210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021833c0_0, 0;
    %jmp T_13.16;
T_13.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002183210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021833c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002183330_0, 0;
    %jmp T_13.16;
T_13.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021832a0_0, 0;
    %jmp T_13.16;
T_13.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021832a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002183330_0, 0;
    %jmp T_13.16;
T_13.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021832a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021833c0_0, 0;
    %jmp T_13.16;
T_13.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021832a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021833c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002183330_0, 0;
    %jmp T_13.16;
T_13.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021832a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002183210_0, 0;
    %jmp T_13.16;
T_13.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021832a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002183210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002183330_0, 0;
    %jmp T_13.16;
T_13.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021832a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002183210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021833c0_0, 0;
    %jmp T_13.16;
T_13.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021832a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002183210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021833c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002183330_0, 0;
    %jmp T_13.16;
T_13.16 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x141720aa0;
T_14 ;
    %wait E_0x600001dad890;
    %load/vec4 v0x600002182d00_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002182c70_0, 0, 8;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600002182d00_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x600002182d90_0;
    %store/vec4 v0x600002182c70_0, 0, 8;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x600002182d00_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x600002182c70_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600002182c70_0, 0, 8;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x600002182d00_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_14.6, 4;
    %load/vec4 v0x600002182c70_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600002182c70_0, 0, 8;
T_14.6 ;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002183210_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x141720aa0;
T_15 ;
    %wait E_0x600001dad830;
    %load/vec4 v0x600002182d00_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002183450_0, 0, 8;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600002182d00_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x600002182d90_0;
    %store/vec4 v0x600002183450_0, 0, 8;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x600002182d00_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0x600002183450_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600002183450_0, 0, 8;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x600002182d00_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_15.6, 4;
    %load/vec4 v0x600002183450_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600002183450_0, 0, 8;
T_15.6 ;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000021833c0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x141720aa0;
T_16 ;
    %wait E_0x600001dad7a0;
    %load/vec4 v0x600002182d00_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000021830f0_0, 0, 8;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600002182d00_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x600002182d90_0;
    %store/vec4 v0x6000021830f0_0, 0, 8;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x600002182d00_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v0x6000021830f0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x6000021830f0_0, 0, 8;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x600002182d00_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_16.6, 4;
    %load/vec4 v0x6000021830f0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x6000021830f0_0, 0, 8;
T_16.6 ;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002183330_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x141720aa0;
T_17 ;
    %wait E_0x600001dad770;
    %load/vec4 v0x600002182d00_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002183060_0, 0, 8;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600002182d00_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v0x600002182d90_0;
    %store/vec4 v0x600002183060_0, 0, 8;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x600002182d00_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v0x600002183060_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600002183060_0, 0, 8;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x600002182d00_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_17.6, 4;
    %load/vec4 v0x600002183060_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600002183060_0, 0, 8;
T_17.6 ;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000021832a0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x141720aa0;
T_18 ;
    %wait E_0x600001dad6e0;
    %load/vec4 v0x600002182e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %jmp T_18.4;
T_18.0 ;
    %load/vec4 v0x600002182c70_0;
    %store/vec4 v0x600002182f40_0, 0, 8;
    %jmp T_18.4;
T_18.1 ;
    %load/vec4 v0x600002183450_0;
    %store/vec4 v0x600002182f40_0, 0, 8;
    %jmp T_18.4;
T_18.2 ;
    %load/vec4 v0x6000021830f0_0;
    %store/vec4 v0x600002182f40_0, 0, 8;
    %jmp T_18.4;
T_18.3 ;
    %load/vec4 v0x600002183060_0;
    %store/vec4 v0x600002182f40_0, 0, 8;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x141720aa0;
T_19 ;
    %wait E_0x600001dad650;
    %load/vec4 v0x600002182eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %jmp T_19.4;
T_19.0 ;
    %load/vec4 v0x600002182c70_0;
    %store/vec4 v0x600002182fd0_0, 0, 8;
    %jmp T_19.4;
T_19.1 ;
    %load/vec4 v0x600002183450_0;
    %store/vec4 v0x600002182fd0_0, 0, 8;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v0x6000021830f0_0;
    %store/vec4 v0x600002182fd0_0, 0, 8;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v0x600002183060_0;
    %store/vec4 v0x600002182fd0_0, 0, 8;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x141720aa0;
T_20 ;
    %wait E_0x600001dad5f0;
    %vpi_call 7 169 "$display", "Change in ARF:\012PC = %d, AR = %d, SP = %d, PCpast = %d", v0x600002183060_0, v0x600002182c70_0, v0x600002183450_0, v0x6000021830f0_0 {0 0 0};
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x141720ef0;
T_21 ;
    %wait E_0x600001dadef0;
    %load/vec4 v0x600002184360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %jmp T_21.16;
T_21.0 ;
    %jmp T_21.16;
T_21.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021845a0_0, 0;
    %jmp T_21.16;
T_21.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002184510_0, 0;
    %jmp T_21.16;
T_21.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002184510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021845a0_0, 0;
    %jmp T_21.16;
T_21.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002184480_0, 0;
    %jmp T_21.16;
T_21.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002184480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021845a0_0, 0;
    %jmp T_21.16;
T_21.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002184480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002184510_0, 0;
    %jmp T_21.16;
T_21.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002184480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002184510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021845a0_0, 0;
    %jmp T_21.16;
T_21.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021843f0_0, 0;
    %jmp T_21.16;
T_21.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021843f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021845a0_0, 0;
    %jmp T_21.16;
T_21.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021843f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002184510_0, 0;
    %jmp T_21.16;
T_21.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021843f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002184510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021845a0_0, 0;
    %jmp T_21.16;
T_21.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021843f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002184480_0, 0;
    %jmp T_21.16;
T_21.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021843f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002184480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021845a0_0, 0;
    %jmp T_21.16;
T_21.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021843f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002184480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002184510_0, 0;
    %jmp T_21.16;
T_21.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021843f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002184480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002184510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021845a0_0, 0;
    %jmp T_21.16;
T_21.16 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x141720ef0;
T_22 ;
    %wait E_0x600001dadef0;
    %load/vec4 v0x600002184ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_22.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_22.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_22.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_22.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_22.15, 6;
    %jmp T_22.16;
T_22.0 ;
    %jmp T_22.16;
T_22.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021847e0_0, 0;
    %jmp T_22.16;
T_22.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002184750_0, 0;
    %jmp T_22.16;
T_22.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002184750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021847e0_0, 0;
    %jmp T_22.16;
T_22.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021846c0_0, 0;
    %jmp T_22.16;
T_22.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021846c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021847e0_0, 0;
    %jmp T_22.16;
T_22.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021846c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002184750_0, 0;
    %jmp T_22.16;
T_22.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021846c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002184750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021847e0_0, 0;
    %jmp T_22.16;
T_22.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002184630_0, 0;
    %jmp T_22.16;
T_22.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002184630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021847e0_0, 0;
    %jmp T_22.16;
T_22.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002184630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002184750_0, 0;
    %jmp T_22.16;
T_22.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002184630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002184750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021847e0_0, 0;
    %jmp T_22.16;
T_22.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002184630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021846c0_0, 0;
    %jmp T_22.16;
T_22.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002184630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021846c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021847e0_0, 0;
    %jmp T_22.16;
T_22.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002184630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021846c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002184750_0, 0;
    %jmp T_22.16;
T_22.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002184630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021846c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002184750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021847e0_0, 0;
    %jmp T_22.16;
T_22.16 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x141720ef0;
T_23 ;
    %wait E_0x600001dadec0;
    %load/vec4 v0x600002183d50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_23.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002184120_0, 0, 8;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600002183d50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_23.2, 4;
    %load/vec4 v0x600002183de0_0;
    %store/vec4 v0x600002184120_0, 0, 8;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x600002183d50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_23.4, 4;
    %load/vec4 v0x600002184120_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600002184120_0, 0, 8;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v0x600002183d50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_23.6, 4;
    %load/vec4 v0x600002184120_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600002184120_0, 0, 8;
T_23.6 ;
T_23.5 ;
T_23.3 ;
T_23.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000021843f0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0x141720ef0;
T_24 ;
    %wait E_0x600001dade30;
    %vpi_call 10 170 "$display", "R1 = %h", v0x600002184120_0 {0 0 0};
    %jmp T_24;
    .thread T_24;
    .scope S_0x141720ef0;
T_25 ;
    %wait E_0x600001dade00;
    %load/vec4 v0x600002183d50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_25.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000021841b0_0, 0, 8;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600002183d50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_25.2, 4;
    %load/vec4 v0x600002183de0_0;
    %store/vec4 v0x6000021841b0_0, 0, 8;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x600002183d50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_25.4, 4;
    %load/vec4 v0x6000021841b0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x6000021841b0_0, 0, 8;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v0x600002183d50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_25.6, 4;
    %load/vec4 v0x6000021841b0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x6000021841b0_0, 0, 8;
T_25.6 ;
T_25.5 ;
T_25.3 ;
T_25.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002184480_0, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_0x141720ef0;
T_26 ;
    %wait E_0x600001dadd70;
    %load/vec4 v0x600002183d50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_26.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002184240_0, 0, 8;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600002183d50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_26.2, 4;
    %load/vec4 v0x600002183de0_0;
    %store/vec4 v0x600002184240_0, 0, 8;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x600002183d50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_26.4, 4;
    %load/vec4 v0x600002184240_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600002184240_0, 0, 8;
    %jmp T_26.5;
T_26.4 ;
    %load/vec4 v0x600002183d50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_26.6, 4;
    %load/vec4 v0x600002184240_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600002184240_0, 0, 8;
T_26.6 ;
T_26.5 ;
T_26.3 ;
T_26.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002184510_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x141720ef0;
T_27 ;
    %wait E_0x600001dadc80;
    %load/vec4 v0x600002183d50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_27.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000021842d0_0, 0, 8;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600002183d50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_27.2, 4;
    %load/vec4 v0x600002183de0_0;
    %store/vec4 v0x6000021842d0_0, 0, 8;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x600002183d50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_27.4, 4;
    %load/vec4 v0x6000021842d0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x6000021842d0_0, 0, 8;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0x600002183d50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_27.6, 4;
    %load/vec4 v0x6000021842d0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x6000021842d0_0, 0, 8;
T_27.6 ;
T_27.5 ;
T_27.3 ;
T_27.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000021845a0_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0x141720ef0;
T_28 ;
    %wait E_0x600001dadd40;
    %vpi_call 10 225 "$display", "R4 = %h", v0x6000021842d0_0 {0 0 0};
    %jmp T_28;
    .thread T_28;
    .scope S_0x141720ef0;
T_29 ;
    %wait E_0x600001dadcb0;
    %load/vec4 v0x600002183d50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_29.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002184870_0, 0, 8;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x600002183d50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_29.2, 4;
    %load/vec4 v0x600002183de0_0;
    %store/vec4 v0x600002184870_0, 0, 8;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x600002183d50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_29.4, 4;
    %load/vec4 v0x600002184870_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600002184870_0, 0, 8;
    %jmp T_29.5;
T_29.4 ;
    %load/vec4 v0x600002183d50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_29.6, 4;
    %load/vec4 v0x600002184870_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600002184870_0, 0, 8;
T_29.6 ;
T_29.5 ;
T_29.3 ;
T_29.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002184630_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_0x141720ef0;
T_30 ;
    %wait E_0x600001dadbf0;
    %load/vec4 v0x600002183d50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_30.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002184900_0, 0, 8;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x600002183d50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_30.2, 4;
    %load/vec4 v0x600002183de0_0;
    %store/vec4 v0x600002184900_0, 0, 8;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x600002183d50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_30.4, 4;
    %load/vec4 v0x600002184900_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600002184900_0, 0, 8;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v0x600002183d50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_30.6, 4;
    %load/vec4 v0x600002184900_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600002184900_0, 0, 8;
T_30.6 ;
T_30.5 ;
T_30.3 ;
T_30.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000021846c0_0, 0;
    %jmp T_30;
    .thread T_30;
    .scope S_0x141720ef0;
T_31 ;
    %wait E_0x600001dadbc0;
    %load/vec4 v0x600002183d50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_31.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002184990_0, 0, 8;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x600002183d50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_31.2, 4;
    %load/vec4 v0x600002183de0_0;
    %store/vec4 v0x600002184990_0, 0, 8;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x600002183d50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_31.4, 4;
    %load/vec4 v0x600002184990_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600002184990_0, 0, 8;
    %jmp T_31.5;
T_31.4 ;
    %load/vec4 v0x600002183d50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_31.6, 4;
    %load/vec4 v0x600002184990_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600002184990_0, 0, 8;
T_31.6 ;
T_31.5 ;
T_31.3 ;
T_31.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002184750_0, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_0x141720ef0;
T_32 ;
    %wait E_0x600001daf8a0;
    %load/vec4 v0x600002183d50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_32.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002184a20_0, 0, 8;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x600002183d50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_32.2, 4;
    %load/vec4 v0x600002183de0_0;
    %store/vec4 v0x600002184a20_0, 0, 8;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x600002183d50_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_32.4, 4;
    %load/vec4 v0x600002184a20_0;
    %subi 1, 0, 8;
    %store/vec4 v0x600002184a20_0, 0, 8;
    %jmp T_32.5;
T_32.4 ;
    %load/vec4 v0x600002183d50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_32.6, 4;
    %load/vec4 v0x600002184a20_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600002184a20_0, 0, 8;
T_32.6 ;
T_32.5 ;
T_32.3 ;
T_32.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000021847e0_0, 0;
    %jmp T_32;
    .thread T_32;
    .scope S_0x141720ef0;
T_33 ;
    %wait E_0x600001daf870;
    %load/vec4 v0x600002183e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %jmp T_33.8;
T_33.0 ;
    %load/vec4 v0x600002184870_0;
    %store/vec4 v0x600002184000_0, 0, 8;
    %jmp T_33.8;
T_33.1 ;
    %load/vec4 v0x600002184900_0;
    %store/vec4 v0x600002184000_0, 0, 8;
    %jmp T_33.8;
T_33.2 ;
    %load/vec4 v0x600002184990_0;
    %store/vec4 v0x600002184000_0, 0, 8;
    %jmp T_33.8;
T_33.3 ;
    %load/vec4 v0x600002184a20_0;
    %store/vec4 v0x600002184000_0, 0, 8;
    %jmp T_33.8;
T_33.4 ;
    %load/vec4 v0x600002184120_0;
    %store/vec4 v0x600002184000_0, 0, 8;
    %jmp T_33.8;
T_33.5 ;
    %load/vec4 v0x6000021841b0_0;
    %store/vec4 v0x600002184000_0, 0, 8;
    %jmp T_33.8;
T_33.6 ;
    %load/vec4 v0x600002184240_0;
    %store/vec4 v0x600002184000_0, 0, 8;
    %jmp T_33.8;
T_33.7 ;
    %load/vec4 v0x6000021842d0_0;
    %store/vec4 v0x600002184000_0, 0, 8;
    %jmp T_33.8;
T_33.8 ;
    %pop/vec4 1;
    %load/vec4 v0x600002183f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_33.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_33.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_33.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_33.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_33.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_33.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_33.16, 6;
    %jmp T_33.17;
T_33.9 ;
    %load/vec4 v0x600002184870_0;
    %store/vec4 v0x600002184090_0, 0, 8;
    %jmp T_33.17;
T_33.10 ;
    %load/vec4 v0x600002184900_0;
    %store/vec4 v0x600002184090_0, 0, 8;
    %jmp T_33.17;
T_33.11 ;
    %load/vec4 v0x600002184990_0;
    %store/vec4 v0x600002184090_0, 0, 8;
    %jmp T_33.17;
T_33.12 ;
    %load/vec4 v0x600002184a20_0;
    %store/vec4 v0x600002184090_0, 0, 8;
    %jmp T_33.17;
T_33.13 ;
    %load/vec4 v0x600002184120_0;
    %store/vec4 v0x600002184090_0, 0, 8;
    %jmp T_33.17;
T_33.14 ;
    %load/vec4 v0x6000021841b0_0;
    %store/vec4 v0x600002184090_0, 0, 8;
    %jmp T_33.17;
T_33.15 ;
    %load/vec4 v0x600002184240_0;
    %store/vec4 v0x600002184090_0, 0, 8;
    %jmp T_33.17;
T_33.16 ;
    %load/vec4 v0x6000021842d0_0;
    %store/vec4 v0x600002184090_0, 0, 8;
    %jmp T_33.17;
T_33.17 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x141720ef0;
T_34 ;
    %wait E_0x600001dad920;
    %vpi_call 10 322 "$display", "Change in RF: R1 = %h R2 = %h R3 = %h R4 = %h", v0x600002184120_0, v0x6000021841b0_0, v0x600002184240_0, v0x6000021842d0_0 {0 0 0};
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x1417204e0;
T_35 ;
    %wait E_0x600001dae8b0;
    %load/vec4 v0x600002181cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0x6000021819e0_0;
    %assign/vec4 v0x600002181c20_0, 0;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0x600002181a70_0;
    %assign/vec4 v0x600002181c20_0, 0;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0x600002181b00_0;
    %assign/vec4 v0x600002181c20_0, 0;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v0x600002181b90_0;
    %assign/vec4 v0x600002181c20_0, 0;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x141720650;
T_36 ;
    %wait E_0x600001daf630;
    %load/vec4 v0x6000021820a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %jmp T_36.4;
T_36.0 ;
    %load/vec4 v0x600002181dd0_0;
    %assign/vec4 v0x600002182010_0, 0;
    %jmp T_36.4;
T_36.1 ;
    %load/vec4 v0x600002181e60_0;
    %assign/vec4 v0x600002182010_0, 0;
    %jmp T_36.4;
T_36.2 ;
    %load/vec4 v0x600002181ef0_0;
    %assign/vec4 v0x600002182010_0, 0;
    %jmp T_36.4;
T_36.3 ;
    %load/vec4 v0x600002181f80_0;
    %assign/vec4 v0x600002182010_0, 0;
    %jmp T_36.4;
T_36.4 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x1417207c0;
T_37 ;
    %wait E_0x600001dae8e0;
    %load/vec4 v0x6000021822e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %jmp T_37.2;
T_37.0 ;
    %load/vec4 v0x600002182130_0;
    %assign/vec4 v0x600002182250_0, 0;
    %jmp T_37.2;
T_37.1 ;
    %load/vec4 v0x6000021821c0_0;
    %assign/vec4 v0x600002182250_0, 0;
    %jmp T_37.2;
T_37.2 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x141720080;
T_38 ;
    %wait E_0x600001dad4a0;
    %vpi_call 3 119 "$display", "MUXB.OUT = %b", v0x600002182010_0 {0 0 0};
    %vpi_call 3 120 "$display", "MuxBSel = %b", v0x600002185830_0 {0 0 0};
    %vpi_call 3 121 "$display", "OutALU = %b", v0x600002182760_0 {0 0 0};
    %vpi_call 3 128 "$display", "A = %b", v0x600002182250_0 {0 0 0};
    %vpi_call 3 129 "$display", "B = %b", v0x600002184000_0 {0 0 0};
    %vpi_call 3 130 "$display", "FunSel = %b", v0x600002184c60_0 {0 0 0};
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x141721060;
T_39 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600002187d50_0, 0, 4;
    %end;
    .thread T_39;
    .scope S_0x141721060;
T_40 ;
    %wait E_0x600001dada70;
    %load/vec4 v0x600002187d50_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x600002187d50_0, 0;
    %vpi_call 11 101 "$display", "*******************" {0 0 0};
    %vpi_call 11 102 "$display", "SEQ = %d", v0x600002187d50_0 {0 0 0};
    %vpi_call 11 103 "$display", "Address = %h", v0x6000021862e0_0 {0 0 0};
    %vpi_call 11 104 "$display", "IRFunsel = %h", v0x6000021865b0_0 {0 0 0};
    %vpi_call 11 105 "$display", "IR_LH = %h", v0x600002186640_0 {0 0 0};
    %vpi_call 11 106 "$display", "IR_Enable = %h", v0x600002186520_0 {0 0 0};
    %vpi_call 11 107 "$display", "MemoryOut = %h", v0x6000021867f0_0 {0 0 0};
    %vpi_call 11 108 "$display", "IROut = %h", v0x600002186490_0 {0 0 0};
    %vpi_call 11 109 "$display", "ALUOut = %h", v0x600002185dd0_0 {0 0 0};
    %vpi_call 11 110 "$display", "ALUOutFlag = %b", v0x600002185e60_0 {0 0 0};
    %vpi_call 11 111 "$display", "MuxAOut = %h", v0x600002186880_0 {0 0 0};
    %vpi_call 11 112 "$display", "MuxASel = %h", v0x600002186910_0 {0 0 0};
    %vpi_call 11 113 "$display", "MuxBOut = %h", v0x6000021869a0_0 {0 0 0};
    %vpi_call 11 114 "$display", "MuxBSel = %h", v0x600002186a30_0 {0 0 0};
    %vpi_call 11 115 "$display", "MuxCOut = %h", v0x600002186ac0_0 {0 0 0};
    %vpi_call 11 116 "$display", "MuxCSel = %h", v0x600002186b50_0 {0 0 0};
    %vpi_call 11 117 "$display", "ARF_FunSel = %h", v0x6000021860a0_0 {0 0 0};
    %vpi_call 11 118 "$display", "ARF_RegSel = %h", v0x600002186250_0 {0 0 0};
    %vpi_call 11 119 "$display", "ARF_OutCSel = %h", v0x600002186130_0 {0 0 0};
    %vpi_call 11 120 "$display", "ARF_OutDSel = %h", v0x6000021861c0_0 {0 0 0};
    %vpi_call 11 121 "$display", "*******************" {0 0 0};
    %jmp T_40;
    .thread T_40;
    .scope S_0x141721060;
T_41 ;
    %wait E_0x600001daf3f0;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x600002187330_0, 0, 2;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x6000021874e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002187570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000021877b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002187720_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x6000021879f0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x600002187600_0, 0, 2;
    %load/vec4 v0x600002187060_0;
    %load/vec4 v0x600002186fd0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_41.0, 8;
    %load/vec4 v0x600002186fd0_0;
    %jmp/1 T_41.1, 8;
T_41.0 ; End of true expr.
    %load/vec4 v0x600002187060_0;
    %jmp/0 T_41.1, 8;
 ; End of false expr.
    %blend;
T_41.1;
    %store/vec4 v0x6000021870f0_0, 0, 4;
    %load/vec4 v0x600002187060_0;
    %load/vec4 v0x600002186fd0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_41.2, 8;
    %load/vec4 v0x600002187060_0;
    %jmp/1 T_41.3, 8;
T_41.2 ; End of true expr.
    %load/vec4 v0x600002186fd0_0;
    %jmp/0 T_41.3, 8;
 ; End of false expr.
    %blend;
T_41.3;
    %store/vec4 v0x600002187180_0, 0, 4;
    %load/vec4 v0x600002187d50_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_41.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002187570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002187690_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600002187450_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600002187600_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600002187330_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000021874e0_0, 0, 4;
    %jmp T_41.5;
T_41.4 ;
    %load/vec4 v0x600002187d50_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_41.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002187570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002187690_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600002187600_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600002187330_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000021874e0_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600002187450_0, 0, 2;
    %jmp T_41.7;
T_41.6 ;
    %load/vec4 v0x600002186be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_41.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_41.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_41.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_41.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_41.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_41.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_41.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_41.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_41.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_41.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_41.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_41.20, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_41.21, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_41.22, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_41.23, 6;
    %jmp T_41.24;
T_41.8 ;
    %load/vec4 v0x600002187d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_41.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002187f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002188000_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6000021872a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002187de0_0, 0, 1;
T_41.25 ;
    %jmp T_41.24;
T_41.9 ;
    %load/vec4 v0x600002187d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_41.27, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002187f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002188000_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000021872a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002187de0_0, 0, 1;
T_41.27 ;
    %jmp T_41.24;
T_41.10 ;
    %load/vec4 v0x600002187d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_41.29, 4;
    %load/vec4 v0x600002186fd0_0;
    %store/vec4 v0x6000021870f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002187f00_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000021872a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002187de0_0, 0, 1;
T_41.29 ;
    %jmp T_41.24;
T_41.11 ;
    %load/vec4 v0x600002187d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_41.31, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002187f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002188000_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000021872a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002187de0_0, 0, 1;
T_41.31 ;
    %jmp T_41.24;
T_41.12 ;
    %load/vec4 v0x600002187d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_41.33, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002187f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002188000_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000021872a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002187de0_0, 0, 1;
T_41.33 ;
    %jmp T_41.24;
T_41.13 ;
    %load/vec4 v0x600002187d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_41.35, 4;
    %load/vec4 v0x600002186fd0_0;
    %store/vec4 v0x6000021870f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002187f00_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x6000021872a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002187de0_0, 0, 1;
T_41.35 ;
    %jmp T_41.24;
T_41.14 ;
    %load/vec4 v0x600002187d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_41.37, 4;
    %load/vec4 v0x600002186fd0_0;
    %store/vec4 v0x6000021870f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002187f00_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x6000021872a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002187de0_0, 0, 1;
T_41.37 ;
    %jmp T_41.24;
T_41.15 ;
    %load/vec4 v0x600002187d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_41.39, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002187e70_0, 0, 1;
    %load/vec4 v0x600002186fd0_0;
    %cmpi/u 3, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_41.41, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600002187330_0, 0, 2;
    %jmp T_41.42;
T_41.41 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x6000021879f0_0, 0, 2;
T_41.42 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000021872a0_0, 0, 4;
T_41.39 ;
    %load/vec4 v0x600002187d50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_41.43, 4;
    %load/vec4 v0x600002186fd0_0;
    %store/vec4 v0x6000021870f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002187f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002187de0_0, 0, 1;
T_41.43 ;
    %load/vec4 v0x600002187d50_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_41.45, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002187e70_0, 0, 1;
    %load/vec4 v0x600002186fd0_0;
    %cmpi/u 3, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_41.47, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600002187330_0, 0, 2;
    %jmp T_41.48;
T_41.47 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000021879f0_0, 0, 2;
T_41.48 ;
T_41.45 ;
    %jmp T_41.24;
T_41.16 ;
    %load/vec4 v0x600002187d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_41.49, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002187e70_0, 0, 1;
    %load/vec4 v0x600002186fd0_0;
    %cmpi/u 3, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_41.51, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600002187330_0, 0, 2;
    %jmp T_41.52;
T_41.51 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000021879f0_0, 0, 2;
T_41.52 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000021872a0_0, 0, 4;
T_41.49 ;
    %load/vec4 v0x600002187d50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_41.53, 4;
    %load/vec4 v0x600002186fd0_0;
    %store/vec4 v0x6000021870f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002187f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002187de0_0, 0, 1;
T_41.53 ;
    %load/vec4 v0x600002187d50_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_41.55, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002187e70_0, 0, 1;
    %load/vec4 v0x600002186fd0_0;
    %cmpi/u 3, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_41.57, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600002187330_0, 0, 2;
    %jmp T_41.58;
T_41.57 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x6000021879f0_0, 0, 2;
T_41.58 ;
T_41.55 ;
    %jmp T_41.24;
T_41.17 ;
    %load/vec4 v0x600002187d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_41.59, 4;
    %load/vec4 v0x600002185d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.61, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002187450_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x6000021878d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600002187330_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000021874e0_0, 0;
T_41.61 ;
T_41.59 ;
    %load/vec4 v0x600002187d50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_41.63, 4;
    %load/vec4 v0x600002185d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_41.65, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_41.66, 8;
T_41.65 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_41.66, 8;
 ; End of false expr.
    %blend;
T_41.66;
    %store/vec4 v0x6000021878d0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000021874e0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600002187330_0, 0, 2;
T_41.63 ;
    %jmp T_41.24;
T_41.18 ;
    %load/vec4 v0x600002187d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_41.67, 4;
    %load/vec4 v0x600002185e60_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.69, 8;
    %load/vec4 v0x600002185d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.71, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002187450_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x6000021878d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600002187330_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000021874e0_0, 0;
T_41.71 ;
    %jmp T_41.70;
T_41.69 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002187d50_0, 0;
T_41.70 ;
T_41.67 ;
    %load/vec4 v0x600002187d50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_41.73, 4;
    %load/vec4 v0x600002185d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_41.75, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_41.76, 8;
T_41.75 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_41.76, 8;
 ; End of false expr.
    %blend;
T_41.76;
    %store/vec4 v0x6000021878d0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000021874e0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600002187330_0, 0, 2;
T_41.73 ;
    %jmp T_41.24;
T_41.19 ;
    %load/vec4 v0x600002187d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_41.77, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002187f00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000021872a0_0, 0, 4;
    %jmp T_41.78;
T_41.77 ;
    %load/vec4 v0x600002187d50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_41.79, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002187de0_0, 0, 1;
T_41.79 ;
T_41.78 ;
    %jmp T_41.24;
T_41.20 ;
    %load/vec4 v0x600002187d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_41.81, 4;
    %load/vec4 v0x600002185d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.83, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002187450_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x6000021878d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600002187330_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000021874e0_0, 0;
T_41.83 ;
T_41.81 ;
    %load/vec4 v0x600002187d50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_41.85, 4;
    %load/vec4 v0x600002185d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_41.87, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_41.88, 8;
T_41.87 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_41.88, 8;
 ; End of false expr.
    %blend;
T_41.88;
    %store/vec4 v0x600002187840_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000021879f0_0, 0, 2;
    %load/vec4 v0x600002186f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.89, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.90, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.91, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_41.92, 6;
    %jmp T_41.93;
T_41.89 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600002187ba0_0, 0, 4;
    %jmp T_41.93;
T_41.90 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600002187ba0_0, 0, 4;
    %jmp T_41.93;
T_41.91 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600002187ba0_0, 0, 4;
    %jmp T_41.93;
T_41.92 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600002187ba0_0, 0, 4;
    %jmp T_41.93;
T_41.93 ;
    %pop/vec4 1;
T_41.85 ;
    %jmp T_41.24;
T_41.21 ;
    %load/vec4 v0x600002187d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_41.94, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002187450_0, 0;
    %delay 5000, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x6000021878d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600002187330_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000021874e0_0, 0;
    %delay 4000, 0;
T_41.94 ;
    %load/vec4 v0x600002187d50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_41.96, 4;
    %load/vec4 v0x600002186f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.98, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.99, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.100, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_41.101, 6;
    %jmp T_41.102;
T_41.98 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600002187b10_0, 0, 3;
    %jmp T_41.102;
T_41.99 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x600002187b10_0, 0, 3;
    %jmp T_41.102;
T_41.100 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x600002187b10_0, 0, 3;
    %jmp T_41.102;
T_41.101 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x600002187b10_0, 0, 3;
    %jmp T_41.102;
T_41.102 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000021872a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000021877b0_0, 0, 1;
    %delay 5000, 0;
T_41.96 ;
    %jmp T_41.24;
T_41.22 ;
    %load/vec4 v0x600002187d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_41.103, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000021874e0_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600002187330_0, 0, 2;
T_41.103 ;
    %load/vec4 v0x600002187d50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_41.105, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600002187450_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600002187840_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000021879f0_0, 0, 2;
    %load/vec4 v0x600002186f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.107, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.108, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.109, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_41.110, 6;
    %jmp T_41.111;
T_41.107 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600002187ba0_0, 0, 4;
    %jmp T_41.111;
T_41.108 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600002187ba0_0, 0, 4;
    %jmp T_41.111;
T_41.109 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600002187ba0_0, 0, 4;
    %jmp T_41.111;
T_41.110 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600002187ba0_0, 0, 4;
    %jmp T_41.111;
T_41.111 ;
    %pop/vec4 1;
T_41.105 ;
    %jmp T_41.24;
T_41.23 ;
    %load/vec4 v0x600002187d50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_41.112, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600002187450_0, 0;
    %load/vec4 v0x600002186f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.114, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.115, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.116, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_41.117, 6;
    %jmp T_41.118;
T_41.114 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600002187b10_0, 0, 3;
    %jmp T_41.118;
T_41.115 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x600002187b10_0, 0, 3;
    %jmp T_41.118;
T_41.116 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x600002187b10_0, 0, 3;
    %jmp T_41.118;
T_41.117 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x600002187b10_0, 0, 3;
    %jmp T_41.118;
T_41.118 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000021872a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000021877b0_0, 0, 1;
T_41.112 ;
    %load/vec4 v0x600002187d50_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_41.119, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000021874e0_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600002187330_0, 0, 2;
T_41.119 ;
    %jmp T_41.24;
T_41.24 ;
    %pop/vec4 1;
T_41.7 ;
T_41.5 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x141721060;
T_42 ;
    %wait E_0x600001daf360;
    %load/vec4 v0x6000021870f0_0;
    %cmpi/u 3, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_42.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_42.1, 8;
T_42.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_42.1, 8;
 ; End of false expr.
    %blend;
T_42.1;
    %pad/s 1;
    %store/vec4 v0x600002187960_0, 0, 1;
    %load/vec4 v0x6000021870f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_42.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_42.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_42.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_42.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_42.9, 6;
    %jmp T_42.10;
T_42.2 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600002187a80_0, 0, 3;
    %jmp T_42.10;
T_42.3 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x600002187a80_0, 0, 3;
    %jmp T_42.10;
T_42.4 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x600002187a80_0, 0, 3;
    %jmp T_42.10;
T_42.5 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x600002187a80_0, 0, 3;
    %jmp T_42.10;
T_42.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000021873c0_0, 0, 2;
    %jmp T_42.10;
T_42.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000021873c0_0, 0, 2;
    %jmp T_42.10;
T_42.8 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x6000021873c0_0, 0, 2;
    %jmp T_42.10;
T_42.9 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x6000021873c0_0, 0, 2;
    %jmp T_42.10;
T_42.10 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002187f00_0, 0;
    %jmp T_42;
    .thread T_42;
    .scope S_0x141721060;
T_43 ;
    %wait E_0x600001dac300;
    %load/vec4 v0x600002187180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %jmp T_43.4;
T_43.0 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600002187b10_0, 0, 3;
    %jmp T_43.4;
T_43.1 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x600002187b10_0, 0, 3;
    %jmp T_43.4;
T_43.2 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x600002187b10_0, 0, 3;
    %jmp T_43.4;
T_43.3 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x600002187b10_0, 0, 3;
    %jmp T_43.4;
T_43.4 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002188000_0, 0;
    %jmp T_43;
    .thread T_43;
    .scope S_0x141721060;
T_44 ;
    %wait E_0x600001dadfb0;
    %load/vec4 v0x600002186400_0;
    %cmpi/u 4, 0, 4;
    %jmp/0xz  T_44.0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002187840_0, 0, 2;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000021878d0_0, 0, 2;
T_44.1 ;
    %load/vec4 v0x600002186400_0;
    %cmpi/u 4, 0, 4;
    %flag_mov 8, 5;
    %jmp/0 T_44.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_44.3, 8;
T_44.2 ; End of true expr.
    %pushi/vec4 3, 3, 2;
    %jmp/0 T_44.3, 8;
 ; End of false expr.
    %blend;
T_44.3;
    %store/vec4 v0x6000021879f0_0, 0, 2;
    %load/vec4 v0x600002186400_0;
    %cmpi/u 4, 0, 4;
    %flag_mov 8, 5;
    %jmp/0 T_44.4, 8;
    %pushi/vec4 3, 3, 2;
    %jmp/1 T_44.5, 8;
T_44.4 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_44.5, 8;
 ; End of false expr.
    %blend;
T_44.5;
    %store/vec4 v0x600002187330_0, 0, 2;
    %delay 5000, 0;
    %vpi_call 11 501 "$display", "DSTREG: %d", v0x600002186400_0 {0 0 0};
    %vpi_call 11 502 "$display", "reg_RF_FunSel: %d", v0x6000021879f0_0 {0 0 0};
    %vpi_call 11 503 "$display", "reg_ARF_FunSel: %d", v0x600002187330_0 {0 0 0};
    %load/vec4 v0x600002186400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_44.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_44.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_44.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_44.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_44.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_44.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_44.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_44.13, 6;
    %jmp T_44.14;
T_44.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600002187ba0_0, 0, 4;
    %jmp T_44.14;
T_44.7 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600002187ba0_0, 0, 4;
    %jmp T_44.14;
T_44.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600002187ba0_0, 0, 4;
    %jmp T_44.14;
T_44.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600002187ba0_0, 0, 4;
    %jmp T_44.14;
T_44.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000021874e0_0, 0, 4;
    %jmp T_44.14;
T_44.11 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000021874e0_0, 0, 4;
    %jmp T_44.14;
T_44.12 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000021874e0_0, 0, 4;
    %jmp T_44.14;
T_44.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000021874e0_0, 0, 4;
    %jmp T_44.14;
T_44.14 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002187de0_0, 0;
    %jmp T_44;
    .thread T_44;
    .scope S_0x141721060;
T_45 ;
    %wait E_0x600001dadf80;
    %load/vec4 v0x600002186fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %jmp T_45.8;
T_45.0 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600002187ba0_0, 0, 4;
    %jmp T_45.8;
T_45.1 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600002187ba0_0, 0, 4;
    %jmp T_45.8;
T_45.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600002187ba0_0, 0, 4;
    %jmp T_45.8;
T_45.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600002187ba0_0, 0, 4;
    %jmp T_45.8;
T_45.4 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000021874e0_0, 0, 4;
    %jmp T_45.8;
T_45.5 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000021874e0_0, 0, 4;
    %jmp T_45.8;
T_45.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000021874e0_0, 0, 4;
    %jmp T_45.8;
T_45.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000021874e0_0, 0, 4;
    %jmp T_45.8;
T_45.8 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002187e70_0, 0;
    %jmp T_45;
    .thread T_45;
    .scope S_0x141710240;
T_46 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002188090_0, 0, 1;
    %pushi/vec4 200, 0, 32;
T_46.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_46.1, 5;
    %jmp/1 T_46.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10000, 0;
    %load/vec4 v0x600002188090_0;
    %inv;
    %store/vec4 v0x600002188090_0, 0, 1;
    %jmp T_46.0;
T_46.1 ;
    %pop/vec4 1;
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_46;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "Computer_Test.v";
    "./ALU_System.v";
    "./MUX_4bit.v";
    "./MUX_2bit.v";
    "./ALU.v";
    "./ARF.v";
    "./IR.v";
    "./Memory.v";
    "./RF.v";
    "./ControlUnit.v";
