# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ovladani_stridy.srcs/sources_1/new/ovladani_strida.vhd" \
"../../../../ovladani_stridy.srcs/sim_1/new/ovladani_strida_tb.vhd" \

# Do not sort compile order
nosort
