
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    DESKTOP-SJU2CBQ
Date:        Tue Aug 08 15:51:01 2023
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log four_bit_adder_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


auto_infer_blackbox is not supported in current product.

log file: "C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\four_bit_adder.srr"

Running: synthesis in foreground



Running four_bit_adder_syn|synthesis


Running: compile (Compile) on four_bit_adder_syn|synthesis
# Tue Aug 08 15:51:01 2023


Running: compile_flow (Compile Process) on four_bit_adder_syn|synthesis
# Tue Aug 08 15:51:01 2023


Running: compiler (Compile Input) on four_bit_adder_syn|synthesis
# Tue Aug 08 15:51:01 2023

Copied C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\synwork\four_bit_adder_comp.srs to C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\four_bit_adder.srs


compiler completed
# Tue Aug 08 15:51:03 2023

Return Code: 0
Run Time:00h:00m:02s


Running: multi_srs_gen (Multi-srs Generator) on four_bit_adder_syn|synthesis
# Tue Aug 08 15:51:03 2023


multi_srs_gen completed
# Tue Aug 08 15:51:03 2023

Return Code: 0
Run Time:00h:00m:00s

Copied C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\synwork\four_bit_adder_mult.srs to C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\four_bit_adder.srs

Complete: Compile Process on four_bit_adder_syn|synthesis


Running: premap (Pre-mapping) on four_bit_adder_syn|synthesis
# Tue Aug 08 15:51:03 2023


premap completed
# Tue Aug 08 15:51:03 2023

Return Code: 0
Run Time:00h:00m:00s

Complete: Compile on four_bit_adder_syn|synthesis


Running: map (Map) on four_bit_adder_syn|synthesis
# Tue Aug 08 15:51:03 2023

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on four_bit_adder_syn|synthesis
# Tue Aug 08 15:51:03 2023

Copied C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\synwork\four_bit_adder_m.srm to C:\MarianoF\vhdl_projects\four_bit_adder\synthesis\four_bit_adder.srm


fpga_mapper completed
# Tue Aug 08 15:51:04 2023

Return Code: 0
Run Time:00h:00m:01s

Complete: Map on four_bit_adder_syn|synthesis

Complete: Logic Synthesis on four_bit_adder_syn|synthesis

TCL script complete: "four_bit_adder_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

