m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Louis/Desktop/SoC-FPGAs-II/HW #4 v2
Pfixed_pkg
Z1 DPx13 ieee_proposed 16 math_utility_pkg 0 22 RQ9f8fT3d9I>Z7c1<`_LM1
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 w1580241420
R0
Z6 8C:/Users/Louis/Desktop/SoC-FPGAs-II/HW #4 v2/ieee_proposed/fixed_pkg.vhdl
Z7 FC:/Users/Louis/Desktop/SoC-FPGAs-II/HW #4 v2/ieee_proposed/fixed_pkg.vhdl
l0
L25
V=MioNHa`Il4>9;2i4U1C<1
!s100 G6THWzmGUjMHzDMH5DiX83
Z8 OV;C;10.5b;63
32
b1
Z9 !s110 1580324625
!i10b 1
Z10 !s108 1580324625.000000
Z11 !s90 -reportprogress|300|-work|ieee_proposed|-2002|-explicit|-stats=none|C:/Users/Louis/Desktop/SoC-FPGAs-II/HW #4 v2/ieee_proposed/fixed_pkg.vhdl|
Z12 !s107 C:/Users/Louis/Desktop/SoC-FPGAs-II/HW #4 v2/ieee_proposed/fixed_pkg.vhdl|
!i113 1
Z13 o-work ieee_proposed -2002 -explicit
Z14 tExplicit 1 CvgOpt 0
Bbody
DPx4 work 9 fixed_pkg 0 22 =MioNHa`Il4>9;2i4U1C<1
DPx4 ieee 9 math_real 0 22 Sk6CSihbPL<f[^Shm]=KX0
R1
R2
R3
R4
l0
L1471
VBATLF1aQAT^li3J[Nf9PP0
!s100 hg^2NY^d_kX?U8MWQmF6f0
R8
32
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Pmath_utility_pkg
R5
R0
8C:/Users/Louis/Desktop/SoC-FPGAs-II/HW #4 v2/ieee_proposed/math_utility_pkg.vhdl
FC:/Users/Louis/Desktop/SoC-FPGAs-II/HW #4 v2/ieee_proposed/math_utility_pkg.vhdl
l0
L42
VRQ9f8fT3d9I>Z7c1<`_LM1
!s100 >=MaJn`ZdYee[FmcGD;Ei2
R8
32
!s110 1580324623
!i10b 1
!s108 1580324623.000000
!s90 -reportprogress|300|-work|ieee_proposed|-2002|-explicit|-stats=none|C:/Users/Louis/Desktop/SoC-FPGAs-II/HW #4 v2/ieee_proposed/math_utility_pkg.vhdl|
!s107 C:/Users/Louis/Desktop/SoC-FPGAs-II/HW #4 v2/ieee_proposed/math_utility_pkg.vhdl|
!i113 1
R13
R14
Pstandard_additions
R5
R0
Z15 8C:/Users/Louis/Desktop/SoC-FPGAs-II/HW #4 v2/ieee_proposed/standard_additions.vhdl
Z16 FC:/Users/Louis/Desktop/SoC-FPGAs-II/HW #4 v2/ieee_proposed/standard_additions.vhdl
l0
L6
V8>=Lehed08^1gRmHHDI0^3
!s100 a^jda1]KSjIao9g>Re[:n2
R8
32
b1
Z17 !s110 1580325249
!i10b 1
Z18 !s108 1580325249.000000
Z19 !s90 -reportprogress|300|-work|ieee_proposed|-2002|-explicit|-stats=none|C:/Users/Louis/Desktop/SoC-FPGAs-II/HW #4 v2/ieee_proposed/standard_additions.vhdl|
Z20 !s107 C:/Users/Louis/Desktop/SoC-FPGAs-II/HW #4 v2/ieee_proposed/standard_additions.vhdl|
!i113 1
R13
R14
Bbody
DPx4 work 18 standard_additions 0 22 8>=Lehed08^1gRmHHDI0^3
R4
l0
L273
VLnRkY6SbhdZIK?oOJdQOa0
!s100 ZhIb07J;8HQFWUk?9>Ih01
R8
32
R17
!i10b 1
R18
R19
R20
!i113 1
R13
R14
Pstandard_textio_additions
R4
R5
R0
Z21 8C:/Users/Louis/Desktop/SoC-FPGAs-II/HW #4 v2/ieee_proposed/standard_textio_additions.vhdl
Z22 FC:/Users/Louis/Desktop/SoC-FPGAs-II/HW #4 v2/ieee_proposed/standard_textio_additions.vhdl
l0
L12
V:caWd>lEODFTYI`03ffA?2
!s100 [h;GkcG50k3_J6:aAGBdZ3
R8
32
b1
Z23 !s110 1580325252
!i10b 1
Z24 !s108 1580325252.000000
Z25 !s90 -reportprogress|300|-work|ieee_proposed|-2002|-explicit|-stats=none|C:/Users/Louis/Desktop/SoC-FPGAs-II/HW #4 v2/ieee_proposed/standard_textio_additions.vhdl|
Z26 !s107 C:/Users/Louis/Desktop/SoC-FPGAs-II/HW #4 v2/ieee_proposed/standard_textio_additions.vhdl|
!i113 1
R13
R14
Bbody
DPx4 work 25 standard_textio_additions 0 22 :caWd>lEODFTYI`03ffA?2
DPx13 ieee_proposed 18 standard_additions 0 22 8>=Lehed08^1gRmHHDI0^3
R4
l0
L58
VcRjYM=1cE>hC4`Bjd@>XS0
!s100 V1QHc^oA6Q4zfkOi9Nd>?3
R8
32
R23
!i10b 1
R24
R25
R26
!i113 1
R13
R14
