/* the head file modifier:     g   2015-03-26 16:05:02*/

/*
* Copyright (C) 2013 Spreadtrum Communications Inc.
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
* GNU General Public License for more details.
*
*************************************************
* Automatically generated C header: do not edit *
*************************************************
*/

#ifndef __SCI_GLB_REGS_H__
#error "Don't include this file directly, Pls include sci_glb_regs.h"
#endif


#ifndef __H_REGS_AON_CLK_HEADFILE_H__
#define __H_REGS_AON_CLK_HEADFILE_H__ __FILE__



#define REG_AON_CLK_CGM_EMC0_2X_CFG         SCI_ADDR(REGS_AON_CLK_BASE, 0x0020 )
#define REG_AON_CLK_CGM_EMC0_1X_CFG         SCI_ADDR(REGS_AON_CLK_BASE, 0x0024 )
#define REG_AON_CLK_CGM_EMC1_2X_CFG         SCI_ADDR(REGS_AON_CLK_BASE, 0x0028 )
#define REG_AON_CLK_CGM_EMC1_1X_CFG         SCI_ADDR(REGS_AON_CLK_BASE, 0x002C )
#define REG_AON_CLK_CGM_AON_APB_CFG         SCI_ADDR(REGS_AON_CLK_BASE, 0x0030 )
#define REG_AON_CLK_CGM_ADI_CFG             SCI_ADDR(REGS_AON_CLK_BASE, 0x0034 )
#define REG_AON_CLK_CGM_AUX0_CFG            SCI_ADDR(REGS_AON_CLK_BASE, 0x0038 )
#define REG_AON_CLK_CGM_AUX1_CFG            SCI_ADDR(REGS_AON_CLK_BASE, 0x003C )
#define REG_AON_CLK_CGM_AUX2_CFG            SCI_ADDR(REGS_AON_CLK_BASE, 0x0040 )
#define REG_AON_CLK_CGM_PROBE_CFG           SCI_ADDR(REGS_AON_CLK_BASE, 0x0044 )
#define REG_AON_CLK_CGM_PWM0_CFG            SCI_ADDR(REGS_AON_CLK_BASE, 0x0048 )
#define REG_AON_CLK_CGM_PWM1_CFG            SCI_ADDR(REGS_AON_CLK_BASE, 0x004C )
#define REG_AON_CLK_CGM_PWM2_CFG            SCI_ADDR(REGS_AON_CLK_BASE, 0x0050 )
#define REG_AON_CLK_CGM_PWM3_CFG            SCI_ADDR(REGS_AON_CLK_BASE, 0x0054 )
#define REG_AON_CLK_CGM_EFUSE_CFG           SCI_ADDR(REGS_AON_CLK_BASE, 0x0058 )
#define REG_AON_CLK_CGM_UART0_CFG           SCI_ADDR(REGS_AON_CLK_BASE, 0x005C )
#define REG_AON_CLK_CGM_UART1_CFG           SCI_ADDR(REGS_AON_CLK_BASE, 0x0060 )
#define REG_AON_CLK_CGM_32K_OUT_CFG         SCI_ADDR(REGS_AON_CLK_BASE, 0x0064 )
#define REG_AON_CLK_CGM_3K2_OUT_CFG         SCI_ADDR(REGS_AON_CLK_BASE, 0x0068 )
#define REG_AON_CLK_CGM_1K_OUT_CFG          SCI_ADDR(REGS_AON_CLK_BASE, 0x006C )
#define REG_AON_CLK_CGM_THM_CFG             SCI_ADDR(REGS_AON_CLK_BASE, 0x0070 )
#define REG_AON_CLK_CGM_CM3_I2C0_CFG        SCI_ADDR(REGS_AON_CLK_BASE, 0x0074 )
#define REG_AON_CLK_CGM_CM3_I2C1_CFG        SCI_ADDR(REGS_AON_CLK_BASE, 0x0078 )
#define REG_AON_CLK_CGM_AON_I2C_CFG         SCI_ADDR(REGS_AON_CLK_BASE, 0x007C )
#define REG_AON_CLK_CGM_AVS_CFG             SCI_ADDR(REGS_AON_CLK_BASE, 0x0080 )
#define REG_AON_CLK_CGM_CA53_DAP_CFG        SCI_ADDR(REGS_AON_CLK_BASE, 0x0084 )
#define REG_AON_CLK_CGM_CA53_DAP_MTCK_CFG   SCI_ADDR(REGS_AON_CLK_BASE, 0x0088 )
#define REG_AON_CLK_CGM_CA53_TS_CFG         SCI_ADDR(REGS_AON_CLK_BASE, 0x008C )
#define REG_AON_CLK_CGM_26M_LVDSDIS_CFG     SCI_ADDR(REGS_AON_CLK_BASE, 0x0090 )
#define REG_AON_CLK_CGM_LVDSDIS_TX_DIG_CFG  SCI_ADDR(REGS_AON_CLK_BASE, 0x0094 )
#define REG_AON_CLK_CGM_DSI_TEST_CFG        SCI_ADDR(REGS_AON_CLK_BASE, 0x0098 )
#define REG_AON_CLK_CGM_CSI_TEST_CFG        SCI_ADDR(REGS_AON_CLK_BASE, 0x009C )
#define REG_AON_CLK_CGM_RFTI_SBI_CFG        SCI_ADDR(REGS_AON_CLK_BASE, 0x00A0 )
#define REG_AON_CLK_CGM_RFTI1_XO_CFG        SCI_ADDR(REGS_AON_CLK_BASE, 0x00A4 )
#define REG_AON_CLK_CGM_RFTI1_LTH_CFG       SCI_ADDR(REGS_AON_CLK_BASE, 0x00A8 )
#define REG_AON_CLK_CGM_RFTI2_XO_CFG        SCI_ADDR(REGS_AON_CLK_BASE, 0x00AC )
#define REG_AON_CLK_CGM_RFTI2_LTH_CFG       SCI_ADDR(REGS_AON_CLK_BASE, 0x00B0 )
#define REG_AON_CLK_CGM_LVDSRF_CALI_CFG     SCI_ADDR(REGS_AON_CLK_BASE, 0x00B4 )
#define REG_AON_CLK_CGM_MDAR_CHK_CFG        SCI_ADDR(REGS_AON_CLK_BASE, 0x00B8 )
#define REG_AON_CLK_CGM_RTC4M0_REF_CFG      SCI_ADDR(REGS_AON_CLK_BASE, 0x00BC )
#define REG_AON_CLK_CGM_RTC4M0_FDK_CFG      SCI_ADDR(REGS_AON_CLK_BASE, 0x00C0 )
#define REG_AON_CLK_CGM_RCO100M_REF_CFG     SCI_ADDR(REGS_AON_CLK_BASE, 0x00C4 )
#define REG_AON_CLK_CGM_RCO100M_FDK_CFG     SCI_ADDR(REGS_AON_CLK_BASE, 0x00C8 )
#define REG_AON_CLK_CGM_DJTAG_TCK_CFG       SCI_ADDR(REGS_AON_CLK_BASE, 0x00CC )
#define REG_AON_CLK_CGM_DAP4_TCK_CFG        SCI_ADDR(REGS_AON_CLK_BASE, 0x00D0 )
#define REG_AON_CLK_CGM_ARM7_AHB_CFG        SCI_ADDR(REGS_AON_CLK_BASE, 0x00D4 )
#define REG_AON_CLK_CGM_CR5_TS_CFG          SCI_ADDR(REGS_AON_CLK_BASE, 0x00D8 )
#define REG_AON_CLK_CGM_TMR2_CFG            SCI_ADDR(REGS_AON_CLK_BASE, 0x00DC )
#define REG_AON_CLK_CGM_DET_32K_CFG         SCI_ADDR(REGS_AON_CLK_BASE, 0x00E0 )
#define REG_AON_CLK_CGM_PMU_CFG             SCI_ADDR(REGS_AON_CLK_BASE, 0x00E4 )
#define REG_AON_CLK_CGM_DEBOUNCE_CFG        SCI_ADDR(REGS_AON_CLK_BASE, 0x00E8 )
#define REG_AON_CLK_CGM_DPHY_REF_CFG        SCI_ADDR(REGS_AON_CLK_BASE, 0x00EC )
#define REG_AON_CLK_CGM_OTG2_REF_CFG        SCI_ADDR(REGS_AON_CLK_BASE, 0x00F0 )
#define REG_AON_CLK_CGM_USB3_REF_CFG        SCI_ADDR(REGS_AON_CLK_BASE, 0x00F4 )
#define REG_AON_CLK_CGM_USB3_SUSPEND_CFG    SCI_ADDR(REGS_AON_CLK_BASE, 0x00F8 )
#define REG_AON_CLK_CGM_HSIC_REF_CFG        SCI_ADDR(REGS_AON_CLK_BASE, 0x00FC )
#define REG_AON_CLK_CGM_CCI_CFG             SCI_ADDR(REGS_AON_CLK_BASE, 0x0100 )
#define REG_AON_CLK_CGM_CA53_BIG_CFG        SCI_ADDR(REGS_AON_CLK_BASE, 0x0104 )
#define REG_AON_CLK_CGM_CA53_LIT_CFG        SCI_ADDR(REGS_AON_CLK_BASE, 0x0108 )
#define REG_AON_CLK_CGM_CSSYS_CFG           SCI_ADDR(REGS_AON_CLK_BASE, 0x010C )
#define REG_AON_CLK_CGM_WCDMA_CFG           SCI_ADDR(REGS_AON_CLK_BASE, 0x0110 )
#define REG_AON_CLK_CGM_RFTI_TX_WD_CFG      SCI_ADDR(REGS_AON_CLK_BASE, 0x0114 )
#define REG_AON_CLK_CGM_RFTI_RX_WD_CFG      SCI_ADDR(REGS_AON_CLK_BASE, 0x0118 )
#define REG_AON_CLK_CGM_W_ZIF_CFG           SCI_ADDR(REGS_AON_CLK_BASE, 0x011C )
#define REG_AON_CLK_CGM_W_SYS_CFG           SCI_ADDR(REGS_AON_CLK_BASE, 0x0120 )
#define REG_AON_CLK_CGM_AP_AXI_CFG          SCI_ADDR(REGS_AON_CLK_BASE, 0x0124 )
#define REG_AON_CLK_CGM_SDIO0_2X_CFG        SCI_ADDR(REGS_AON_CLK_BASE, 0x0128 )
#define REG_AON_CLK_CGM_SDIO0_1X_CFG        SCI_ADDR(REGS_AON_CLK_BASE, 0x012C )
#define REG_AON_CLK_CGM_SDIO1_2X_CFG        SCI_ADDR(REGS_AON_CLK_BASE, 0x0130 )
#define REG_AON_CLK_CGM_SDIO1_1X_CFG        SCI_ADDR(REGS_AON_CLK_BASE, 0x0134 )
#define REG_AON_CLK_CGM_SDIO2_2X_CFG        SCI_ADDR(REGS_AON_CLK_BASE, 0x0138 )
#define REG_AON_CLK_CGM_SDIO2_1X_CFG        SCI_ADDR(REGS_AON_CLK_BASE, 0x013C )
#define REG_AON_CLK_CGM_SDIO2_SLV_C2P_CFG   SCI_ADDR(REGS_AON_CLK_BASE, 0x0140 )
#define REG_AON_CLK_CGM_EMMC_2X_CFG         SCI_ADDR(REGS_AON_CLK_BASE, 0x0144 )
#define REG_AON_CLK_CGM_EMMC_1X_CFG         SCI_ADDR(REGS_AON_CLK_BASE, 0x0148 )
#define REG_AON_CLK_CGM_BIST_128M_CFG       SCI_ADDR(REGS_AON_CLK_BASE, 0x014C )
#define REG_AON_CLK_CGM_BIST_153_6M_CFG     SCI_ADDR(REGS_AON_CLK_BASE, 0x0150 )

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_EMC0_2X_CFG
// Register Offset : 0x0020
// Description     : 
---------------------------------------------------------------------------*/


/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_EMC0_1X_CFG
// Register Offset : 0x0024
// Description     : 
---------------------------------------------------------------------------*/


/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_EMC1_2X_CFG
// Register Offset : 0x0028
// Description     : 
---------------------------------------------------------------------------*/


/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_EMC1_1X_CFG
// Register Offset : 0x002C
// Description     : 
---------------------------------------------------------------------------*/


/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_AON_APB_CFG
// Register Offset : 0x0030
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_AON_APB_DIV(x)                       (((x) & 0x3) << 8)
#define BIT_AON_CLK_CGM_AON_APB_SEL(x)                       (((x) & 0x7))

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_ADI_CFG
// Register Offset : 0x0034
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_ADI_SEL(x)                           (((x) & 0x7))

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_AUX0_CFG
// Register Offset : 0x0038
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_AUX0_DIV(x)                          (((x) & 0xF) << 8)
#define BIT_AON_CLK_CGM_AUX0_SEL(x)                          (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_AUX1_CFG
// Register Offset : 0x003C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_AUX1_DIV(x)                          (((x) & 0xF) << 8)
#define BIT_AON_CLK_CGM_AUX1_SEL(x)                          (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_AUX2_CFG
// Register Offset : 0x0040
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_AUX2_DIV(x)                          (((x) & 0xF) << 8)
#define BIT_AON_CLK_CGM_AUX2_SEL(x)                          (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_PROBE_CFG
// Register Offset : 0x0044
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_PROBE_DIV(x)                         (((x) & 0xF) << 8)
#define BIT_AON_CLK_CGM_PROBE_SEL(x)                         (((x) & 0xF))

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_PWM0_CFG
// Register Offset : 0x0048
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_PWM0_SEL(x)                          (((x) & 0x7))

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_PWM1_CFG
// Register Offset : 0x004C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_PWM1_SEL(x)                          (((x) & 0x7))

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_PWM2_CFG
// Register Offset : 0x0050
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_PWM2_SEL(x)                          (((x) & 0x7))

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_PWM3_CFG
// Register Offset : 0x0054
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_PWM3_SEL(x)                          (((x) & 0x7))

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_EFUSE_CFG
// Register Offset : 0x0058
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_EFUSE_SEL                            BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_UART0_CFG
// Register Offset : 0x005C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_UART0_SEL(x)                         (((x) & 0x7))

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_UART1_CFG
// Register Offset : 0x0060
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_UART1_SEL(x)                         (((x) & 0x7))

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_32K_OUT_CFG
// Register Offset : 0x0064
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_32K_OUT_SEL                          BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_3K2_OUT_CFG
// Register Offset : 0x0068
// Description     : 
---------------------------------------------------------------------------*/


/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_1K_OUT_CFG
// Register Offset : 0x006C
// Description     : 
---------------------------------------------------------------------------*/


/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_THM_CFG
// Register Offset : 0x0070
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_THM_SEL(x)                           (((x) & 0x3))

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_CM3_I2C0_CFG
// Register Offset : 0x0074
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_CM3_I2C0_SEL(x)                      (((x) & 0x7))

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_CM3_I2C1_CFG
// Register Offset : 0x0078
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_CM3_I2C1_SEL(x)                      (((x) & 0x7))

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_AON_I2C_CFG
// Register Offset : 0x007C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_AON_I2C_SEL(x)                       (((x) & 0x7))

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_AVS_CFG
// Register Offset : 0x0080
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_AVS_SEL(x)                           (((x) & 0x3))

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_CA53_DAP_CFG
// Register Offset : 0x0084
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_CA53_DAP_SEL(x)                      (((x) & 0x7))

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_CA53_DAP_MTCK_CFG
// Register Offset : 0x0088
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_CA53_DAP_MTCK_PAD_SEL                BIT(16)

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_CA53_TS_CFG
// Register Offset : 0x008C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_CA53_TS_SEL(x)                       (((x) & 0x3))

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_26M_LVDSDIS_CFG
// Register Offset : 0x0090
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_26M_LVDSDIS_SEL                      BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_LVDSDIS_TX_DIG_CFG
// Register Offset : 0x0094
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_LVDSDIS_TX_DIG_PAD_SEL               BIT(16)

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_DSI_TEST_CFG
// Register Offset : 0x0098
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_DSI_TEST_PAD_SEL                     BIT(16)

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_CSI_TEST_CFG
// Register Offset : 0x009C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_CSI_TEST_PAD_SEL                     BIT(16)

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_RFTI_SBI_CFG
// Register Offset : 0x00A0
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_RFTI_SBI_SEL(x)                      (((x) & 0x3))

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_RFTI1_XO_CFG
// Register Offset : 0x00A4
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_RFTI1_XO_SEL                         BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_RFTI1_LTH_CFG
// Register Offset : 0x00A8
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_RFTI1_LTH_SEL                        BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_RFTI2_XO_CFG
// Register Offset : 0x00AC
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_RFTI2_XO_SEL                         BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_RFTI2_LTH_CFG
// Register Offset : 0x00B0
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_RFTI2_LTH_SEL                        BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_LVDSRF_CALI_CFG
// Register Offset : 0x00B4
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_LVDSRF_CALI_SEL                      BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_MDAR_CHK_CFG
// Register Offset : 0x00B8
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_MDAR_CHK_SEL                         BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_RTC4M0_REF_CFG
// Register Offset : 0x00BC
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_RTC4M0_REF_SEL                       BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_RTC4M0_FDK_CFG
// Register Offset : 0x00C0
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_RTC4M0_FDK_SEL                       BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_RCO100M_REF_CFG
// Register Offset : 0x00C4
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_RCO100M_REF_SEL                      BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_RCO100M_FDK_CFG
// Register Offset : 0x00C8
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_RCO100M_FDK_SEL                      BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_DJTAG_TCK_CFG
// Register Offset : 0x00CC
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_DJTAG_TCK_PAD_SEL                    BIT(16)
#define BIT_AON_CLK_CGM_DJTAG_TCK_SEL(x)                     (((x) & 0x3))

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_DAP4_TCK_CFG
// Register Offset : 0x00D0
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_DAP4_TCK_PAD_SEL                     BIT(16)

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_ARM7_AHB_CFG
// Register Offset : 0x00D4
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_ARM7_AHB_DIV(x)                      (((x) & 0x3) << 8)
#define BIT_AON_CLK_CGM_ARM7_AHB_SEL(x)                      (((x) & 0x7))

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_CR5_TS_CFG
// Register Offset : 0x00D8
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_CR5_TS_SEL(x)                        (((x) & 0x3))

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_TMR2_CFG
// Register Offset : 0x00DC
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_TMR2_SEL(x)                          (((x) & 0x3))

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_DET_32K_CFG
// Register Offset : 0x00E0
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_DET_32K_SEL                          BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_PMU_CFG
// Register Offset : 0x00E4
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_PMU_SEL(x)                           (((x) & 0x3))

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_DEBOUNCE_CFG
// Register Offset : 0x00E8
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_DEBOUNCE_SEL(x)                      (((x) & 0x3))

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_DPHY_REF_CFG
// Register Offset : 0x00EC
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_DPHY_REF_SEL                         BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_OTG2_REF_CFG
// Register Offset : 0x00F0
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_OTG2_REF_SEL                         BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_USB3_REF_CFG
// Register Offset : 0x00F4
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_USB3_REF_SEL(x)                      (((x) & 0x3))

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_USB3_SUSPEND_CFG
// Register Offset : 0x00F8
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_USB3_SUSPEND_SEL                     BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_HSIC_REF_CFG
// Register Offset : 0x00FC
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_HSIC_REF_SEL                         BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_CCI_CFG
// Register Offset : 0x0100
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_CCI_DIV(x)                           (((x) & 0x3) << 8)
#define BIT_AON_CLK_CGM_CCI_SEL(x)                           (((x) & 0x3))

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_CA53_BIG_CFG
// Register Offset : 0x0104
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_CA53_BIG_SEL(x)                      (((x) & 0x7))

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_CA53_LIT_CFG
// Register Offset : 0x0108
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_CA53_LIT_SEL(x)                      (((x) & 0x7))

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_CSSYS_CFG
// Register Offset : 0x010C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_CSSYS_DIV(x)                         (((x) & 0x3) << 8)
#define BIT_AON_CLK_CGM_CSSYS_SEL(x)                         (((x) & 0x3))

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_WCDMA_CFG
// Register Offset : 0x0110
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_WCDMA_SEL                            BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_RFTI_TX_WD_CFG
// Register Offset : 0x0114
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_RFTI_TX_WD_SEL                       BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_RFTI_RX_WD_CFG
// Register Offset : 0x0118
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_RFTI_RX_WD_SEL                       BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_W_ZIF_CFG
// Register Offset : 0x011C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_W_ZIF_SEL                            BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_W_SYS_CFG
// Register Offset : 0x0120
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_W_SYS_SEL                            BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_AP_AXI_CFG
// Register Offset : 0x0124
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_AP_AXI_SEL(x)                        (((x) & 0x3))

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_SDIO0_2X_CFG
// Register Offset : 0x0128
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_SDIO0_2X_DIV(x)                      (((x) & 0xF) << 8)
#define BIT_AON_CLK_CGM_SDIO0_2X_SEL(x)                      (((x) & 0x7))

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_SDIO0_1X_CFG
// Register Offset : 0x012C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_SDIO0_1X_DIV                         BIT(8)

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_SDIO1_2X_CFG
// Register Offset : 0x0130
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_SDIO1_2X_DIV(x)                      (((x) & 0xF) << 8)
#define BIT_AON_CLK_CGM_SDIO1_2X_SEL(x)                      (((x) & 0x7))

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_SDIO1_1X_CFG
// Register Offset : 0x0134
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_SDIO1_1X_DIV                         BIT(8)

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_SDIO2_2X_CFG
// Register Offset : 0x0138
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_SDIO2_2X_DIV(x)                      (((x) & 0xF) << 8)
#define BIT_AON_CLK_CGM_SDIO2_2X_SEL(x)                      (((x) & 0x7))

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_SDIO2_1X_CFG
// Register Offset : 0x013C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_SDIO2_1X_DIV                         BIT(8)

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_SDIO2_SLV_C2P_CFG
// Register Offset : 0x0140
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_SDIO2_SLV_C2P_PAD_SEL                BIT(16)

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_EMMC_2X_CFG
// Register Offset : 0x0144
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_EMMC_2X_DIV(x)                       (((x) & 0xF) << 8)
#define BIT_AON_CLK_CGM_EMMC_2X_SEL(x)                       (((x) & 0x7))

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_EMMC_1X_CFG
// Register Offset : 0x0148
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_EMMC_1X_DIV                          BIT(8)

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_BIST_128M_CFG
// Register Offset : 0x014C
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_BIST_128M_SEL                        BIT(0)

/*---------------------------------------------------------------------------
// Register Name   : REG_AON_CLK_CGM_BIST_153_6M_CFG
// Register Offset : 0x0150
// Description     : 
---------------------------------------------------------------------------*/

#define BIT_AON_CLK_CGM_BIST_153_6M_SEL                      BIT(0)

#endif
