# RISC-V-core
My implementation of RISC-V core in TL-Verilog and SystemVerilog
