{"status": 1, "complete": 1, "list": {"1973167659": {"item_id": "1973167659", "resolved_id": "1973167659", "given_url": "http://anysilicon.com/flipchip-package-overview/", "given_title": "FlipChip Package Overview", "favorite": "0", "status": "1", "time_added": "1511721808", "time_updated": "1613039250", "time_read": "1511780721", "time_favorited": "0", "sort_id": 0, "resolved_title": "FlipChip Package Overview", "resolved_url": "http://anysilicon.com/flipchip-package-overview/", "excerpt": "If you were uncertain about the term “FlipChip” this tutorial will help you better understand what FlipChip packaging technology is all about.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "646", "lang": "en", "time_to_read": 3, "top_image_url": "http://anysilicon.com/wp-content/uploads/2017/11/flipchip-1.png", "tags": {"packaging": {"item_id": "1973167659", "tag": "packaging"}, "semiconductors": {"item_id": "1973167659", "tag": "semiconductors"}}, "image": {"item_id": "1973167659", "src": "http://anysilicon.com/wp-content/uploads/2017/11/flipchip.png", "width": "477", "height": "205"}, "images": {"1": {"item_id": "1973167659", "image_id": "1", "src": "http://anysilicon.com/wp-content/uploads/2017/11/flipchip.png", "width": "477", "height": "205", "credit": "", "caption": ""}, "2": {"item_id": "1973167659", "image_id": "2", "src": "http://anysilicon.com/wp-content/uploads/2017/11/flipchip-process.jpg", "width": "740", "height": "331", "credit": "", "caption": ""}}, "listen_duration_estimate": 250}, "1192439226": {"item_id": "1192439226", "resolved_id": "1192439226", "given_url": "http://asap.asu.edu/asap/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1590068518", "time_updated": "1613039250", "time_read": "1590103532", "time_favorited": "0", "sort_id": 1, "resolved_title": "ASAP7 : 7-nm Predictive PDK Download", "resolved_url": "http://asap.asu.edu/asap/", "excerpt": "The ASAP 7nm Predictive PDK was developed at ASU in collaboration with ARM Research. The PDK is now available on GitHub for free. Please go to https://github.com/The-OpenROAD-Project/asap7", "is_article": "1", "is_index": "1", "has_video": "0", "has_image": "1", "word_count": "158", "lang": "en", "top_image_url": "http://asap.asu.edu/asap/wp-content/uploads/2015/12/social-post-image.jpg", "tags": {"semiconductors": {"item_id": "1192439226", "tag": "semiconductors"}}, "image": {"item_id": "1192439226", "src": "http://asap.asu.edu/asap/wp-content/uploads/2015/11/cropped-arm-asu-upper-bg2.jpg", "width": "1920", "height": "0"}, "images": {"1": {"item_id": "1192439226", "image_id": "1", "src": "http://asap.asu.edu/asap/wp-content/uploads/2015/11/cropped-arm-asu-upper-bg2.jpg", "width": "1920", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 61}, "2738506373": {"item_id": "2738506373", "resolved_id": "2738506373", "given_url": "http://bair.berkeley.edu/blog/2019/09/26/circuits/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638409324", "time_read": "1638409323", "time_favorited": "0", "sort_id": 2, "resolved_title": "Sample Efficient Evolutionary Algorithm for Analog Circuit Design", "resolved_url": "http://bair.berkeley.edu/blog/2019/09/26/circuits/", "excerpt": "In this post, we share some recent promising results regarding the applications of Deep Learning in analog IC design.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2512", "lang": "en", "time_to_read": 11, "top_image_url": "http://bair.berkeley.edu/blogassets/circuits/1.png", "tags": {"semiconductors": {"item_id": "2738506373", "tag": "semiconductors"}}, "authors": {"70602785": {"item_id": "2738506373", "author_id": "70602785", "name": "Daniel Seita", "url": ""}}, "image": {"item_id": "2738506373", "src": "https://bair.berkeley.edu/static/blog/circuits/title_image_v02.svg", "width": "600", "height": "0"}, "images": {"1": {"item_id": "2738506373", "image_id": "1", "src": "https://bair.berkeley.edu/static/blog/circuits/title_image_v02.svg", "width": "600", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "2738506373", "image_id": "2", "src": "https://bair.berkeley.edu/static/blog/circuits/7.png", "width": "600", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "2738506373", "image_id": "3", "src": "https://bair.berkeley.edu/static/blog/circuits/8.png", "width": "600", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "2738506373", "image_id": "4", "src": "https://bair.berkeley.edu/static/blog/circuits/9.png", "width": "500", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 972}, "3493090948": {"item_id": "3493090948", "resolved_id": "1640244049", "given_url": "http://bsim.berkeley.edu/?page=BSIM6_LR", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1656167906", "time_read": "1639221909", "time_favorited": "0", "sort_id": 3, "resolved_title": "BSIM Group", "resolved_url": "http://bsim.berkeley.edu/", "excerpt": "Skip to content The BSIM (Berkeley Short-channel IGFET Model) Group, located in the Department of Electrical Engineering and Computer Sciences (EECS) at the University of California, Berkeley, develops physics-based, accurate, scalable, robust, and predictive MOSFET SPICE models for circuit simulati", "is_article": "0", "is_index": "1", "has_video": "0", "has_image": "0", "word_count": "101", "lang": "en", "tags": {"chip-design": {"item_id": "3493090948", "tag": "chip-design"}, "semiconductors": {"item_id": "3493090948", "tag": "semiconductors"}}, "listen_duration_estimate": 39}, "3724281": {"item_id": "3724281", "resolved_id": "3724281", "given_url": "http://cmosedu.com/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1591811228", "time_updated": "1613039250", "time_read": "1593020569", "time_favorited": "0", "sort_id": 4, "resolved_title": "CMOSedu.com", "resolved_url": "https://cmosedu.com/", "excerpt": "Quick Links: Bad Design, Cadence, Courses, Electric VLSI, HSPICE, LASI, LTspice, MATLAB, Mentor, GDSII and MOSIS, PSpice, Silvaco EDA, Verilog-AMS, Videos, and WinSpice", "is_article": "0", "is_index": "1", "has_video": "0", "has_image": "1", "word_count": "46", "lang": "en", "tags": {"semiconductors": {"item_id": "3724281", "tag": "semiconductors"}}, "image": {"item_id": "3724281", "src": "http://cmosedu.com/jbaker/pictures/book_covers/cv_4th_big.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3724281", "image_id": "1", "src": "http://cmosedu.com/jbaker/pictures/book_covers/cv_4th_big.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3724281", "image_id": "2", "src": "http://cmosedu.com/jbaker/pictures/book_covers/cv2_2nd_big.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 18}, "19758021": {"item_id": "19758021", "resolved_id": "19758021", "given_url": "http://cmosedu.com/cmos1/book.htm", "given_title": "CMOS Circuit Design, Layout, and Simulation", "favorite": "0", "status": "1", "time_added": "1543601635", "time_updated": "1656167906", "time_read": "1567121790", "time_favorited": "0", "sort_id": 5, "resolved_title": "CMOS Circuit Design, Layout, and Simulation, Fourth Edition", "resolved_url": "http://cmosedu.com/cmos1/book.htm", "excerpt": "John Wiley & Sons, July 2019. ISBN 9781119481515 (Errata) Cadence Design System – ubiquitous commercial tools.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "186", "lang": "en", "tags": {"chip-design": {"item_id": "19758021", "tag": "chip-design"}, "semiconductors": {"item_id": "19758021", "tag": "semiconductors"}}, "image": {"item_id": "19758021", "src": "http://cmosedu.com/jbaker/pictures/book_covers/cv_4th_big.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "19758021", "image_id": "1", "src": "http://cmosedu.com/jbaker/pictures/book_covers/cv_4th_big.jpg", "width": "0", "height": "0", "credit": "", "caption": "CMOS Circuit Design, Layout, and Simulation, Fourth Edition"}}, "listen_duration_estimate": 72}, "98624151": {"item_id": "98624151", "resolved_id": "98624151", "given_url": "http://cpudb.stanford.edu/", "given_title": "CPU DB - Looking At 40 Years of Processor Improvements | A complete databas", "favorite": "0", "status": "1", "time_added": "1516813352", "time_updated": "1613039250", "time_read": "1516815941", "time_favorited": "0", "sort_id": 6, "resolved_title": "CPU DB", "resolved_url": "http://cpudb.stanford.edu/", "excerpt": "Welcome to CPU DB, a complete database of processors for researchers and hobbyists alike. You can browse the processor database by manufacturer, processor family, code name, or microarchitecture using the menu above. Or download our data and use it in your research.", "is_article": "0", "is_index": "1", "has_video": "0", "has_image": "1", "word_count": "689", "lang": "", "tags": {"cpus": {"item_id": "98624151", "tag": "cpus"}, "semiconductors": {"item_id": "98624151", "tag": "semiconductors"}}, "image": {"item_id": "98624151", "src": "http://cpudb.stanford.edu/system/manufacturers/logos/000/000/001/small/amd.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "98624151", "image_id": "1", "src": "http://cpudb.stanford.edu/system/manufacturers/logos/000/000/001/small/amd.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "98624151", "image_id": "2", "src": "http://cpudb.stanford.edu/system/manufacturers/logos/000/000/009/small/intel.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "98624151", "image_id": "3", "src": "http://cpudb.stanford.edu/system/manufacturers/logos/000/000/020/small/broadcom.png", "width": "0", "height": "0", "credit": "", "caption": "Processor Families: Broadcom -- Code Names: Zephyr"}, "4": {"item_id": "98624151", "image_id": "4", "src": "http://cpudb.stanford.edu/system/manufacturers/logos/000/000/028/small/centaur.png", "width": "0", "height": "0", "credit": "", "caption": "Processor Families: WinChip -- Microarchitectures: WinChip"}, "5": {"item_id": "98624151", "image_id": "5", "src": "http://cpudb.stanford.edu/system/manufacturers/logos/000/000/002/small/cypress.png", "width": "0", "height": "0", "credit": "", "caption": "Processor Families: Cypress -- Microarchitectures: SPARC"}, "6": {"item_id": "98624151", "image_id": "6", "src": "http://cpudb.stanford.edu/system/manufacturers/logos/000/000/021/small/cyrix.png", "width": "0", "height": "0", "credit": "", "caption": "Processor Families: 486DX 486SLC 5x86 6x86 Cyrix III -- Code Names: M1 M2 Joshua"}, "7": {"item_id": "98624151", "image_id": "7", "src": "http://cpudb.stanford.edu/system/manufacturers/logos/000/000/003/small/dec.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "8": {"item_id": "98624151", "image_id": "8", "src": "http://cpudb.stanford.edu/system/manufacturers/logos/000/000/004/small/fujitsu.png", "width": "0", "height": "0", "credit": "", "caption": "Processor Families: microSPARC II SPARC64 GP SPARC64 V SPARC64 VII TurboSPARC -- Code Names: Swift Zeus Olympus-B Jupiter"}, "9": {"item_id": "98624151", "image_id": "9", "src": "http://cpudb.stanford.edu/system/manufacturers/logos/000/000/022/small/hal.png", "width": "0", "height": "0", "credit": "", "caption": "Processor Families: SPARC64 SPARC64 II --"}, "10": {"item_id": "98624151", "image_id": "10", "src": "http://cpudb.stanford.edu/system/manufacturers/logos/000/000/006/small/hp.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "11": {"item_id": "98624151", "image_id": "11", "src": "http://cpudb.stanford.edu/system/manufacturers/logos/000/000/005/small/hitachi.png", "width": "0", "height": "0", "credit": "", "caption": "Processor Families: harp-1 --"}, "12": {"item_id": "98624151", "image_id": "12", "src": "http://cpudb.stanford.edu/system/manufacturers/logos/000/000/007/small/ibm.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "13": {"item_id": "98624151", "image_id": "13", "src": "http://cpudb.stanford.edu/system/manufacturers/logos/000/000/017/small/mips.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "14": {"item_id": "98624151", "image_id": "14", "src": "http://cpudb.stanford.edu/system/manufacturers/logos/000/000/023/small/mos.png", "width": "0", "height": "0", "credit": "", "caption": "Processor Families: 6502 6510 -- Microarchitectures: 6502 6510"}, "15": {"item_id": "98624151", "image_id": "15", "src": "http://cpudb.stanford.edu/system/manufacturers/logos/000/000/010/small/motorola.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "16": {"item_id": "98624151", "image_id": "16", "src": "http://cpudb.stanford.edu/system/manufacturers/logos/000/000/024/small/nexgen.png", "width": "0", "height": "0", "credit": "", "caption": "Processor Families: Nx586 --"}, "17": {"item_id": "98624151", "image_id": "17", "src": "http://cpudb.stanford.edu/system/manufacturers/logos/000/000/025/small/ross.png", "width": "0", "height": "0", "credit": "", "caption": "Processor Families: hyperSPARC -- Code Names: Colorado 2 Colorado 3 Colorado 1"}, "18": {"item_id": "98624151", "image_id": "18", "src": "http://cpudb.stanford.edu/system/manufacturers/logos/000/000/018/small/sgi.png", "width": "0", "height": "0", "credit": "", "caption": "Processor Families: R12000 R12000A R14000 R14000A -- Microarchitectures: R12000"}, "19": {"item_id": "98624151", "image_id": "19", "src": "http://cpudb.stanford.edu/system/manufacturers/logos/000/000/019/small/sun.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "20": {"item_id": "98624151", "image_id": "20", "src": "http://cpudb.stanford.edu/system/manufacturers/logos/000/000/027/small/wdc.png", "width": "0", "height": "0", "credit": "", "caption": "Processor Families: WDC 65C02 WDC 65816 -- Microarchitectures: 65C02 65816"}, "21": {"item_id": "98624151", "image_id": "21", "src": "http://cpudb.stanford.edu/system/manufacturers/logos/000/000/026/small/zilog.png", "width": "0", "height": "0", "credit": "", "caption": "Processor Families: Z80 Z8000 Z80000 --"}}, "listen_duration_estimate": 267}, "755965715": {"item_id": "755965715", "resolved_id": "755965715", "given_url": "http://danluu.com/2choices-eviction/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638307661", "time_read": "1638307661", "time_favorited": "0", "sort_id": 7, "resolved_title": "Caches: LRU v. random", "resolved_url": "https://danluu.com/2choices-eviction/", "excerpt": "Caches: LRU v. random Once upon a time, my computer architecture professor mentioned that using a random eviction policy for caches really isn't so bad.", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1818", "lang": "", "tags": {"semiconductor-memory": {"item_id": "755965715", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "755965715", "tag": "semiconductors"}}, "image": {"item_id": "755965715", "src": "https://danluu.com/images/2choices-eviction/sandy-bridge-miss.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "755965715", "image_id": "1", "src": "https://danluu.com/images/2choices-eviction/sandy-bridge-miss.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "755965715", "image_id": "2", "src": "https://danluu.com/images/2choices-eviction/sweep-sizes-mean-ratios.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "755965715", "image_id": "3", "src": "https://danluu.com/images/2choices-eviction/sweep-sizes-mean-ratios-l3.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "755965715", "image_id": "4", "src": "https://danluu.com/images/2choices-eviction/sweep-sizes-miss.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "5": {"item_id": "755965715", "image_id": "5", "src": "https://danluu.com/images/2choices-eviction/sweep-sizes-miss-l3.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "6": {"item_id": "755965715", "image_id": "6", "src": "https://danluu.com/images/2choices-eviction/sweep-sizes-mean-ratios-l3-pseudo.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "7": {"item_id": "755965715", "image_id": "7", "src": "https://danluu.com/images/2choices-eviction/sweep-sizes-assocs-mean-ratios.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 704}, "1835787998": {"item_id": "1835787998", "resolved_id": "1835787998", "given_url": "http://developers.arrow.com/api/", "given_title": "http://developers.arrow.com/api/", "favorite": "0", "status": "1", "time_added": "1552226268", "time_updated": "1673901528", "time_read": "1552315214", "time_favorited": "0", "sort_id": 8, "resolved_title": "Arrow API Documentation", "resolved_url": "http://developers.arrow.com/api/", "excerpt": "Introduction Arrow Electronics provides two web-based RESTful API services that allow customers and partners to automate some of the tasks that can be performed on Arrow.com and Verical.", "is_article": "1", "is_index": "1", "has_video": "0", "has_image": "0", "word_count": "375", "lang": "en", "tags": {"apis": {"item_id": "1835787998", "tag": "apis"}, "circuits-electronics": {"item_id": "1835787998", "tag": "circuits-electronics"}, "semiconductors": {"item_id": "1835787998", "tag": "semiconductors"}}, "listen_duration_estimate": 145}, "957740016": {"item_id": "957740016", "resolved_id": "1400350371", "given_url": "http://global.samsungtomorrow.com/eight-major-steps-to-semiconductor-fabrication-part-7-the-metal-interconnect/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1609016455", "time_updated": "1613039250", "time_read": "1609209688", "time_favorited": "0", "sort_id": 9, "resolved_title": "Eight Major Steps to Semiconductor Fabrication, Part 7: The Metal Interconnect", "resolved_url": "https://news.samsung.com/global/eight-major-steps-to-semiconductor-fabrication-part-7-the-metal-interconnect", "excerpt": "In the last part of our series, we went over the thin-film process in which a semiconductor chip gets its electrical properties. But we need to ensure that these electronic elements are well-connected and “powered” so that the appropriate signals can reach where they need to.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "680", "lang": "", "top_image_url": "https://img.global.news.samsung.com/global/wp-content/uploads/2015/06/Semiconductor-Process_Thumb.jpg", "tags": {"semiconductors": {"item_id": "957740016", "tag": "semiconductors"}}, "authors": {"831131": {"item_id": "957740016", "author_id": "831131", "name": "Sort By", "url": ""}}, "image": {"item_id": "957740016", "src": "http://img.global.news.samsung.com/global/wp-content/uploads/2015/06/Semiconductor-Process_Inside_Title-Image.jpg", "width": "828", "height": "368"}, "images": {"1": {"item_id": "957740016", "image_id": "1", "src": "http://img.global.news.samsung.com/global/wp-content/uploads/2015/06/Semiconductor-Process_Inside_Title-Image.jpg", "width": "828", "height": "368", "credit": "", "caption": ""}}, "listen_duration_estimate": 263}, "2823896665": {"item_id": "2823896665", "resolved_id": "2823896665", "given_url": "http://groups.csail.mit.edu/commit/papers/19/ithemal-measurement.pdf", "given_title": "groups.csail.mit.edu/commit/papers/19/ithemal-measurement.pdf", "favorite": "0", "status": "1", "time_added": "1581425007", "time_updated": "1706833159", "time_read": "1581520342", "time_favorited": "0", "sort_id": 10, "resolved_title": "", "resolved_url": "http://groups.csail.mit.edu/commit/papers/19/ithemal-measurement.pdf", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"programming": {"item_id": "2823896665", "tag": "programming"}, "semiconductors": {"item_id": "2823896665", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "29765348": {"item_id": "29765348", "resolved_id": "29765348", "given_url": "http://igoro.com/archive/gallery-of-processor-cache-effects/", "given_title": "Gallery of Processor Cache Effects", "favorite": "0", "status": "1", "time_added": "1689684806", "time_updated": "1689689375", "time_read": "1689689375", "time_favorited": "0", "sort_id": 11, "resolved_title": "Gallery of Processor Cache Effects", "resolved_url": "http://igoro.com/archive/gallery-of-processor-cache-effects/", "excerpt": "Most of my readers will understand that cache is a fast but small type of memory that stores recently accessed memory locations.  This description is reasonably accurate, but the “boring” details of how processor caches work can help a lot when trying to understand program performance.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2496", "lang": "en", "time_to_read": 11, "tags": {"cpus": {"item_id": "29765348", "tag": "cpus"}, "semiconductor-memory": {"item_id": "29765348", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "29765348", "tag": "semiconductors"}}, "authors": {"744533": {"item_id": "29765348", "author_id": "744533", "name": "Igor Ostrovsky", "url": ""}}, "image": {"item_id": "29765348", "src": "http://igoro.com/wordpress/wp-content/uploads/2010/01/image6.png", "width": "483", "height": "291"}, "images": {"1": {"item_id": "29765348", "image_id": "1", "src": "http://igoro.com/wordpress/wp-content/uploads/2010/01/image6.png", "width": "483", "height": "291", "credit": "", "caption": ""}, "2": {"item_id": "29765348", "image_id": "2", "src": "http://igoro.com/wordpress/wp-content/uploads/2010/02/image.png", "width": "483", "height": "291", "credit": "", "caption": ""}, "3": {"item_id": "29765348", "image_id": "3", "src": "http://igoro.com/wordpress/wp-content/uploads/2010/02/image2.png", "width": "289", "height": "73", "credit": "", "caption": ""}, "4": {"item_id": "29765348", "image_id": "4", "src": "http://igoro.com/wordpress/wp-content/uploads/2010/02/image3.png", "width": "582", "height": "299", "credit": "", "caption": ""}, "5": {"item_id": "29765348", "image_id": "5", "src": "http://igoro.com/wordpress/wp-content/uploads/2010/02/assoc_big1.png", "width": "582", "height": "299", "credit": "", "caption": ""}}, "listen_duration_estimate": 966}, "1950533059": {"item_id": "1950533059", "resolved_id": "1950533059", "given_url": "http://news.berkeley.edu/2017/11/03/ultrafast-magnetic-reversal-points-the-way-toward-speedy-low-power-computer-memory/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1509998771", "time_updated": "1613039250", "time_read": "1510044889", "time_favorited": "0", "sort_id": 12, "resolved_title": "Ultrafast magnetic reversal points the way toward speedy, low-power computer memory", "resolved_url": "https://news.berkeley.edu/2017/11/03/ultrafast-magnetic-reversal-points-the-way-toward-speedy-low-power-computer-memory/", "excerpt": "In this schematic of a magnetic memory array, an ultrafast electrical pulse switches a magnetic memory bit.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "739", "lang": "en", "time_to_read": 3, "top_image_url": "https://news.berkeley.edu/wp-content/uploads/2017/11/reversal750.jpg", "tags": {"semiconductors": {"item_id": "1950533059", "tag": "semiconductors"}}, "authors": {"78499833": {"item_id": "1950533059", "author_id": "78499833", "name": "Public Affairs", "url": "mailto:ucbweb@berkeley.edu?subject=RE:%20Ultrafast%20magnetic%20reversal%20points%20the%20way%20toward%20speedy,%20low-power%20computer%20memory"}}, "image": {"item_id": "1950533059", "src": "https://news.berkeley.edu/wp-content/uploads/2017/11/bokor250.jpg", "width": "250", "height": "250"}, "images": {"1": {"item_id": "1950533059", "image_id": "1", "src": "https://news.berkeley.edu/wp-content/uploads/2017/11/bokor250.jpg", "width": "250", "height": "250", "credit": "", "caption": "Jeffrey Bokor"}}, "listen_duration_estimate": 286}, "41176302": {"item_id": "41176302", "resolved_id": "41176302", "given_url": "http://opencircuitdesign.com/magic/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1656167906", "time_read": "1638671655", "time_favorited": "0", "sort_id": 13, "resolved_title": "Magic VLSI", "resolved_url": "http://opencircuitdesign.com/magic/", "excerpt": "", "is_article": "0", "is_index": "1", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"chip-design": {"item_id": "41176302", "tag": "chip-design"}, "semiconductors": {"item_id": "41176302", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "1755625568": {"item_id": "1755625568", "resolved_id": "1755625568", "given_url": "http://rakeshk.crhc.illinois.edu/asplos_17_cam.pdf", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1673814331", "time_read": "1638838815", "time_favorited": "0", "sort_id": 14, "resolved_title": "", "resolved_url": "http://rakeshk.crhc.illinois.edu/asplos_17_cam.pdf", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"chip-design": {"item_id": "1755625568", "tag": "chip-design"}, "cpus": {"item_id": "1755625568", "tag": "cpus"}, "semiconductors": {"item_id": "1755625568", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "1444374332": {"item_id": "1444374332", "resolved_id": "1444374332", "given_url": "http://semiengineering.com/making-waves-in-deep-learning/", "given_title": "Semiconductor Engineering .:. Making Waves In Deep Learning", "favorite": "0", "status": "1", "time_added": "1476308541", "time_updated": "1638708872", "time_read": "1476313324", "time_favorited": "0", "sort_id": 15, "resolved_title": "Making Waves In Deep Learning", "resolved_url": "https://semiengineering.com/making-waves-in-deep-learning/", "excerpt": "A little more than two and a half years ago I wrote Making Waves in Low-Power Design, an article about a company (at the time) called Wave Semiconductor.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "710", "lang": "", "top_image_url": "http://semiengineering.com/wp-content/uploads/2016/10/Wave_Chip.png", "tags": {"deep-learning": {"item_id": "1444374332", "tag": "deep-learning"}, "gpus": {"item_id": "1444374332", "tag": "gpus"}, "semiconductors": {"item_id": "1444374332", "tag": "semiconductors"}}, "authors": {"79059418": {"item_id": "1444374332", "author_id": "79059418", "name": "Barry Pangrle", "url": "https://semiengineering.com/author/barry-pangrle/"}}, "image": {"item_id": "1444374332", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2016/10/Wave_Chip.png", "width": "824", "height": "828"}, "images": {"1": {"item_id": "1444374332", "image_id": "1", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2016/10/Wave_Chip.png", "width": "824", "height": "828", "credit": "", "caption": ""}, "2": {"item_id": "1444374332", "image_id": "2", "src": "https://i2.wp.com/semiengineering.com/wp-content/uploads/2016/10/Wave_PE_Cluster.png", "width": "1034", "height": "422", "credit": "", "caption": ""}, "3": {"item_id": "1444374332", "image_id": "3", "src": "https://i1.wp.com/semiengineering.com/wp-content/uploads/2016/10/Wave_Flow.png", "width": "1241", "height": "695", "credit": "", "caption": ""}}, "listen_duration_estimate": 275}, "854534994": {"item_id": "854534994", "resolved_id": "854534994", "given_url": "http://spectrum.ieee.org/tech-talk/semiconductors/design/how-to-make-multicore-chips-faster-more-efficient", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1706833159", "time_read": "1639001888", "time_favorited": "0", "sort_id": 16, "resolved_title": "Full Page Reload", "resolved_url": "http://spectrum.ieee.org/tech-talk/semiconductors/design/how-to-make-multicore-chips-faster-more-efficient", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"chip-design": {"item_id": "854534994", "tag": "chip-design"}, "programming": {"item_id": "854534994", "tag": "programming"}, "semiconductors": {"item_id": "854534994", "tag": "semiconductors"}}, "domain_metadata": {"name": "IEEE", "logo": "https://logo.clearbit.com/ieee.org?size=800", "greyscale_logo": "https://logo.clearbit.com/ieee.org?size=800&greyscale=true"}, "listen_duration_estimate": 0}, "730442774": {"item_id": "730442774", "resolved_id": "730442774", "given_url": "http://www.adapteva.com/andreas-blog/semiconductor-economics-101/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638826570", "time_read": "1638826570", "time_favorited": "0", "sort_id": 17, "resolved_title": "An Introduction to Semiconductor Economics", "resolved_url": "https://www.adapteva.com/andreas-blog/semiconductor-economics-101/", "excerpt": "This blog post is in response to a recent topic on the Parallella forum regarding Adapteva’s chip cost efficiency (GFLOPS/$): [forum discussion thread]. Let’s start by exploring how much money it costs to design modern chips.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1914", "lang": "en", "time_to_read": 9, "top_image_url": "https://www.adapteva.com/wp-content/uploads/chips_tux1.jpg", "tags": {"finance": {"item_id": "730442774", "tag": "finance"}, "semiconductors": {"item_id": "730442774", "tag": "semiconductors"}}, "authors": {"132623712": {"item_id": "730442774", "author_id": "132623712", "name": "Andreas Olofsson", "url": "https://www.adapteva.com/author/aolofsson/"}}, "image": {"item_id": "730442774", "src": "https://www.adapteva.com/wp-content/uploads/chips_tux1.jpg", "width": "600", "height": "400"}, "images": {"1": {"item_id": "730442774", "image_id": "1", "src": "https://www.adapteva.com/wp-content/uploads/chips_tux1.jpg", "width": "600", "height": "400", "credit": "", "caption": ""}}, "listen_duration_estimate": 741}, "735160871": {"item_id": "735160871", "resolved_id": "735153264", "given_url": "http://www.anandtech.com/print/8223/an-introduction-to-semiconductor-physics-technology-and-industry", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638370278", "time_read": "1638370278", "time_favorited": "0", "sort_id": 18, "resolved_title": "An Introduction to Semiconductor Physics, Technology, and Industry", "resolved_url": "https://www.anandtech.com/show/8223/an-introduction-to-semiconductor-physics-technology-and-industry", "excerpt": "I must confess that until recently, I wasn’t well-versed in semiconductor physics or technology. While it’s rather easy to understand what a transistor does and some of the terminology thrown around, going deeper was tough.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "9547", "lang": "en", "time_to_read": 43, "top_image_url": "https://images.anandtech.com/doci/8223/a7_678x452.png", "tags": {"physics": {"item_id": "735160871", "tag": "physics"}, "semiconductors": {"item_id": "735160871", "tag": "semiconductors"}}, "authors": {"76076212": {"item_id": "735160871", "author_id": "76076212", "name": "Joshua Ho", "url": "https://www.anandtech.com/Author/161"}}, "image": {"item_id": "735160871", "src": "https://images.anandtech.com/doci/8223/300px-Bandgap_in_semiconductor.svg.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "735160871", "image_id": "1", "src": "https://images.anandtech.com/doci/8223/300px-Bandgap_in_semiconductor.svg.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "735160871", "image_id": "2", "src": "https://images.anandtech.com/doci/8223/Band_filling_diagram.svg.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "735160871", "image_id": "3", "src": "https://images.anandtech.com/doci/8223/Pn-junction-equilibrium-graphs.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "735160871", "image_id": "4", "src": "https://images.anandtech.com/doci/8223/PN_band_575px.gif", "width": "0", "height": "0", "credit": "", "caption": ""}, "5": {"item_id": "735160871", "image_id": "5", "src": "https://images.anandtech.com/doci/8223/MOSFET_junction_structure.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "6": {"item_id": "735160871", "image_id": "6", "src": "https://images.anandtech.com/doci/8223/MOSFET_functioning_body.svg.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "7": {"item_id": "735160871", "image_id": "7", "src": "https://images.anandtech.com/doci/8223/Semiconductor_band-bending.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "8": {"item_id": "735160871", "image_id": "8", "src": "https://images.anandtech.com/doci/8223/613px-MOSFET_functioning.svg.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "9": {"item_id": "735160871", "image_id": "9", "src": "https://images.anandtech.com/doci/8223/Inversion_with_source-body_bias.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "10": {"item_id": "735160871", "image_id": "10", "src": "https://images.anandtech.com/doci/8223/4.48.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "11": {"item_id": "735160871", "image_id": "11", "src": "https://images.anandtech.com/doci/8223/Lithography3.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "12": {"item_id": "735160871", "image_id": "12", "src": "https://images.anandtech.com/doci/8223/CMOS1.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "13": {"item_id": "735160871", "image_id": "13", "src": "https://images.anandtech.com/doci/8223/CMOS2.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "14": {"item_id": "735160871", "image_id": "14", "src": "https://images.anandtech.com/doci/8223/CMOS3.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "15": {"item_id": "735160871", "image_id": "15", "src": "https://images.anandtech.com/doci/8223/CMOS4.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "16": {"item_id": "735160871", "image_id": "16", "src": "https://images.anandtech.com/doci/8223/550px-Cmos-chip_structure_in_2000s_%28en%29.svg.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "17": {"item_id": "735160871", "image_id": "17", "src": "https://images.anandtech.com/doci/8223/Lithography_Wavelength_vs_Resolution.PNG", "width": "0", "height": "0", "credit": "", "caption": ""}, "18": {"item_id": "735160871", "image_id": "18", "src": "https://images.anandtech.com/doci/8223/Photon_Energy_vs_Resolution.PNG", "width": "0", "height": "0", "credit": "", "caption": ""}, "19": {"item_id": "735160871", "image_id": "19", "src": "https://images.anandtech.com/doci/8223/special_img08_575px.gif", "width": "0", "height": "0", "credit": "", "caption": ""}, "20": {"item_id": "735160871", "image_id": "20", "src": "https://images.anandtech.com/doci/8223/1691_fig1.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "21": {"item_id": "735160871", "image_id": "21", "src": "https://images.anandtech.com/doci/8223/011002_1_1.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "22": {"item_id": "735160871", "image_id": "22", "src": "https://images.anandtech.com/doci/8223/PSM.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "23": {"item_id": "735160871", "image_id": "23", "src": "https://images.anandtech.com/doci/8223/Optical_proximity_correction.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "24": {"item_id": "735160871", "image_id": "24", "src": "https://images.anandtech.com/doci/8223/preview_html_2a445a89.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "25": {"item_id": "735160871", "image_id": "25", "src": "https://images.anandtech.com/doci/8223/BASICS_figure_575px.gif", "width": "0", "height": "0", "credit": "", "caption": ""}, "26": {"item_id": "735160871", "image_id": "26", "src": "https://images.anandtech.com/reviews/cpu/intel/90nm/strainedbefore.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "27": {"item_id": "735160871", "image_id": "27", "src": "https://images.anandtech.com/reviews/cpu/intel/90nm/strainedafter.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "28": {"item_id": "735160871", "image_id": "28", "src": "https://images.anandtech.com/reviews/cpu/intel/45nm/hkmg.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "29": {"item_id": "735160871", "image_id": "29", "src": "https://images.anandtech.com/doci/4313/22nmsm.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "30": {"item_id": "735160871", "image_id": "30", "src": "https://images.anandtech.com/doci/8223/Particle_buried_under_multilayer.PNG", "width": "0", "height": "0", "credit": "", "caption": ""}, "31": {"item_id": "735160871", "image_id": "31", "src": "https://images.anandtech.com/doci/8223/NanotechNanoImprintImage1_575px.gif", "width": "0", "height": "0", "credit": "", "caption": ""}, "32": {"item_id": "735160871", "image_id": "32", "src": "https://images.anandtech.com/doci/8223/105353-1.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "33": {"item_id": "735160871", "image_id": "33", "src": "https://images.anandtech.com/doci/8223/large_575px.gif", "width": "0", "height": "0", "credit": "", "caption": ""}, "34": {"item_id": "735160871", "image_id": "34", "src": "https://images.anandtech.com/doci/8223/TFET_lateral_structure.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "AnandTech", "logo": "https://logo.clearbit.com/anandtech.com?size=800", "greyscale_logo": "https://logo.clearbit.com/anandtech.com?size=800&greyscale=true"}, "listen_duration_estimate": 3696}, "929047912": {"item_id": "929047912", "resolved_id": "929047912", "given_url": "http://www.antenna-theory.com/m/index.php", "given_title": "The Antenna Theory Website", "favorite": "0", "status": "1", "time_added": "1586099828", "time_updated": "1613039250", "time_read": "1587086132", "time_favorited": "0", "sort_id": 19, "resolved_title": "Welcome to Antenna-Theory.com!", "resolved_url": "http://www.antenna-theory.com/m/index.php", "excerpt": "Welcome to Antenna-Theory.", "is_article": "0", "is_index": "1", "has_video": "0", "has_image": "0", "word_count": "463", "lang": "", "tags": {"semiconductors": {"item_id": "929047912", "tag": "semiconductors"}}, "authors": {"56094542": {"item_id": "929047912", "author_id": "56094542", "name": "Pete Bevelacqua", "url": ""}}, "listen_duration_estimate": 179}, "3249377590": {"item_id": "3249377590", "resolved_id": "0", "given_url": "http://www.chipbond.com.tw/eng_service_04_01.aspx", "given_title": "Chipbond Website", "favorite": "0", "status": "1", "time_added": "1612552802", "time_updated": "1613039250", "time_read": "1612553192", "time_favorited": "0", "sort_id": 20, "tags": {"semiconductors": {"item_id": "3249377590", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "6710863": {"item_id": "6710863", "resolved_id": "6710863", "given_url": "http://www.cnf.cornell.edu/cnf_spie9.html", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638370339", "time_read": "1638370339", "time_favorited": "0", "sort_id": 21, "resolved_title": "", "resolved_url": "http://www.cnf.cornell.edu/cnf_spie9.html", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"books": {"item_id": "6710863", "tag": "books"}, "semiconductors": {"item_id": "6710863", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "846298755": {"item_id": "846298755", "resolved_id": "846298755", "given_url": "http://www.eetimes.com/document.asp?doc_id=1325690", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638829119", "time_read": "1638829119", "time_favorited": "0", "sort_id": 22, "resolved_title": "NeuroMem IC Matches Patterns, Sees All, Knows All | EE Times", "resolved_url": "http://www.eetimes.com/document.asp?doc_id=1325690", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "top_image_url": "http://m.eet.com/images/eetimes/2015/02/1325690/personal-identification_366.png", "tags": {"semiconductor-memory": {"item_id": "846298755", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "846298755", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "7092655": {"item_id": "7092655", "resolved_id": "7092655", "given_url": "http://www.gpleda.org/", "given_title": "gplEDA Homepage", "favorite": "0", "status": "1", "time_added": "1524711125", "time_updated": "1656167906", "time_read": "1525624573", "time_favorited": "0", "sort_id": 23, "resolved_title": "gplEDA Homepage", "resolved_url": "http://www.gpleda.org/", "excerpt": "This site is all about the combination of GPL and EDA.", "is_article": "0", "is_index": "1", "has_video": "0", "has_image": "0", "word_count": "91", "lang": "en", "tags": {"chip-design": {"item_id": "7092655", "tag": "chip-design"}, "semiconductors": {"item_id": "7092655", "tag": "semiconductors"}}, "listen_duration_estimate": 35}, "979832273": {"item_id": "979832273", "resolved_id": "979832273", "given_url": "http://www.isine.com/DieYieldCalculator.html", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638829133", "time_read": "1638829134", "time_favorited": "0", "sort_id": 24, "resolved_title": "Die Yield Calculator", "resolved_url": "http://www.isine.com/DieYieldCalculator.html", "excerpt": "iSine DIE YIELD CALCULATOR iSine is your complete resource for ASIC design - from concept to manufacturing and testing. We have expertise in system architecture, VHDL, Verilog, gate arrays, mixed signal, full custom analog, digital, high-voltage and low-power designs.", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "63", "lang": "en", "tags": {"semiconductors": {"item_id": "979832273", "tag": "semiconductors"}}, "listen_duration_estimate": 24}, "3229670747": {"item_id": "3229670747", "resolved_id": "3229670747", "given_url": "http://www.isine.com/resources/die-yield-calculator", "given_title": "Die Yield Calculator | iSine Analog, Digital & Mixed Signal IC Solutions", "favorite": "0", "status": "1", "time_added": "1610662581", "time_updated": "1613039250", "time_read": "1610731382", "time_favorited": "0", "sort_id": 25, "resolved_title": "DIE YIELD CALCULATOR", "resolved_url": "https://isine.com/resources/die-yield-calculator/", "excerpt": "Use this online calculator to figure out die yield using Murphy's model. You'll need to know the die size, wafer diameter, and defect density. iSine is your complete resource for ASIC design - from concept to manufacturing and testing.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "111", "lang": "en", "top_image_url": "https://isine.com/wp-content/uploads/2021/12/wafer-1.jpg", "tags": {"chip-design": {"item_id": "3229670747", "tag": "chip-design"}, "semiconductors": {"item_id": "3229670747", "tag": "semiconductors"}}, "image": {"item_id": "3229670747", "src": "https://isine.com/wp-content/uploads/2021/12/wafer-1.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3229670747", "image_id": "1", "src": "https://isine.com/wp-content/uploads/2021/12/wafer-1.jpg", "width": "0", "height": "0", "credit": "", "caption": "DIE YIELD CALCULATOR"}}, "listen_duration_estimate": 43}, "1639834651": {"item_id": "1639834651", "resolved_id": "1639834651", "given_url": "http://www.mckinsey.com/industries/high-tech/our-insights/moneyball-for-engineers-what-the-semiconductor-industry-can-learn-from-sports", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638225234", "time_updated": "1658156590", "time_read": "1658156564", "time_favorited": "0", "sort_id": 26, "resolved_title": "", "resolved_url": "http://www.mckinsey.com/industries/high-tech/our-insights/moneyball-for-engineers-what-the-semiconductor-industry-can-learn-from-sports", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"prodmgmt": {"item_id": "1639834651", "tag": "prodmgmt"}, "risk": {"item_id": "1639834651", "tag": "risk"}, "semiconductors": {"item_id": "1639834651", "tag": "semiconductors"}, "sports": {"item_id": "1639834651", "tag": "sports"}}, "domain_metadata": {"name": "McKinsey & Company", "logo": "https://logo.clearbit.com/mckinsey.com?size=800", "greyscale_logo": "https://logo.clearbit.com/mckinsey.com?size=800&greyscale=true"}, "listen_duration_estimate": 0}, "2378284025": {"item_id": "2378284025", "resolved_id": "2378284025", "given_url": "http://www.nangate.com/?page_id=2325", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1656167906", "time_read": "1639221951", "time_favorited": "0", "sort_id": 27, "resolved_title": "NanGate FreePDK45 Open Cell Library", "resolved_url": "http://www.nangate.com/?page_id=2325", "excerpt": "The NanGate 45nm Open Cell Library is an open-source, standard-cell library provided for the purposes of testing and exploring EDA flows. NanGate has developed and donated this library to Si2.org for open use.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "298", "lang": "en", "top_image_url": "http://www.nangate.com/wp-content/themes/nanskin/img/stories/Partners/si2.jpg", "tags": {"chip-design": {"item_id": "2378284025", "tag": "chip-design"}, "semiconductors": {"item_id": "2378284025", "tag": "semiconductors"}}, "image": {"item_id": "2378284025", "src": "http://www.nangate.com/wp-content/themes/nanskin/img/stories/Partners/si2.jpg", "width": "107", "height": "68"}, "images": {"1": {"item_id": "2378284025", "image_id": "1", "src": "http://www.nangate.com/wp-content/themes/nanskin/img/stories/Partners/si2.jpg", "width": "107", "height": "68", "credit": "", "caption": ""}, "2": {"item_id": "2378284025", "image_id": "2", "src": "http://www.nangate.com/wp-content/themes/nanskin/img/stories/sdffrs_opencelllibrary.jpg", "width": "393", "height": "101", "credit": "", "caption": ""}}, "listen_duration_estimate": 115}, "832206533": {"item_id": "832206533", "resolved_id": "832206533", "given_url": "http://www.nangate.com/?page_id=2328", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1656167906", "time_read": "1638561431", "time_favorited": "0", "sort_id": 28, "resolved_title": "NanGate FreePDK15 Open Cell Library", "resolved_url": "http://www.nangate.com/?page_id=2328", "excerpt": "The NanGate 15nm Open Cell Library is a generic open-source, standard-cell library provided for the purposes of researching, testing, and exploring EDA flows. This library is purposely non-manufacturable.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "828", "lang": "en", "time_to_read": 4, "top_image_url": "http://www.nangate.com/wp-content/uploads/2014/05/XOR2_X1-241x300.png", "tags": {"chip-design": {"item_id": "832206533", "tag": "chip-design"}, "semiconductors": {"item_id": "832206533", "tag": "semiconductors"}}, "image": {"item_id": "832206533", "src": "http://www.nangate.com/wp-content/uploads/2014/05/XOR2_X1.png", "width": "241", "height": "300"}, "images": {"1": {"item_id": "832206533", "image_id": "1", "src": "http://www.nangate.com/wp-content/uploads/2014/05/XOR2_X1.png", "width": "241", "height": "300", "credit": "", "caption": ""}, "2": {"item_id": "832206533", "image_id": "2", "src": "http://www.nangate.com/wp-content/uploads/2014/05/ufrgs_cor1-300x228.png", "width": "300", "height": "228", "credit": "", "caption": ""}}, "listen_duration_estimate": 321}, "1441882789": {"item_id": "1441882789", "resolved_id": "1441882789", "given_url": "http://www.nextplatform.com/2016/10/10/memory-next-platform/", "given_title": "Memory is the Next Platform", "favorite": "0", "status": "1", "time_added": "1476122322", "time_updated": "1638708872", "time_read": "1476135379", "time_favorited": "0", "sort_id": 29, "resolved_title": "Memory is the Next Platform", "resolved_url": "https://www.nextplatform.com/2016/10/10/memory-next-platform/", "excerpt": "A new crop of applications is driving the market along some unexpected routes, in some cases bypassing the processor as the landmark for performance and efficiency.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1211", "lang": "en", "time_to_read": 6, "amp_url": "https://www.nextplatform.com/2016/10/10/memory-next-platform/amp/", "top_image_url": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2015/11/legos_oh.jpg", "tags": {"gpus": {"item_id": "1441882789", "tag": "gpus"}, "semiconductors": {"item_id": "1441882789", "tag": "semiconductors"}}, "authors": {"58691955": {"item_id": "1441882789", "author_id": "58691955", "name": "Nicole Hemsoth", "url": "https://www.nextplatform.com/author/nicole/"}}, "image": {"item_id": "1441882789", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2015/11/legos_oh.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "1441882789", "image_id": "1", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2015/11/legos_oh.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "1441882789", "image_id": "2", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2016/10/HMC_slide.jpg", "width": "980", "height": "735", "credit": "", "caption": ""}, "3": {"item_id": "1441882789", "image_id": "3", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2016/10/HMCgraph.png", "width": "680", "height": "807", "credit": "", "caption": ""}}, "listen_duration_estimate": 469}, "3281385866": {"item_id": "3281385866", "resolved_id": "3281385866", "given_url": "http://www.nextplatform.com/2021/03/15/the-third-time-charm-of-amds-milan-epyc-processors/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1615822134", "time_updated": "1615829873", "time_read": "1615829872", "time_favorited": "0", "sort_id": 30, "resolved_title": "The Third Time Charm Of AMD’s Milan Epyc Processors", "resolved_url": "https://www.nextplatform.com/2021/03/15/the-third-time-charm-of-amds-milan-epyc-processors/", "excerpt": "With every passing year, as AMD first talked about its plans to re-enter the server processor arena and give Intel some real, much needed, and very direct competition and then delivered again and again on its processor roadmap, it has gotten easier and easier to justify spending at least some of the", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2694", "lang": "en", "time_to_read": 12, "amp_url": "https://www.nextplatform.com/2021/03/15/the-third-time-charm-of-amds-milan-epyc-processors/amp/", "top_image_url": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2021/03/amd-milan-epyc-logo.jpg", "tags": {"cpus": {"item_id": "3281385866", "tag": "cpus"}, "semiconductors": {"item_id": "3281385866", "tag": "semiconductors"}}, "authors": {"80709507": {"item_id": "3281385866", "author_id": "80709507", "name": "Timothy Prickett Morgan", "url": "https://www.nextplatform.com/author/tpmn/"}}, "image": {"item_id": "3281385866", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2021/03/amd-milan-epyc-logo-1030x438.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3281385866", "image_id": "1", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2021/03/amd-milan-epyc-logo-1030x438.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3281385866", "image_id": "2", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2021/03/amd-milan-epyc-quick-compare.jpg", "width": "996", "height": "444", "credit": "", "caption": ""}, "3": {"item_id": "3281385866", "image_id": "3", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2021/03/amd-milan-epyc-at-a-glance.jpg", "width": "1039", "height": "465", "credit": "", "caption": ""}, "4": {"item_id": "3281385866", "image_id": "4", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2021/03/amd-milan-epyc-positioning.jpg", "width": "650", "height": "428", "credit": "", "caption": ""}, "5": {"item_id": "3281385866", "image_id": "5", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2021/03/amd-milan-epyc-sku-table.jpg", "width": "623", "height": "424", "credit": "", "caption": ""}, "6": {"item_id": "3281385866", "image_id": "6", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2021/03/amd-milan-epyc-prior-chips.jpg", "width": "623", "height": "1012", "credit": "", "caption": ""}}, "listen_duration_estimate": 1043}, "1122601037": {"item_id": "1122601037", "resolved_id": "1122601037", "given_url": "http://www.paripath.com/blog/characterization-blog/comparing-nldm-and-ccs-delay-models", "given_title": "Comparing NLDM And CCS delay models - Paripath - improving sign-off", "favorite": "0", "status": "1", "time_added": "1507844131", "time_updated": "1656167906", "time_read": "1508345069", "time_favorited": "0", "sort_id": 31, "resolved_title": "Comparing NLDM And CCS delay models", "resolved_url": "https://www.paripath.com/blog/characterization-blog/comparing-nldm-and-ccs-delay-models", "excerpt": "A timing model consists of driver model, net model and a receiver model.", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "613", "lang": "en", "time_to_read": 3, "top_image_url": "https://lh4.googleusercontent.com/cjAAhTjY-u9MRcjDEoD1SCt7mmDCWEAF6mRnT8tBImWrnYFMrDiLDfnZRi2ndCAbSF9eqA=w16383", "tags": {"chip-design": {"item_id": "1122601037", "tag": "chip-design"}, "semiconductors": {"item_id": "1122601037", "tag": "semiconductors"}}, "image": {"item_id": "1122601037", "src": "https://lh4.googleusercontent.com/DP6jRVrQNisU5IFMDDurQ-DbbadBNUFxANT0PDy4MWtlhYyr6ekjMOEJRnEQmTFZ03QSRkE9zPx84wy1QUcfpShYmpyPfF8mzjx0LoBcA9A=w1280", "width": "0", "height": "0"}, "images": {"1": {"item_id": "1122601037", "image_id": "1", "src": "https://lh4.googleusercontent.com/DP6jRVrQNisU5IFMDDurQ-DbbadBNUFxANT0PDy4MWtlhYyr6ekjMOEJRnEQmTFZ03QSRkE9zPx84wy1QUcfpShYmpyPfF8mzjx0LoBcA9A=w1280", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "1122601037", "image_id": "2", "src": "https://lh5.googleusercontent.com/vzr6dLEsRQqtRkrZcFqtTb4QwQ9yLpWWb8eLUfB4h_ehwStm9x6gipH1VMgCpmpd4-DvZzGrM4V8qNx59dXOgHNDtUzcbts0bJof0cqbbbM=w1280", "width": "0", "height": "0", "credit": "", "caption": "Figure: NLDM driver model characterization"}, "3": {"item_id": "1122601037", "image_id": "3", "src": "https://lh5.googleusercontent.com/DLrxyTzosi-vJSkhDAAyG8izWbkKQ7QITxwS8w5s2lkqOzKjzW4TI-6QgbLivw1qy4ikKHrIqfPYYhIjjffF0tRM3kH36yBZeoS2UEgHVRo=w1280", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "1122601037", "image_id": "4", "src": "https://lh3.googleusercontent.com/yh_NFPdT39wVCAb72tx0KApMyZMIy-r_CU9nOsZ-a0m6mtEa24gX7guJVnk5B4vzbVRH_tVWTf9kAJwaZvKQYZTzzufz3fsguoB2idsvoT4=w1280", "width": "0", "height": "0", "credit": "", "caption": ""}, "5": {"item_id": "1122601037", "image_id": "5", "src": "https://lh5.googleusercontent.com/_hdu8dAGnirZNVdHnJ57q-4djwVoXbYEo2gBS_3eI9YrgDefYb6X8qloIAeL4OBlIqKnkWwU_pKRpbZG5HYVI5n_Qw2EQuhMxOJUXlvD46Q=w1280", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 237}, "3644176919": {"item_id": "3644176919", "resolved_id": "0", "given_url": "http://www.semiconductor-today.com/news_items/2022/jun/gansystems-200622.shtml", "given_title": "GaN Systems Cup 2022 design competition underway", "favorite": "0", "status": "1", "time_added": "1655759352", "time_updated": "1655772440", "time_read": "1655772439", "time_favorited": "0", "sort_id": 32, "tags": {"gallium-arsenide": {"item_id": "3644176919", "tag": "gallium-arsenide"}, "semiconductors": {"item_id": "3644176919", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3578870982": {"item_id": "3578870982", "resolved_id": "0", "given_url": "http://www.semiconductor-today.com/news_items/2022/mar/sandia-210322.shtml", "given_title": "Sandia reports GaN diode with record 6.4kV breakdown ultrafast devices step", "favorite": "0", "status": "1", "time_added": "1647886560", "time_updated": "1654560239", "time_read": "1647895025", "time_favorited": "0", "sort_id": 33, "tags": {"gallium-nitride": {"item_id": "3578870982", "tag": "gallium-nitride"}, "semiconductors": {"item_id": "3578870982", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "1658046061": {"item_id": "1658046061", "resolved_id": "1658046061", "given_url": "http://www.silabs.com/whitepapers/wireless-protocols", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638829333", "time_read": "1638409319", "time_favorited": "0", "sort_id": 34, "resolved_title": "Whitepapers", "resolved_url": "http://www.silabs.com/whitepapers/wireless-protocols", "excerpt": "Review whitepapers written by our expert engineers to help you understand new concepts or implement best practices in your product design and development.", "is_article": "0", "is_index": "1", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"circuits-electronics": {"item_id": "1658046061", "tag": "circuits-electronics"}, "semiconductors": {"item_id": "1658046061", "tag": "semiconductors"}}, "authors": {"3030272": {"item_id": "1658046061", "author_id": "3030272", "name": "Part", "url": ""}}, "listen_duration_estimate": 0}, "1739005491": {"item_id": "1739005491", "resolved_id": "1739005491", "given_url": "http://www.silicon-edge.co.uk/j/index.php/resources/die-per-wafer", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638561494", "time_read": "1638561493", "time_favorited": "0", "sort_id": 35, "resolved_title": "Die-Per-Wafer Estimator", "resolved_url": "https://www.silicon-edge.co.uk/j/index.php/resources/die-per-wafer", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"semiconductors": {"item_id": "1739005491", "tag": "semiconductors"}}, "authors": {"371030": {"item_id": "1739005491", "author_id": "371030", "name": "Super User", "url": ""}}, "listen_duration_estimate": 0}, "2666356959": {"item_id": "2666356959", "resolved_id": "2666356959", "given_url": "http://www.spectrum-soft.com/download/download.shtm", "given_title": "After 36 years as a paid product, the Micro-Cap Circuit Simulator is now fr", "favorite": "0", "status": "1", "time_added": "1578658238", "time_updated": "1706833159", "time_read": "1582142817", "time_favorited": "0", "sort_id": 36, "resolved_title": "Micro-Cap User Downloads", "resolved_url": "http://www.spectrum-soft.com/download/download.shtm", "excerpt": "Micro-Cap 10, 11, and 12 are now free and require no key. You can download the full CD or the executable only. Japanese Version The Micro-Cap manuals and Brochures require the Acrobat Reader in order to read them.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "373", "lang": "en", "tags": {"programming": {"item_id": "2666356959", "tag": "programming"}, "semiconductors": {"item_id": "2666356959", "tag": "semiconductors"}}, "image": {"item_id": "2666356959", "src": "http://www.spectrum-soft.com/headers/usersection.gif", "width": "0", "height": "0"}, "images": {"1": {"item_id": "2666356959", "image_id": "1", "src": "http://www.spectrum-soft.com/headers/usersection.gif", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 144}, "380250788": {"item_id": "380250788", "resolved_id": "382976099", "given_url": "http://yosefk.com/blog/how-fpgas-work-and-why-youll-buy-one.html", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1706631486", "time_read": "1638370487", "time_favorited": "0", "sort_id": 37, "resolved_title": "How FPGAs work, and why you'll buy one", "resolved_url": "https://www.EmbeddedRelated.com/showarticle/195.php", "excerpt": "Today, pretty much everyone has a CPU, a DSP and a GPU, buried somewhere in their PC, phone, car, etc. Most don't know or care that they bought any of these, but they did.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "4284", "lang": "en", "time_to_read": 19, "tags": {"fpgas": {"item_id": "380250788", "tag": "fpgas"}, "semiconductors": {"item_id": "380250788", "tag": "semiconductors"}}, "image": {"item_id": "380250788", "src": "https://www.embeddedrelated.com/new2/blogimages/95338/lut3.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "380250788", "image_id": "1", "src": "https://www.embeddedrelated.com/new2/blogimages/95338/lut3.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "380250788", "image_id": "2", "src": "https://www.embeddedrelated.com/new2/blogimages/95338/routing.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "380250788", "image_id": "3", "src": "https://www.embeddedrelated.com/new2/blogimages/95338/fpga-clean.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "380250788", "image_id": "4", "src": "https://www.embeddedrelated.com/new2/blogimages/95338/fpga-real.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "5": {"item_id": "380250788", "image_id": "5", "src": "https://www.embeddedrelated.com/new2/blogimages/95338/fpga-conv.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 1658}, "1929691328": {"item_id": "1929691328", "resolved_id": "1929691328", "given_url": "https://anysilicon.com/about-us/", "given_title": "About Us - AnySilicon", "favorite": "0", "status": "1", "time_added": "1562771591", "time_updated": "1613039250", "time_read": "1562788778", "time_favorited": "0", "sort_id": 38, "resolved_title": "About Us", "resolved_url": "http://anysilicon.com/about-us/", "excerpt": "Founded in 2011, AnySilicon is the best way to explore, find and contact semiconductor service providers and IP vendors online.  Our vision is to be the first place ASIC engineers and decision makers go to search for semiconductor service providers and IP core vendors.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "152", "lang": "en", "top_image_url": "http://anysilicon.com/wp-content/uploads/2013/08/about-logo.jpg", "tags": {"semiconductors": {"item_id": "1929691328", "tag": "semiconductors"}}, "image": {"item_id": "1929691328", "src": "http://anysilicon.com/wp-content/uploads/2013/08/about-logo.jpg", "width": "230", "height": "80"}, "images": {"1": {"item_id": "1929691328", "image_id": "1", "src": "http://anysilicon.com/wp-content/uploads/2013/08/about-logo.jpg", "width": "230", "height": "80", "credit": "", "caption": ""}}, "listen_duration_estimate": 59}, "3710156856": {"item_id": "3710156856", "resolved_id": "3710156856", "given_url": "https://anysilicon.com/clock-tree-synthesis/", "given_title": "Ultimate Guide: Clock Tree Synthesis", "favorite": "0", "status": "1", "time_added": "1664042357", "time_updated": "1664049500", "time_read": "1664049499", "time_favorited": "0", "sort_id": 39, "resolved_title": "Ultimate Guide: Clock Tree Synthesis", "resolved_url": "https://anysilicon.com/clock-tree-synthesis/", "excerpt": "A vast majority of modern digital integrated circuits are synchronous designs. They rely on storage elements called registers or flip-flops, all of which change their stored data in a lockstep manner with respect to a control signal called the clock.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2791", "lang": "en", "time_to_read": 13, "top_image_url": "https://anysilicon.com/wp-content/uploads/2022/09/clock-tree-feature.png", "tags": {"chip-design": {"item_id": "3710156856", "tag": "chip-design"}, "semiconductors": {"item_id": "3710156856", "tag": "semiconductors"}}, "image": {"item_id": "3710156856", "src": "https://anysilicon.com/wp-content/uploads/2022/09/clock-tree-overview3.png", "width": "305", "height": "163"}, "images": {"1": {"item_id": "3710156856", "image_id": "1", "src": "https://anysilicon.com/wp-content/uploads/2022/09/clock-tree-overview3.png", "width": "305", "height": "163", "credit": "", "caption": ""}, "2": {"item_id": "3710156856", "image_id": "2", "src": "https://anysilicon.com/wp-content/uploads/2022/09/clock-tree-overview4.png", "width": "780", "height": "478", "credit": "", "caption": ""}}, "listen_duration_estimate": 1080}, "509280898": {"item_id": "509280898", "resolved_id": "509280898", "given_url": "https://anysilicon.com/die-per-wafer-formula-free-calculators/", "given_title": "Die Per Wafer (free) Calculator", "favorite": "0", "status": "1", "time_added": "1610721548", "time_updated": "1613039250", "time_read": "1610731477", "time_favorited": "0", "sort_id": 40, "resolved_title": "Die Per Wafer Formula and (free) Calculator", "resolved_url": "https://anysilicon.com/die-per-wafer-formula-free-calculators/", "excerpt": "Calculating the number of Dies Per Wafer (DPW) is a very simple and straight forward task. It’s actually based on basic high school mathematics which are related to circle area formula, remember Pi?", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "326", "lang": "", "top_image_url": "https://anysilicon.com/wp-content/uploads/2013/08/die-per-wafer-calculator.png", "tags": {"chip-design": {"item_id": "509280898", "tag": "chip-design"}, "semiconductors": {"item_id": "509280898", "tag": "semiconductors"}}, "image": {"item_id": "509280898", "src": "https://anysilicon.com/wp-content/uploads/2013/08/die-per-wafer-calculator.png", "width": "263", "height": "158"}, "images": {"1": {"item_id": "509280898", "image_id": "1", "src": "https://anysilicon.com/wp-content/uploads/2013/08/die-per-wafer-calculator.png", "width": "263", "height": "158", "credit": "", "caption": ""}, "2": {"item_id": "509280898", "image_id": "2", "src": "https://anysilicon.com/wp-content/uploads/2013/03/die-per-wafer-formula.png", "width": "351", "height": "101", "credit": "", "caption": ""}}, "listen_duration_estimate": 126}, "3894985452": {"item_id": "3894985452", "resolved_id": "3894985452", "given_url": "https://anysilicon.com/finfets-the-ultimate-guide/", "given_title": "FinFETs: The Ultimate Guide", "favorite": "0", "status": "1", "time_added": "1687955242", "time_updated": "1687959649", "time_read": "1687959649", "time_favorited": "0", "sort_id": 41, "resolved_title": "FinFETs: The Ultimate Guide", "resolved_url": "https://anysilicon.com/finfets-the-ultimate-guide/", "excerpt": "In the quest for smaller, faster, and more power-efficient electronic devices, the evolution of semiconductor technology has been relentless. One significant milestone in this journey has been the advent of FinFETs (Fin Field-Effect Transistors).", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1430", "lang": "en", "time_to_read": 7, "top_image_url": "https://anysilicon.com/wp-content/uploads/2023/06/finfet-feature.png", "tags": {"semiconductors": {"item_id": "3894985452", "tag": "semiconductors"}}, "image": {"item_id": "3894985452", "src": "https://anysilicon.com/wp-content/uploads/2023/06/finfet-1.png", "width": "500", "height": "281"}, "images": {"1": {"item_id": "3894985452", "image_id": "1", "src": "https://anysilicon.com/wp-content/uploads/2023/06/finfet-1.png", "width": "500", "height": "281", "credit": "", "caption": ""}, "2": {"item_id": "3894985452", "image_id": "2", "src": "https://anysilicon.com/wp-content/uploads/2023/06/finfet-2.png", "width": "508", "height": "313", "credit": "", "caption": ""}, "3": {"item_id": "3894985452", "image_id": "3", "src": "https://anysilicon.com/wp-content/uploads/2023/06/finfet-3.png", "width": "388", "height": "401", "credit": "", "caption": ""}, "4": {"item_id": "3894985452", "image_id": "4", "src": "https://anysilicon.com/wp-content/uploads/2023/06/finfet-4.png", "width": "498", "height": "596", "credit": "", "caption": ""}}, "listen_duration_estimate": 554}, "3300501684": {"item_id": "3300501684", "resolved_id": "3300501684", "given_url": "https://anysilicon.com/first-google-sponsored-mpw-shuttle-launched-at-skywater-with-40-open-source-community-submitted-designs/", "given_title": "First Google-Sponsored MPW Shuttle Launched at SkyWater with 40 Open Source", "favorite": "0", "status": "1", "time_added": "1617796295", "time_updated": "1617830949", "time_read": "1617830950", "time_favorited": "0", "sort_id": 42, "resolved_title": "First Google-Sponsored MPW Shuttle Launched at SkyWater with 40 Open Source Community Submitted Designs", "resolved_url": "https://anysilicon.com/first-google-sponsored-mpw-shuttle-launched-at-skywater-with-40-open-source-community-submitted-designs/", "excerpt": "BLOOMINGTON, Minn. and SAN JOSE, Calif.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "810", "lang": "en", "time_to_read": 4, "top_image_url": "https://anysilicon.com/wp-content/uploads/2015/07/Depositphotos_48032787_m-2015-e1436600219905.jpg", "tags": {"semiconductors": {"item_id": "3300501684", "tag": "semiconductors"}}, "listen_duration_estimate": 314}, "3763890590": {"item_id": "3763890590", "resolved_id": "3763890590", "given_url": "https://anysilicon.com/gallium-arsenide-gaas-overview/", "given_title": "Gallium Arsenide (GaAs) Overview", "favorite": "0", "status": "1", "time_added": "1670759051", "time_updated": "1670761930", "time_read": "1670761930", "time_favorited": "0", "sort_id": 43, "resolved_title": "Gallium Arsenide (GaAs) Overview", "resolved_url": "https://anysilicon.com/gallium-arsenide-gaas-overview/", "excerpt": "Gallium arsenide (GaAs) technology is a type of semiconductor material used in the manufacturing of various electronic devices.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2001", "lang": "en", "time_to_read": 9, "top_image_url": "https://anysilicon.com/wp-content/uploads/2015/09/Depositphotos_4591435_s-2015small-e1442761682304.jpg", "tags": {"gallium-arsenide": {"item_id": "3763890590", "tag": "gallium-arsenide"}, "semiconductors": {"item_id": "3763890590", "tag": "semiconductors"}}, "image": {"item_id": "3763890590", "src": "https://anysilicon.com/wp-content/uploads/2022/12/comparison-GaAs-and-Silicon.png", "width": "648", "height": "224"}, "images": {"1": {"item_id": "3763890590", "image_id": "1", "src": "https://anysilicon.com/wp-content/uploads/2022/12/comparison-GaAs-and-Silicon.png", "width": "648", "height": "224", "credit": "", "caption": ""}, "2": {"item_id": "3763890590", "image_id": "2", "src": "https://anysilicon.com/wp-content/uploads/2022/12/GaAs-design-example.png", "width": "194", "height": "148", "credit": "", "caption": ""}, "3": {"item_id": "3763890590", "image_id": "3", "src": "https://anysilicon.com/wp-content/uploads/2022/12/GaAs-design-example2.png", "width": "437", "height": "189", "credit": "", "caption": ""}}, "listen_duration_estimate": 775}, "3732607533": {"item_id": "3732607533", "resolved_id": "3732607533", "given_url": "https://anysilicon.com/introduction-to-extrinsic-semiconductors/", "given_title": "Introduction to Extrinsic Semiconductors", "favorite": "0", "status": "1", "time_added": "1666805603", "time_updated": "1678914460", "time_read": "1666887829", "time_favorited": "0", "sort_id": 44, "resolved_title": "Introduction to Extrinsic Semiconductors", "resolved_url": "https://anysilicon.com/introduction-to-extrinsic-semiconductors/", "excerpt": "In this article we will discuss extrinsic semiconductors. In short extrinsic semiconductors are devices that have been doped with specific chemicals. This process helps modifying the electrical properties of a relatively pure semiconductor crystal.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "1420", "lang": "en", "time_to_read": 6, "top_image_url": "https://anysilicon.com/wp-content/uploads/2022/10/a-silicon-atom.jpg", "tags": {"physics": {"item_id": "3732607533", "tag": "physics"}, "semiconductors": {"item_id": "3732607533", "tag": "semiconductors"}}, "listen_duration_estimate": 550}, "2353766927": {"item_id": "2353766927", "resolved_id": "2353766927", "given_url": "https://anysilicon.com/major-pure-play-foundries-revenue-per-wafer-2017-2018/", "given_title": "Major Pure-Play Foundries Revenue Per Wafer 2017-2018", "favorite": "0", "status": "1", "time_added": "1539517799", "time_updated": "1613039250", "time_read": "1539559156", "time_favorited": "0", "sort_id": 45, "resolved_title": "Major Pure-Play Foundries Revenue Per Wafer 2017-2018", "resolved_url": "https://anysilicon.com/major-pure-play-foundries-revenue-per-wafer-2017-2018/", "excerpt": "The average revenue generated from processed wafers among the four biggest pure-play foundries (TSMC, GlobalFoundries, UMC, and SMIC) is expected to be $1,138 in 2018, when expressed in 200mm-equivalent wafers, which is essentially flat from $1,136 in 2017, according to a new analysis by IC Insight", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "514", "lang": "en", "top_image_url": "https://anysilicon.com/wp-content/uploads/2017/08/Depositphotos_4591435_s-2015small.jpg", "tags": {"semiconductors": {"item_id": "2353766927", "tag": "semiconductors"}}, "image": {"item_id": "2353766927", "src": "https://ci3.googleusercontent.com/proxy/AUhHrZMiqkDmRP-LXdoYNpzyU7qXTlLNrHJl6PnMpI4UCXrRMj9TpcAs7bmhO95bPUhQWQRsZndPUnbzCz8eJDWoePC_E8eBVQ8aEEw9XaBtrYpbrp7WjJeeOjQJHdgQWtLgy7LziZ4aHu2lKuDY_2HJ18kBu4nSqjCL0oA=s0-d-e1-ft#https://gallery.mailchimp.com/77cdbf15a0a91de4d98102b0a/images/dae6dfcb-b412-4c5b-9966-86ca0963a588.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "2353766927", "image_id": "1", "src": "https://ci3.googleusercontent.com/proxy/AUhHrZMiqkDmRP-LXdoYNpzyU7qXTlLNrHJl6PnMpI4UCXrRMj9TpcAs7bmhO95bPUhQWQRsZndPUnbzCz8eJDWoePC_E8eBVQ8aEEw9XaBtrYpbrp7WjJeeOjQJHdgQWtLgy7LziZ4aHu2lKuDY_2HJ18kBu4nSqjCL0oA=s0-d-e1-ft#https://gallery.mailchimp.com/77cdbf15a0a91de4d98102b0a/images/dae6dfcb-b412-4c5b-9966-86ca0963a588.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "2353766927", "image_id": "2", "src": "https://ci5.googleusercontent.com/proxy/oiGIJQBDMle0-4euGdfRXuj7DK0AhE3_T2KAoP4Wmo_wJmd9gcc0rSXrldh3EyLGnpNV5LkVijtUzlMM9fjjuLRdXM038Yxer194FpNIh1deYThQ4tlps8Ea26Cu4fQD_fZQlgA4uNAonFgNStilrEYrbdl1CT-_SuxNQ0Q=s0-d-e1-ft#https://gallery.mailchimp.com/77cdbf15a0a91de4d98102b0a/images/9d41a384-a54a-479a-a56f-60ce99dc9348.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 199}, "2620038144": {"item_id": "2620038144", "resolved_id": "2620038144", "given_url": "https://anysilicon.com/overview-and-types-of-capacitors-in-asic-design/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638829309", "time_read": "1638370568", "time_favorited": "0", "sort_id": 46, "resolved_title": "Overview and Types of Capacitors in ASIC Design", "resolved_url": "https://anysilicon.com/overview-and-types-of-capacitors-in-asic-design/", "excerpt": "On-chip capacitors are a critical element in analog and mixed signal ASIC designs and playing a key role in helping engineers reach target performance.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "726", "lang": "en", "time_to_read": 3, "top_image_url": "https://anysilicon.com/wp-content/uploads/2017/08/Depositphotos_99225156_l-2015_small.jpg", "tags": {"circuits-electronics": {"item_id": "2620038144", "tag": "circuits-electronics"}, "semiconductors": {"item_id": "2620038144", "tag": "semiconductors"}}, "authors": {"15911811": {"item_id": "2620038144", "author_id": "15911811", "name": "AnySilicon", "url": ""}}, "image": {"item_id": "2620038144", "src": "http://miscircuitos.com/wp-content/uploads/2019/01/MOS-capacitor-miscircuitos-1024x627.jpg", "width": "395", "height": "242"}, "images": {"1": {"item_id": "2620038144", "image_id": "1", "src": "http://miscircuitos.com/wp-content/uploads/2019/01/MOS-capacitor-miscircuitos-1024x627.jpg", "width": "395", "height": "242", "credit": "", "caption": ""}, "2": {"item_id": "2620038144", "image_id": "2", "src": "http://miscircuitos.com/wp-content/uploads/2019/01/image-result-for-mim-fringe-capacitor-1024x541.png", "width": "650", "height": "343", "credit": "", "caption": ""}, "3": {"item_id": "2620038144", "image_id": "3", "src": "http://miscircuitos.com/wp-content/uploads/2019/01/word-image.png", "width": "445", "height": "300", "credit": "", "caption": ""}, "4": {"item_id": "2620038144", "image_id": "4", "src": "http://miscircuitos.com/wp-content/uploads/2019/01/word-image-1.png", "width": "493", "height": "299", "credit": "", "caption": "Image Source"}}, "listen_duration_estimate": 281}, "3791891799": {"item_id": "3791891799", "resolved_id": "3791891799", "given_url": "https://anysilicon.com/security-ip-cores-ultimate-guide/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1674398070", "time_updated": "1674398764", "time_read": "1674398764", "time_favorited": "0", "sort_id": 47, "resolved_title": "Security IP Cores: Ultimate Guide", "resolved_url": "https://anysilicon.com/security-ip-cores-ultimate-guide/", "excerpt": "The Ultimate Guide to Security IP Cores Ever since technology has evolved, we have more smart, power efficient, and smaller in size systems.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "6014", "lang": "en", "time_to_read": 27, "tags": {"semiconductors": {"item_id": "3791891799", "tag": "semiconductors"}}, "listen_duration_estimate": 2328}, "2891898201": {"item_id": "2891898201", "resolved_id": "2891898201", "given_url": "https://anysilicon.com/semiconductor-foundry-revenue-per-wafer-trends/", "given_title": "Semiconductor Foundry Revenue Per Wafer Trends", "favorite": "0", "status": "1", "time_added": "1582282946", "time_updated": "1613039250", "time_read": "1582633722", "time_favorited": "0", "sort_id": 48, "resolved_title": "Semiconductor Foundry Revenue Per Wafer Trends", "resolved_url": "https://anysilicon.com/semiconductor-foundry-revenue-per-wafer-trends/", "excerpt": "The success and proliferation of integrated circuits has largely hinged on the ability of IC manufacturers to continue offering more performance and functionality for the money.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "486", "lang": "en", "top_image_url": "https://anysilicon.com/wp-content/uploads/2015/09/Depositphotos_4591435_s-2015small-e1442761682304.jpg", "tags": {"semiconductors": {"item_id": "2891898201", "tag": "semiconductors"}}, "image": {"item_id": "2891898201", "src": "https://ci6.googleusercontent.com/proxy/94jfiiQBMIgxZvYAI4pAh854DE4DE-bdfh4zpacL9p3x7IBX2i_lLN0i39hL1lH20rlFQoQ9NsZ7vfkDxXYS2MTvks6IhrAzefwZ6YIWBoAjeIay3AabRsgFppMjcgjb6MjnYlLIG6-IVMaK-B9HpwuE9PQM1A=s0-d-e1-ft#https://mcusercontent.com/77cdbf15a0a91de4d98102b0a/images/d83178d1-3cd8-455c-b2f7-7c67ac47bc8d.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "2891898201", "image_id": "1", "src": "https://ci6.googleusercontent.com/proxy/94jfiiQBMIgxZvYAI4pAh854DE4DE-bdfh4zpacL9p3x7IBX2i_lLN0i39hL1lH20rlFQoQ9NsZ7vfkDxXYS2MTvks6IhrAzefwZ6YIWBoAjeIay3AabRsgFppMjcgjb6MjnYlLIG6-IVMaK-B9HpwuE9PQM1A=s0-d-e1-ft#https://mcusercontent.com/77cdbf15a0a91de4d98102b0a/images/d83178d1-3cd8-455c-b2f7-7c67ac47bc8d.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "2891898201", "image_id": "2", "src": "https://ci6.googleusercontent.com/proxy/EOm-eD7D8SS08AJPSLy8n0B-FgS3mxvOrKBUZaqiyK_Bjx9upam4iO1ZL6xNQ4ziPT2RgjZ-Wt_xLVuD3AvmtDbFlh7cQ3AFBAT-rH1CfOl-5hBr8P31Kwj4pJDYhVHOoy0zKQqhbh4dS8vt4o-DAf9huCkwjQ=s0-d-e1-ft#https://mcusercontent.com/77cdbf15a0a91de4d98102b0a/images/36aa0807-45a2-4f46-810b-c931be6cf330.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "2891898201", "image_id": "3", "src": "https://anysilicon.com/wp-content/uploads/2020/02/img_5e4f871a87ddc.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 188}, "3265400360": {"item_id": "3265400360", "resolved_id": "3265400360", "given_url": "https://anysilicon.com/semiconductor-wafer-installed-capacity-2020/", "given_title": "Semiconductor Wafer Installed Capacity 2020", "favorite": "0", "status": "1", "time_added": "1614197391", "time_updated": "1614966971", "time_read": "1614247211", "time_favorited": "0", "sort_id": 49, "resolved_title": "Semiconductor Wafer Installed Capacity 2020", "resolved_url": "https://anysilicon.com/semiconductor-wafer-installed-capacity-2020/", "excerpt": "IC Insights recently released its new Global Wafer Capacity 2021-2025 report that provides details, analyses, and forecasts for IC industry capacity by wafer size, process geometry, region, and product type through 2025.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "558", "lang": "en", "time_to_read": 3, "top_image_url": "https://anysilicon.com/wp-content/uploads/2021/01/Depositphotos_26267109_l-2015-market-research-sss.jpg", "tags": {"semiconductors": {"item_id": "3265400360", "tag": "semiconductors"}}, "image": {"item_id": "3265400360", "src": "https://ci4.googleusercontent.com/proxy/hNjaX9KXFDzaM3eWKdEkxs4SuW2K3dfSZhLKLPJwiRmqSYy1D-F1wjtFtAB9of_hwW5nJ5joXqiiODmBffw2_oQpaq5KJjnGSmZZZyDu5SdOxfMiB-TOIWvngsBCJnuDMXd2J9GtPfVzEuRJFtkhj2Cs3Sh4UQ=s0-d-e1-ft#https://mcusercontent.com/77cdbf15a0a91de4d98102b0a/images/11c94e25-4b44-4435-99c2-63625e68fc83.png", "width": "550", "height": "329"}, "images": {"1": {"item_id": "3265400360", "image_id": "1", "src": "https://ci4.googleusercontent.com/proxy/hNjaX9KXFDzaM3eWKdEkxs4SuW2K3dfSZhLKLPJwiRmqSYy1D-F1wjtFtAB9of_hwW5nJ5joXqiiODmBffw2_oQpaq5KJjnGSmZZZyDu5SdOxfMiB-TOIWvngsBCJnuDMXd2J9GtPfVzEuRJFtkhj2Cs3Sh4UQ=s0-d-e1-ft#https://mcusercontent.com/77cdbf15a0a91de4d98102b0a/images/11c94e25-4b44-4435-99c2-63625e68fc83.png", "width": "550", "height": "329", "credit": "", "caption": ""}, "2": {"item_id": "3265400360", "image_id": "2", "src": "https://ci6.googleusercontent.com/proxy/ZQ43O5buGJBpy0mZ6IriWR6tNaXu310DH6kmBoI0_1BTdWL1v_6g4wazmZHltSxTMNY2LiuAJtH5mFbj7up8dlpZAxSk7kop3-wJsMoy5ikETBguZ03w6s49Fcvcsz4G6xVt_sfEvwCq6OaPdcg5dwtTa5P_Ow=s0-d-e1-ft#https://mcusercontent.com/77cdbf15a0a91de4d98102b0a/images/59cc2116-7cfc-4e43-bd18-528c7ac2d6fe.png", "width": "550", "height": "406", "credit": "", "caption": ""}}, "listen_duration_estimate": 216}, "3455920187": {"item_id": "3455920187", "resolved_id": "3455920187", "given_url": "https://anysilicon.com/semiconductor-wafer-installed-capacity-per-process-node/", "given_title": "Semiconductor Wafer Installed Capacity Per Process Node", "favorite": "0", "status": "1", "time_added": "1634214837", "time_updated": "1634337746", "time_read": "1634337746", "time_favorited": "0", "sort_id": 50, "resolved_title": "Semiconductor Wafer Installed Capacity Per Process Node", "resolved_url": "https://anysilicon.com/semiconductor-wafer-installed-capacity-per-process-node/", "excerpt": "IC Insights’ October Update to The McClean Report, to be released later this month, draws upon information contained in its Global Wafer Capacity 2021-2025 report to discuss the current high tension environment between China and Taiwan and what it could mean for the IC industry.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "767", "lang": "en", "time_to_read": 3, "top_image_url": "https://anysilicon.com/wp-content/uploads/2021/08/Depositphotos_318547228_xl-2015-market-growth.jpg", "tags": {"semiconductors": {"item_id": "3455920187", "tag": "semiconductors"}}, "image": {"item_id": "3455920187", "src": "https://ci4.googleusercontent.com/proxy/pRBGI83kqTWFpFqoDfTBIfzMaFr1X55cDjoLlI-CFX7wunWOBsXQNPNuDOuo8k2Al7BXSt3dWe0c6_TC2Hh3tiVn55hgv4KNuEVE8pgK3kkntXpdy7g35h2Zi41yXnq--7OOyVFyTZ3qP559SwQhjZvwXek1IA=s0-d-e1-ft#https://mcusercontent.com/77cdbf15a0a91de4d98102b0a/images/fa5fe3eb-6c2d-3b10-23fe-969d7c532d16.png", "width": "585", "height": "630"}, "images": {"1": {"item_id": "3455920187", "image_id": "1", "src": "https://ci4.googleusercontent.com/proxy/pRBGI83kqTWFpFqoDfTBIfzMaFr1X55cDjoLlI-CFX7wunWOBsXQNPNuDOuo8k2Al7BXSt3dWe0c6_TC2Hh3tiVn55hgv4KNuEVE8pgK3kkntXpdy7g35h2Zi41yXnq--7OOyVFyTZ3qP559SwQhjZvwXek1IA=s0-d-e1-ft#https://mcusercontent.com/77cdbf15a0a91de4d98102b0a/images/fa5fe3eb-6c2d-3b10-23fe-969d7c532d16.png", "width": "585", "height": "630", "credit": "", "caption": ""}}, "listen_duration_estimate": 297}, "3877871685": {"item_id": "3877871685", "resolved_id": "3877871685", "given_url": "https://anysilicon.com/soc-floorplan/", "given_title": "The Ultimate Guide for Optimal SoC Floorplan", "favorite": "0", "status": "1", "time_added": "1685574783", "time_updated": "1685713749", "time_read": "1685713749", "time_favorited": "0", "sort_id": 51, "resolved_title": "The Ultimate Guide for Optimal SoC Floorplan", "resolved_url": "https://anysilicon.com/soc-floorplan/", "excerpt": "Floorplanning plays a crucial role in the physical design of an SoC and lays the foundation for an efficient and high-performance ASIC layout.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1900", "lang": "en", "time_to_read": 9, "top_image_url": "https://anysilicon.com/wp-content/uploads/2023/05/soc-floorplanning-6-feature.png", "tags": {"semiconductors": {"item_id": "3877871685", "tag": "semiconductors"}}, "image": {"item_id": "3877871685", "src": "https://anysilicon.com/wp-content/uploads/2023/05/soc-floorplanning-1.png", "width": "503", "height": "481"}, "images": {"1": {"item_id": "3877871685", "image_id": "1", "src": "https://anysilicon.com/wp-content/uploads/2023/05/soc-floorplanning-1.png", "width": "503", "height": "481", "credit": "", "caption": ""}, "2": {"item_id": "3877871685", "image_id": "2", "src": "https://anysilicon.com/wp-content/uploads/2023/05/soc-floorplanning-2.png", "width": "501", "height": "344", "credit": "", "caption": ""}, "3": {"item_id": "3877871685", "image_id": "3", "src": "https://anysilicon.com/wp-content/uploads/2023/05/soc-floorplanning-3.png", "width": "502", "height": "492", "credit": "", "caption": ""}, "4": {"item_id": "3877871685", "image_id": "4", "src": "https://anysilicon.com/wp-content/uploads/2023/05/soc-floorplanning-4.png", "width": "499", "height": "416", "credit": "", "caption": ""}, "5": {"item_id": "3877871685", "image_id": "5", "src": "https://anysilicon.com/wp-content/uploads/2023/05/soc-floorplanning-5.png", "width": "506", "height": "408", "credit": "", "caption": ""}, "6": {"item_id": "3877871685", "image_id": "6", "src": "https://anysilicon.com/wp-content/uploads/2023/05/soc-floorplanning-6-1024x807.png", "width": "501", "height": "395", "credit": "", "caption": ""}}, "listen_duration_estimate": 735}, "3247415692": {"item_id": "3247415692", "resolved_id": "3247415692", "given_url": "https://anysilicon.com/the-ultimate-guide-to-clock-gating/", "given_title": "The Ultimate Guide to Clock Gating", "favorite": "0", "status": "1", "time_added": "1612369636", "time_updated": "1613039250", "time_read": "1612377794", "time_favorited": "0", "sort_id": 52, "resolved_title": "The Ultimate Guide to Clock Gating", "resolved_url": "https://anysilicon.com/the-ultimate-guide-to-clock-gating/", "excerpt": "Clock Gating is defined as: “Clock gating is a technique/methodology to turn off the clock to certain parts of the digital design when not needed”.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "1190", "lang": "en", "time_to_read": 5, "top_image_url": "https://anysilicon.com/wp-content/uploads/2021/02/clock-gating-feature.png", "tags": {"chip-design": {"item_id": "3247415692", "tag": "chip-design"}, "semiconductors": {"item_id": "3247415692", "tag": "semiconductors"}}, "listen_duration_estimate": 461}, "3230270967": {"item_id": "3230270967", "resolved_id": "3230270967", "given_url": "https://anysilicon.com/the-ultimate-guide-to-static-timing-analysis-sta/", "given_title": "The Ultimate Guide to Static Timing Analysis (STA)", "favorite": "0", "status": "1", "time_added": "1610721528", "time_updated": "1613039250", "time_read": "1610731416", "time_favorited": "0", "sort_id": 53, "resolved_title": "The Ultimate Guide to Static Timing Analysis (STA)", "resolved_url": "https://anysilicon.com/the-ultimate-guide-to-static-timing-analysis-sta/", "excerpt": "Static Timing Analysis is defined as: a timing verification that ensures whether the various circuit timing are meeting the various timing requirements. One of the most important and challenging aspect in the ASIC/FPGA design flow is timing closure.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1369", "lang": "en", "time_to_read": 6, "top_image_url": "https://anysilicon.com/wp-content/uploads/2021/01/static-timing-anaysis-overview-feature.png", "tags": {"chip-design": {"item_id": "3230270967", "tag": "chip-design"}, "semiconductors": {"item_id": "3230270967", "tag": "semiconductors"}}, "image": {"item_id": "3230270967", "src": "https://anysilicon.com/wp-content/uploads/2021/01/img_60015ad190dc4.png", "width": "210", "height": "186"}, "images": {"1": {"item_id": "3230270967", "image_id": "1", "src": "https://anysilicon.com/wp-content/uploads/2021/01/img_60015ad190dc4.png", "width": "210", "height": "186", "credit": "", "caption": ""}}, "listen_duration_estimate": 530}, "3944064290": {"item_id": "3944064290", "resolved_id": "3944064290", "given_url": "https://anysilicon.com/the-ultimate-signoff-tapeout-checklist/", "given_title": "The Ultimate Signoff (TapeOut) Checklist", "favorite": "0", "status": "1", "time_added": "1696247061", "time_updated": "1696258479", "time_read": "1696258479", "time_favorited": "0", "sort_id": 54, "resolved_title": "The Ultimate Signoff (TapeOut) Checklist", "resolved_url": "https://anysilicon.com/the-ultimate-signoff-tapeout-checklist/", "excerpt": "In semiconductor design, “sign-off” during the tape-out (tapeout) of a chip refers to the formal approval process to ensure that the chip design is error-free, meets all specifications, and is ready for manufacturing at the foundry.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2017", "lang": "en", "time_to_read": 9, "top_image_url": "https://anysilicon.com/wp-content/uploads/2023/05/Depositphotos_371451720_L-chip-ss.png", "tags": {"chip-design": {"item_id": "3944064290", "tag": "chip-design"}, "semiconductors": {"item_id": "3944064290", "tag": "semiconductors"}}, "image": {"item_id": "3944064290", "src": "https://anysilicon.com/wp-content/uploads/2023/10/signoff-1.png", "width": "499", "height": "457"}, "images": {"1": {"item_id": "3944064290", "image_id": "1", "src": "https://anysilicon.com/wp-content/uploads/2023/10/signoff-1.png", "width": "499", "height": "457", "credit": "", "caption": ""}, "2": {"item_id": "3944064290", "image_id": "2", "src": "https://anysilicon.com/wp-content/uploads/2023/10/signoff-2.png", "width": "505", "height": "288", "credit": "", "caption": ""}, "3": {"item_id": "3944064290", "image_id": "3", "src": "https://anysilicon.com/wp-content/uploads/2023/10/signoff-3-1024x602.png", "width": "500", "height": "294", "credit": "", "caption": ""}, "4": {"item_id": "3944064290", "image_id": "4", "src": "https://anysilicon.com/wp-content/uploads/2023/10/signoff-4-1024x548.png", "width": "504", "height": "270", "credit": "", "caption": ""}, "5": {"item_id": "3944064290", "image_id": "5", "src": "https://anysilicon.com/wp-content/uploads/2023/10/signoff-5-1024x457.png", "width": "506", "height": "226", "credit": "", "caption": ""}}, "listen_duration_estimate": 781}, "3824569910": {"item_id": "3824569910", "resolved_id": "3824569910", "given_url": "https://anysilicon.com/total-revenue-of-top-10-foundries-fell-by-4-7-qoq-for-4q22-and-will-slide-further-for-1q23-says-trendforce/", "given_title": "Total Revenue of Top 10 Foundries Fell by 4.7% QoQ for 4Q22 and Will Slide ", "favorite": "0", "status": "1", "time_added": "1678703716", "time_updated": "1678754261", "time_read": "1678754261", "time_favorited": "0", "sort_id": 55, "resolved_title": "Total Revenue of Top 10 Foundries Fell by 4.7% QoQ for 4Q22 and Will Slide Further for 1Q23, Says TrendForce", "resolved_url": "https://anysilicon.com/total-revenue-of-top-10-foundries-fell-by-4-7-qoq-for-4q22-and-will-slide-further-for-1q23-says-trendforce/", "excerpt": " According to TrendForce’s latest survey of the global foundry market, electronics brands began adjusting their inventories in 2Q22, but foundries were unable to rapidly adapt to this development because they reside in the more upper portion of the supply chain.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1200", "lang": "en", "time_to_read": 5, "top_image_url": "https://anysilicon.com/wp-content/uploads/2021/08/Depositphotos_74702483_l-2015-market.jpg", "tags": {"foundries": {"item_id": "3824569910", "tag": "foundries"}, "semiconductors": {"item_id": "3824569910", "tag": "semiconductors"}}, "image": {"item_id": "3824569910", "src": "https://ci5.googleusercontent.com/proxy/8RHlR0WrQLLpdV4eI7Qtbh98cb4y6ogcDOAOFOUQdKTUF8rAQabGhGYg2qvwADUayMRpb7-DaJu5AhFLfHELGp-xPLx1u-0AxsmoFOa0LWJXTdQzh7kAbbAc550RsYVaKwA=s0-d-e1-ft#https://img.trendforce.com.tw/EDM/2023/03/20230313_095820_2023-03-13_095635.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3824569910", "image_id": "1", "src": "https://ci5.googleusercontent.com/proxy/8RHlR0WrQLLpdV4eI7Qtbh98cb4y6ogcDOAOFOUQdKTUF8rAQabGhGYg2qvwADUayMRpb7-DaJu5AhFLfHELGp-xPLx1u-0AxsmoFOa0LWJXTdQzh7kAbbAc550RsYVaKwA=s0-d-e1-ft#https://img.trendforce.com.tw/EDM/2023/03/20230313_095820_2023-03-13_095635.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 465}, "2648955537": {"item_id": "2648955537", "resolved_id": "2648955537", "given_url": "https://anysilicon.com/understanding-soc-clock-design/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638370623", "time_read": "1638370623", "time_favorited": "0", "sort_id": 56, "resolved_title": "Understanding SoC Clock Design", "resolved_url": "https://anysilicon.com/understanding-soc-clock-design/", "excerpt": "Clock is the heart of synchronous digital systems. All the events in an SoC are controlled by the active edge of the clock and clock frequency is often synonymous with throughput and performance. The distribution of clock is an interesting problem involving a plethora of design trade-offs.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1111", "lang": "en", "time_to_read": 5, "top_image_url": "https://anysilicon.com/wp-content/uploads/2019/07/clock-feature.png", "tags": {"chip-design": {"item_id": "2648955537", "tag": "chip-design"}, "semiconductors": {"item_id": "2648955537", "tag": "semiconductors"}}, "image": {"item_id": "2648955537", "src": "https://anysilicon.com/wp-content/uploads/2019/07/img_5d1f2c59598fa.png", "width": "164", "height": "49"}, "images": {"1": {"item_id": "2648955537", "image_id": "1", "src": "https://anysilicon.com/wp-content/uploads/2019/07/img_5d1f2c59598fa.png", "width": "164", "height": "49", "credit": "", "caption": ""}, "2": {"item_id": "2648955537", "image_id": "2", "src": "https://anysilicon.com/wp-content/uploads/2019/07/img_5d1f2c9aad1f2.png", "width": "727", "height": "143", "credit": "", "caption": ""}}, "listen_duration_estimate": 430}, "2935833516": {"item_id": "2935833516", "resolved_id": "2935833516", "given_url": "https://anysilicon.com/understanding-wafer-bumping-packaging-technology/", "given_title": "Understanding Wafer Bumping Packaging Technology - AnySilicon", "favorite": "0", "status": "1", "time_added": "1612552353", "time_updated": "1613039250", "time_read": "1612564727", "time_favorited": "0", "sort_id": 57, "resolved_title": "Understanding Wafer Bumping Packaging Technology", "resolved_url": "https://anysilicon.com/understanding-wafer-bumping-packaging-technology/", "excerpt": "Consumer electronics markets, the mobile phone market in particular, are extremely demanding. They are driven by the desire to pack more and more functionality and enhanced value into the same size handheld device, and often at lower costs.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "707", "lang": "en", "time_to_read": 3, "top_image_url": "https://anysilicon.com/wp-content/uploads/2018/06/wafer-bumping-feature.png", "tags": {"semiconductors": {"item_id": "2935833516", "tag": "semiconductors"}}, "image": {"item_id": "2935833516", "src": "https://anysilicon.com/wp-content/uploads/2018/06/img_5b1c1094be04a.png", "width": "380", "height": "162"}, "images": {"1": {"item_id": "2935833516", "image_id": "1", "src": "https://anysilicon.com/wp-content/uploads/2018/06/img_5b1c1094be04a.png", "width": "380", "height": "162", "credit": "", "caption": ""}}, "listen_duration_estimate": 274}, "3045426702": {"item_id": "3045426702", "resolved_id": "3045426702", "given_url": "https://anysilicon.com/wafer-capacity-2019-by-region/", "given_title": "Wafer Capacity 2019 By Region", "favorite": "0", "status": "1", "time_added": "1594463272", "time_updated": "1613039250", "time_read": "1594464047", "time_favorited": "0", "sort_id": 58, "resolved_title": "Wafer Capacity 2019 By Region", "resolved_url": "https://anysilicon.com/wafer-capacity-2019-by-region/", "excerpt": "In its Global Wafer Capacity 2020-2024 report, IC Insights breaks down the world’s installed monthly IC wafer capacity by geographic region (or country).  Figure 1 shows the installed IC capacity by region as of December of 2019.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "526", "lang": "en", "top_image_url": "https://anysilicon.com/wp-content/uploads/2017/08/Depositphotos_4591435_s-2015small.jpg", "tags": {"semiconductors": {"item_id": "3045426702", "tag": "semiconductors"}}, "image": {"item_id": "3045426702", "src": "https://ci5.googleusercontent.com/proxy/zXMW-9PjJfttn5zXpk_uT8gWUmaAotJEVvAh4iIolaNVs_Wb7DlXWfn5BpQ6cCRm65fa3ApyccanLtjoLwqks3qcb1NMl3W34BuJT4eBFPsEdYSrCC48oKltB82Tj4DZuzl-MNjntU2q54xmoJfvPQ8pZKYT_g=s0-d-e1-ft#https://mcusercontent.com/77cdbf15a0a91de4d98102b0a/images/ac4d2b65-8e75-42dc-a193-6d261f1a7117.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3045426702", "image_id": "1", "src": "https://ci5.googleusercontent.com/proxy/zXMW-9PjJfttn5zXpk_uT8gWUmaAotJEVvAh4iIolaNVs_Wb7DlXWfn5BpQ6cCRm65fa3ApyccanLtjoLwqks3qcb1NMl3W34BuJT4eBFPsEdYSrCC48oKltB82Tj4DZuzl-MNjntU2q54xmoJfvPQ8pZKYT_g=s0-d-e1-ft#https://mcusercontent.com/77cdbf15a0a91de4d98102b0a/images/ac4d2b65-8e75-42dc-a193-6d261f1a7117.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 204}, "3176415909": {"item_id": "3176415909", "resolved_id": "3176415909", "given_url": "https://anysilicon.com/wafer-capacity-by-feature-size-shows-strongest-growth-at/", "given_title": "Wafer Capacity by Feature Size Shows Strongest Growth at", "favorite": "0", "status": "1", "time_added": "1605656863", "time_updated": "1613039250", "time_read": "1606848451", "time_favorited": "0", "sort_id": 59, "resolved_title": "Wafer Capacity by Feature Size Shows Strongest Growth at <10nm", "resolved_url": "https://anysilicon.com/wafer-capacity-by-feature-size-shows-strongest-growth-at/", "excerpt": "IC capacity for leading-edge (<10nm) processes is expected to grow and become the largest portion of monthly installed capacity across the industry beginning in 2024, based on information in IC Insights’ Global Wafer Capacity 2020-2024 report.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "658", "lang": "en", "time_to_read": 3, "top_image_url": "https://anysilicon.com/wp-content/uploads/2013/09/Fotolia_40320925_XS-e1524128989552.jpg", "tags": {"semiconductors": {"item_id": "3176415909", "tag": "semiconductors"}}, "image": {"item_id": "3176415909", "src": "https://ci3.googleusercontent.com/proxy/-D_p5c95xuW0ChfyzLnxZyzNiRSOHXIbrjKgfbwza8rQ2GB6uje2cqrczMOrjEwUOgueNxI7CZH2O2McfCKyGwBQuzKZ5KdejUI8b-3OjQATuhSauSNbYLj13dcM8OGi15Ddy1n8qrynSkPHmnskXMY4X9KByQ=s0-d-e1-ft#https://mcusercontent.com/77cdbf15a0a91de4d98102b0a/images/603f9389-e197-4f02-b209-1f0f3aa46f97.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3176415909", "image_id": "1", "src": "https://ci3.googleusercontent.com/proxy/-D_p5c95xuW0ChfyzLnxZyzNiRSOHXIbrjKgfbwza8rQ2GB6uje2cqrczMOrjEwUOgueNxI7CZH2O2McfCKyGwBQuzKZ5KdejUI8b-3OjQATuhSauSNbYLj13dcM8OGi15Ddy1n8qrynSkPHmnskXMY4X9KByQ=s0-d-e1-ft#https://mcusercontent.com/77cdbf15a0a91de4d98102b0a/images/603f9389-e197-4f02-b209-1f0f3aa46f97.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 255}, "2648951429": {"item_id": "2648951429", "resolved_id": "2648951429", "given_url": "https://anysilicon.com/what-is-a-probe-card/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638370610", "time_read": "1638370610", "time_favorited": "0", "sort_id": 60, "resolved_title": "What is a Probe Card?", "resolved_url": "https://anysilicon.com/what-is-a-probe-card/", "excerpt": "A probe card is essentially an interface or a board that is used to perform wafer test for a semiconductor wafer.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "715", "lang": "en", "time_to_read": 3, "top_image_url": "https://anysilicon.com/wp-content/uploads/2017/10/probe-card.jpg", "tags": {"semiconductors": {"item_id": "2648951429", "tag": "semiconductors"}}, "image": {"item_id": "2648951429", "src": "http://anysilicon.com/wp-content/uploads/2017/01/IMG_0592_1-1024x768.jpg", "width": "420", "height": "315"}, "images": {"1": {"item_id": "2648951429", "image_id": "1", "src": "http://anysilicon.com/wp-content/uploads/2017/01/IMG_0592_1-1024x768.jpg", "width": "420", "height": "315", "credit": "", "caption": ""}, "2": {"item_id": "2648951429", "image_id": "2", "src": "http://anysilicon.com/wp-content/uploads/2017/01/Untitled.png", "width": "500", "height": "315", "credit": "", "caption": ""}}, "listen_duration_estimate": 277}, "2313138634": {"item_id": "2313138634", "resolved_id": "2313138634", "given_url": "https://anysilicon.com/worldwide-location-wafer-fabs/", "given_title": "Worldwide Location of Wafer Fabs – Interactive Map", "favorite": "0", "status": "1", "time_added": "1536144415", "time_updated": "1613039250", "time_read": "1536189750", "time_favorited": "0", "sort_id": 61, "resolved_title": "Worldwide Location of Wafer Fabs – Interactive Map", "resolved_url": "https://anysilicon.com/worldwide-location-wafer-fabs/", "excerpt": "Wafer fabs are the backbone of every electronic product. Every chip consists of a piece of silicon that is produced in a wafer fab. Wafer fabs play a key role in the customer, medical and automotive markets because the are they enabler of innovative technologies.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "122", "lang": "en", "top_image_url": "https://anysilicon.com/wp-content/uploads/2018/09/wafer-fab-location.png", "tags": {"semiconductors": {"item_id": "2313138634", "tag": "semiconductors"}}, "listen_duration_estimate": 47}, "2474880929": {"item_id": "2474880929", "resolved_id": "2474880929", "given_url": "https://arstechnica.com/cars/2019/02/the-ars-technica-guide-to-the-lidar-industry/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638829333", "time_read": "1638409451", "time_favorited": "0", "sort_id": 62, "resolved_title": "How 10 leading companies are trying to make powerful, low-cost lidar", "resolved_url": "https://arstechnica.com/cars/2019/02/the-ars-technica-guide-to-the-lidar-industry/", "excerpt": "Lidar, short for light radar, is a crucial enabling technology for self-driving cars. The sensors provide a three-dimensional point cloud of a car's surroundings, and the concept helped teams win the DARPA Urban Challenge back in 2007.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "6106", "lang": "en", "time_to_read": 28, "top_image_url": "https://cdn.arstechnica.net/wp-content/uploads/2019/01/lidar-car-road-640x360.jpg", "tags": {"circuits-electronics": {"item_id": "2474880929", "tag": "circuits-electronics"}, "lidar": {"item_id": "2474880929", "tag": "lidar"}, "semiconductors": {"item_id": "2474880929", "tag": "semiconductors"}}, "authors": {"72575339": {"item_id": "2474880929", "author_id": "72575339", "name": "Timothy B. Lee", "url": "https://arstechnica.com/author/timlee/"}}, "image": {"item_id": "2474880929", "src": "https://cdn.arstechnica.net/wp-content/uploads/2019/01/lidar-car-road-800x450.jpg", "width": "640", "height": "360"}, "images": {"1": {"item_id": "2474880929", "image_id": "1", "src": "https://cdn.arstechnica.net/wp-content/uploads/2019/01/lidar-car-road-800x450.jpg", "width": "640", "height": "360", "credit": "Getty / Aurich", "caption": "Getty / Aurich"}, "2": {"item_id": "2474880929", "image_id": "2", "src": "https://cdn.arstechnica.net/wp-content/uploads/2019/01/AlphaPuck_Velarray_VelaDome_Family.jpg", "width": "640", "height": "400", "credit": "Velodyne", "caption": "Enlarge / Three Velodyne products: the Alpha Puck, Velarray, and Veladome."}, "3": {"item_id": "2474880929", "image_id": "3", "src": "https://cdn.arstechnica.net/wp-content/uploads/2018/04/luminar-lidar.png", "width": "640", "height": "409", "credit": "", "caption": "Enlarge / Luminar's lidar."}, "4": {"item_id": "2474880929", "image_id": "4", "src": "https://cdn.arstechnica.net/wp-content/uploads/2019/01/aeye.png", "width": "640", "height": "354", "credit": "AEye", "caption": "Enlarge / The AEye AE100 lidar."}, "5": {"item_id": "2474880929", "image_id": "5", "src": "https://cdn.arstechnica.net/wp-content/uploads/2018/11/DSC07141-copy.jpg", "width": "640", "height": "575", "credit": "", "caption": ""}, "6": {"item_id": "2474880929", "image_id": "6", "src": "https://cdn.arstechnica.net/wp-content/uploads/2019/01/2.0_DSC0049_edited2.jpg", "width": "640", "height": "332", "credit": "Blackmore", "caption": ""}, "7": {"item_id": "2474880929", "image_id": "7", "src": "https://cdn.arstechnica.net/wp-content/uploads/2019/01/intro-sensor.jpg", "width": "640", "height": "427", "credit": "Baraja", "caption": ""}, "8": {"item_id": "2474880929", "image_id": "8", "src": "https://cdn.arstechnica.net/wp-content/uploads/2019/01/quanergy.png", "width": "640", "height": "248", "credit": "Quanergy", "caption": ""}, "9": {"item_id": "2474880929", "image_id": "9", "src": "https://cdn.arstechnica.net/wp-content/uploads/2017/10/Phased_array_animation_with_arrow_10frames_371x400px_100ms.gif", "width": "371", "height": "400", "credit": "Chetvorno", "caption": "Chetvorno"}, "10": {"item_id": "2474880929", "image_id": "10", "src": "https://cdn.arstechnica.net/wp-content/uploads/2019/01/032818@2x.png", "width": "640", "height": "414", "credit": "Cepton", "caption": ""}, "11": {"item_id": "2474880929", "image_id": "11", "src": "https://cdn.arstechnica.net/wp-content/uploads/2019/01/InnovizPro-on-the-roof-RIGHT-Without-Shell_SY2-1.jpg", "width": "640", "height": "405", "credit": "Innoviz", "caption": ""}}, "domain_metadata": {"name": "Ars Technica", "logo": "https://logo.clearbit.com/arstechnica.com?size=800", "greyscale_logo": "https://logo.clearbit.com/arstechnica.com?size=800&greyscale=true"}, "listen_duration_estimate": 2364}, "2881484787": {"item_id": "2881484787", "resolved_id": "2881359950", "given_url": "https://arstechnica.com/cars/2020/02/whos-really-gaining-traction-in-the-hype-filled-lidar-industry/#p3", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638409400", "time_read": "1638409400", "time_favorited": "0", "sort_id": 63, "resolved_title": "How lidar makers are coping with slow progress of self-driving tech", "resolved_url": "https://arstechnica.com/cars/2020/02/whos-really-gaining-traction-in-the-hype-filled-lidar-industry/", "excerpt": "The 2020 Consumer Electronics Show was absolutely crawling with companies hawking lidar. Short for light radar (yes, really), this powerful type of sensor generates a three-dimensional pointcloud of its surroundings.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "3549", "lang": "en", "time_to_read": 16, "top_image_url": "https://cdn.arstechnica.net/wp-content/uploads/2020/02/1280px-Cruise_Automation_Bolt_EV_third_generation_in_San_Francisco-640x360.jpg", "tags": {"lidar": {"item_id": "2881484787", "tag": "lidar"}, "semiconductors": {"item_id": "2881484787", "tag": "semiconductors"}}, "authors": {"72575339": {"item_id": "2881484787", "author_id": "72575339", "name": "Timothy B. Lee", "url": "https://arstechnica.com/author/timlee/"}}, "image": {"item_id": "2881484787", "src": "https://cdn.arstechnica.net/wp-content/uploads/2020/02/1280px-Cruise_Automation_Bolt_EV_third_generation_in_San_Francisco-800x450.jpg", "width": "640", "height": "360"}, "images": {"1": {"item_id": "2881484787", "image_id": "1", "src": "https://cdn.arstechnica.net/wp-content/uploads/2020/02/1280px-Cruise_Automation_Bolt_EV_third_generation_in_San_Francisco-800x450.jpg", "width": "640", "height": "360", "credit": "Dllu", "caption": "An experimental self-driving car from Cruise Automation is festooned with lidar sensors."}, "2": {"item_id": "2881484787", "image_id": "2", "src": "https://cdn.arstechnica.net/wp-content/uploads/2020/02/ServeOuster.jpg", "width": "640", "height": "480", "credit": "", "caption": "Enlarge / An Ouster sensor atop a Postmates robot."}, "3": {"item_id": "2881484787", "image_id": "3", "src": "https://cdn.arstechnica.net/wp-content/uploads/2020/01/A1914772_large.jpg", "width": "640", "height": "427", "credit": "Audi", "caption": "Enlarge / Audi's A8 is one of the first cars with lidar."}, "4": {"item_id": "2881484787", "image_id": "4", "src": "https://cdn.arstechnica.net/wp-content/uploads/2020/02/goku5-2.jpg", "width": "640", "height": "360", "credit": "Baraja", "caption": "Enlarge / Baraja splits its lidar into low-cost sensor heads and a central unit. A single system can have up to four sensor heads. They are connected to the main unit by fiber optic cables."}}, "domain_metadata": {"name": "Ars Technica", "logo": "https://logo.clearbit.com/arstechnica.com?size=800", "greyscale_logo": "https://logo.clearbit.com/arstechnica.com?size=800&greyscale=true"}, "listen_duration_estimate": 1374}, "3646244380": {"item_id": "3646244380", "resolved_id": "3646244380", "given_url": "https://arstechnica.com/gadgets/2022/06/months-after-finalizing-pcie-6-0-pci-sig-looks-to-double-speeds-again-with-pcie-7-0/", "given_title": "PCI Express 7.0 standard provides eight times the bandwidth of today’s conn", "favorite": "0", "status": "1", "time_added": "1656013389", "time_updated": "1656013435", "time_read": "1656013435", "time_favorited": "0", "sort_id": 64, "resolved_title": "PCI Express 7.0 standard provides eight times the bandwidth of today’s connections", "resolved_url": "https://arstechnica.com/gadgets/2022/06/months-after-finalizing-pcie-6-0-pci-sig-looks-to-double-speeds-again-with-pcie-7-0/", "excerpt": "The group responsible for developing and updating the PCI Express standard, the PCI-SIG, aims to update that standard roughly every three years. Version 6.0 was released earlier this year, and the group has announced that PCIe version 7.0 is currently on track to be finalized sometime in 2025.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "361", "lang": "en", "top_image_url": "https://cdn.arstechnica.net/wp-content/uploads/2022/06/pci7-1-640x449.jpeg", "tags": {"interconnects": {"item_id": "3646244380", "tag": "interconnects"}, "semiconductors": {"item_id": "3646244380", "tag": "semiconductors"}}, "authors": {"62059110": {"item_id": "3646244380", "author_id": "62059110", "name": "Andrew Cunningham", "url": "https://arstechnica.com/author/andrew_cunningham/"}}, "image": {"item_id": "3646244380", "src": "https://cdn.arstechnica.net/wp-content/uploads/2022/06/pci7-1-800x561.jpeg", "width": "640", "height": "449"}, "images": {"1": {"item_id": "3646244380", "image_id": "1", "src": "https://cdn.arstechnica.net/wp-content/uploads/2022/06/pci7-1-800x561.jpeg", "width": "640", "height": "449", "credit": "PCI-SIG", "caption": "Doubling PCIe bandwidth every three years means lots and lots of bandwidth for next-generation accessories."}, "2": {"item_id": "3646244380", "image_id": "2", "src": "https://cdn.arstechnica.net/wp-content/uploads/2022/06/pci7-2.jpeg", "width": "980", "height": "551", "credit": "PCI-SIG", "caption": "Enlarge / Putting PCIe 7.0's speed increases in context. Today's SSDs and GPUs mostly use PCIe 4.0, and PCIe 5.0 is just beginning to be adopted by newer PCs."}}, "domain_metadata": {"name": "Ars Technica", "logo": "https://logo.clearbit.com/arstechnica.com?size=800", "greyscale_logo": "https://logo.clearbit.com/arstechnica.com?size=800&greyscale=true"}, "listen_duration_estimate": 140}, "2633924610": {"item_id": "2633924610", "resolved_id": "2633924610", "given_url": "https://arstechnica.com/information-technology/2019/06/manufacturing-memory-means-scribing-silicon-in-a-sea-of-sensors/", "given_title": "Manufacturing memory means scribing silicon in a sea of sensors | Ars Techn", "favorite": "0", "status": "1", "time_added": "1563987774", "time_updated": "1613770090", "time_read": "1565635105", "time_favorited": "0", "sort_id": 65, "resolved_title": "Manufacturing memory means scribing silicon in a sea of sensors", "resolved_url": "https://arstechnica.com/information-technology/2019/06/manufacturing-memory-means-scribing-silicon-in-a-sea-of-sensors/", "excerpt": "At Micron's memory chip fabrication facility in the Washington, DC, suburb of Manassas, Virginia, the entire manufacturing area is blanketed in electronic detectors in all their various forms. But the primary purpose isn't to keep intruders out or anything so prosaic.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1002", "lang": "en", "time_to_read": 5, "top_image_url": "https://cdn.arstechnica.net/wp-content/uploads/2019/06/20070207_152711_IMG_0877-640x427.jpg", "tags": {"semiconductor-memory": {"item_id": "2633924610", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "2633924610", "tag": "semiconductors"}}, "authors": {"152763838": {"item_id": "2633924610", "author_id": "152763838", "name": "Wayne Rash", "url": "https://arstechnica.com/author/ars-staff/"}}, "image": {"item_id": "2633924610", "src": "https://cdn.arstechnica.net/wp-content/uploads/2019/06/20070207_152711_IMG_0877-800x533.jpg", "width": "640", "height": "426"}, "images": {"1": {"item_id": "2633924610", "image_id": "1", "src": "https://cdn.arstechnica.net/wp-content/uploads/2019/06/20070207_152711_IMG_0877-800x533.jpg", "width": "640", "height": "426", "credit": "Micron", "caption": "Enlarge / How it's made: silicon wafers!"}, "2": {"item_id": "2633924610", "image_id": "2", "src": "https://cdn.arstechnica.net/wp-content/uploads/2019/06/q5_1.jpg", "width": "300", "height": "235", "credit": "John AE5X", "caption": "Enlarge / An older sonar waterfall display, displaying spectrographic data by bearing over time. This is similar to Micron's visualizations."}, "3": {"item_id": "2633924610", "image_id": "3", "src": "https://cdn.arstechnica.net/wp-content/uploads/2019/06/20121008_130946_53A_6727-640x427.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "2633924610", "image_id": "4", "src": "https://cdn.arstechnica.net/wp-content/uploads/2019/06/20050104_143613_IMG_1597-640x960.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "5": {"item_id": "2633924610", "image_id": "5", "src": "https://cdn.arstechnica.net/wp-content/uploads/2019/06/20070207_111214_IMG_0859-640x960.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "6": {"item_id": "2633924610", "image_id": "6", "src": "https://cdn.arstechnica.net/wp-content/uploads/2019/06/20070207_160918_IMG_0907-640x960.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "7": {"item_id": "2633924610", "image_id": "7", "src": "https://cdn.arstechnica.net/wp-content/uploads/2019/06/DSC_0152r.jpg", "width": "640", "height": "360", "credit": "Wayne Rash", "caption": "Enlarge / One of Micron's \"super sensors,\" combining multiple detectors in a single package."}}, "domain_metadata": {"name": "Ars Technica", "logo": "https://logo.clearbit.com/arstechnica.com?size=800", "greyscale_logo": "https://logo.clearbit.com/arstechnica.com?size=800&greyscale=true"}, "listen_duration_estimate": 388}, "3640013720": {"item_id": "3640013720", "resolved_id": "3640013720", "given_url": "https://arstechnica.com/information-technology/2022/06/researchers-exploit-new-intel-and-amd-cpu-flaw-to-steal-encryption-keys/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1655231568", "time_updated": "1656016196", "time_read": "1656016195", "time_favorited": "0", "sort_id": 66, "resolved_title": "A new vulnerability in Intel and AMD CPUs lets hackers steal encryption keys", "resolved_url": "https://arstechnica.com/information-technology/2022/06/researchers-exploit-new-intel-and-amd-cpu-flaw-to-steal-encryption-keys/", "excerpt": "Microprocessors from Intel, AMD, and other companies contain a newly discovered weakness that remote attackers can exploit to obtain cryptographic keys and other secret data traveling through the hardware, researchers said on Tuesday.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1764", "lang": "en", "time_to_read": 8, "top_image_url": "https://cdn.arstechnica.net/wp-content/uploads/2022/06/cpu-640x427.jpeg", "tags": {"cpus": {"item_id": "3640013720", "tag": "cpus"}, "semiconductors": {"item_id": "3640013720", "tag": "semiconductors"}}, "authors": {"62055567": {"item_id": "3640013720", "author_id": "62055567", "name": "Dan Goodin", "url": "https://arstechnica.com/author/dan-goodin/"}}, "image": {"item_id": "3640013720", "src": "https://cdn.arstechnica.net/wp-content/uploads/2022/06/cpu-800x534.jpeg", "width": "640", "height": "427"}, "images": {"1": {"item_id": "3640013720", "image_id": "1", "src": "https://cdn.arstechnica.net/wp-content/uploads/2022/06/cpu-800x534.jpeg", "width": "640", "height": "427", "credit": "", "caption": ""}}, "domain_metadata": {"name": "Ars Technica", "logo": "https://logo.clearbit.com/arstechnica.com?size=800", "greyscale_logo": "https://logo.clearbit.com/arstechnica.com?size=800&greyscale=true"}, "listen_duration_estimate": 683}, "3659108274": {"item_id": "3659108274", "resolved_id": "3659108274", "given_url": "https://arstechnica.com/information-technology/2022/07/intel-and-amd-cpus-vulnerable-to-a-new-speculative-execution-attack/", "given_title": "New working speculative execution attack sends Intel and AMD scrambling", "favorite": "0", "status": "1", "time_added": "1657642898", "time_updated": "1657642984", "time_read": "1657642983", "time_favorited": "0", "sort_id": 67, "resolved_title": "New working speculative execution attack sends Intel and AMD scrambling", "resolved_url": "https://arstechnica.com/information-technology/2022/07/intel-and-amd-cpus-vulnerable-to-a-new-speculative-execution-attack/", "excerpt": "Some microprocessors from Intel and AMD are vulnerable to a newly discovered speculative execution attack that can covertly leak password data and other sensitive material, sending both chipmakers scrambling once again to contain what is proving to be a stubbornly persistent vulnerability.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1854", "lang": "en", "time_to_read": 8, "top_image_url": "https://cdn.arstechnica.net/wp-content/uploads/2022/06/cpu-640x427.jpeg", "tags": {"cpus": {"item_id": "3659108274", "tag": "cpus"}, "malware": {"item_id": "3659108274", "tag": "malware"}, "semiconductors": {"item_id": "3659108274", "tag": "semiconductors"}}, "authors": {"62055567": {"item_id": "3659108274", "author_id": "62055567", "name": "Dan Goodin", "url": "https://arstechnica.com/author/dan-goodin/"}}, "image": {"item_id": "3659108274", "src": "https://cdn.arstechnica.net/wp-content/uploads/2022/06/cpu-800x534.jpeg", "width": "640", "height": "427"}, "images": {"1": {"item_id": "3659108274", "image_id": "1", "src": "https://cdn.arstechnica.net/wp-content/uploads/2022/06/cpu-800x534.jpeg", "width": "640", "height": "427", "credit": "", "caption": ""}, "2": {"item_id": "3659108274", "image_id": "2", "src": "https://cdn.arstechnica.net/wp-content/uploads/2022/07/retbleed-by-cpu.jpg", "width": "640", "height": "215", "credit": "Wikner & Razavi", "caption": ""}}, "domain_metadata": {"name": "Ars Technica", "logo": "https://logo.clearbit.com/arstechnica.com?size=800", "greyscale_logo": "https://logo.clearbit.com/arstechnica.com?size=800&greyscale=true"}, "listen_duration_estimate": 718}, "3917113055": {"item_id": "3917113055", "resolved_id": "3917113055", "given_url": "https://arstechnica.com/information-technology/2023/08/data-leaking-downfall-bug-affects-six-generations-of-intel-pc-and-server-cpus/", "given_title": "“Downfall” bug affects years of Intel CPUs, can leak encryption keys and mo", "favorite": "0", "status": "1", "time_added": "1691621150", "time_updated": "1708191409", "time_read": "1691682641", "time_favorited": "0", "sort_id": 68, "resolved_title": "“Downfall” bug affects years of Intel CPUs, can leak encryption keys and more", "resolved_url": "https://arstechnica.com/information-technology/2023/08/data-leaking-downfall-bug-affects-six-generations-of-intel-pc-and-server-cpus/", "excerpt": "It's a big week for CPU security vulnerabilities. Yesterday, different security researchers published details on two different vulnerabilities, one affecting multiple generations of Intel processors and another affecting the newest AMD CPUs.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "829", "lang": "en", "time_to_read": 4, "amp_url": "https://arstechnica.com/information-technology/2023/08/data-leaking-downfall-bug-affects-six-generations-of-intel-pc-and-server-cpus/amp/", "top_image_url": "https://cdn.arstechnica.net/wp-content/uploads/2023/08/DSC09738-640x428.jpg", "tags": {"cpus": {"item_id": "3917113055", "tag": "cpus"}, "security": {"item_id": "3917113055", "tag": "security"}, "semiconductors": {"item_id": "3917113055", "tag": "semiconductors"}}, "authors": {"62059110": {"item_id": "3917113055", "author_id": "62059110", "name": "Andrew Cunningham", "url": "https://arstechnica.com/author/andrew_cunningham/"}}, "image": {"item_id": "3917113055", "src": "https://cdn.arstechnica.net/wp-content/uploads/2023/08/DSC09738-800x535.jpg", "width": "640", "height": "428"}, "images": {"1": {"item_id": "3917113055", "image_id": "1", "src": "https://cdn.arstechnica.net/wp-content/uploads/2023/08/DSC09738-800x535.jpg", "width": "640", "height": "428", "credit": "Mark Walton", "caption": "An 8th-generation Intel Core desktop CPU, one of several CPU generations affected by the Downfall bug."}, "2": {"item_id": "3917113055", "image_id": "2", "src": "https://cdn.arstechnica.net/wp-content/uploads/2023/08/downfall-logo-2.png", "width": "1640", "height": "1360", "credit": "Daniel Moghimi/DALL-E 2", "caption": "A DALL-E 2-generated logo for the \"Downfall\" CPU vulnerability."}}, "domain_metadata": {"name": "Ars Technica", "logo": "https://logo.clearbit.com/arstechnica.com?size=800", "greyscale_logo": "https://logo.clearbit.com/arstechnica.com?size=800&greyscale=true"}, "listen_duration_estimate": 321}, "3830058029": {"item_id": "3830058029", "resolved_id": "3830058029", "given_url": "https://arstechnica.com/science/2023/03/learning-to-build-consistent-electronics-from-2d-materials/", "given_title": "New method gets better performance out of atomically thin transistors", "favorite": "0", "status": "1", "time_added": "1679418672", "time_updated": "1679424721", "time_read": "1679424721", "time_favorited": "0", "sort_id": 69, "resolved_title": "New method gets better performance out of atomically thin transistors", "resolved_url": "https://arstechnica.com/science/2023/03/learning-to-build-consistent-electronics-from-2d-materials/", "excerpt": "Atomically thin materials like graphene are single molecules in which all the chemical bonds are oriented so that the resulting molecule forms a sheet.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "867", "lang": "en", "time_to_read": 4, "amp_url": "https://arstechnica.com/science/2023/03/learning-to-build-consistent-electronics-from-2d-materials/amp/", "top_image_url": "https://cdn.arstechnica.net/wp-content/uploads/2023/03/GettyImages-1298961898-640x427.jpg", "tags": {"semiconductors": {"item_id": "3830058029", "tag": "semiconductors"}}, "authors": {"62053424": {"item_id": "3830058029", "author_id": "62053424", "name": "John Timmer", "url": "https://arstechnica.com/author/john-timmer/"}}, "image": {"item_id": "3830058029", "src": "https://cdn.arstechnica.net/wp-content/uploads/2023/03/GettyImages-1298961898-800x533.jpg", "width": "640", "height": "426"}, "images": {"1": {"item_id": "3830058029", "image_id": "1", "src": "https://cdn.arstechnica.net/wp-content/uploads/2023/03/GettyImages-1298961898-800x533.jpg", "width": "640", "height": "426", "credit": "RHJ / Getty Images", "caption": "The much-larger-than-2D form of molybdenum disulfide."}}, "domain_metadata": {"name": "Ars Technica", "logo": "https://logo.clearbit.com/arstechnica.com?size=800", "greyscale_logo": "https://logo.clearbit.com/arstechnica.com?size=800&greyscale=true"}, "listen_duration_estimate": 336}, "3883592361": {"item_id": "3883592361", "resolved_id": "3883592361", "given_url": "https://arstechnica.com/tech-policy/2023/06/smart-tv-industry-rocked-by-alleged-patent-conspiracy-from-chip-maker/", "given_title": "Smart TV industry rocked by alleged patent conspiracy from chip maker", "favorite": "0", "status": "1", "time_added": "1686391089", "time_updated": "1686498215", "time_read": "1686498215", "time_favorited": "0", "sort_id": 70, "resolved_title": "Smart TV industry rocked by alleged patent conspiracy from chip maker", "resolved_url": "https://arstechnica.com/tech-policy/2023/06/smart-tv-industry-rocked-by-alleged-patent-conspiracy-from-chip-maker/", "excerpt": "During the pandemic, the demand for smart TVs dwindled, as the supply chain for critical TV components became unreliable and consumers began tightening up on frivolous spending.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "862", "lang": "en", "time_to_read": 4, "amp_url": "https://arstechnica.com/tech-policy/2023/06/smart-tv-industry-rocked-by-alleged-patent-conspiracy-from-chip-maker/amp/", "top_image_url": "https://cdn.arstechnica.net/wp-content/uploads/2023/06/GettyImages-1243355573-640x427.jpg", "tags": {"intellectual-property": {"item_id": "3883592361", "tag": "intellectual-property"}, "semiconductors": {"item_id": "3883592361", "tag": "semiconductors"}}, "authors": {"169304759": {"item_id": "3883592361", "author_id": "169304759", "name": "Ashley Belanger", "url": "https://arstechnica.com/author/ashleybelanger/"}}, "image": {"item_id": "3883592361", "src": "https://cdn.arstechnica.net/wp-content/uploads/2023/06/GettyImages-1243355573-800x534.jpg", "width": "640", "height": "427"}, "images": {"1": {"item_id": "3883592361", "image_id": "1", "src": "https://cdn.arstechnica.net/wp-content/uploads/2023/06/GettyImages-1243355573-800x534.jpg", "width": "640", "height": "427", "credit": "Anadolu Agency / Contributor | Anadolu", "caption": "Anadolu Agency / Contributor | Anadolu"}}, "domain_metadata": {"name": "Ars Technica", "logo": "https://logo.clearbit.com/arstechnica.com?size=800", "greyscale_logo": "https://logo.clearbit.com/arstechnica.com?size=800&greyscale=true"}, "listen_duration_estimate": 334}, "1575502152": {"item_id": "1575502152", "resolved_id": "1575502152", "given_url": "https://arxiv.org/abs/1701.05637", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638369825", "time_read": "1638369826", "time_favorited": "0", "sort_id": 71, "resolved_title": "[1701.05637] Design and Analysis of Stability-Guaranteed PUFs", "resolved_url": "https://arxiv.org/abs/1701.05637", "excerpt": "Full-text links: Download: (license)        Bookmark (what is this?)           Title: Design and Analysis of Stability-Guaranteed PUFs Authors: Wei-Che Wang, Yair Yona, Suhas Diggavi, Puneet Gupta  Abstract: The lack of stability is one of the major limitations that constrains PUF from being put", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "342", "lang": "en", "tags": {"pufs": {"item_id": "1575502152", "tag": "pufs"}, "semiconductors": {"item_id": "1575502152", "tag": "semiconductors"}}, "authors": {"61907628": {"item_id": "1575502152", "author_id": "61907628", "name": "cs", "url": "https://arxiv.org/abs/1701.05637?context=cs"}}, "domain_metadata": {"name": "arXiv", "logo": "https://logo.clearbit.com/arxiv.org?size=800", "greyscale_logo": "https://logo.clearbit.com/arxiv.org?size=800&greyscale=true"}, "listen_duration_estimate": 132}, "3840967397": {"item_id": "3840967397", "resolved_id": "3840967402", "given_url": "https://arxiv.org/abs/2304.02410", "given_title": "Hacker News", "favorite": "0", "status": "1", "time_added": "1680823003", "time_updated": "1680823106", "time_read": "1680823106", "time_favorited": "0", "sort_id": 72, "resolved_title": "Title:STRV -- A radiation hard RISC-V microprocessor for high-energy physics applications", "resolved_url": "https://arxiv.org/abs/2304.02410v1", "excerpt": "Both individuals and organizations that work with arXivLabs have embraced and accepted our values of openness, community, excellence, and user data privacy. arXiv is committed to these values and only works with partners that adhere to them.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "72", "lang": "en", "top_image_url": "https://static.arxiv.org/static/browse/0.3.4/images/arxiv-logo-fb.png", "tags": {"cpus": {"item_id": "3840967397", "tag": "cpus"}, "semiconductors": {"item_id": "3840967397", "tag": "semiconductors"}}, "authors": {"180071810": {"item_id": "3840967397", "author_id": "180071810", "name": "cs      cs.SY      eess", "url": ""}}, "domain_metadata": {"name": "arXiv", "logo": "https://logo.clearbit.com/arxiv.org?size=800", "greyscale_logo": "https://logo.clearbit.com/arxiv.org?size=800&greyscale=true"}, "listen_duration_estimate": 28}, "3176508800": {"item_id": "3176508800", "resolved_id": "3176508800", "given_url": "https://asia.nikkei.com/Business/Technology/TSMC-and-Google-push-chipmaking-boundaries-with-3D-stacking", "given_title": "TSMC and Google push chipmaking boundaries with 3D 'stacking'", "favorite": "0", "status": "1", "time_added": "1606393234", "time_updated": "1613039250", "time_read": "1606442475", "time_favorited": "0", "sort_id": 73, "resolved_title": "TSMC and Google push chipmaking boundaries with 3D 'stacking'", "resolved_url": "https://asia.nikkei.com/Business/Technology/TSMC-and-Google-push-chipmaking-boundaries-with-3D-stacking", "excerpt": "TAIPEI -- Taiwan Semiconductor Manufacturing Co. is working with Google and other U.S. tech giants to develop a new way of making semiconductors more powerful. The industry's traditional approach of cramming ever more transistors onto a single chip is starting to lose steam.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1224", "lang": "en", "time_to_read": 6, "top_image_url": "https://www.ft.com/__origami/service/image/v2/images/raw/https%253A%252F%252Fs3-ap-northeast-1.amazonaws.com%252Fpsh-ex-ftnikkei-3937bb4%252Fimages%252F2%252F0%252F1%252F1%252F30681102-3-eng-GB%252FCropped-1605517902jpp035463261.jpg?width=1024&height=512&fit=cover&gravity=faces&source=nar-cms", "tags": {"semiconductors": {"item_id": "3176508800", "tag": "semiconductors"}}, "image": {"item_id": "3176508800", "src": "https://www.ft.com/__origami/service/image/v2/images/raw/https%253A%252F%252Fs3-ap-northeast-1.amazonaws.com%252Fpsh-ex-ftnikkei-3937bb4%252Fimages%252F2%252F0%252F1%252F1%252F30681102-3-eng-GB%252FCropped-1605517902jpp035463261.jpg?width=700&fit=cover&gravity=faces&dpr=2&quality=medium&source=nar-cms", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3176508800", "image_id": "1", "src": "https://www.ft.com/__origami/service/image/v2/images/raw/https%253A%252F%252Fs3-ap-northeast-1.amazonaws.com%252Fpsh-ex-ftnikkei-3937bb4%252Fimages%252F2%252F0%252F1%252F1%252F30681102-3-eng-GB%252FCropped-1605517902jpp035463261.jpg?width=700&fit=cover&gravity=faces&dpr=2&quality=medium&source=nar-cms", "width": "0", "height": "0", "credit": "", "caption": "TSMC is drawing attention to the growing importance of chip packaging, a little-known part of the process of making semiconductors. © AFP/Jiji"}}, "domain_metadata": {"name": "The Nikkei", "logo": "https://logo.clearbit.com/nikkei.com?size=800", "greyscale_logo": "https://logo.clearbit.com/nikkei.com?size=800&greyscale=true"}, "listen_duration_estimate": 474}, "3656438691": {"item_id": "3656438691", "resolved_id": "3656438691", "given_url": "https://ayarlabs.com/?gclid=CjwKCAjwq5-WBhB7EiwAl-HEkkhbj29AeIbYeopK59h8HVnV4bFzwtURN_1hpEQ4ZLWsBXLUZWam5xoCTEMQAvD_BwE", "given_title": "", "favorite": "0", "status": "1", "time_added": "1657284536", "time_updated": "1657316958", "time_read": "1657316958", "time_favorited": "0", "sort_id": 74, "resolved_title": "Enabling the next phase of Moore’s Law through optical connectivity", "resolved_url": "https://ayarlabs.com/?gclid=CjwKCAjwq5-WBhB7EiwAl-HEkkhbj29AeIbYeopK59h8HVnV4bFzwtURN_1hpEQ4ZLWsBXLUZWam5xoCTEMQAvD_BwE", "excerpt": "Ayar Labs is solving the I/O bandwidth and power bottlenecks by moving data using light. See how we are enabling the next phase of Moore’s Law. Learn more on our Home page.", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "top_image_url": "https://ayarlabs.com/wp-content/uploads/2019/07/Ayar_Labs_Icon.png", "tags": {"optics-photonics": {"item_id": "3656438691", "tag": "optics-photonics"}, "semiconductors": {"item_id": "3656438691", "tag": "semiconductors"}}, "authors": {"10478": {"item_id": "3656438691", "author_id": "10478", "name": "STAFF", "url": ""}}, "listen_duration_estimate": 0}, "3840111512": {"item_id": "3840111512", "resolved_id": "3840111512", "given_url": "https://bits-chips.nl/artikel/growth-of-300mm-fab-capacity-picks-up-pace-again/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1680705111", "time_updated": "1680713847", "time_read": "1680713846", "time_favorited": "0", "sort_id": 75, "resolved_title": "Growth of 300mm fab capacity picks up pace again", "resolved_url": "https://bits-chips.nl/artikel/growth-of-300mm-fab-capacity-picks-up-pace-again/", "excerpt": "After dipping this year, the growth of 300mm semiconductor manufacturing capacity is set to gain momentum. Semi forecasts that fab capacity will grow to 9.6 million wafers per month in 2026, up from 6.0 million in 2022.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "139", "lang": "en", "tags": {"foundries": {"item_id": "3840111512", "tag": "foundries"}, "ideas-semex": {"item_id": "3840111512", "tag": "ideas-semex"}, "semiconductors": {"item_id": "3840111512", "tag": "semiconductors"}}, "image": {"item_id": "3840111512", "src": "https://bits-chips.nl/wp-content/uploads/2023/04/Semi-300mm-fab-outlook.jpg", "width": "500", "height": "248"}, "images": {"1": {"item_id": "3840111512", "image_id": "1", "src": "https://bits-chips.nl/wp-content/uploads/2023/04/Semi-300mm-fab-outlook.jpg", "width": "500", "height": "248", "credit": "", "caption": ""}}, "listen_duration_estimate": 54}, "3762068776": {"item_id": "3762068776", "resolved_id": "3762068776", "given_url": "https://blocksandfiles.com/2022/12/08/sk-hynix-boosts-ddr5-dram-speed-with-parallel-reads/", "given_title": "SK hynix boosts DDR5 DRAM speed with parallel reads", "favorite": "0", "status": "1", "time_added": "1670518569", "time_updated": "1670519963", "time_read": "1670519963", "time_favorited": "0", "sort_id": 76, "resolved_title": "SK hynix boosts DDR5 DRAM speed with parallel reads", "resolved_url": "https://blocksandfiles.com/2022/12/08/sk-hynix-boosts-ddr5-dram-speed-with-parallel-reads/", "excerpt": "SK hynix has boosted DDR5 memory speed with a buffer between the CPU and DRAM which can accept parallel reads from 2 banks. This DDR5 Multiplexer Combined Ranks (MCR) Dual In-line Memory Module (DIMM) was developed with a buffer from Renesas and Intel’s MCR technology.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "348", "lang": "en", "top_image_url": "https://blocksandfiles.com/wp-content/uploads/2022/12/SK-hynix-MCR-DIMM.jpg", "tags": {"semiconductor-memory": {"item_id": "3762068776", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3762068776", "tag": "semiconductors"}}, "authors": {"96593760": {"item_id": "3762068776", "author_id": "96593760", "name": "Chris Mellor", "url": "https://blocksandfiles.com/author/chris-mellor/"}}, "image": {"item_id": "3762068776", "src": "https://blocksandfiles.wpenginepowered.com/wp-content/uploads/2022/12/SK-hynix-MCR-DIMM.jpg", "width": "713", "height": "398"}, "images": {"1": {"item_id": "3762068776", "image_id": "1", "src": "https://blocksandfiles.wpenginepowered.com/wp-content/uploads/2022/12/SK-hynix-MCR-DIMM.jpg", "width": "713", "height": "398", "credit": "", "caption": ""}}, "listen_duration_estimate": 135}, "3827062345": {"item_id": "3827062345", "resolved_id": "3827062345", "given_url": "https://blocksandfiles.com/2023/03/16/sk-hynix-breaking-past-the-300-layer-3d-nand-mark/", "given_title": "SK hynix breezes past 300-layer 3D NAND mark", "favorite": "0", "status": "1", "time_added": "1679009016", "time_updated": "1679060462", "time_read": "1679060462", "time_favorited": "0", "sort_id": 77, "resolved_title": "SK hynix breezes past 300-layer 3D NAND mark", "resolved_url": "https://blocksandfiles.com/2023/03/16/sk-hynix-breaking-past-the-300-layer-3d-nand-mark/", "excerpt": "SK hynix engineers presented a paper at the ISSCC 2023 conference showing how they had developed a 300+ layer 3D NAND technology ingesting data at a record 194GBps speed. A copy of their paper shows how they did it using five techniques.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "407", "lang": "en", "top_image_url": "https://blocksandfiles.com/wp-content/uploads/2023/03/SK-hynix-300L-3D-NAND-die.jpg", "tags": {"semiconductor-memory": {"item_id": "3827062345", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3827062345", "tag": "semiconductors"}}, "authors": {"96593760": {"item_id": "3827062345", "author_id": "96593760", "name": "Chris Mellor", "url": "https://blocksandfiles.com/author/chris-mellor/"}}, "image": {"item_id": "3827062345", "src": "https://blocksandfiles.com/wp-content/uploads/2023/03/SK-hynix-300L-3D-NAND-die.jpg", "width": "475", "height": "164"}, "images": {"1": {"item_id": "3827062345", "image_id": "1", "src": "https://blocksandfiles.com/wp-content/uploads/2023/03/SK-hynix-300L-3D-NAND-die.jpg", "width": "475", "height": "164", "credit": "", "caption": ""}}, "listen_duration_estimate": 158}, "3826714923": {"item_id": "3826714923", "resolved_id": "3826714923", "given_url": "https://blocksandfiles.com/2023/03/16/the-state-of-reram-play/", "given_title": "Taking a look at the ReRAM state of play", "favorite": "0", "status": "1", "time_added": "1678969669", "time_updated": "1678972338", "time_read": "1678972337", "time_favorited": "0", "sort_id": 78, "resolved_title": "Taking a look at the ReRAM state of play", "resolved_url": "https://blocksandfiles.com/2023/03/16/the-state-of-reram-play/", "excerpt": "Analysis: Resistive RAM (reRAM) startup Intrinsic Semiconductor Technologies has just raised $9.73 million in funding and grants to expand its engineering team and bring its product to market. Competitors have product in the market already (CrossBar) or IP is available from a foundry (Weebit Nano).", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1427", "lang": "en", "time_to_read": 6, "top_image_url": "https://blocksandfiles.com/wp-content/uploads/2023/03/Skywater-Weebit-ReRAM-cells.jpg", "tags": {"semiconductor-memory": {"item_id": "3826714923", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3826714923", "tag": "semiconductors"}}, "authors": {"96593760": {"item_id": "3826714923", "author_id": "96593760", "name": "Chris Mellor", "url": "https://blocksandfiles.com/author/chris-mellor/"}}, "image": {"item_id": "3826714923", "src": "https://blocksandfiles.com/wp-content/uploads/2020/04/crossbar_reram_cell_operation.jpg", "width": "650", "height": "371"}, "images": {"1": {"item_id": "3826714923", "image_id": "1", "src": "https://blocksandfiles.com/wp-content/uploads/2020/04/crossbar_reram_cell_operation.jpg", "width": "650", "height": "371", "credit": "", "caption": "CrossBar technology diagram"}, "2": {"item_id": "3826714923", "image_id": "2", "src": "https://blocksandfiles.com/wp-content/uploads/2023/03/Skywater-Weebit-ReRAM-cells.jpg", "width": "397", "height": "475", "credit": "", "caption": "Skywater Weebit ReRAM cells"}}, "listen_duration_estimate": 552}, "3859827274": {"item_id": "3859827274", "resolved_id": "3859827274", "given_url": "https://blocksandfiles.com/2023/05/05/50784/", "given_title": "3D DRAM could be revolutionary – if it works", "favorite": "0", "status": "1", "time_added": "1683300074", "time_updated": "1683317165", "time_read": "1683317165", "time_favorited": "0", "sort_id": 79, "resolved_title": "3D DRAM could be revolutionary – if it works", "resolved_url": "https://blocksandfiles.com/2023/05/05/50784/", "excerpt": "We have become so used to 3D NAND that we forget how revolutionary it was back in 2013. The idea that you could radically increase the density of a NAND wafer by stacking cells instead of just laying them out side by side is now taken for granted.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "960", "lang": "en", "time_to_read": 4, "top_image_url": "https://blocksandfiles.com/wp-content/uploads/2022/01/stars.jpeg", "tags": {"semiconductor-memory": {"item_id": "3859827274", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3859827274", "tag": "semiconductors"}}, "authors": {"96593760": {"item_id": "3859827274", "author_id": "96593760", "name": "Chris Mellor", "url": "https://blocksandfiles.com/author/chris-mellor/"}}, "image": {"item_id": "3859827274", "src": "https://blocksandfiles.com/wp-content/uploads/2021/03/Jim-Handy.jpg", "width": "200", "height": "190"}, "images": {"1": {"item_id": "3859827274", "image_id": "1", "src": "https://blocksandfiles.com/wp-content/uploads/2021/03/Jim-Handy.jpg", "width": "200", "height": "190", "credit": "", "caption": "Jim Handy"}}, "listen_duration_estimate": 372}, "3890517652": {"item_id": "3890517652", "resolved_id": "3890517652", "given_url": "https://blocksandfiles.com/2023/06/20/panmnesia-vector-search-cxl/", "given_title": "Panmnesia speeds up vector search with CXL", "favorite": "1", "status": "1", "time_added": "1687286332", "time_updated": "1687293482", "time_read": "1687293482", "time_favorited": "1687293482", "sort_id": 80, "resolved_title": "Panmnesia speeds up vector search with CXL", "resolved_url": "https://blocksandfiles.com/2023/06/20/panmnesia-vector-search-cxl/", "excerpt": "Panmnesia claims to have devised CXL-based vector search methods up to 110x faster than current best practices. The Korean startup has developed CXL-ANNS (CXL – Approximate Nearest Neighbor Search), an AI vector search system that loads billion point vector search data sets into CXL 3.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "585", "lang": "", "top_image_url": "https://blocksandfiles.com/wp-content/uploads/2023/06/Panmnesia-CEO-teaser.jpg", "tags": {"interconnects": {"item_id": "3890517652", "tag": "interconnects"}, "semiconductor-memory": {"item_id": "3890517652", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3890517652", "tag": "semiconductors"}}, "authors": {"96593760": {"item_id": "3890517652", "author_id": "96593760", "name": "Chris Mellor", "url": "https://blocksandfiles.com/author/chris-mellor/"}}, "image": {"item_id": "3890517652", "src": "https://blocksandfiles.com/wp-content/uploads/2023/06/Myoungsoo-Jung.jpg", "width": "274", "height": "325"}, "images": {"1": {"item_id": "3890517652", "image_id": "1", "src": "https://blocksandfiles.com/wp-content/uploads/2023/06/Myoungsoo-Jung.jpg", "width": "274", "height": "325", "credit": "", "caption": "Myoungsoo Jung"}}, "listen_duration_estimate": 226}, "3991579273": {"item_id": "3991579273", "resolved_id": "3991579273", "given_url": "https://blocksandfiles.com/2024/01/09/micron-nvdram-might-never-become-a-product/", "given_title": "Micron NVDRAM may never become a product", "favorite": "0", "status": "1", "time_added": "1704786873", "time_updated": "1704791813", "time_read": "1704791813", "time_favorited": "0", "sort_id": 81, "resolved_title": "Micron NVDRAM may never become a product", "resolved_url": "https://blocksandfiles.com/2024/01/09/micron-nvdram-might-never-become-a-product/", "excerpt": "Micron’s NVDRAM chip could be a proving ground for technologies used in other products – and not become a standalone product itself.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "972", "lang": "en", "time_to_read": 4, "top_image_url": "https://blocksandfiles.com/wp-content/uploads/2021/11/shutterstock_question.jpeg", "tags": {"semiconductor-memory": {"item_id": "3991579273", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3991579273", "tag": "semiconductors"}}, "authors": {"96593760": {"item_id": "3991579273", "author_id": "96593760", "name": "Chris Mellor", "url": "https://blocksandfiles.com/author/chris-mellor/"}}, "image": {"item_id": "3991579273", "src": "https://blocksandfiles.com/wp-content/uploads/2021/03/Jim-Handy.jpg", "width": "400", "height": "379"}, "images": {"1": {"item_id": "3991579273", "image_id": "1", "src": "https://blocksandfiles.com/wp-content/uploads/2021/03/Jim-Handy.jpg", "width": "400", "height": "379", "credit": "", "caption": "Jim Handy."}}, "listen_duration_estimate": 376}, "3998500112": {"item_id": "3998500112", "resolved_id": "3998500112", "given_url": "https://blocksandfiles.com/2024/01/23/grokking-groqs-groqness/", "given_title": "Grokking Groq’s Groqness", "favorite": "0", "status": "1", "time_added": "1708394487", "time_updated": "1709246552", "time_read": "1708582131", "time_favorited": "0", "sort_id": 82, "resolved_title": "Grokking Groq’s Groqness", "resolved_url": "https://blocksandfiles.com/2024/01/23/grokking-groqs-groqness/", "excerpt": "Startup Groq has developed an machine learning processor that it claims blows GPUs away in large language model workloads – 10x faster than an Nvidia GPU at 10 percent of the cost, and needing a tenth of the electricity.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1273", "lang": "en", "time_to_read": 6, "top_image_url": "https://blocksandfiles.com/wp-content/uploads/2024/01/Jonathan-Ross.jpg", "tags": {"inference": {"item_id": "3998500112", "tag": "inference"}, "semiconductors": {"item_id": "3998500112", "tag": "semiconductors"}, "tpu": {"item_id": "3998500112", "tag": "tpu"}}, "authors": {"96593760": {"item_id": "3998500112", "author_id": "96593760", "name": "Chris Mellor", "url": "https://blocksandfiles.com/author/chris-mellor/"}}, "image": {"item_id": "3998500112", "src": "https://blocksandfiles.com/wp-content/uploads/2024/01/Groq-LPU.jpg", "width": "650", "height": "436"}, "images": {"1": {"item_id": "3998500112", "image_id": "1", "src": "https://blocksandfiles.com/wp-content/uploads/2024/01/Groq-LPU.jpg", "width": "650", "height": "436", "credit": "", "caption": "Groc LPU."}, "2": {"item_id": "3998500112", "image_id": "2", "src": "https://blocksandfiles.com/wp-content/uploads/2024/01/GroqCard.jpg", "width": "650", "height": "436", "credit": "", "caption": "GroqCard."}}, "listen_duration_estimate": 493}, "3278528278": {"item_id": "3278528278", "resolved_id": "3278528278", "given_url": "https://blog.apnic.net/2021/03/12/a-brief-history-of-router-architecture/", "given_title": "A brief history of router architecture", "favorite": "0", "status": "1", "time_added": "1615631053", "time_updated": "1638829333", "time_read": "1615653818", "time_favorited": "0", "sort_id": 83, "resolved_title": "A brief history of router architecture", "resolved_url": "https://blog.apnic.net/2021/03/12/a-brief-history-of-router-architecture/", "excerpt": "Over the last 50 years, we’ve made a lot of progress in developing the Internet from a tiny interconnection of a handful of computers to a worldwide fabric with billions of nodes.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1764", "lang": "en", "time_to_read": 8, "top_image_url": "https://blog.apnic.net/wp-content/uploads/2021/03/router-history-FT.jpg", "tags": {"circuits-electronics": {"item_id": "3278528278", "tag": "circuits-electronics"}, "semiconductors": {"item_id": "3278528278", "tag": "semiconductors"}}, "authors": {"147961712": {"item_id": "3278528278", "author_id": "147961712", "name": "Tony Li", "url": "https://blog.apnic.net/author/tony-li/"}}, "image": {"item_id": "3278528278", "src": "https://blog.apnic.net/wp-content/uploads/2021/03/router-history-FT-555x202.jpg?v=6c3407f4f616bc0c3d79aa1db871dbe0", "width": "555", "height": "202"}, "images": {"1": {"item_id": "3278528278", "image_id": "1", "src": "https://blog.apnic.net/wp-content/uploads/2021/03/router-history-FT-555x202.jpg?v=6c3407f4f616bc0c3d79aa1db871dbe0", "width": "555", "height": "202", "credit": "", "caption": ""}, "2": {"item_id": "3278528278", "image_id": "2", "src": "https://blog.apnic.net/wp-content/uploads/2021/03/Figure-1-%E2%80%94-Network-interface-cards-attached-to-a-bus..png", "width": "512", "height": "144", "credit": "", "caption": "Figure 1 — Network interface cards attached to a bus."}, "3": {"item_id": "3278528278", "image_id": "3", "src": "https://blog.apnic.net/wp-content/uploads/2021/03/Figure-2-%E2%80%94-The-solution-to-scaling-was-to-add-another-bus-and-another-processor..png", "width": "512", "height": "217", "credit": "", "caption": "Figure 2 — The solution to scaling was to add another bus and another processor."}, "4": {"item_id": "3278528278", "image_id": "4", "src": "https://blog.apnic.net/wp-content/uploads/2021/03/Figure-3-%E2%80%94-The-next-step-was-to-add-a-Field-Programmable-Gate-Array.-1024x435.png", "width": "1024", "height": "435", "credit": "", "caption": "Figure 3 — The next step was to add a Field Programmable Gate Array."}, "5": {"item_id": "3278528278", "image_id": "5", "src": "https://blog.apnic.net/wp-content/uploads/2021/03/Figure-4-%E2%80%94-As-demand-for-routers-skyrocketed-one-alternative-was-a-scheduled-crossbar.png", "width": "512", "height": "244", "credit": "", "caption": "Figure 4 — As demand for routers skyrocketed, one alternative was a scheduled crossbar."}, "6": {"item_id": "3278528278", "image_id": "6", "src": "https://blog.apnic.net/wp-content/uploads/2021/03/Figure-5-%E2%80%94-Another-innovative-approach-was-to-arrange-the-NICs-in-a-torus..png", "width": "812", "height": "682", "credit": "", "caption": "Figure 5 — Another innovative approach was to arrange the NICs in a torus."}, "7": {"item_id": "3278528278", "image_id": "7", "src": "https://blog.apnic.net/wp-content/uploads/2021/03/Figure-6-%E2%80%94-A-full-mesh-distrubuting-cells-across-all-of-the-NICs-was-proposed..png", "width": "722", "height": "716", "credit": "", "caption": "Figure 6 — A full-mesh, distributing cells across all of the NICs, was proposed."}, "8": {"item_id": "3278528278", "image_id": "8", "src": "https://blog.apnic.net/wp-content/uploads/2021/03/Figure-7-%E2%80%94-Here-all-packets-flow-into-a-central-memory-then-to-the-output-NIC..png", "width": "512", "height": "508", "credit": "", "caption": "Figure 7 — Here, all packets flow into a central memory, then to the output NIC."}, "9": {"item_id": "3278528278", "image_id": "9", "src": "https://blog.apnic.net/wp-content/uploads/2021/03/Figure-8-%E2%80%94-The-Clos-network..png", "width": "512", "height": "219", "credit": "", "caption": "Figure 8 — The Clos network."}, "10": {"item_id": "3278528278", "image_id": "10", "src": "https://blog.apnic.net/wp-content/uploads/2021/03/Figure-9-%E2%80%94-The-folded-Clos-network..png", "width": "976", "height": "588", "credit": "", "caption": "Figure 9 — The folded Clos network."}, "11": {"item_id": "3278528278", "image_id": "11", "src": "https://blog.apnic.net/wp-content/uploads/2021/03/Figure-10-%E2%80%94-Replacing-cell-switches-with-packet-switches-retaining-the-Clos-topology-for-easy-scalability..png", "width": "976", "height": "588", "credit": "", "caption": "Figure 10 — Replacing cell switches with packet switches, retaining the Clos topology for easy scalability."}}, "listen_duration_estimate": 683}, "2889732467": {"item_id": "2889732467", "resolved_id": "2889732467", "given_url": "https://blog.benjojo.co.uk/post/why-is-ethernet-mtu-1500", "given_title": "How 1500 bytes became the MTU of the internet", "favorite": "0", "status": "1", "time_added": "1582124135", "time_updated": "1613039250", "time_read": "1582142443", "time_favorited": "0", "sort_id": 84, "resolved_title": "How 1500 bytes became the MTU of the internet", "resolved_url": "https://blog.benjojo.co.uk/post/why-is-ethernet-mtu-1500", "excerpt": "Ethernet is everywhere, tens of thousands of hardware vendors speak and implement it. However almost every ethernet link has one number in common, the MTU: The MTU (Maximum Transmission Unit) states how big a single packet can be.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "905", "lang": "en", "time_to_read": 4, "top_image_url": "https://blog.benjojo.co.uk/asset/bqMErxwWkc", "tags": {"semiconductors": {"item_id": "2889732467", "tag": "semiconductors"}}, "image": {"item_id": "2889732467", "src": "https://blog.benjojo.co.uk/asset/eIy8Yr8TLa", "width": "0", "height": "0"}, "images": {"1": {"item_id": "2889732467", "image_id": "1", "src": "https://blog.benjojo.co.uk/asset/eIy8Yr8TLa", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "2889732467", "image_id": "2", "src": "https://blog.benjojo.co.uk/asset/bqMErxwWkc", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "2889732467", "image_id": "3", "src": "https://blog.benjojo.co.uk/asset/YdKtqySe49", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "2889732467", "image_id": "4", "src": "https://blog.benjojo.co.uk/asset/E1JFG3KuhI", "width": "0", "height": "0", "credit": "", "caption": ""}, "5": {"item_id": "2889732467", "image_id": "5", "src": "https://blog.benjojo.co.uk/asset/5qKGyFM85R", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 350}, "3227243147": {"item_id": "3227243147", "resolved_id": "3227243147", "given_url": "https://blog.inten.to/hardware-for-deep-learning-part-4-asic-96a542fe6a81", "given_title": "Hardware for Deep Learning. Part 4: ASIC", "favorite": "0", "status": "1", "time_added": "1610798930", "time_updated": "1638708525", "time_read": "1610832437", "time_favorited": "0", "sort_id": 85, "resolved_title": "Hardware for Deep Learning. Part 4: ASIC", "resolved_url": "https://blog.inten.to/hardware-for-deep-learning-part-4-asic-96a542fe6a81", "excerpt": "This is a part about ASICs from the “Hardware for Deep Learning” series. The content of the series is here. Now, when every large company launches it’s own DL or AI chip, it’s impossible to be silent. So, ASICs.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "10573", "lang": "en", "time_to_read": 48, "top_image_url": "https://miro.medium.com/max/1200/0*fIsAHCkMLWi8Mwfp", "tags": {"deep-learning": {"item_id": "3227243147", "tag": "deep-learning"}, "machine-learning": {"item_id": "3227243147", "tag": "machine-learning"}, "semiconductors": {"item_id": "3227243147", "tag": "semiconductors"}}, "authors": {"144326533": {"item_id": "3227243147", "author_id": "144326533", "name": "Grigory Sapunov", "url": "https://moocaholic.medium.com"}}, "image": {"item_id": "3227243147", "src": "https://miro.medium.com/max/0/0*fIsAHCkMLWi8Mwfp", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3227243147", "image_id": "1", "src": "https://miro.medium.com/max/0/0*fIsAHCkMLWi8Mwfp", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3227243147", "image_id": "2", "src": "https://miro.medium.com/max/3000/0*gmCI3vWZZ8IPcilM", "width": "1500", "height": "762", "credit": "", "caption": "https://deepmind.com/blog/article/alphago-zero-starting-scratch"}, "3": {"item_id": "3227243147", "image_id": "3", "src": "https://miro.medium.com/max/6436/1*iOWhkTnD0uXnpQ2Y_viHdA.png", "width": "3218", "height": "1802", "credit": "", "caption": "https://www.youtube.com/watch?v=rP8CGyDbxBY&list=PLOU2XLYxmsIJ5Bl3HmuxKY5WE555cu9Uc&index=4"}, "4": {"item_id": "3227243147", "image_id": "4", "src": "https://miro.medium.com/max/1580/0*ME21757y0tfrK3f8.png", "width": "790", "height": "475", "credit": "", "caption": "Google TPU v1 printed circuit card that fits into a SATA hard disk slot for drop-in installation."}, "5": {"item_id": "3227243147", "image_id": "5", "src": "https://miro.medium.com/max/1684/1*9uNlFIx5Uic2hoC4jIV6hg.png", "width": "842", "height": "623", "credit": "", "caption": "TPU Block Diagram."}, "6": {"item_id": "3227243147", "image_id": "6", "src": "https://miro.medium.com/max/1438/1*UtQ4tN0wjK0CmiImhvdOuQ.png", "width": "719", "height": "578", "credit": "", "caption": "Floor Plan of TPU die."}, "7": {"item_id": "3227243147", "image_id": "7", "src": "https://miro.medium.com/max/1122/1*cUuejVpcWwhRd_KE2nuNkw.png", "width": "561", "height": "418", "credit": "", "caption": "Systolic data flow of the Matrix Multiply Unit"}, "8": {"item_id": "3227243147", "image_id": "8", "src": "https://miro.medium.com/max/1936/1*TRZRMm7ZisNxPZOFP7gJDQ.png", "width": "968", "height": "632", "credit": "", "caption": "The Roofline model for a single TPU die on log-log scales"}, "9": {"item_id": "3227243147", "image_id": "9", "src": "https://miro.medium.com/max/2304/1*gaBUDFMjqVZ0XOH_V4Drsg.png", "width": "1152", "height": "636", "credit": "blue", "caption": "The Roofline model for TPU"}, "10": {"item_id": "3227243147", "image_id": "10", "src": "https://miro.medium.com/max/2246/0*JN21ICSIcInGXFjz", "width": "1123", "height": "620", "credit": "", "caption": "Google TPU v2 card with 4 chips"}, "11": {"item_id": "3227243147", "image_id": "11", "src": "https://miro.medium.com/max/1376/1*oEggwcjLn6di8jykp2jmgw.png", "width": "688", "height": "336", "credit": "", "caption": "A single TPU v2 chip with two cores"}, "12": {"item_id": "3227243147", "image_id": "12", "src": "https://miro.medium.com/max/1176/1*iCoUO_fRNBxY2lk5zvhIEA.png", "width": "588", "height": "508", "credit": "", "caption": "Block diagram of a TPU v2 core"}, "13": {"item_id": "3227243147", "image_id": "13", "src": "https://miro.medium.com/max/3100/0*0Tejz4hwiUI73dKW.jpg", "width": "1550", "height": "1336", "credit": "", "caption": "TPU v2 chip floor plan"}, "14": {"item_id": "3227243147", "image_id": "14", "src": "https://miro.medium.com/max/1196/0*Py0s4S_51AwY5SVn", "width": "598", "height": "340", "credit": "", "caption": ""}, "15": {"item_id": "3227243147", "image_id": "15", "src": "https://miro.medium.com/max/1908/1*sIrmp_cXHI0rzA07acvQMg.png", "width": "954", "height": "358", "credit": "", "caption": ""}, "16": {"item_id": "3227243147", "image_id": "16", "src": "https://miro.medium.com/max/1826/1*5zT-BrkDSM1Y5uZt6CXv0Q.png", "width": "913", "height": "503", "credit": "source", "caption": ""}, "17": {"item_id": "3227243147", "image_id": "17", "src": "https://miro.medium.com/max/2042/0*w_TuijcE0JlQFnHy.jpg", "width": "1021", "height": "1015", "credit": "source", "caption": "TPUv1/v2/v3 and Volta feature comparison"}, "18": {"item_id": "3227243147", "image_id": "18", "src": "https://miro.medium.com/max/1164/1*IgTM9MTHogxvkyDBtE4IeQ.png", "width": "582", "height": "343", "credit": "source", "caption": ""}, "19": {"item_id": "3227243147", "image_id": "19", "src": "https://miro.medium.com/max/3200/0*1CWwzMxPPy4BmdyV.png", "width": "1600", "height": "941", "credit": "source", "caption": ""}, "20": {"item_id": "3227243147", "image_id": "20", "src": "https://miro.medium.com/max/2068/0*AvBgglMSIBtgweUM", "width": "1034", "height": "600", "credit": "", "caption": "The v3 TPU POD"}, "21": {"item_id": "3227243147", "image_id": "21", "src": "https://miro.medium.com/max/2044/0*EEl_1XK6lIfSGNYS.jpg", "width": "1022", "height": "738", "credit": "", "caption": "A 2D-torus topology. TPU v2 uses a 16x16 2D torus."}, "22": {"item_id": "3227243147", "image_id": "22", "src": "https://miro.medium.com/max/1176/0*tchhZPBigPBYbWRp.png", "width": "588", "height": "305", "credit": "", "caption": ""}, "23": {"item_id": "3227243147", "image_id": "23", "src": "https://miro.medium.com/max/1246/0*L0TI320WSzPbUJG6.png", "width": "623", "height": "276", "credit": "", "caption": ""}, "24": {"item_id": "3227243147", "image_id": "24", "src": "https://miro.medium.com/max/2196/1*Z7jvGn5QcXQ_C6aQ2CtBMA.png", "width": "1098", "height": "500", "credit": "", "caption": ""}, "25": {"item_id": "3227243147", "image_id": "25", "src": "https://miro.medium.com/max/1934/1*gTDtGuEOlAmi8Wzm8FyBtA.png", "width": "967", "height": "435", "credit": "", "caption": "TPU-v3 4-pod configuration where cross-pod links connect neighboring TPU-v3 pods"}, "26": {"item_id": "3227243147", "image_id": "26", "src": "https://miro.medium.com/max/2060/1*MAF2NtKSkGW-aee0vlUpiA.png", "width": "1030", "height": "1030", "credit": "", "caption": "GOYA High-level Architecture"}, "27": {"item_id": "3227243147", "image_id": "27", "src": "https://miro.medium.com/max/1920/0*SbWf9CUHNXkGgR-z.png", "width": "960", "height": "600", "credit": "", "caption": ""}, "28": {"item_id": "3227243147", "image_id": "28", "src": "https://miro.medium.com/max/3010/1*IX8l32Hmzv2dLybLvZYUPA.png", "width": "1505", "height": "865", "credit": "", "caption": "HL-100 PCIe card"}, "29": {"item_id": "3227243147", "image_id": "29", "src": "https://miro.medium.com/max/3924/1*b0QVKRh8iYEc-fXcJAZVMg.png", "width": "1962", "height": "1092", "credit": "", "caption": "GOYA Inference Platform — Software Stack"}, "30": {"item_id": "3227243147", "image_id": "30", "src": "https://miro.medium.com/max/5008/1*ODbnd0-huIVFTeBjvsXlbA.png", "width": "2504", "height": "608", "credit": "", "caption": ""}, "31": {"item_id": "3227243147", "image_id": "31", "src": "https://miro.medium.com/max/3420/1*fSwTNw1ohh6mW2neW_SLwA.png", "width": "1710", "height": "1013", "credit": "", "caption": "Gaudi HL-205 mezzanine card"}, "32": {"item_id": "3227243147", "image_id": "32", "src": "https://miro.medium.com/max/2368/1*yAgw4s2bvnjDO9Jr6mYamA.png", "width": "1184", "height": "1150", "credit": "", "caption": "Gaudi high-level architecture"}, "33": {"item_id": "3227243147", "image_id": "33", "src": "https://miro.medium.com/max/1256/0*c-qGeao7jcfLtmjx", "width": "628", "height": "381", "credit": "", "caption": ""}, "34": {"item_id": "3227243147", "image_id": "34", "src": "https://miro.medium.com/max/1600/0*fqDvgq4dLZufgpSP", "width": "800", "height": "790", "credit": "", "caption": ""}, "35": {"item_id": "3227243147", "image_id": "35", "src": "https://miro.medium.com/max/1948/0*jJ6f_3aFX-VEwp8U", "width": "974", "height": "743", "credit": "", "caption": ""}, "36": {"item_id": "3227243147", "image_id": "36", "src": "https://miro.medium.com/max/1400/0*pvDcd6cygiBQgSPw", "width": "700", "height": "336", "credit": "", "caption": ""}, "37": {"item_id": "3227243147", "image_id": "37", "src": "https://miro.medium.com/max/3840/0*Ho0xIIc_oYOR8VbL.png", "width": "1920", "height": "1308", "credit": "", "caption": ""}, "38": {"item_id": "3227243147", "image_id": "38", "src": "https://miro.medium.com/max/880/0*IZ_IErrx75OJ3R5v.jpg", "width": "440", "height": "290", "credit": "", "caption": ""}, "39": {"item_id": "3227243147", "image_id": "39", "src": "https://miro.medium.com/max/5200/0*zrbc3zBqMJ_PXQss.png", "width": "2600", "height": "1559", "credit": "", "caption": ""}, "40": {"item_id": "3227243147", "image_id": "40", "src": "https://miro.medium.com/max/4238/1*7WC7U1ER4FA1LCzos15Zfg.png", "width": "2119", "height": "1379", "credit": "source", "caption": ""}, "41": {"item_id": "3227243147", "image_id": "41", "src": "https://miro.medium.com/max/1920/0*XCsw3yE7XzIgpcXw.jpg", "width": "960", "height": "720", "credit": "", "caption": "The IPU-M2000 is Graphcore’s IPU system"}, "42": {"item_id": "3227243147", "image_id": "42", "src": "https://miro.medium.com/max/1920/0*4q3MS5v49QIP_w-R.jpg", "width": "960", "height": "720", "credit": "", "caption": "The Graphcore IPU-POD64"}, "43": {"item_id": "3227243147", "image_id": "43", "src": "https://miro.medium.com/max/1920/0*x2CPfWK036fEjsYi.jpg", "width": "960", "height": "720", "credit": "", "caption": "Dell DSS8440"}, "44": {"item_id": "3227243147", "image_id": "44", "src": "https://miro.medium.com/max/4800/0*iydIiFOYFcMgvjJw.jpg", "width": "2400", "height": "1075", "credit": "", "caption": ""}, "45": {"item_id": "3227243147", "image_id": "45", "src": "https://miro.medium.com/max/2976/1*p-iuRoyHuh0jaSael_n4ww.png", "width": "1488", "height": "1422", "credit": "", "caption": ""}, "46": {"item_id": "3227243147", "image_id": "46", "src": "https://miro.medium.com/max/5066/1*4aiUWlbmB2UTHC8HRlQbTA.png", "width": "2533", "height": "1174", "credit": "", "caption": ""}, "47": {"item_id": "3227243147", "image_id": "47", "src": "https://miro.medium.com/max/4948/1*-YaRe_GGHpjTEGR-a26r2g.png", "width": "2474", "height": "1015", "credit": "WSE", "caption": "CS-1 Wafer Scale Engine"}, "48": {"item_id": "3227243147", "image_id": "48", "src": "https://miro.medium.com/max/5006/1*rZAxGUEwfVDdpeAcwXT6Sg.png", "width": "2503", "height": "1163", "credit": "", "caption": "From HotChips 2020 slides"}, "49": {"item_id": "3227243147", "image_id": "49", "src": "https://miro.medium.com/max/1422/0*M1niVOB4hdjos0wn.jpg", "width": "711", "height": "600", "credit": "", "caption": "CS-1 system"}, "50": {"item_id": "3227243147", "image_id": "50", "src": "https://miro.medium.com/max/5968/1*Dj4g5Iow8bWMId25-f5ulA.png", "width": "2984", "height": "544", "credit": "", "caption": "A high-level overview of the compilation process for the WSE"}, "51": {"item_id": "3227243147", "image_id": "51", "src": "https://miro.medium.com/max/5074/1*iSDuSdnmraPY0nJ7tPP_4A.png", "width": "2537", "height": "1390", "credit": "", "caption": ""}, "52": {"item_id": "3227243147", "image_id": "52", "src": "https://miro.medium.com/max/3886/1*9uVs02tElZpJUlKRy8uJCQ.png", "width": "1943", "height": "1080", "credit": "source", "caption": ""}, "53": {"item_id": "3227243147", "image_id": "53", "src": "https://miro.medium.com/max/1280/0*mqOddQuHmcs7IJBD.jpg", "width": "640", "height": "646", "credit": "source", "caption": ""}, "54": {"item_id": "3227243147", "image_id": "54", "src": "https://miro.medium.com/max/3398/1*edbeUqJz62Pp6_IyfaCJ9g.png", "width": "1699", "height": "790", "credit": "", "caption": ""}, "55": {"item_id": "3227243147", "image_id": "55", "src": "https://miro.medium.com/max/1300/0*ydw81oBsAgYkLvc7.jpg", "width": "650", "height": "488", "credit": "", "caption": ""}, "56": {"item_id": "3227243147", "image_id": "56", "src": "https://miro.medium.com/max/1300/0*owP5AO3rhSwfqI-s.png", "width": "650", "height": "488", "credit": "", "caption": ""}, "57": {"item_id": "3227243147", "image_id": "57", "src": "https://miro.medium.com/max/1300/0*wu7p_kBtjSBBspoy.png", "width": "650", "height": "488", "credit": "", "caption": "Atlas 200 Development Kit"}, "58": {"item_id": "3227243147", "image_id": "58", "src": "https://miro.medium.com/max/1300/0*PW1zrrG561OX0K68.jpg", "width": "650", "height": "488", "credit": "", "caption": ""}, "59": {"item_id": "3227243147", "image_id": "59", "src": "https://miro.medium.com/max/1300/0*McPPNylo6nSQUk6p.png", "width": "650", "height": "488", "credit": "", "caption": ""}, "60": {"item_id": "3227243147", "image_id": "60", "src": "https://miro.medium.com/max/1300/0*kIewOOQcEuacCZ9u.png", "width": "650", "height": "488", "credit": "", "caption": "Atlas 900 AI Cluster"}, "61": {"item_id": "3227243147", "image_id": "61", "src": "https://miro.medium.com/max/2858/1*FonE7k4HyxoGLwNB759DHQ.png", "width": "1429", "height": "1055", "credit": "", "caption": ""}, "62": {"item_id": "3227243147", "image_id": "62", "src": "https://miro.medium.com/max/3484/1*R7UpiQz6K4lp11kjAdPHMw.png", "width": "1742", "height": "988", "credit": "", "caption": ""}, "63": {"item_id": "3227243147", "image_id": "63", "src": "https://miro.medium.com/max/5148/1*wGXK3jr-Sxm5jeV8C4RCMg.png", "width": "2574", "height": "1389", "credit": "", "caption": ""}, "64": {"item_id": "3227243147", "image_id": "64", "src": "https://miro.medium.com/max/4970/1*ht1Es0G476Zadgv2mC6_6A.png", "width": "2485", "height": "1514", "credit": "", "caption": ""}, "65": {"item_id": "3227243147", "image_id": "65", "src": "https://miro.medium.com/max/2138/0*64aFM8wVKM7jJr_Y.png", "width": "1069", "height": "639", "credit": "", "caption": ""}, "66": {"item_id": "3227243147", "image_id": "66", "src": "https://miro.medium.com/max/2404/0*uBe5LNLH5kBJ5BgT.jpg", "width": "1202", "height": "1000", "credit": "", "caption": ""}, "67": {"item_id": "3227243147", "image_id": "67", "src": "https://miro.medium.com/max/2400/0*OKujK1NnMOkqHyCb.jpg", "width": "1200", "height": "820", "credit": "", "caption": "SC5+"}, "68": {"item_id": "3227243147", "image_id": "68", "src": "https://miro.medium.com/max/2400/0*LQUEIfKubvzuVDPY.png", "width": "1200", "height": "820", "credit": "", "caption": "Artificial Intelligence Server SA3"}, "69": {"item_id": "3227243147", "image_id": "69", "src": "https://miro.medium.com/max/2160/0*DUwCnn-HbrCvaHds.jpg", "width": "1080", "height": "980", "credit": "", "caption": ""}, "70": {"item_id": "3227243147", "image_id": "70", "src": "https://miro.medium.com/max/4500/1*M66z_fCxDR7i6zPVaWecAA.png", "width": "2250", "height": "1209", "credit": "", "caption": ""}, "71": {"item_id": "3227243147", "image_id": "71", "src": "https://miro.medium.com/max/3744/1*fWYUCRCUZhpZPQ1iAX6gdQ.png", "width": "1872", "height": "954", "credit": "", "caption": ""}, "72": {"item_id": "3227243147", "image_id": "72", "src": "https://miro.medium.com/max/3630/1*GqjTEjaW3jBcOySEotE6-A.png", "width": "1815", "height": "827", "credit": "", "caption": ""}, "73": {"item_id": "3227243147", "image_id": "73", "src": "https://miro.medium.com/max/5464/1*o4YriwWqXi9t8Qyi0QqDRQ.png", "width": "2732", "height": "1404", "credit": "", "caption": ""}, "74": {"item_id": "3227243147", "image_id": "74", "src": "https://miro.medium.com/max/2824/1*NgwO5pV4qry2zURv684T2g.png", "width": "1412", "height": "832", "credit": "", "caption": ""}, "75": {"item_id": "3227243147", "image_id": "75", "src": "https://miro.medium.com/max/4874/1*4DFEARDaXael-px23gSizg.png", "width": "2437", "height": "995", "credit": "", "caption": ""}, "76": {"item_id": "3227243147", "image_id": "76", "src": "https://miro.medium.com/max/1624/0*gxjro_q2Mx4oh4kx.png", "width": "812", "height": "597", "credit": "", "caption": ""}, "77": {"item_id": "3227243147", "image_id": "77", "src": "https://miro.medium.com/max/1780/1*s-wRzsieFABb9ioaY1xduA.png", "width": "890", "height": "550", "credit": "", "caption": "TSP conceptual diagram. Instructions flow downward through identical function units, pipelining the operations. Data flows across the processor, allowing the program to perform different operations."}, "78": {"item_id": "3227243147", "image_id": "78", "src": "https://miro.medium.com/max/3496/1*hA87QQvdXsznWWbc6yitZw.png", "width": "1748", "height": "467", "credit": "", "caption": "TSP superlane block diagram. Every superlane is bilaterally symmetric with an east side and a west side. It contains 16 lanes, each of which is 8 bits wide. Data flows from east to west and from west to east."}, "79": {"item_id": "3227243147", "image_id": "79", "src": "https://miro.medium.com/max/3506/1*pWoj4_XDs2JKiXXmHOV_3g.png", "width": "1753", "height": "894", "credit": "source", "caption": "Image recognition inference performance for ResNet-50 v2 benchmarking at small batch sizes"}, "80": {"item_id": "3227243147", "image_id": "80", "src": "https://miro.medium.com/max/960/0*X3FUS_-AXMMjalLR", "width": "480", "height": "300", "credit": "", "caption": ""}}, "listen_duration_estimate": 4093}, "3177961402": {"item_id": "3177961402", "resolved_id": "3177961402", "given_url": "https://blog.lamresearch.com/finfets-give-way-to-gate-all-around/", "given_title": "FinFETs Give Way to Gate-All-Around | Lam Research", "favorite": "0", "status": "1", "time_added": "1605796171", "time_updated": "1613039250", "time_read": "1605796194", "time_favorited": "0", "sort_id": 86, "resolved_title": "FinFETs Give Way to Gate-All-Around", "resolved_url": "https://blog.lamresearch.com/finfets-give-way-to-gate-all-around/", "excerpt": "When they were first commercialized at the 22 nm node, finFETs represented a revolutionary change to the way we build transistors, the tiny switches in the “brains” of a chip.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "637", "lang": "en", "time_to_read": 3, "top_image_url": "https://blog.lamresearch.com/wp-content/uploads/2020/10/Lam_GAA_10.26.20_sq.jpg", "tags": {"chip-design": {"item_id": "3177961402", "tag": "chip-design"}, "semiconductors": {"item_id": "3177961402", "tag": "semiconductors"}}, "authors": {"119785532": {"item_id": "3177961402", "author_id": "119785532", "name": "Nerissa Draeger", "url": ""}}, "image": {"item_id": "3177961402", "src": "https://blog.lamresearch.com/wp-content/uploads/2020/10/Lam_GAA_InArticle1_10.26.20.jpg", "width": "950", "height": "200"}, "images": {"1": {"item_id": "3177961402", "image_id": "1", "src": "https://blog.lamresearch.com/wp-content/uploads/2020/10/Lam_GAA_InArticle1_10.26.20.jpg", "width": "950", "height": "200", "credit": "", "caption": ""}, "2": {"item_id": "3177961402", "image_id": "2", "src": "https://blog.lamresearch.com/wp-content/uploads/2020/10/Lam_GAA_InArticle2_10.26.20.jpg", "width": "950", "height": "234", "credit": "", "caption": ""}, "3": {"item_id": "3177961402", "image_id": "3", "src": "https://blog.lamresearch.com/wp-content/uploads/2020/10/Lam_GAA_InArticle3_10.26.20.jpg", "width": "950", "height": "222", "credit": "", "caption": ""}}, "listen_duration_estimate": 247}, "1480957606": {"item_id": "1480957606", "resolved_id": "1480957606", "given_url": "https://blog.remix.com/an-intro-to-integer-programming-for-engineers-simplified-bus-scheduling-bd3d64895e92#.t2cywvm8l", "given_title": "An Intro to Integer Programming for Engineers: Simplified Bus Scheduling", "favorite": "0", "status": "1", "time_added": "1495379969", "time_updated": "1613039250", "time_read": "1528501517", "time_favorited": "0", "sort_id": 87, "resolved_title": "Transit Planning & Street Design Data Visualization", "resolved_url": "https://blog.remix.com/an-intro-to-integer-programming-for-engineers-simplified-bus-scheduling-bd3d64895e92", "excerpt": "This partnership means you can now visualize Swiftly’s best-in-class historical speed and dwell time data in Remix’s best-in-class planning tool.", "is_article": "1", "is_index": "1", "has_video": "0", "has_image": "0", "word_count": "20", "lang": "en", "tags": {"semiconductors": {"item_id": "1480957606", "tag": "semiconductors"}}, "listen_duration_estimate": 8}, "2167308623": {"item_id": "2167308623", "resolved_id": "2167308623", "given_url": "https://blog.riseml.com/comparing-google-tpuv2-against-nvidia-v100-on-resnet-50-c2bbb6a51e5e", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638708872", "time_read": "1638409356", "time_favorited": "0", "sort_id": 88, "resolved_title": "", "resolved_url": "https://blog.riseml.com/comparing-google-tpuv2-against-nvidia-v100-on-resnet-50-c2bbb6a51e5e", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"deep-learning": {"item_id": "2167308623", "tag": "deep-learning"}, "gpus": {"item_id": "2167308623", "tag": "gpus"}, "semiconductors": {"item_id": "2167308623", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3334865126": {"item_id": "3334865126", "resolved_id": "3334865126", "given_url": "https://blog.sigplan.org/2021/05/18/circuit-synthesis-for-analog-computing/", "given_title": "Circuit Synthesis for Analog Computing | SIGPLAN Blog", "favorite": "0", "status": "1", "time_added": "1621346798", "time_updated": "1706833159", "time_read": "1621356578", "time_favorited": "0", "sort_id": 89, "resolved_title": "Circuit Synthesis for Analog Computing", "resolved_url": "https://blog.sigplan.org/2021/05/18/circuit-synthesis-for-analog-computing/", "excerpt": "A differential equation-solving analog device is a reconfigurable computing platform which leverages the physics of the underlying substrate to implement dynamical system computations.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2195", "lang": "en", "time_to_read": 10, "top_image_url": "https://blog.sigplan.org/wp-content/uploads/2021/05/shutterstock_1913080369-scaled.jpg", "tags": {"circuits-electronics": {"item_id": "3334865126", "tag": "circuits-electronics"}, "programming": {"item_id": "3334865126", "tag": "programming"}, "semiconductors": {"item_id": "3334865126", "tag": "semiconductors"}}, "authors": {"146698762": {"item_id": "3334865126", "author_id": "146698762", "name": "Sara Achour", "url": ""}}, "image": {"item_id": "3334865126", "src": "https://blog.sigplan.org/wp-content/uploads/2021/05/velocity-synth-assemble-frags-acm-1.png", "width": "920", "height": "482"}, "images": {"1": {"item_id": "3334865126", "image_id": "1", "src": "https://blog.sigplan.org/wp-content/uploads/2021/05/velocity-synth-assemble-frags-acm-1.png", "width": "920", "height": "482", "credit": "", "caption": ""}, "2": {"item_id": "3334865126", "image_id": "2", "src": "https://blog.sigplan.org/wp-content/uploads/2021/05/velocity-synth-example-acm-1.png", "width": "891", "height": "471", "credit": "", "caption": ""}, "3": {"item_id": "3334865126", "image_id": "3", "src": "https://blog.sigplan.org/wp-content/uploads/2021/05/acm-tableau-1-1.png", "width": "896", "height": "325", "credit": "", "caption": ""}, "4": {"item_id": "3334865126", "image_id": "4", "src": "https://blog.sigplan.org/wp-content/uploads/2021/05/acm-tableau-2-1.png", "width": "896", "height": "376", "credit": "", "caption": ""}, "5": {"item_id": "3334865126", "image_id": "5", "src": "https://blog.sigplan.org/wp-content/uploads/2021/05/acm-tableau-solved-1.png", "width": "902", "height": "404", "credit": "", "caption": ""}, "6": {"item_id": "3334865126", "image_id": "6", "src": "https://blog.sigplan.org/wp-content/uploads/2021/05/acm-hcdc-assemble.png", "width": "415", "height": "535", "credit": "", "caption": ""}, "7": {"item_id": "3334865126", "image_id": "7", "src": "https://blog.sigplan.org/wp-content/uploads/2021/05/acm-hcdc-circuit-routed-v2.png", "width": "413", "height": "515", "credit": "", "caption": ""}}, "listen_duration_estimate": 850}, "843996928": {"item_id": "843996928", "resolved_id": "843996928", "given_url": "https://blogs.synopsys.com/breakingthethreelaws/2015/02/how-many-asic-gates-does-it-take-to-fill-an-fpga/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1706631486", "time_read": "1638650906", "time_favorited": "0", "sort_id": 90, "resolved_title": "How many ASIC Gates does it take to fill an FPGA?", "resolved_url": "https://blogs.synopsys.com/breakingthethreelaws/2015/02/how-many-asic-gates-does-it-take-to-fill-an-fpga/", "excerpt": "How many ASIC Gates does it take to fill an FPGA? This question almost sounds like a joke doesn’t it. In reality this is a question I am asked to answer all the time and it’s not easy as ASIC designs don’t map the same to FPGA as they do to ASIC process technologies.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "845", "lang": "en", "time_to_read": 4, "amp_url": "https://blogs.synopsys.com/breakingthethreelaws/2015/02/how-many-asic-gates-does-it-take-to-fill-an-fpga/amp/", "tags": {"fpgas": {"item_id": "843996928", "tag": "fpgas"}, "semiconductors": {"item_id": "843996928", "tag": "semiconductors"}}, "authors": {"111186271": {"item_id": "843996928", "author_id": "111186271", "name": "Michael Posner", "url": "https://blogs.synopsys.com/breakingthethreelaws/author/mick-posner/"}}, "image": {"item_id": "843996928", "src": "http://blogs.synopsys.com/breakingthethreelaws/files/2015/02/chicken.jpg", "width": "628", "height": "412"}, "images": {"1": {"item_id": "843996928", "image_id": "1", "src": "http://blogs.synopsys.com/breakingthethreelaws/files/2015/02/chicken.jpg", "width": "628", "height": "412", "credit": "", "caption": ""}}, "listen_duration_estimate": 327}, "3338894998": {"item_id": "3338894998", "resolved_id": "3338894998", "given_url": "https://buzzorange.com/techorange/en/2021/05/18/1nm-tsmc-mit-ntu/", "given_title": "1nm Breakthrough: TSMC, MIT and NTU Published on Nature", "favorite": "0", "status": "1", "time_added": "1622243117", "time_updated": "1622248833", "time_read": "1622248833", "time_favorited": "0", "sort_id": 91, "resolved_title": "1nm Breakthrough: TSMC, MIT and NTU Extend Moore’s Law", "resolved_url": "https://buzzorange.com/techorange/en/2021/05/18/1nm-tsmc-mit-ntu/", "excerpt": "Taiwan Semiconductor Manufacturing Co.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "356", "lang": "en", "top_image_url": "https://buzzorange.com/techorange/en/app/uploads/2021/05/AdobeStock_192664997.jpeg", "tags": {"semiconductors": {"item_id": "3338894998", "tag": "semiconductors"}}, "authors": {"145393778": {"item_id": "3338894998", "author_id": "145393778", "name": "Whitney Hung", "url": "https://buzzorange.com/techorange/en/author/whitney/"}}, "image": {"item_id": "3338894998", "src": "https://buzzorange.com/techorange/en/app/uploads/2021/05/1949_20210514_1-300x225.webp?jpeg", "width": "597", "height": "448"}, "images": {"1": {"item_id": "3338894998", "image_id": "1", "src": "https://buzzorange.com/techorange/en/app/uploads/2021/05/1949_20210514_1-300x225.webp?jpeg", "width": "597", "height": "448", "credit": "", "caption": "Source: NTU. Left to right, Dr. Pin-Chun Shen, Prof. Chih-I Wu and Dr. Ang-Sheng Chou."}}, "domain_metadata": {"logo": "https://logo.clearbit.com/buzzorange.com?size=800", "greyscale_logo": "https://logo.clearbit.com/buzzorange.com?size=800&greyscale=true"}, "listen_duration_estimate": 138}, "3022320861": {"item_id": "3022320861", "resolved_id": "3022320916", "given_url": "https://cacm.acm.org/magazines/2020/7/245701-domain-specific-hardware-accelerators/fulltext", "given_title": "Domain-Specific Hardware Accelerators | July 2020 | Communications of the A", "favorite": "0", "status": "1", "time_added": "1592748048", "time_updated": "1613039250", "time_read": "1592921000", "time_favorited": "0", "sort_id": 92, "resolved_title": "Domain-Specific Hardware Accelerators", "resolved_url": "https://m-cacm.acm.org/magazines/2020/7/245701-domain-specific-hardware-accelerators/fulltext", "excerpt": "From the simple embedded processor in your washing machine to powerful processors in data center servers, most computing today takes place on general-purpose programmable processors or CPUs. CPUs are attractive because they are easy to program and because large code bases exist for them.", "is_article": "1", "is_index": "0", "has_video": "1", "has_image": "1", "word_count": "7531", "lang": "en", "time_to_read": 34, "top_image_url": "https://m-cacm.acm.org/system/assets/0003/7513/061620_CACMpg1_Domain-Specific-HW3.large.jpg?1592340704&1592340704", "tags": {"semiconductors": {"item_id": "3022320861", "tag": "semiconductors"}}, "authors": {"14465462": {"item_id": "3022320861", "author_id": "14465462", "name": "William J. Dally", "url": ""}}, "image": {"item_id": "3022320861", "src": "https://dl.acm.org/cms/attachment/92230af8-2dda-4075-98b6-420bdc4a643a/t1.jpg", "width": "415", "height": "118"}, "images": {"1": {"item_id": "3022320861", "image_id": "1", "src": "https://dl.acm.org/cms/attachment/92230af8-2dda-4075-98b6-420bdc4a643a/t1.jpg", "width": "415", "height": "118", "credit": "", "caption": ""}, "2": {"item_id": "3022320861", "image_id": "2", "src": "https://dl.acm.org/cms/attachment/8cc39023-c1a6-40a8-9d46-495c76e3e5ad/f1.jpg", "width": "415", "height": "187", "credit": "", "caption": ""}, "3": {"item_id": "3022320861", "image_id": "3", "src": "https://dl.acm.org/cms/attachment/dec95bc7-9b03-47db-bdb5-485735889448/uf1.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "3022320861", "image_id": "4", "src": "https://dl.acm.org/cms/attachment/4172e35f-77e2-406e-9113-2a1d9992e94d/f2.jpg", "width": "415", "height": "230", "credit": "", "caption": ""}}, "videos": {"1": {"item_id": "3022320861", "video_id": "1", "src": "https://player.vimeo.com/video/423287458", "width": "640", "height": "360", "type": "4", "vid": "423287458", "length": "0"}}, "listen_duration_estimate": 2915}, "3055318604": {"item_id": "3055318604", "resolved_id": "3022320916", "given_url": "https://cacm.acm.org/magazines/2020/7/245701-domain-specific-hardware-accelerators/fulltext#R24", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638650754", "time_read": "1638650753", "time_favorited": "0", "sort_id": 93, "resolved_title": "Domain-Specific Hardware Accelerators", "resolved_url": "https://m-cacm.acm.org/magazines/2020/7/245701-domain-specific-hardware-accelerators/fulltext", "excerpt": "From the simple embedded processor in your washing machine to powerful processors in data center servers, most computing today takes place on general-purpose programmable processors or CPUs. CPUs are attractive because they are easy to program and because large code bases exist for them.", "is_article": "1", "is_index": "0", "has_video": "1", "has_image": "1", "word_count": "7531", "lang": "en", "time_to_read": 34, "top_image_url": "https://m-cacm.acm.org/system/assets/0003/7513/061620_CACMpg1_Domain-Specific-HW3.large.jpg?1592340704&1592340704", "tags": {"cpus": {"item_id": "3055318604", "tag": "cpus"}, "semiconductors": {"item_id": "3055318604", "tag": "semiconductors"}}, "authors": {"14465462": {"item_id": "3055318604", "author_id": "14465462", "name": "William J. Dally", "url": ""}}, "image": {"item_id": "3055318604", "src": "https://dl.acm.org/cms/attachment/92230af8-2dda-4075-98b6-420bdc4a643a/t1.jpg", "width": "415", "height": "118"}, "images": {"1": {"item_id": "3055318604", "image_id": "1", "src": "https://dl.acm.org/cms/attachment/92230af8-2dda-4075-98b6-420bdc4a643a/t1.jpg", "width": "415", "height": "118", "credit": "", "caption": ""}, "2": {"item_id": "3055318604", "image_id": "2", "src": "https://dl.acm.org/cms/attachment/8cc39023-c1a6-40a8-9d46-495c76e3e5ad/f1.jpg", "width": "415", "height": "187", "credit": "", "caption": ""}, "3": {"item_id": "3055318604", "image_id": "3", "src": "https://dl.acm.org/cms/attachment/dec95bc7-9b03-47db-bdb5-485735889448/uf1.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "3055318604", "image_id": "4", "src": "https://dl.acm.org/cms/attachment/4172e35f-77e2-406e-9113-2a1d9992e94d/f2.jpg", "width": "415", "height": "230", "credit": "", "caption": ""}}, "videos": {"1": {"item_id": "3055318604", "video_id": "1", "src": "https://player.vimeo.com/video/423287458", "width": "640", "height": "360", "type": "4", "vid": "423287458", "length": "0"}}, "listen_duration_estimate": 2915}, "2410146813": {"item_id": "2410146813", "resolved_id": "2410146813", "given_url": "https://caly-technologies.com/die-yield-calculator/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1625009524", "time_updated": "1625083804", "time_read": "1625083805", "time_favorited": "0", "sort_id": 94, "resolved_title": "Die Per Wafer Calculator", "resolved_url": "https://caly-technologies.com/die-yield-calculator/", "excerpt": "Enter Die Dimensions (width, height) as well as scribe lane values (horizontal and vertical). Depending on the wafer diameter and edge Loss area, the maximum number of Dies and wafer map will be automatically updated. User can select Map centering (Die or wafer centered).", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "65", "lang": "en", "tags": {"semiconductors": {"item_id": "2410146813", "tag": "semiconductors"}}, "listen_duration_estimate": 25}, "3875331807": {"item_id": "3875331807", "resolved_id": "3875331807", "given_url": "https://chipsandcheese.com/2023/05/28/arms-cortex-a53-tiny-but-important/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1685272003", "time_updated": "1685291060", "time_read": "1685291060", "time_favorited": "0", "sort_id": 95, "resolved_title": "ARM’s Cortex A53: Tiny But Important", "resolved_url": "https://chipsandcheese.com/2023/05/28/arms-cortex-a53-tiny-but-important/", "excerpt": "Tech enthusiasts probably know ARM as a company that develops reasonably performant CPU architectures with a focus on power efficiency. Product lines like the Cortex A7xx and Cortex X series use well balanced, moderately sized out-of-order execution engines to achieve those goals.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "5884", "lang": "", "top_image_url": "https://i0.wp.com/chipsandcheese.com/wp-content/uploads/2023/05/a53_tegra_x1.jpg?fit=1146%2C1200&ssl=1", "tags": {"cpus": {"item_id": "3875331807", "tag": "cpus"}, "semiconductors": {"item_id": "3875331807", "tag": "semiconductors"}}, "authors": {"11194887": {"item_id": "3875331807", "author_id": "11194887", "name": "RelevanceNewest firstOldest", "url": ""}}, "image": {"item_id": "3875331807", "src": "https://i0.wp.com/chipsandcheese.com/wp-content/uploads/2023/05/a53_pixel_visual_core.jpg?ssl=1", "width": "311", "height": "390"}, "images": {"1": {"item_id": "3875331807", "image_id": "1", "src": "https://i0.wp.com/chipsandcheese.com/wp-content/uploads/2023/05/a53_pixel_visual_core.jpg?ssl=1", "width": "311", "height": "390", "credit": "", "caption": "Google’s 2018 Pixel Visual Core used an A53, at a time when A53 was getting superseded by A55. Picture from Google’s Hot Chips presentation"}, "2": {"item_id": "3875331807", "image_id": "2", "src": "https://i1.wp.com/chipsandcheese.com/wp-content/uploads/2023/03/a53_branchhist.png?ssl=1", "width": "1170", "height": "691", "credit": "", "caption": ""}, "3": {"item_id": "3875331807", "image_id": "3", "src": "https://i1.wp.com/chipsandcheese.com/wp-content/uploads/2023/03/kryo_branchhist.png?ssl=1", "width": "1169", "height": "689", "credit": "", "caption": ""}, "4": {"item_id": "3875331807", "image_id": "4", "src": "https://i0.wp.com/chipsandcheese.com/wp-content/uploads/2023/05/odroid_c2c.png?ssl=1", "width": "269", "height": "155", "credit": "", "caption": "The first two cores are A53 ones. The other four are A73 cores"}}, "listen_duration_estimate": 2278}, "3902650158": {"item_id": "3902650158", "resolved_id": "3902650158", "given_url": "https://chipsandcheese.com/2023/07/12/kryo-qualcomms-last-in-house-mobile-core/", "given_title": "Kryo: Qualcomm’s Last In-House Mobile Core", "favorite": "0", "status": "1", "time_added": "1689240805", "time_updated": "1689505304", "time_read": "1689505304", "time_favorited": "0", "sort_id": 96, "resolved_title": "Kryo: Qualcomm’s Last In-House Mobile Core", "resolved_url": "https://chipsandcheese.com/2023/07/12/kryo-qualcomms-last-in-house-mobile-core/", "excerpt": "CPU design is hard. You can tell because there aren’t a lot of companies doing it. AMD and Intel are your only choices in the PC scene. In the Android ecosystem, ARM Ltd’s cores dominate.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "3961", "lang": "en", "time_to_read": 18, "top_image_url": "https://chipsandcheese.com/wp-content/uploads/2023/06/kryo_lscpu.png", "tags": {"cpus": {"item_id": "3902650158", "tag": "cpus"}, "semiconductors": {"item_id": "3902650158", "tag": "semiconductors"}}, "authors": {"11194887": {"item_id": "3902650158", "author_id": "11194887", "name": "RelevanceNewest firstOldest", "url": ""}}, "image": {"item_id": "3902650158", "src": "https://i0.wp.com/chipsandcheese.com/wp-content/uploads/2023/07/at_lodix_area.png?ssl=1", "width": "375", "height": "283"}, "images": {"1": {"item_id": "3902650158", "image_id": "1", "src": "https://i0.wp.com/chipsandcheese.com/wp-content/uploads/2023/07/at_lodix_area.png?ssl=1", "width": "375", "height": "283", "credit": "", "caption": "Image put together by Lodix on the Anandtech forums. Assuming this is accurate, Kryo would be bigger than any other mobile core, discounting Apple’s Hurricane"}}, "listen_duration_estimate": 1533}, "3910573040": {"item_id": "3910573040", "resolved_id": "3910573040", "given_url": "https://chipsandcheese.com/2023/07/27/amds-radeon-instinct-mi210-gcn-lives-on/", "given_title": "AMD’s Radeon Instinct MI210: GCN Lives On", "favorite": "0", "status": "1", "time_added": "1690542412", "time_updated": "1690550591", "time_read": "1690550591", "time_favorited": "0", "sort_id": 97, "resolved_title": "AMD’s Radeon Instinct MI210: GCN Lives On", "resolved_url": "https://chipsandcheese.com/2023/07/27/amds-radeon-instinct-mi210-gcn-lives-on/", "excerpt": "AMD, Nvidia, and Intel have all diverged their GPU architectures to separately optimize for compute and graphics. While Intel and Nvidia’s compute architectures tend to be close relatives of their contemporary graphics architectures, AMD has taken a different approach.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "3643", "lang": "en", "time_to_read": 17, "top_image_url": "https://i0.wp.com/chipsandcheese.com/wp-content/uploads/2023/07/hotchips_mi200.jpg?fit=1200%2C672&ssl=1", "tags": {"gpus": {"item_id": "3910573040", "tag": "gpus"}, "semiconductors": {"item_id": "3910573040", "tag": "semiconductors"}}, "authors": {"11194887": {"item_id": "3910573040", "author_id": "11194887", "name": "RelevanceNewest firstOldest", "url": ""}}, "listen_duration_estimate": 1410}, "3789226141": {"item_id": "3789226141", "resolved_id": "3789226141", "given_url": "https://compoundingcuriosity.substack.com/p/asml-and-euv-lithography-deep-dive", "given_title": "", "favorite": "0", "status": "1", "time_added": "1674052634", "time_updated": "1674058107", "time_read": "1674058107", "time_favorited": "0", "sort_id": 98, "resolved_title": "🎙️ | ASML & EUV Lithography Deep Dive with Asianometry", "resolved_url": "https://compoundingcuriosity.substack.com/p/asml-and-euv-lithography-deep-dive", "excerpt": "The Dutch firm makes the EUV machines that make semiconductors. Each machine costs $150m+, and they can only build ~50 high-end EUV machines per year.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "8018", "lang": "en", "time_to_read": 36, "top_image_url": "https://substackcdn.com/image/fetch/w_1200,h_600,c_limit,f_jpg,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F9b5004ce-4c0c-4ffd-97c1-717b1b29d3bf_1280x720.png", "tags": {"semiconductors": {"item_id": "3789226141", "tag": "semiconductors"}}, "authors": {"157355057": {"item_id": "3789226141", "author_id": "157355057", "name": "Kalani Scarrott", "url": "https://substack.com/profile/5965605-kalani-scarrott"}}, "listen_duration_estimate": 3104}, "3672552084": {"item_id": "3672552084", "resolved_id": "3660388632", "given_url": "https://d2dadvisory.us6.list-manage.com/track/click?u=c03518346fcb09658cfb234e4&id=6f058c712e&e=5331dc1744", "given_title": "", "favorite": "0", "status": "1", "time_added": "1659353432", "time_updated": "1706833159", "time_read": "1659359105", "time_favorited": "0", "sort_id": 99, "resolved_title": "Semis for Everyone?", "resolved_url": "https://digitstodollars.com/2022/07/14/semis-for-everyone/", "excerpt": "Last year, we wrote about Google’s VCU chip. At the time we pointed out that one of the most interesting of many things about this chip is that it was designed with Google’s own EDA design tool, called Taffel.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "858", "lang": "en", "time_to_read": 4, "top_image_url": "https://digitstodollars.files.wordpress.com/2015/10/img_09741.jpg?w=1200", "tags": {"ideas": {"item_id": "3672552084", "tag": "ideas"}, "programming": {"item_id": "3672552084", "tag": "programming"}, "semiconductors": {"item_id": "3672552084", "tag": "semiconductors"}, "startups": {"item_id": "3672552084", "tag": "startups"}}, "authors": {"2478679": {"item_id": "3672552084", "author_id": "2478679", "name": "D", "url": ""}}, "listen_duration_estimate": 332}, "3374723734": {"item_id": "3374723734", "resolved_id": "3364965508", "given_url": "https://d2dadvisory.us6.list-manage.com/track/click?u=c03518346fcb09658cfb234e4&id=df3bf08936&e=5331dc1744", "given_title": "", "favorite": "0", "status": "1", "time_added": "1625574352", "time_updated": "1625621389", "time_read": "1625621388", "time_favorited": "0", "sort_id": 100, "resolved_title": "Morgan Stanley Just Reduced TSMC’s Value By $25B While Demonstrating A Complete Lack of Semiconductor Knowledge", "resolved_url": "https://semianalysis.com/morgan-stanley-just-reduced-tsmcs-value-by-25b-while-demonstrating-a-complete-lack-of-semiconductor-knowledge/", "excerpt": "Taiwanese Semiconductor Manufacturing Company, $TSM, is the world’s largest contract chip manufacturer. They have been the most valuable semiconductor company ever since they surpassed Intel and Samsung in valuation. The recipe for success has been simple. Pushing forward Moore’s law.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2101", "lang": "en", "time_to_read": 10, "top_image_url": "https://i2.wp.com/semianalysis.com/wp-content/uploads/2021/06/0-1.jpg?fit=1200%2C675&ssl=1", "tags": {"semiconductors": {"item_id": "3374723734", "tag": "semiconductors"}}, "authors": {"134777204": {"item_id": "3374723734", "author_id": "134777204", "name": "Dylan Patel", "url": "https://semianalysis.com/author/dylanspatel/"}}, "image": {"item_id": "3374723734", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2021/06/Apple-transistor-counts.png?resize=1024%2C263&ssl=1", "width": "1024", "height": "263"}, "images": {"1": {"item_id": "3374723734", "image_id": "1", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2021/06/Apple-transistor-counts.png?resize=1024%2C263&ssl=1", "width": "1024", "height": "263", "credit": "", "caption": ""}, "2": {"item_id": "3374723734", "image_id": "2", "src": "https://i1.wp.com/semianalysis.com/wp-content/uploads/2021/06/LMFAo.jpg?resize=582%2C1024&ssl=1", "width": "582", "height": "1024", "credit": "", "caption": ""}}, "listen_duration_estimate": 813}, "3018013825": {"item_id": "3018013825", "resolved_id": "3018013825", "given_url": "https://danlark.org/2020/06/14/128-bit-division/", "given_title": "Optimizing 128-bit Division", "favorite": "0", "status": "1", "time_added": "1595164499", "time_updated": "1613039250", "time_read": "1597023141", "time_favorited": "0", "sort_id": 101, "resolved_title": "Optimizing 128-bit Division", "resolved_url": "https://danlark.org/2020/06/14/128-bit-division/", "excerpt": "When it comes to hashing, sometimes 64 bit is not enough, for example, because of birthday paradox — the hacker can iterate through random entities and it can be proven that with some constant probability they will find a collision, i.e. two different objects will have the same hash.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1830", "lang": "en", "time_to_read": 8, "amp_url": "https://danlark.org/2020/06/14/128-bit-division/amp/", "top_image_url": "https://danlarkorg.files.wordpress.com/2020/06/d2elnjfdkne.png", "tags": {"cpus": {"item_id": "3018013825", "tag": "cpus"}, "semiconductors": {"item_id": "3018013825", "tag": "semiconductors"}}, "authors": {"127619057": {"item_id": "3018013825", "author_id": "127619057", "name": "Danila Kutenin", "url": "https://danlark.org/author/kutdanila/"}}, "image": {"item_id": "3018013825", "src": "https://danlarkorg.files.wordpress.com/2020/06/d2elnjfdkne.png?w=921", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3018013825", "image_id": "1", "src": "https://danlarkorg.files.wordpress.com/2020/06/d2elnjfdkne.png?w=921", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3018013825", "image_id": "2", "src": "https://danlarkorg.files.wordpress.com/2020/06/2020-06-14-182043_835x215_scrot.png?w=835", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "3018013825", "image_id": "3", "src": "https://danlarkorg.files.wordpress.com/2020/06/2020-06-14-192300_861x251_scrot.png?w=861", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "3018013825", "image_id": "4", "src": "https://danlarkorg.files.wordpress.com/2020/06/2020-06-14-183125_682x238_scrot.png?w=682", "width": "0", "height": "0", "credit": "", "caption": ""}, "5": {"item_id": "3018013825", "image_id": "5", "src": "https://danlarkorg.files.wordpress.com/2020/06/2020-06-14-191400_1038x718_scrot.png?w=1024", "width": "0", "height": "0", "credit": "", "caption": ""}, "6": {"item_id": "3018013825", "image_id": "6", "src": "https://danlarkorg.files.wordpress.com/2020/06/2ugj4bgvw4x.png?w=891", "width": "0", "height": "0", "credit": "", "caption": ""}, "7": {"item_id": "3018013825", "image_id": "7", "src": "https://danlarkorg.files.wordpress.com/2020/06/2020-06-14-204644_860x119_scrot.png?w=860", "width": "0", "height": "0", "credit": "", "caption": ""}, "8": {"item_id": "3018013825", "image_id": "8", "src": "https://danlarkorg.files.wordpress.com/2020/06/2020-06-11-135245_1608x410_scrot.png?w=1024", "width": "780", "height": "198", "credit": "", "caption": ""}, "9": {"item_id": "3018013825", "image_id": "9", "src": "https://danlarkorg.files.wordpress.com/2020/07/photo_2020-07-19_12-02-41.jpg?w=633", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 708}, "3122713178": {"item_id": "3122713178", "resolved_id": "3122713178", "given_url": "https://dev.to/dendibakh/performance-analysis-tuning-on-modern-cpu-3057", "given_title": "Performance analysis & tuning on modern CPU - DEV Community ?‍??‍?", "favorite": "0", "status": "1", "time_added": "1601055920", "time_updated": "1613039250", "time_read": "1604362199", "time_favorited": "0", "sort_id": 102, "resolved_title": "Performance analysis & tuning on modern CPU", "resolved_url": "https://dev.to/dendibakh/performance-analysis-tuning-on-modern-cpu-3057", "excerpt": "They say \"performance is king'... It was true a decade ago and it certainly is now. With more and more data the world generates each day, we need more and more computing power to process it.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2155", "lang": "en", "time_to_read": 10, "top_image_url": "https://res.cloudinary.com/practicaldev/image/fetch/s--PlxpPou---/c_imagga_scale,f_auto,fl_progressive,h_500,q_auto,w_1000/https://thepracticaldev.s3.amazonaws.com/i/xfs6ng0a2aacwizvqgq7.jpg", "tags": {"cpus": {"item_id": "3122713178", "tag": "cpus"}, "semiconductors": {"item_id": "3122713178", "tag": "semiconductors"}}, "authors": {"2497141": {"item_id": "3122713178", "author_id": "2497141", "name": "location", "url": ""}, "2638393": {"item_id": "3122713178", "author_id": "2638393", "name": "work", "url": ""}, "9646810": {"item_id": "3122713178", "author_id": "9646810", "name": "Joined", "url": ""}, "65901183": {"item_id": "3122713178", "author_id": "65901183", "name": "Denis Bakhvalov", "url": ""}, "149493235": {"item_id": "3122713178", "author_id": "149493235", "name": "・9 min read", "url": ""}, "152195796": {"item_id": "3122713178", "author_id": "152195796", "name": "Oct 24, 2019", "url": ""}, "152252325": {"item_id": "3122713178", "author_id": "152252325", "name": "Oct 25, 2019", "url": ""}, "152512227": {"item_id": "3122713178", "author_id": "152512227", "name": "Compiler Engineer", "url": ""}, "153434031": {"item_id": "3122713178", "author_id": "153434031", "name": "I'm a C++ compiler dev at Intel. Interested in performance analysis, compilers and CPU architecture.", "url": ""}, "153434032": {"item_id": "3122713178", "author_id": "153434032", "name": "San Francisco Bay Area, California, US", "url": ""}}, "image": {"item_id": "3122713178", "src": "https://res.cloudinary.com/practicaldev/image/fetch/s--qxj0Q8bh--/c_imagga_scale,f_auto,fl_progressive,h_420,q_auto,w_1000/https://thepracticaldev.s3.amazonaws.com/i/xfs6ng0a2aacwizvqgq7.jpg", "width": "1000", "height": "420"}, "images": {"1": {"item_id": "3122713178", "image_id": "1", "src": "https://res.cloudinary.com/practicaldev/image/fetch/s--qxj0Q8bh--/c_imagga_scale,f_auto,fl_progressive,h_420,q_auto,w_1000/https://thepracticaldev.s3.amazonaws.com/i/xfs6ng0a2aacwizvqgq7.jpg", "width": "1000", "height": "420", "credit": "", "caption": ""}, "2": {"item_id": "3122713178", "image_id": "2", "src": "https://res.cloudinary.com/practicaldev/image/fetch/s--ffUIBhrT--/c_limit%2Cf_auto%2Cfl_progressive%2Cq_auto%2Cw_880/https://thepracticaldev.s3.amazonaws.com/i/i87yf466gk0gbr4ppvxr.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "3122713178", "image_id": "3", "src": "https://res.cloudinary.com/practicaldev/image/fetch/s--WC0i7jif--/c_limit%2Cf_auto%2Cfl_progressive%2Cq_auto%2Cw_880/https://thepracticaldev.s3.amazonaws.com/i/o79yqi30pgqnowd8l43b.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "3122713178", "image_id": "4", "src": "https://res.cloudinary.com/practicaldev/image/fetch/s--mke8c_en--/c_limit%2Cf_auto%2Cfl_progressive%2Cq_auto%2Cw_880/https://thepracticaldev.s3.amazonaws.com/i/i3i8it2jx5vb6senpjb8.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "The Practical Dev", "logo": "https://logo.clearbit.com/dev.to?size=800", "greyscale_logo": "https://logo.clearbit.com/dev.to?size=800&greyscale=true"}, "listen_duration_estimate": 834}, "3291974690": {"item_id": "3291974690", "resolved_id": "3291974690", "given_url": "https://devblogs.microsoft.com/oldnewthing/20180412-00/?p=98495", "given_title": "The MIPS R4000, part 9: Stupid branch delay slot tricks", "favorite": "0", "status": "1", "time_added": "1616973347", "time_updated": "1617103513", "time_read": "1617103513", "time_favorited": "0", "sort_id": 103, "resolved_title": "The MIPS R4000, part 9: Branch delay slot parlor tricks", "resolved_url": "https://devblogs.microsoft.com/oldnewthing/20180412-00/?p=98495", "excerpt": "Last time, we learned about the MIPS branch delay slot. Today, we’ll look at some tricks you can play with the branch delay slot. First trick: It is legal to jump into a branch delay slot. Of course, it’s not a branch delay slot when you do that. This lets you write some wacky-looking code:", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "1145", "lang": "en", "time_to_read": 5, "top_image_url": "https://devblogs.microsoft.com/wp-content/uploads/sites/38/2019/02/ShowCover.jpg", "tags": {"cpus": {"item_id": "3291974690", "tag": "cpus"}, "semiconductors": {"item_id": "3291974690", "tag": "semiconductors"}}, "authors": {"107275703": {"item_id": "3291974690", "author_id": "107275703", "name": "Raymond Chen", "url": "https://devblogs.microsoft.com/oldnewthing/author/oldnewthing/"}}, "listen_duration_estimate": 443}, "3343117496": {"item_id": "3343117496", "resolved_id": "3343117496", "given_url": "https://digitstodollars.com/2021/05/28/lets-build-a-chip-with-math/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1625009532", "time_updated": "1625083611", "time_read": "1625083611", "time_favorited": "0", "sort_id": 104, "resolved_title": "Let’s Build a Chip – With Math", "resolved_url": "https://digitstodollars.com/2021/05/28/lets-build-a-chip-with-math/", "excerpt": "We have been writing a lot lately about Internet companies building their own home-grown semiconductors (more here and here and here). And we have been getting a lot of questions about how much it costs to do this. So in this post – math! Semiconductor costs are an exercise in applied geometry.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "1592", "lang": "en", "time_to_read": 7, "amp_url": "https://digitstodollars.com/2021/05/28/lets-build-a-chip-with-math/amp/", "top_image_url": "https://digitstodollars.files.wordpress.com/2021/05/annie-spratt-ordz1m1-q0i-unsplash.jpg?w=1200", "tags": {"economics": {"item_id": "3343117496", "tag": "economics"}, "finance": {"item_id": "3343117496", "tag": "finance"}, "semiconductors": {"item_id": "3343117496", "tag": "semiconductors"}}, "authors": {"2478679": {"item_id": "3343117496", "author_id": "2478679", "name": "D", "url": ""}}, "listen_duration_estimate": 616}, "3916488923": {"item_id": "3916488923", "resolved_id": "3916488923", "given_url": "https://downfall.page/", "given_title": "Downfall Attacks", "favorite": "0", "status": "1", "time_added": "1691585960", "time_updated": "1691620477", "time_read": "1691620477", "time_favorited": "0", "sort_id": 105, "resolved_title": "Downfall Attacks", "resolved_url": "https://downfall.page/", "excerpt": "Downfall attacks targets a critical weakness found in billions of modern processors used in personal and cloud computers. This vulnerability, identified as CVE-2022-40982, enables a user to access and steal data from other users who share the same computer.", "is_article": "0", "is_index": "1", "has_video": "1", "has_image": "1", "word_count": "862", "lang": "en", "time_to_read": 4, "top_image_url": "https://downfall.page/images/share.png", "tags": {"cpus": {"item_id": "3916488923", "tag": "cpus"}, "security": {"item_id": "3916488923", "tag": "security"}, "semiconductors": {"item_id": "3916488923", "tag": "semiconductors"}}, "authors": {"184272056": {"item_id": "3916488923", "author_id": "184272056", "name": "Daniel Moghimi", "url": "https://moghimi.org/"}}, "image": {"item_id": "3916488923", "src": "https://downfall.page/images/profile.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3916488923", "image_id": "1", "src": "https://downfall.page/images/profile.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "videos": {"1": {"item_id": "3916488923", "video_id": "1", "src": "https://downfall.page/media/gds_aes.mp4", "width": "75", "height": "0", "type": "5", "vid": "", "length": "0"}, "2": {"item_id": "3916488923", "video_id": "2", "src": "https://downfall.page/media/gds_memcpy.mp4", "width": "75", "height": "0", "type": "5", "vid": "", "length": "0"}, "3": {"item_id": "3916488923", "video_id": "3", "src": "https://downfall.page/media/gds_spy.mp4", "width": "75", "height": "0", "type": "5", "vid": "", "length": "0"}}, "listen_duration_estimate": 334}, "3770880090": {"item_id": "3770880090", "resolved_id": "3770880102", "given_url": "https://drive.google.com/file/d/0BwmxzlMh0cJaSkxwMmVfLTZHS28/view?pli=1&resourcekey=0-u46Dt4mMms5Egiido9Q4fA", "given_title": "APU Spec r0.48.pdf - Google Drive", "favorite": "0", "status": "1", "time_added": "1671648267", "time_updated": "1671648627", "time_read": "1671648627", "time_favorited": "0", "sort_id": 106, "resolved_title": "APU Spec r0.48.pdf", "resolved_url": "https://drive.google.com/file/d/0BwmxzlMh0cJaSkxwMmVfLTZHS28/view?pli=1&resourcekey=0-u46Dt4mMms5Egiido9Q4fA&usp=embed_facebook&usp=embed_facebook&usp=embed_facebook&usp=embed_facebook", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "top_image_url": "https://lh3.googleusercontent.com/cpEWI0K4158Ig3gER0glmr2Q-CoUDDM_oqixKXj3EDtNCSY-x-DiESu63UYvSRQBbaoMWt-FVf_Oh6z1vZpPtP_aPmoN9u_R=w1200-h630-p", "tags": {"gsi": {"item_id": "3770880090", "tag": "gsi"}, "semiconductors": {"item_id": "3770880090", "tag": "semiconductors"}}, "domain_metadata": {"name": "Google Drive", "logo": "https://logo.clearbit.com/drive.google.com?size=800", "greyscale_logo": "https://logo.clearbit.com/drive.google.com?size=800&greyscale=true"}, "listen_duration_estimate": 0}, "2577622385": {"item_id": "2577622385", "resolved_id": "2577622385", "given_url": "https://easyperf.net/blog/2019/04/03/Precise-timing-of-machine-code-with-Linux-perf", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638542568", "time_read": "1638542568", "time_favorited": "0", "sort_id": 107, "resolved_title": "Precise timing of machine code with Linux perf. | Easyperf", "resolved_url": "https://easyperf.net/blog/2019/04/03/Precise-timing-of-machine-code-with-Linux-perf", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"cpus": {"item_id": "2577622385", "tag": "cpus"}, "semiconductors": {"item_id": "2577622385", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3694196183": {"item_id": "3694196183", "resolved_id": "3694196183", "given_url": "https://easyperf.net/blog/2022/09/01/Utilizing-Huge-Pages-For-Code", "given_title": "", "favorite": "0", "status": "1", "time_added": "1662296846", "time_updated": "1662340602", "time_read": "1662340602", "time_favorited": "0", "sort_id": 108, "resolved_title": "Performance Benefits of Using Huge Pages for Code. | Easyperf", "resolved_url": "https://easyperf.net/blog/2022/09/01/Utilizing-Huge-Pages-For-Code", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"chip-design": {"item_id": "3694196183", "tag": "chip-design"}, "cpus": {"item_id": "3694196183", "tag": "cpus"}, "semiconductor-memory": {"item_id": "3694196183", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3694196183", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3726143594": {"item_id": "3726143594", "resolved_id": "3726143594", "given_url": "https://easyperf.net/blog/2022/10/17/Four-Cornerstones-of-CPU-Performance", "given_title": "Four Cornerstones of CPU Performance.", "favorite": "0", "status": "1", "time_added": "1666022152", "time_updated": "1666181021", "time_read": "1666181021", "time_favorited": "0", "sort_id": 109, "resolved_title": "Four Cornerstones of CPU Performance. | Easyperf", "resolved_url": "https://easyperf.net/blog/2022/10/17/Four-Cornerstones-of-CPU-Performance", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"cpus": {"item_id": "3726143594", "tag": "cpus"}, "semiconductors": {"item_id": "3726143594", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3208648987": {"item_id": "3208648987", "resolved_id": "3208648987", "given_url": "https://eesemi.com/assyglossary.htm", "given_title": "Semiconductor Assembly Glossary", "favorite": "0", "status": "1", "time_added": "1608655352", "time_updated": "1613039250", "time_read": "1608655361", "time_favorited": "0", "sort_id": 110, "resolved_title": "Semiconductor Assembly Glossary", "resolved_url": "https://eesemi.com/assyglossary.htm", "excerpt": "alloy - a substance that exhibits metallic properties and is composed of two or more chemical elements, at least one of which is a metalalloy42 - an alloy composed of about 57.7% Fe, 41% Ni, 0.8% Mn, and 0.5% Co anode - 1. the electrode where oxidation takes place; 2.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "3712", "lang": "en", "time_to_read": 17, "tags": {"packaging": {"item_id": "3208648987", "tag": "packaging"}, "semiconductors": {"item_id": "3208648987", "tag": "semiconductors"}}, "listen_duration_estimate": 1437}, "499209135": {"item_id": "499209135", "resolved_id": "499209135", "given_url": "https://en.wikipedia.org/wiki/Category:EDA_file_formats", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1656167906", "time_read": "1638370504", "time_favorited": "0", "sort_id": 111, "resolved_title": "Category:EDA file formats", "resolved_url": "https://en.wikipedia.org/wiki/Category:EDA_file_formats", "excerpt": "File formats used by EDA tools. The following 13 pages are in this category, out of 13 total. This list may not reflect recent changes (learn more).", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "82", "lang": "en", "tags": {"chip-design": {"item_id": "499209135", "tag": "chip-design"}, "semiconductors": {"item_id": "499209135", "tag": "semiconductors"}}, "authors": {"7331684": {"item_id": "499209135", "author_id": "7331684", "name": "From Wikipedia, the free", "url": ""}}, "domain_metadata": {"name": "Wikipedia", "logo": "https://logo.clearbit.com/wikipedia.org?size=800", "greyscale_logo": "https://logo.clearbit.com/wikipedia.org?size=800&greyscale=true"}, "listen_duration_estimate": 32}, "165956119": {"item_id": "165956119", "resolved_id": "165956119", "given_url": "https://en.wikipedia.org/wiki/List_of_semiconductor_fabrication_plants", "given_title": "List of semiconductor fabrication plants - Wikipedia", "favorite": "0", "status": "1", "time_added": "1606848200", "time_updated": "1613039250", "time_read": "1608290502", "time_favorited": "0", "sort_id": 112, "resolved_title": "List of semiconductor fabrication plants", "resolved_url": "https://en.wikipedia.org/wiki/List_of_semiconductor_fabrication_plants", "excerpt": "This is a list of semiconductor fabrication plants. A semiconductor fabrication plant is where integrated circuits (ICs), also known as microchips, are manufactured.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "10181", "lang": "en", "time_to_read": 46, "tags": {"semiconductors": {"item_id": "165956119", "tag": "semiconductors"}}, "authors": {"7331684": {"item_id": "165956119", "author_id": "7331684", "name": "From Wikipedia, the free", "url": ""}}, "domain_metadata": {"name": "Wikipedia", "logo": "https://logo.clearbit.com/wikipedia.org?size=800", "greyscale_logo": "https://logo.clearbit.com/wikipedia.org?size=800&greyscale=true"}, "listen_duration_estimate": 3941}, "727268886": {"item_id": "727268886", "resolved_id": "727268886", "given_url": "https://en.wikipedia.org/wiki/Standard_Test_Data_Format", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638370265", "time_read": "1638370266", "time_favorited": "0", "sort_id": 113, "resolved_title": "Standard Test Data Format", "resolved_url": "https://en.wikipedia.org/wiki/Standard_Test_Data_Format", "excerpt": "Standard Test Data Format (STDF) is a proprietary file format for semiconductor test information originally developed by Teradyne, but it is now a de facto standard widely used throughout the semiconductor industry.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "282", "lang": "en", "tags": {"semiconductors": {"item_id": "727268886", "tag": "semiconductors"}}, "authors": {"7331684": {"item_id": "727268886", "author_id": "7331684", "name": "From Wikipedia, the free", "url": ""}}, "image": {"item_id": "727268886", "src": "https://upload.wikimedia.org/wikipedia/commons/thumb/5/5d/Crystal_Clear_action_run.png/30px-Crystal_Clear_action_run.png", "width": "30", "height": "30"}, "images": {"1": {"item_id": "727268886", "image_id": "1", "src": "https://upload.wikimedia.org/wikipedia/commons/thumb/5/5d/Crystal_Clear_action_run.png/30px-Crystal_Clear_action_run.png", "width": "30", "height": "30", "credit": "", "caption": ""}}, "domain_metadata": {"name": "Wikipedia", "logo": "https://logo.clearbit.com/wikipedia.org?size=800", "greyscale_logo": "https://logo.clearbit.com/wikipedia.org?size=800&greyscale=true"}, "listen_duration_estimate": 109}, "812223": {"item_id": "812223", "resolved_id": "812223", "given_url": "https://en.wikipedia.org/wiki/X86_instruction_listings", "given_title": "", "favorite": "0", "status": "1", "time_added": "1591089729", "time_updated": "1613039250", "time_read": "1591089755", "time_favorited": "0", "sort_id": 114, "resolved_title": "x86 instruction listings", "resolved_url": "https://en.wikipedia.org/wiki/X86_instruction_listings", "excerpt": "The x86 instruction set refers to the set of instructions that x86-compatible microprocessors support. The instructions are usually part of an executable program, often stored as a computer file and executed on the processor.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "13537", "lang": "en", "time_to_read": 62, "tags": {"cpus": {"item_id": "812223", "tag": "cpus"}, "semiconductors": {"item_id": "812223", "tag": "semiconductors"}}, "authors": {"7331684": {"item_id": "812223", "author_id": "7331684", "name": "From Wikipedia, the free", "url": ""}}, "image": {"item_id": "812223", "src": "https://wikimedia.org/api/rest_v1/media/math/render/svg/0b48590c4c77174ac7363888b9c434668358813f", "width": "0", "height": "0"}, "images": {"1": {"item_id": "812223", "image_id": "1", "src": "https://wikimedia.org/api/rest_v1/media/math/render/svg/0b48590c4c77174ac7363888b9c434668358813f", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "812223", "image_id": "2", "src": "https://wikimedia.org/api/rest_v1/media/math/render/svg/5514b506cd3af97484bca3e166965ac4cef27a02", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "Wikipedia", "logo": "https://logo.clearbit.com/wikipedia.org?size=800", "greyscale_logo": "https://logo.clearbit.com/wikipedia.org?size=800&greyscale=true"}, "listen_duration_estimate": 5240}, "3712500624": {"item_id": "3712500624", "resolved_id": "3712500624", "given_url": "https://forum.allaboutcircuits.com/ubs/my-articles-on-aac-page-i.1135/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1673710481", "time_updated": "1673721863", "time_read": "1673721863", "time_favorited": "0", "sort_id": 115, "resolved_title": "", "resolved_url": "https://forum.allaboutcircuits.com/ubs/my-articles-on-aac-page-i.1135/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"chip-design": {"item_id": "3712500624", "tag": "chip-design"}, "circuits-electronics": {"item_id": "3712500624", "tag": "circuits-electronics"}, "semiconductors": {"item_id": "3712500624", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3034819512": {"item_id": "3034819512", "resolved_id": "3034819512", "given_url": "https://fossi-foundation.org/2020/06/30/skywater-pdk", "given_title": "Produce your own physical chips. For free. In the Open.", "favorite": "0", "status": "1", "time_added": "1594217984", "time_updated": "1613039250", "time_read": "1594333219", "time_favorited": "0", "sort_id": 116, "resolved_title": "Produce your own physical chips. For free. In the Open.", "resolved_url": "https://www.fossi-foundation.org/2020/06/30/skywater-pdk", "excerpt": "Did you ever dream about creating your own chip? I mean, a physical chip. One which you can hold in your hand, and which does exactly what you’ve designed it to do?", "is_article": "1", "is_index": "0", "has_video": "1", "has_image": "1", "word_count": "402", "lang": "en", "tags": {"semiconductors": {"item_id": "3034819512", "tag": "semiconductors"}}, "image": {"item_id": "3034819512", "src": "http://img.youtube.com/vi/EczW2IWdnOM/0.jpg", "width": "480", "height": "360"}, "images": {"1": {"item_id": "3034819512", "image_id": "1", "src": "http://img.youtube.com/vi/EczW2IWdnOM/0.jpg", "width": "480", "height": "360", "credit": "", "caption": ""}}, "videos": {"1": {"item_id": "3034819512", "video_id": "1", "src": "https://www.youtube-nocookie.com/embed/EczW2IWdnOM", "width": "560", "height": "315", "type": "1", "vid": "EczW2IWdnOM", "length": "0"}}, "listen_duration_estimate": 156}, "2673400529": {"item_id": "2673400529", "resolved_id": "2673400529", "given_url": "https://fuse.wikichip.org/news/2567/tsmc-talks-7nm-5nm-yield-and-next-gen-5g-and-hpc-packaging/", "given_title": "https://fuse.wikichip.org/news/2567/tsmc-talks-7nm-5nm-yield-and-next-gen-5", "favorite": "0", "status": "1", "time_added": "1564601332", "time_updated": "1613039250", "time_read": "1565013489", "time_favorited": "0", "sort_id": 117, "resolved_title": "TSMC Talks 7nm, 5nm, Yield, And Next-Gen 5G And HPC Packaging", "resolved_url": "https://fuse.wikichip.org/news/2567/tsmc-talks-7nm-5nm-yield-and-next-gen-5g-and-hpc-packaging/", "excerpt": "Following the conclusion of the 2019 VLSI Symposium in Japan, TSMC held a small press briefing. TSMC also delivered a packaging talk during SEMICON West 2019. This article is a summary of both events. TSMC considers their 7-nanometer node (N7) the most advanced logic technology currently shipping.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2899", "lang": "en", "time_to_read": 13, "top_image_url": "https://fuse.wikichip.org/wp-content/uploads/2019/07/tsmc-package-fi.png", "tags": {"semiconductors": {"item_id": "2673400529", "tag": "semiconductors"}}, "authors": {"78397447": {"item_id": "2673400529", "author_id": "78397447", "name": "David Schor", "url": "https://fuse.wikichip.org/news/author/david/"}}, "image": {"item_id": "2673400529", "src": "https://fuse.wikichip.org/wp-content/uploads/2019/07/vlsi-2019-tsmc-n7-yield-2.jpg", "width": "450", "height": "0"}, "images": {"1": {"item_id": "2673400529", "image_id": "1", "src": "https://fuse.wikichip.org/wp-content/uploads/2019/07/vlsi-2019-tsmc-n7-yield-2.jpg", "width": "450", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "2673400529", "image_id": "2", "src": "https://fuse.wikichip.org/wp-content/uploads/2019/07/vlsi-2019-2nd-gen-perf2.png", "width": "400", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "2673400529", "image_id": "3", "src": "https://fuse.wikichip.org/wp-content/uploads/2019/07/tsmc-3d-mim-1.png", "width": "400", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "2673400529", "image_id": "4", "src": "https://fuse.wikichip.org/wp-content/uploads/2019/07/semicon-2019-tsmc-soic.png", "width": "400", "height": "0", "credit": "", "caption": ""}, "5": {"item_id": "2673400529", "image_id": "5", "src": "https://fuse.wikichip.org/wp-content/uploads/2019/07/semicon-2019-tsmc-soic4.png", "width": "400", "height": "0", "credit": "", "caption": ""}, "6": {"item_id": "2673400529", "image_id": "6", "src": "https://fuse.wikichip.org/wp-content/uploads/2019/07/semicon-2019-tsmc-soic2.png", "width": "400", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 1122}, "2794007458": {"item_id": "2794007458", "resolved_id": "2794007458", "given_url": "https://fuse.wikichip.org/news/3010/a-look-at-cerebras-wafer-scale-engine-half-square-foot-silicon-chip/", "given_title": "A Look at Cerebras Wafer-Scale Engine: Half Square Foot Silicon Chip", "favorite": "0", "status": "1", "time_added": "1573989569", "time_updated": "1613039250", "time_read": "1577120273", "time_favorited": "0", "sort_id": 118, "resolved_title": "A Look at Cerebras Wafer-Scale Engine: Half Square Foot Silicon Chip", "resolved_url": "https://fuse.wikichip.org/news/3010/a-look-at-cerebras-wafer-scale-engine-half-square-foot-silicon-chip/", "excerpt": "One of the major driving forces of Moore’s Law has been the need for the ever-increasing levels of circuit integration. There are generally two ways of increasing density – utilize smaller feature sizes (and layouts) or use larger substrates.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "3033", "lang": "en", "time_to_read": 14, "top_image_url": "https://fuse.wikichip.org/wp-content/uploads/2019/11/cerebras-wafer-1.jpeg", "tags": {"semiconductors": {"item_id": "2794007458", "tag": "semiconductors"}}, "authors": {"78397447": {"item_id": "2794007458", "author_id": "78397447", "name": "David Schor", "url": "https://fuse.wikichip.org/news/author/david/"}}, "image": {"item_id": "2794007458", "src": "https://fuse.wikichip.org/wp-content/uploads/2019/11/cerebras-max-die.png", "width": "300", "height": "0"}, "images": {"1": {"item_id": "2794007458", "image_id": "1", "src": "https://fuse.wikichip.org/wp-content/uploads/2019/11/cerebras-max-die.png", "width": "300", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "2794007458", "image_id": "2", "src": "https://fuse.wikichip.org/wp-content/uploads/2019/11/cerebras-wafer-drawing.png", "width": "500", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "2794007458", "image_id": "3", "src": "https://fuse.wikichip.org/wp-content/uploads/2019/11/cerebras-wafer-drawing-die.png", "width": "550", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "2794007458", "image_id": "4", "src": "https://fuse.wikichip.org/wp-content/uploads/2019/11/cerebras-wafer-1.jpeg", "width": "500", "height": "0", "credit": "", "caption": ""}, "5": {"item_id": "2794007458", "image_id": "5", "src": "https://fuse.wikichip.org/wp-content/uploads/2019/11/hc31-cerebras-scribe.png", "width": "450", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 1174}, "2923255283": {"item_id": "2923255283", "resolved_id": "2923255283", "given_url": "https://fuse.wikichip.org/news/3398/tsmc-details-5-nm/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1584817195", "time_updated": "1613039250", "time_read": "1584925664", "time_favorited": "0", "sort_id": 119, "resolved_title": "TSMC Details 5 nm", "resolved_url": "https://fuse.wikichip.org/news/3398/tsmc-details-5-nm/", "excerpt": "For the past decade, TSMC has been operating at a fairly consistent cadence. The company started risk production of its latest node, 5-nanometer, in March 2019.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1551", "lang": "en", "time_to_read": 7, "top_image_url": "https://fuse.wikichip.org/wp-content/uploads/2020/03/n5-shuttle.jpg", "tags": {"semiconductors": {"item_id": "2923255283", "tag": "semiconductors"}}, "authors": {"78397447": {"item_id": "2923255283", "author_id": "78397447", "name": "David Schor", "url": "https://fuse.wikichip.org/news/author/david/"}}, "image": {"item_id": "2923255283", "src": "https://fuse.wikichip.org/wp-content/uploads/2019/10/tsmc-n5-overview.png", "width": "600", "height": "0"}, "images": {"1": {"item_id": "2923255283", "image_id": "1", "src": "https://fuse.wikichip.org/wp-content/uploads/2019/10/tsmc-n5-overview.png", "width": "600", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "2923255283", "image_id": "2", "src": "https://fuse.wikichip.org/wp-content/uploads/2020/03/n5-ppa.png", "width": "350", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "2923255283", "image_id": "3", "src": "https://fuse.wikichip.org/wp-content/uploads/2020/03/n5-cells.png", "width": "400", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "2923255283", "image_id": "4", "src": "https://fuse.wikichip.org/wp-content/uploads/2020/03/tsmc-mask-count.png", "width": "550", "height": "359", "credit": "", "caption": ""}, "5": {"item_id": "2923255283", "image_id": "5", "src": "https://fuse.wikichip.org/wp-content/uploads/2020/03/n5-hmc.png", "width": "550", "height": "319", "credit": "", "caption": ""}, "6": {"item_id": "2923255283", "image_id": "6", "src": "https://fuse.wikichip.org/wp-content/uploads/2020/03/n5-rc.png", "width": "550", "height": "356", "credit": "", "caption": ""}, "7": {"item_id": "2923255283", "image_id": "7", "src": "https://fuse.wikichip.org/wp-content/uploads/2020/03/n5-sram-perf.png", "width": "550", "height": "359", "credit": "", "caption": ""}}, "listen_duration_estimate": 600}, "3350923538": {"item_id": "3350923538", "resolved_id": "3350923538", "given_url": "https://fuse.wikichip.org/news/5531/amd-3d-stacks-sram-bumplessly/", "given_title": "AMD 3D Stacks SRAM Bumplessly", "favorite": "0", "status": "1", "time_added": "1623267274", "time_updated": "1706233817", "time_read": "1623463817", "time_favorited": "0", "sort_id": 120, "resolved_title": "AMD 3D Stacks SRAM Bumplessly", "resolved_url": "https://fuse.wikichip.org/news/5531/amd-3d-stacks-sram-bumplessly/", "excerpt": "Last week Computex Taipei 2021 was held virtually. While the event was largely a hit or miss among the chip vendors, one of the more interesting announcements that were delivered at the event was AMD’s 3D V-Cache – a 3D stacked SRAM.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1165", "lang": "en", "time_to_read": 5, "top_image_url": "https://fuse.wikichip.org/wp-content/uploads/2021/06/v-cache-prototype-chip-fi.png", "tags": {"amd": {"item_id": "3350923538", "tag": "amd"}, "cpus": {"item_id": "3350923538", "tag": "cpus"}, "semiconductors": {"item_id": "3350923538", "tag": "semiconductors"}}, "authors": {"78397447": {"item_id": "3350923538", "author_id": "78397447", "name": "David Schor", "url": "https://fuse.wikichip.org/news/author/david/"}}, "image": {"item_id": "3350923538", "src": "https://fuse.wikichip.org/wp-content/uploads/2021/06/v-cache-prototype-chip.png", "width": "643", "height": "465"}, "images": {"1": {"item_id": "3350923538", "image_id": "1", "src": "https://fuse.wikichip.org/wp-content/uploads/2021/06/v-cache-prototype-chip.png", "width": "643", "height": "465", "credit": "", "caption": ""}, "2": {"item_id": "3350923538", "image_id": "2", "src": "https://fuse.wikichip.org/wp-content/uploads/2021/06/soic-fig1.png", "width": "300", "height": "205", "credit": "", "caption": "–     \nSpotted an error? Help us fix it! Simply select the problematic text and press Ctrl+Enter to notify us.     \n–"}}, "listen_duration_estimate": 451}, "2671262185": {"item_id": "2671262185", "resolved_id": "2671262185", "given_url": "https://gist.github.com/erincandescent/8a10eeeea1918ee4f9d9982f7618ef68", "given_title": "An ex-ARM engineer critiques RISC-V", "favorite": "0", "status": "1", "time_added": "1604231386", "time_updated": "1613039250", "time_read": "1604246656", "time_favorited": "0", "sort_id": 121, "resolved_title": "RISC-V.md", "resolved_url": "https://gist.github.com/erincandescent/8a10eeeea1918ee4f9d9982f7618ef68", "excerpt": "This document was originally written several years ago. At the time I was working as an execution core verification engineer at Arm. The following points are coloured heavily by working in and around the execution cores of various processors.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "1357", "lang": "en", "time_to_read": 6, "top_image_url": "https://github.githubassets.com/images/modules/gists/gist-og-image.png", "tags": {"cpus": {"item_id": "2671262185", "tag": "cpus"}, "semiconductors": {"item_id": "2671262185", "tag": "semiconductors"}}, "authors": {"55835546": {"item_id": "2671262185", "author_id": "55835546", "name": "262588213843476", "url": ""}}, "domain_metadata": {"name": "GitHub", "logo": "https://logo.clearbit.com/github.com?size=800", "greyscale_logo": "https://logo.clearbit.com/github.com?size=800&greyscale=true"}, "listen_duration_estimate": 525}, "3596440244": {"item_id": "3596440244", "resolved_id": "3596440244", "given_url": "https://github.com/aolofsson/awesome-hardware-tools", "given_title": "", "favorite": "0", "status": "1", "time_added": "1671727677", "time_updated": "1706833159", "time_read": "1671741806", "time_favorited": "0", "sort_id": 122, "resolved_title": "awesome-hardware-tools", "resolved_url": "https://github.com/aolofsson/awesome-hardware-tools", "excerpt": "awesome-hardware-tools A curated list of awesome open source hardware tools. Categorized Alphabetical (per category) Requirements open source operational One tag line sentence per project.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "1020", "lang": "en", "time_to_read": 5, "top_image_url": "https://opengraph.githubassets.com/9900e26967a433bcc869bfaf3f4ae1083e576aeaf12a274d18fb33177299289b/aolofsson/awesome-hardware-tools", "tags": {"programming": {"item_id": "3596440244", "tag": "programming"}, "semiconductors": {"item_id": "3596440244", "tag": "semiconductors"}}, "domain_metadata": {"name": "GitHub", "logo": "https://logo.clearbit.com/github.com?size=800", "greyscale_logo": "https://logo.clearbit.com/github.com?size=800&greyscale=true"}, "listen_duration_estimate": 395}, "1162734261": {"item_id": "1162734261", "resolved_id": "1162734261", "given_url": "https://github.com/baidu-research/warp-ctc", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638839210", "time_read": "1638839209", "time_favorited": "0", "sort_id": 123, "resolved_title": "baidu-research/warp-ctc", "resolved_url": "https://github.com/baidu-research/warp-ctc", "excerpt": "In Chinese 中文版warp-ctc A fast parallel implementation of CTC, on both CPU and GPU. Introduction Connectionist Temporal Classification is a loss function useful for performing supervised learning on sequence data, without needing an alignment between input data and labels.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1023", "lang": "en", "time_to_read": 5, "top_image_url": "https://opengraph.githubassets.com/36bf87af58e70ee2581ab0976f0f1909af815a6573064ea7e0921945ace1013d/baidu-research/warp-ctc", "tags": {"gpus": {"item_id": "1162734261", "tag": "gpus"}, "semiconductors": {"item_id": "1162734261", "tag": "semiconductors"}}, "image": {"item_id": "1162734261", "src": "https://github.com/baidu-research/warp-ctc/blob/master/doc/baidu-research-logo-small.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "1162734261", "image_id": "1", "src": "https://github.com/baidu-research/warp-ctc/blob/master/doc/baidu-research-logo-small.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "1162734261", "image_id": "2", "src": "https://github.com/baidu-research/warp-ctc/blob/master/doc/deep-speech-ctc-small.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "GitHub", "logo": "https://logo.clearbit.com/github.com?size=800", "greyscale_logo": "https://logo.clearbit.com/github.com?size=800&greyscale=true"}, "listen_duration_estimate": 396}, "3776769837": {"item_id": "3776769837", "resolved_id": "3776769837", "given_url": "https://github.com/bmurmann/Book-on-MOS-stages", "given_title": "", "favorite": "0", "status": "1", "time_added": "1673947827", "time_updated": "1673957939", "time_read": "1673957939", "time_favorited": "0", "sort_id": 124, "resolved_title": "bmurmann/Book-on-MOS-stages", "resolved_url": "https://github.com/bmurmann/Book-on-MOS-stages", "excerpt": "Analysis and Design of Elementary MOS Amplifier Stages PDF Download Copyright (c) 2013-2022 National Technology and Science Press Copyright (c) 2022 Boris Murmann @book{murmann_mos_stages_2013, title={{Analysis and Design of Elementary MOS Amplifier Stages}}, author={Murmann, Boris}, publisher={NTS", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "487", "lang": "en", "top_image_url": "https://repository-images.githubusercontent.com/581326365/298ef77c-97fc-46bc-a31d-fb42ea684e24", "tags": {"books": {"item_id": "3776769837", "tag": "books"}, "chip-design": {"item_id": "3776769837", "tag": "chip-design"}, "semiconductors": {"item_id": "3776769837", "tag": "semiconductors"}}, "authors": {"176436745": {"item_id": "3776769837", "author_id": "176436745", "name": "bmurmann", "url": "https://github.com/bmurmann/Book-on-MOS-stages/commits?author=bmurmann"}}, "image": {"item_id": "3776769837", "src": "https://camo.githubusercontent.com/bca967b18143b8a5b2ffe78bd4a1a30f6bc21de83bd8336f748e96498af38b38/68747470733a2f2f696d672e736869656c64732e696f2f62616467652f4c6963656e73652d43432532304259253230342e302d6c69676874677265792e737667", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3776769837", "image_id": "1", "src": "https://camo.githubusercontent.com/bca967b18143b8a5b2ffe78bd4a1a30f6bc21de83bd8336f748e96498af38b38/68747470733a2f2f696d672e736869656c64732e696f2f62616467652f4c6963656e73652d43432532304259253230342e302d6c69676874677265792e737667", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3776769837", "image_id": "2", "src": "https://github.com/bmurmann/Book-on-MOS-stages/blob/main/cover.png", "width": "300", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "GitHub", "logo": "https://logo.clearbit.com/github.com?size=800", "greyscale_logo": "https://logo.clearbit.com/github.com?size=800&greyscale=true"}, "listen_duration_estimate": 189}, "3776769835": {"item_id": "3776769835", "resolved_id": "3776769837", "given_url": "https://github.com/bmurmann/Book-on-MOS-stages/blob/3573b49921660eefe0ceb7a369119c6d6ef505a8/book/Analysis%20and%20Design%20of%20Elementary%20MOS%20Amplifier%20Stages.pdf", "given_title": "Book-on-MOS-stages/Analysis and Design of Elementary MOS Amplifier Stages.p", "favorite": "0", "status": "1", "time_added": "1672447720", "time_updated": "1672448837", "time_read": "1672448837", "time_favorited": "0", "sort_id": 125, "resolved_title": "bmurmann/Book-on-MOS-stages", "resolved_url": "https://github.com/bmurmann/Book-on-MOS-stages", "excerpt": "Analysis and Design of Elementary MOS Amplifier Stages PDF Download Copyright (c) 2013-2022 National Technology and Science Press Copyright (c) 2022 Boris Murmann @book{murmann_mos_stages_2013, title={{Analysis and Design of Elementary MOS Amplifier Stages}}, author={Murmann, Boris}, publisher={NTS", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "487", "lang": "en", "top_image_url": "https://repository-images.githubusercontent.com/581326365/298ef77c-97fc-46bc-a31d-fb42ea684e24", "tags": {"chip-design": {"item_id": "3776769835", "tag": "chip-design"}, "semiconductors": {"item_id": "3776769835", "tag": "semiconductors"}}, "authors": {"176436745": {"item_id": "3776769835", "author_id": "176436745", "name": "bmurmann", "url": "https://github.com/bmurmann/Book-on-MOS-stages/commits?author=bmurmann"}}, "image": {"item_id": "3776769835", "src": "https://camo.githubusercontent.com/bca967b18143b8a5b2ffe78bd4a1a30f6bc21de83bd8336f748e96498af38b38/68747470733a2f2f696d672e736869656c64732e696f2f62616467652f4c6963656e73652d43432532304259253230342e302d6c69676874677265792e737667", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3776769835", "image_id": "1", "src": "https://camo.githubusercontent.com/bca967b18143b8a5b2ffe78bd4a1a30f6bc21de83bd8336f748e96498af38b38/68747470733a2f2f696d672e736869656c64732e696f2f62616467652f4c6963656e73652d43432532304259253230342e302d6c69676874677265792e737667", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3776769835", "image_id": "2", "src": "https://github.com/bmurmann/Book-on-MOS-stages/blob/main/cover.png", "width": "300", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "GitHub", "logo": "https://logo.clearbit.com/github.com?size=800", "greyscale_logo": "https://logo.clearbit.com/github.com?size=800&greyscale=true"}, "listen_duration_estimate": 189}, "985966147": {"item_id": "985966147", "resolved_id": "985966147", "given_url": "https://github.com/FreeCAD/FreeCAD", "given_title": "FreeCAD/FreeCAD: This is the official source code of FreeCAD, a free and op", "favorite": "0", "status": "1", "time_added": "1600438614", "time_updated": "1613039250", "time_read": "1603489421", "time_favorited": "0", "sort_id": 126, "resolved_title": "Sponsor FreeCAD/FreeCAD", "resolved_url": "https://github.com/FreeCAD/FreeCAD", "excerpt": "Freedom to build what you want FreeCAD is an open-source parametric 3D modeler made primarily to design real-life objects of any size. Parametric modeling allows you to easily modify your design by going back into your model history to change its parameters.", "is_article": "1", "is_index": "1", "has_video": "0", "has_image": "1", "word_count": "449", "lang": "en", "top_image_url": "https://opengraph.githubassets.com/db826253d53c1f41db6c6f6e26cc26ac8c78cc9f17890dd37e938c1247db3ae5/FreeCAD/FreeCAD", "tags": {"semiconductors": {"item_id": "985966147", "tag": "semiconductors"}}, "image": {"item_id": "985966147", "src": "https://camo.githubusercontent.com/42707761ddcdc27dd522db8949216f67238216261afc6220597c1b9361cf1ea9/68747470733a2f2f7777772e667265656361647765622e6f72672f696d616765732f6c6f676f2e706e67", "width": "0", "height": "0"}, "images": {"1": {"item_id": "985966147", "image_id": "1", "src": "https://camo.githubusercontent.com/42707761ddcdc27dd522db8949216f67238216261afc6220597c1b9361cf1ea9/68747470733a2f2f7777772e667265656361647765622e6f72672f696d616765732f6c6f676f2e706e67", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "985966147", "image_id": "2", "src": "https://camo.githubusercontent.com/75b70cc8e2cfa8eb2249a28401892a0da759a1c6cbec68b3f351b551c252c6ff/68747470733a2f2f696d672e736869656c64732e696f2f6769746875622f72656c656173652f667265656361642f667265656361642e737667", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "985966147", "image_id": "3", "src": "https://camo.githubusercontent.com/7e2ad48d78b09d0aebe96de8e3d0b7905a15c5136fc373e5f62d2f3bd4f9bd35/68747470733a2f2f696d672e736869656c64732e696f2f6769747465722f726f6f6d2f667265656361642f667265656361642e737667", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "985966147", "image_id": "4", "src": "https://camo.githubusercontent.com/c032da6e1b274e92b824e6bcbe24f8a5ceb815c40992159e893b5d1eed57410f/68747470733a2f2f696d672e736869656c64732e696f2f6c67746d2f67726164652f707974686f6e2f672f467265654341442f467265654341442e7376673f6c6f676f3d6c67746d266c6f676f57696474683d3138", "width": "0", "height": "0", "credit": "", "caption": ""}, "5": {"item_id": "985966147", "image_id": "5", "src": "https://camo.githubusercontent.com/944b175619b74ea126bd5c8b2b455c51288129401e305d51c9924a0e06b3988b/68747470733a2f2f696d672e736869656c64732e696f2f6c67746d2f67726164652f6370702f672f467265654341442f467265654341442e7376673f6c6f676f3d6c67746d266c6f676f57696474683d3138", "width": "0", "height": "0", "credit": "", "caption": ""}, "6": {"item_id": "985966147", "image_id": "6", "src": "https://camo.githubusercontent.com/443603f8ad0d3bf94dd37b8aef740ead0e3d8e243c28f39dc476633e99386730/68747470733a2f2f696d672e736869656c64732e696f2f6c69626572617061792f72656365697665732f467265654341442e7376673f6c6f676f3d6c6962657261706179", "width": "0", "height": "0", "credit": "", "caption": ""}, "7": {"item_id": "985966147", "image_id": "7", "src": "https://camo.githubusercontent.com/fa59b3580b5f0860556c7ead2e46f4a53c61fb58488d175a79ce2a9490ac75e7/68747470733a2f2f77696b692e667265656361647765622e6f72672f696d616765732f7468756d622f372f37322f467265656361643031365f73637265656e73686f74312e6a70672f38303070782d467265656361643031365f73637265656e73686f74312e6a7067", "width": "0", "height": "0", "credit": "", "caption": ""}, "8": {"item_id": "985966147", "image_id": "8", "src": "https://camo.githubusercontent.com/4a298b5d116dc6d0b73328c053f80e54e37d5095c33cb260d7bdeaa8308c8137/68747470733a2f2f7472617669732d63692e6f72672f467265654341442f467265654341442e7376673f6272616e63683d72656c65617365732f467265654341442d302d3139", "width": "0", "height": "0", "credit": "", "caption": ""}, "9": {"item_id": "985966147", "image_id": "9", "src": "https://camo.githubusercontent.com/14d39fea207282c0ed844d0967fbe04a095f392d81a9531ef2089386f5be97ef/68747470733a2f2f6f70656e736f757263652e6e7963332e63646e2e6469676974616c6f6365616e7370616365732e636f6d2f6174747269627574696f6e2f6173736574732f5356472f444f5f4c6f676f5f686f72697a6f6e74616c5f626c75652e737667", "width": "91", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "GitHub", "logo": "https://logo.clearbit.com/github.com?size=800", "greyscale_logo": "https://logo.clearbit.com/github.com?size=800&greyscale=true"}, "listen_duration_estimate": 174}, "3018096833": {"item_id": "3018096833", "resolved_id": "3018096833", "given_url": "https://github.com/google/skywater-pdk", "given_title": "Open source process design kit for usage with SkyWater Foundry's 130nm node", "favorite": "0", "status": "1", "time_added": "1592304075", "time_updated": "1613039250", "time_read": "1593957284", "time_favorited": "0", "sort_id": 127, "resolved_title": "Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.", "resolved_url": "https://github.com/google/skywater-pdk", "excerpt": "The SkyWater Open Source PDK is a collaboration between Google and SkyWater Technology Foundry to provide a fully open source Process Design Kit and related resources, which can be used to create manufacturable designs at SkyWater’s facility.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1325", "lang": "en", "time_to_read": 6, "top_image_url": "https://repository-images.githubusercontent.com/261898494/aad8d100-9079-11ea-8b72-8f2bc8363e36", "tags": {"semiconductors": {"item_id": "3018096833", "tag": "semiconductors"}}, "image": {"item_id": "3018096833", "src": "https://camo.githubusercontent.com/4ecb4c1c66a9fbc759e1216c5cfd686267127bd9bcf5675a0a4085b35a32b797/68747470733a2f2f696d672e736869656c64732e696f2f6769746875622f6c6963656e73652f676f6f676c652f736b7977617465722d70646b", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3018096833", "image_id": "1", "src": "https://camo.githubusercontent.com/4ecb4c1c66a9fbc759e1216c5cfd686267127bd9bcf5675a0a4085b35a32b797/68747470733a2f2f696d672e736869656c64732e696f2f6769746875622f6c6963656e73652f676f6f676c652f736b7977617465722d70646b", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3018096833", "image_id": "2", "src": "https://camo.githubusercontent.com/b797714dd8321152e6167d1196bdf07454078f169a38da3520db60f8c81e2e27/68747470733a2f2f7472617669732d63692e6f72672f676f6f676c652f736b7977617465722d70646b2e7376673f6272616e63683d6d6173746572", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "3018096833", "image_id": "3", "src": "https://camo.githubusercontent.com/3126e9d25087b3587176d68c963d60eb487b4e8f78982d08aedb8480b8894fc1/68747470733a2f2f72656164746865646f63732e6f72672f70726f6a656374732f736b7977617465722d70646b2f62616467652f3f76657273696f6e3d6c6174657374267374796c653d666c6174", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "3018096833", "image_id": "4", "src": "https://camo.githubusercontent.com/62d20286b68eec9241b62a5169f2a79e0428e0027eed7fb6ddf15773a42cfb9d/68747470733a2f2f696d672e736869656c64732e696f2f6769746875622f762f7461672f676f6f676c652f736b7977617465722d70646b3f696e636c7564655f70726572656c656173657326736f72743d73656d766572", "width": "0", "height": "0", "credit": "", "caption": ""}, "5": {"item_id": "3018096833", "image_id": "5", "src": "https://camo.githubusercontent.com/1e645cde5f39e9a247ba67c1e77507e53f5d26a91a2e36045d2a013f29048820/68747470733a2f2f696d672e736869656c64732e696f2f6769746875622f636f6d6d6974732d73696e63652f676f6f676c652f736b7977617465722d70646b2f76302e302e30", "width": "0", "height": "0", "credit": "", "caption": ""}, "6": {"item_id": "3018096833", "image_id": "6", "src": "https://github.com/google/skywater-pdk/raw/main/docs/_static/skywater-pdk-logo.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "GitHub", "logo": "https://logo.clearbit.com/github.com?size=800", "greyscale_logo": "https://logo.clearbit.com/github.com?size=800&greyscale=true"}, "listen_duration_estimate": 513}, "2200790105": {"item_id": "2200790105", "resolved_id": "2200790105", "given_url": "https://github.com/HewlettPackard/cacti", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1656167906", "time_read": "1639221840", "time_favorited": "0", "sort_id": 128, "resolved_title": "An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model", "resolved_url": "https://github.com/HewlettPackard/cacti", "excerpt": "----------------------------------------------------------- ____ __ ________ __ /\\ _`\\ /\\ \\__ __ /\\_____ \\ /'__`\\ \\ \\ \\/\\_\\ __ ___\\ \\ ,_\\/\\_\\ \\/___//'/'/\\ \\/\\ \\ \\ \\ \\/_/_ /'__`\\ /'___\\ \\ \\/\\/\\ \\ /' /' \\ \\ \\ \\ \\ \\ \\ \\L\\ \\/\\ \\L\\.\\_/\\ \\__/\\ \\ \\_\\ \\ \\ /' /'__ \\ \\ \\_\\ \\ \\ \\____/\\ \\__/.", "is_article": "1", "is_index": "1", "has_video": "0", "has_image": "0", "word_count": "696", "lang": "en", "time_to_read": 3, "top_image_url": "https://opengraph.githubassets.com/46edf581e15b31c4ee48ccbdb012e896a797ce7526e111c8ec100ac6e94c595f/HewlettPackard/cacti", "tags": {"chip-design": {"item_id": "2200790105", "tag": "chip-design"}, "semiconductors": {"item_id": "2200790105", "tag": "semiconductors"}}, "domain_metadata": {"name": "GitHub", "logo": "https://logo.clearbit.com/github.com?size=800", "greyscale_logo": "https://logo.clearbit.com/github.com?size=800&greyscale=true"}, "listen_duration_estimate": 269}, "2881387266": {"item_id": "2881387266", "resolved_id": "2881387266", "given_url": "https://github.com/ithemal/bhive/blob/master/README.md", "given_title": "", "favorite": "1", "status": "1", "time_added": "1581423642", "time_updated": "1613039250", "time_read": "1581519288", "time_favorited": "1581519288", "sort_id": 129, "resolved_title": "BHive: A Benchmark Suite and Measurement Framework for Validating x86-64 Basic Block Performance Models", "resolved_url": "https://github.com/ithemal/bhive/blob/master/README.md", "excerpt": "More information about our tool/benchmark can be found in this paper. What's here?", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "374", "lang": "en", "top_image_url": "https://avatars2.githubusercontent.com/u/53616774?s=400&v=4", "tags": {"cpus": {"item_id": "2881387266", "tag": "cpus"}, "semiconductors": {"item_id": "2881387266", "tag": "semiconductors"}}, "domain_metadata": {"name": "GitHub", "logo": "https://logo.clearbit.com/github.com?size=800", "greyscale_logo": "https://logo.clearbit.com/github.com?size=800&greyscale=true"}, "listen_duration_estimate": 145}, "3042235219": {"item_id": "3042235219", "resolved_id": "3042235219", "given_url": "https://github.com/openhwgroup/cva6", "given_title": "openhwgroup/cva6: The CORE-V CVA6 is an Application class 6-stage RISC-V CP", "favorite": "0", "status": "1", "time_added": "1594228730", "time_updated": "1613039250", "time_read": "1594333202", "time_favorited": "0", "sort_id": 130, "resolved_title": "CVA6 RISC-V CPU", "resolved_url": "https://github.com/openhwgroup/cva6", "excerpt": "CVA6 is a 6-stage, single issue, in-order CPU which implements the 64-bit RISC-V instruction set. It fully implements I, M, A and C extensions as specified in Volume I: User-Level ISA V 2.3 as well as the draft privilege extension 1.10.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2118", "lang": "en", "time_to_read": 10, "top_image_url": "https://opengraph.githubassets.com/16e928d4b1d57a797be110eaa7eebda1fb059441b8d32a18c1c3ef532344d5f3/openhwgroup/cva6", "tags": {"semiconductors": {"item_id": "3042235219", "tag": "semiconductors"}}, "authors": {"32904570": {"item_id": "3042235219", "author_id": "32904570", "name": "gh-md-toc", "url": "https://github.com/ekalinin/github-markdown-toc"}}, "image": {"item_id": "3042235219", "src": "https://github.com/openhwgroup/cva6/actions/workflows/ci.yml/badge.svg?branch=master", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3042235219", "image_id": "1", "src": "https://github.com/openhwgroup/cva6/actions/workflows/ci.yml/badge.svg?branch=master", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3042235219", "image_id": "2", "src": "https://github.com/openhwgroup/cva6/blob/master/docs/_static/ariane_overview.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "3042235219", "image_id": "3", "src": "https://github.com/openhwgroup/cva6/blob/master/docs/_static/fpga_bd.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "3042235219", "image_id": "4", "src": "https://user-images.githubusercontent.com/8511359/84510824-7ceb3b80-ac7a-11ea-9530-24c428ee87d9.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "GitHub", "logo": "https://logo.clearbit.com/github.com?size=800", "greyscale_logo": "https://logo.clearbit.com/github.com?size=800&greyscale=true"}, "listen_duration_estimate": 820}, "2476197326": {"item_id": "2476197326", "resolved_id": "2476197326", "given_url": "https://github.com/PrincetonUniversity/accelerator-wall", "given_title": "PrincetonUniversity/accelerator-wall: Repository for the tools and non-comm", "favorite": "1", "status": "1", "time_added": "1549419008", "time_updated": "1613039250", "time_read": "1549941293", "time_favorited": "1549941291", "sort_id": 131, "resolved_title": "PrincetonUniversity/accelerator-wall", "resolved_url": "https://github.com/PrincetonUniversity/accelerator-wall", "excerpt": "The slowdown and nearing-end of CMOS scaling are among the major drivers of the computer architecture world towards domain-specific \"accelerator\" chips.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "896", "lang": "en", "time_to_read": 4, "top_image_url": "https://opengraph.githubassets.com/20a5f940a7ec9bb05c68df301381ac069cf598eccc1706701b3e5abcc9510891/PrincetonUniversity/accelerator-wall", "tags": {"cpus": {"item_id": "2476197326", "tag": "cpus"}, "semiconductors": {"item_id": "2476197326", "tag": "semiconductors"}}, "image": {"item_id": "2476197326", "src": "https://github.com/PrincetonUniversity/accelerator-wall/blob/master/images/accelerator_motivations.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "2476197326", "image_id": "1", "src": "https://github.com/PrincetonUniversity/accelerator-wall/blob/master/images/accelerator_motivations.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "2476197326", "image_id": "2", "src": "https://github.com/PrincetonUniversity/accelerator-wall/blob/master/images/rankine.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "2476197326", "image_id": "3", "src": "https://github.com/PrincetonUniversity/accelerator-wall/blob/master/images/bitcoin_asic_miners.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "GitHub", "logo": "https://logo.clearbit.com/github.com?size=800", "greyscale_logo": "https://logo.clearbit.com/github.com?size=800&greyscale=true"}, "listen_duration_estimate": 347}, "3097638424": {"item_id": "3097638424", "resolved_id": "3097638424", "given_url": "https://hackaday.com/2020/08/31/an-analog-ic-design-book-draft/", "given_title": "An Analog IC Design Book Draft", "favorite": "0", "status": "1", "time_added": "1598958017", "time_updated": "1613039250", "time_read": "1599059393", "time_favorited": "0", "sort_id": 132, "resolved_title": "An Analog IC Design Book Draft", "resolved_url": "https://hackaday.com/2020/08/31/an-analog-ic-design-book-draft/", "excerpt": "[Jean-Francois Debroux] spent 35 years designing analog ASICs. He’s started a book and while it isn’t finished — indeed he says it may never be — the 180 pages he posted on LinkedIn are a pretty good read. The 46 sections are well organized, although some are placeholders.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "210", "lang": "en", "top_image_url": "https://hackaday.com/wp-content/uploads/2020/08/mosfet.png", "tags": {"semiconductors": {"item_id": "3097638424", "tag": "semiconductors"}}, "authors": {"37308342": {"item_id": "3097638424", "author_id": "37308342", "name": "Al Williams", "url": "https://hackaday.com/author/wd5gnr1/"}}, "image": {"item_id": "3097638424", "src": "https://hackaday.com/wp-content/uploads/2020/08/mosfet.png?w=800", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3097638424", "image_id": "1", "src": "https://hackaday.com/wp-content/uploads/2020/08/mosfet.png?w=800", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "Hackaday", "logo": "https://logo.clearbit.com/hackaday.com?size=800", "greyscale_logo": "https://logo.clearbit.com/hackaday.com?size=800&greyscale=true"}, "listen_duration_estimate": 81}, "3219177246": {"item_id": "3219177246", "resolved_id": "3219177273", "given_url": "https://hardware.slashdot.org/story/21/01/03/1820246/speculation-grows-as-amd-files-patent-for-gpu-design?utm_source=rss1.0mainlinkanon&utm_medium=feed", "given_title": "Speculation Grows As AMD Files Patent for GPU Design", "favorite": "0", "status": "1", "time_added": "1609714336", "time_updated": "1638708872", "time_read": "1609773059", "time_favorited": "0", "sort_id": 133, "resolved_title": "Speculation Grows As AMD Files Patent for GPU Design", "resolved_url": "https://hardware.slashdot.org/story/21/01/03/1820246/speculation-grows-as-amd-files-patent-for-gpu-design", "excerpt": "And Hot Hardware delves into the details, calling it a \"hybrid CPU-FPGA design that could be enabled by Xilinx tech.\" While they often aren't as great as CPUs on their own, FPGAs can do a wonderful job accelerating specific tasks...", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "346", "lang": "en", "top_image_url": "https://a.fsdn.com/sd/topics/amd_64.png", "tags": {"gpus": {"item_id": "3219177246", "tag": "gpus"}, "semiconductors": {"item_id": "3219177246", "tag": "semiconductors"}}, "authors": {"47789051": {"item_id": "3219177246", "author_id": "47789051", "name": "EditorDavid", "url": ""}}, "domain_metadata": {"name": "Slashdot", "logo": "https://logo.clearbit.com/slashdot.org?size=800", "greyscale_logo": "https://logo.clearbit.com/slashdot.org?size=800&greyscale=true"}, "listen_duration_estimate": 134}, "3798483797": {"item_id": "3798483797", "resolved_id": "3798483808", "given_url": "https://hardware.slashdot.org/story/23/02/01/1749236/amd-is-undershipping-chips-to-keep-cpu-gpu-prices-elevated?utm_source=rss1.0mainlinkanon&utm_medium=feed", "given_title": "AMD is 'Undershipping' Chips To Keep CPU, GPU Prices Elevated", "favorite": "0", "status": "1", "time_added": "1675298603", "time_updated": "1675347185", "time_read": "1675339919", "time_favorited": "0", "sort_id": 134, "resolved_title": "AMD is 'Undershipping' Chips To Keep CPU, GPU Prices Elevated", "resolved_url": "https://hardware.slashdot.org/story/23/02/01/1749236/amd-is-undershipping-chips-to-keep-cpu-gpu-prices-elevated", "excerpt": "An anonymous reader shares a report: As the PC industry flounders, Intel suffered from such disastrous sales last quarter that it instituted pay cuts and other extreme measures going forward.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "239", "lang": "en", "top_image_url": "https://a.fsdn.com/sd/topics/amd_64.png", "tags": {"pricing": {"item_id": "3798483797", "tag": "pricing"}, "prodmgmt": {"item_id": "3798483797", "tag": "prodmgmt"}, "semiconductors": {"item_id": "3798483797", "tag": "semiconductors"}}, "domain_metadata": {"name": "Slashdot", "logo": "https://logo.clearbit.com/slashdot.org?size=800", "greyscale_logo": "https://logo.clearbit.com/slashdot.org?size=800&greyscale=true"}, "listen_duration_estimate": 93}, "3218198388": {"item_id": "3218198388", "resolved_id": "3218198388", "given_url": "https://hothardware.com/news/amd-patent-hybrid-cpu-fpga-design-xilinx", "given_title": "AMD Patent Reveals Hybrid CPU-FPGA Design That Could Be Enabled By Xilinx T", "favorite": "0", "status": "1", "time_added": "1609607535", "time_updated": "1706631486", "time_read": "1609624883", "time_favorited": "0", "sort_id": 135, "resolved_title": "AMD Patent Reveals Hybrid CPU-FPGA Design That Could Be Enabled By Xilinx Tech", "resolved_url": "https://hothardware.com/news/amd-patent-hybrid-cpu-fpga-design-xilinx", "excerpt": "While they often aren’t as great as CPUs on their own, FPGAs can do a wonderful job accelerating specific tasks.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "490", "lang": "en", "amp_url": "https://amp.hothardware.com/news/amd-patent-hybrid-cpu-fpga-design-xilinx", "top_image_url": "https://images.hothardware.com/contentimages/newsitem/53861/content/xilinx-office.jpg", "tags": {"fpgas": {"item_id": "3218198388", "tag": "fpgas"}, "semiconductors": {"item_id": "3218198388", "tag": "semiconductors"}}, "authors": {"149706534": {"item_id": "3218198388", "author_id": "149706534", "name": "Ben Funk", "url": "https://hothardware.com/author/ben-funk"}}, "image": {"item_id": "3218198388", "src": "https://images.hothardware.com/contentimages/newsitem/53861/content/xilinx-vu19p.jpg", "width": "0", "height": "398"}, "images": {"1": {"item_id": "3218198388", "image_id": "1", "src": "https://images.hothardware.com/contentimages/newsitem/53861/content/xilinx-vu19p.jpg", "width": "0", "height": "398", "credit": "", "caption": ""}}, "listen_duration_estimate": 190}, "2778950597": {"item_id": "2778950597", "resolved_id": "2778950597", "given_url": "https://hothardware.com/news/intel-10th-gen-comet-lake-cpu-family-leaks-10-core-flagship", "given_title": "Intel 10th Gen Comet Lake CPU Family Leaks With 10-Core, 20-Thread LGA-1200", "favorite": "0", "status": "1", "time_added": "1572737752", "time_updated": "1613039250", "time_read": "1572890687", "time_favorited": "0", "sort_id": 136, "resolved_title": "Intel 10th Gen Comet Lake CPU Family Leaks With 10-Core, 20-Thread LGA-1200 Flagship", "resolved_url": "https://hothardware.com/news/intel-10th-gen-comet-lake-cpu-family-leaks-10-core-flagship", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "amp_url": "https://amp.hothardware.com/news/intel-10th-gen-comet-lake-cpu-family-leaks-10-core-flagship", "top_image_url": "https://hothardware.com/ContentImages/NewsItem/49769/content/intel-engineer.jpg", "tags": {"cpus": {"item_id": "2778950597", "tag": "cpus"}, "semiconductors": {"item_id": "2778950597", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "2211923496": {"item_id": "2211923496", "resolved_id": "2211923496", "given_url": "https://hothardware.com/news/micron-talks-gddr6/", "given_title": "Overclocked Micron GDDR6 Memory Can Hit 20Gbps Speeds For Next Gen GPUs", "favorite": "0", "status": "1", "time_added": "1528045044", "time_updated": "1613770090", "time_read": "1528078721", "time_favorited": "0", "sort_id": 137, "resolved_title": "Overclocked Micron GDDR6 Memory Can Hit 20Gbps Speeds For Next Gen GPUs", "resolved_url": "https://hothardware.com/news/micron-talks-gddr6", "excerpt": "Next-generation graphics cards that employ new GDDR6 memory should offer gobs of additional memory bandwidth. That new memory has been in the works for a while now and mass production has begun at various manufacturers as well.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "335", "lang": "en", "amp_url": "https://amp.hothardware.com/news/micron-talks-gddr6", "top_image_url": "https://hothardware.com/ContentImages/NewsItem/44666/content/gddr6.jpg", "tags": {"semiconductor-memory": {"item_id": "2211923496", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "2211923496", "tag": "semiconductors"}}, "authors": {"72671244": {"item_id": "2211923496", "author_id": "72671244", "name": "Shane McGlaun", "url": "https://hothardware.com/author/Shane-McGlaun"}}, "image": {"item_id": "2211923496", "src": "https://hothardware.com/ContentImages/NewsItem/44666/content/NVIDIA-Titan-Xp.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "2211923496", "image_id": "1", "src": "https://hothardware.com/ContentImages/NewsItem/44666/content/NVIDIA-Titan-Xp.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 130}, "3953593998": {"item_id": "3953593998", "resolved_id": "3953593998", "given_url": "https://hothardware.com/news/samsung-unveils-shinebolt-hbm3e-memory-nearly-10gbps-blistering-gddr7", "given_title": "Samsung Unveils Shinebolt HBM3E Memory At Nearly 10Gbps And Blistering 32Gb", "favorite": "0", "status": "1", "time_added": "1697910597", "time_updated": "1697926878", "time_read": "1697926878", "time_favorited": "0", "sort_id": 138, "resolved_title": "Samsung Unveils Shinebolt HBM3E Memory At Nearly 10Gbps And Blistering 32Gbps GDDR7", "resolved_url": "https://hothardware.com/news/samsung-unveils-shinebolt-hbm3e-memory-nearly-10gbps-blistering-gddr7", "excerpt": "Samsung just annoucned its next-generation HBM3E \"Shinebolt\" and GDDR7 memory. While Samsung may have lagged behind rival memory manufacturers SK Hynix and Micron in launching HBM3E, Shinebolt is poised to be the fastest HBM3E for the high performance computing (or HPC) industry.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "368", "lang": "en", "amp_url": "https://amp.hothardware.com/news/samsung-unveils-shinebolt-hbm3e-memory-nearly-10gbps-blistering-gddr7", "top_image_url": "https://images.hothardware.com/contentimages/newsitem/62866/content/Samsung-HBM3E-news.png", "tags": {"semiconductor-memory": {"item_id": "3953593998", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3953593998", "tag": "semiconductors"}}, "authors": {"185495951": {"item_id": "3953593998", "author_id": "185495951", "name": "Matthew Connatser", "url": "https://hothardware.com/author/matthew-connatser"}}, "image": {"item_id": "3953593998", "src": "https://images.hothardware.com/contentimages/newsitem/62866/content/Samsung-GDDR7-news.png", "width": "708", "height": "400"}, "images": {"1": {"item_id": "3953593998", "image_id": "1", "src": "https://images.hothardware.com/contentimages/newsitem/62866/content/Samsung-GDDR7-news.png", "width": "708", "height": "400", "credit": "", "caption": ""}}, "listen_duration_estimate": 142}, "2769380898": {"item_id": "2769380898", "resolved_id": "2769380898", "given_url": "https://hothardware.com/reviews/intel-tremont-cpu-microarchitecture-overview", "given_title": "Intel Tremont CPU Microarchitecture: Power Efficient, High-Performance x86", "favorite": "0", "status": "1", "time_added": "1571951836", "time_updated": "1613039250", "time_read": "1572102965", "time_favorited": "0", "sort_id": 139, "resolved_title": "Intel Tremont CPU Microarchitecture: Power Efficient, High-Performance x86", "resolved_url": "https://hothardware.com/reviews/intel-tremont-cpu-microarchitecture-overview", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "amp_url": "https://amp.hothardware.com/reviews/intel-tremont-cpu-microarchitecture-overview", "top_image_url": "https://hothardware.com/ContentImages/Article/2910/content/intel-tremont.jpg", "tags": {"cpus": {"item_id": "2769380898", "tag": "cpus"}, "semiconductors": {"item_id": "2769380898", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3426335561": {"item_id": "3426335561", "resolved_id": "3426335561", "given_url": "https://huyenchip.com/2021/09/07/a-friendly-introduction-to-machine-learning-compilers-and-optimizers.html", "given_title": "", "favorite": "0", "status": "1", "time_added": "1633180153", "time_updated": "1633296878", "time_read": "1633296878", "time_favorited": "0", "sort_id": 140, "resolved_title": "A friendly introduction to machine learning compilers and optimizers", "resolved_url": "https://huyenchip.com/2021/09/07/a-friendly-introduction-to-machine-learning-compilers-and-optimizers.html", "excerpt": "[Twitter thread, Hacker News discussion] I have a confession to make. I cried during the compiler class in college. I became a machine learning engineer so that I wouldn’t have to worry about compilers.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "4164", "lang": "en", "time_to_read": 19, "top_image_url": "https://huyenchip.com/assets/pics/compilers/6_framework_hardware_compatibility.png", "tags": {"compilers": {"item_id": "3426335561", "tag": "compilers"}, "machine-learning": {"item_id": "3426335561", "tag": "machine-learning"}, "semiconductors": {"item_id": "3426335561", "tag": "semiconductors"}}, "listen_duration_estimate": 1612}, "3721286649": {"item_id": "3721286649", "resolved_id": "3721286649", "given_url": "https://i0.wp.com/digitstodollars.com/wp-content/uploads/2022/08/fab-capacity-by-node.png?ssl=1", "given_title": "", "favorite": "0", "status": "1", "time_added": "1665421660", "time_updated": "1665443711", "time_read": "1665443711", "time_favorited": "0", "sort_id": 141, "resolved_title": "", "resolved_url": "https://i0.wp.com/digitstodollars.com/wp-content/uploads/2022/08/fab-capacity-by-node.png?ssl=1", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "2", "word_count": "0", "lang": "", "tags": {"semiconductors": {"item_id": "3721286649", "tag": "semiconductors"}, "supply-chain": {"item_id": "3721286649", "tag": "supply-chain"}}, "image": {"item_id": "3721286649", "src": "https://i0.wp.com/digitstodollars.com/wp-content/uploads/2022/08/fab-capacity-by-node.png?ssl=1", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3721286649", "image_id": "1", "src": "https://i0.wp.com/digitstodollars.com/wp-content/uploads/2022/08/fab-capacity-by-node.png?ssl=1", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 0}, "3946405513": {"item_id": "3946405513", "resolved_id": "3946405513", "given_url": "https://ieeexplore.ieee.org/document/10192908", "given_title": "A Comprehensive RF Characterization and Modeling Methodology for the 5nm Te", "favorite": "0", "status": "1", "time_added": "1696632595", "time_updated": "1708191409", "time_read": "1696715144", "time_favorited": "0", "sort_id": 142, "resolved_title": "A Comprehensive RF Characterization and Modeling Methodology for the 5nm Technology Node FinFETs", "resolved_url": "https://ieeexplore.ieee.org/document/10192908", "excerpt": "This paper aims to provide insights into the thermal, analog, and RF attributes, as well as a novel modeling methodology, for the FinFET at the industry standard 5nm CMOS technology node. Thermal characterization shows that for a 165K change in temperature, the Sub-threshold Slope (SS) and threshold voltage vary by 69 % and ~70 mV, respectively. At room temperature, a single gate contacted n-FinFET RF device exhibits a cutoff and maximum oscillation frequency of ~100 GHz and ~170 GHz, respectively. Analog and RF Figures of Merit (FoMs) for 5 nm technology at a device level and their temperature sensitivity are also reported. The industry standard BSIM-CMG model is modified to capture the impact of self-heating (SH) and parasitics. The SH model is based on measured data, and the modeling approach renders it independent of other model parameters. To the authors’ knowledge, an iteration free approach to develop a model-card for RF applications is explained for the very first time. Excellent agreement between the measured data and the model indicates that our methodology is accurate and can be used for faster PDK development.", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "top_image_url": "https://ieeexplore.ieee.org/assets/img/ieee_logo_smedia_200X200.png", "tags": {"chip-design": {"item_id": "3946405513", "tag": "chip-design"}, "semiconductors": {"item_id": "3946405513", "tag": "semiconductors"}}, "authors": {"185583063": {"item_id": "3946405513", "author_id": "185583063", "name": "Shivendra Singh Parihar;Ahtisham Pampori;Praveen Dwivedi;Jun Huang;Weike Wang;Kimihiko Imura;Chenmin", "url": ""}}, "listen_duration_estimate": 0}, "4014796972": {"item_id": "4014796972", "resolved_id": "3840684661", "given_url": "https://ig.ft.com/microchips/", "given_title": "Authority.Integrity. Accuracy.", "favorite": "0", "status": "1", "time_added": "1709126742", "time_updated": "1709162800", "time_read": "1709162800", "time_favorited": "0", "sort_id": 143, "resolved_title": "Looking for something else?", "resolved_url": "https://subs.ft.com/products", "excerpt": "Complete digital access to quality FT journalism with expert analysis from industry leaders. Pay a year upfront and save 20%. Gain a global view of key events and decode their impact on business, politics and beyond with updates and analysis from our worldwide network of 700+ journalists.", "is_article": "0", "is_index": "1", "has_video": "0", "has_image": "1", "word_count": "2086", "lang": "en", "time_to_read": 9, "tags": {"semiconductors": {"item_id": "4014796972", "tag": "semiconductors"}}, "image": {"item_id": "4014796972", "src": "https://ft187projectxpsp-live-1ed1baf860154d98a-5c97dc1.aldryn-media.io/custom_feature_images/parent_primary_product_icon_36x44px_standard_digital.svg?v=155", "width": "0", "height": "0"}, "images": {"1": {"item_id": "4014796972", "image_id": "1", "src": "https://ft187projectxpsp-live-1ed1baf860154d98a-5c97dc1.aldryn-media.io/custom_feature_images/parent_primary_product_icon_36x44px_standard_digital.svg?v=155", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "4014796972", "image_id": "2", "src": "https://ft187projectxpsp-live-1ed1baf860154d98a-5c97dc1.aldryn-media.io/custom_feature_images/primary_product_feature_icon_28x40px_video.svg", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "4014796972", "image_id": "3", "src": "https://ft187projectxpsp-live-1ed1baf860154d98a-5c97dc1.aldryn-media.io/custom_feature_images/primary_product_feature_icon_28x40px_ft_app.svg", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "4014796972", "image_id": "4", "src": "https://ft187projectxpsp-live-1ed1baf860154d98a-5c97dc1.aldryn-media.io/custom_feature_images/primary_product_feature_icon_28x40px_ft_edit.svg", "width": "0", "height": "0", "credit": "", "caption": ""}, "5": {"item_id": "4014796972", "image_id": "5", "src": "https://ft187projectxpsp-live-1ed1baf860154d98a-5c97dc1.aldryn-media.io/custom_feature_images/primary_product_feature_icon_28x40px_newspaper.svg", "width": "0", "height": "0", "credit": "", "caption": ""}, "6": {"item_id": "4014796972", "image_id": "6", "src": "https://ft187projectxpsp-live-1ed1baf860154d98a-5c97dc1.aldryn-media.io/custom_feature_images/primary_product_feature_icon_28x40px_armchair.svg", "width": "0", "height": "0", "credit": "", "caption": ""}, "7": {"item_id": "4014796972", "image_id": "7", "src": "https://ft187projectxpsp-live-1ed1baf860154d98a-5c97dc1.aldryn-media.io/custom_packshots_source_v2/premium_digital.svg?v=155", "width": "0", "height": "0", "credit": "", "caption": ""}, "8": {"item_id": "4014796972", "image_id": "8", "src": "https://ft187projectxpsp-live-1ed1baf860154d98a-5c97dc1.aldryn-media.io/custom_packshots_source_v2/print.svg?v=155", "width": "0", "height": "0", "credit": "", "caption": ""}, "9": {"item_id": "4014796972", "image_id": "9", "src": "https://ft187projectxpsp-live-1ed1baf860154d98a-5c97dc1.aldryn-media.io/filer_public_thumbnails/filer_public/e0/6c/e06cb1bd-99eb-4759-a9ec-e4c42b3300f4/insidepolitics_revised-fa66233d-8649-4716-8dd6-aa48c0e49bc3.jpeg__439x247_q90_crop_subsampling-2_upscale.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "10": {"item_id": "4014796972", "image_id": "10", "src": "https://ft187projectxpsp-live-1ed1baf860154d98a-5c97dc1.aldryn-media.io/filer_public_thumbnails/filer_public/f6/a1/f6a18372-7022-46d2-9224-3d6a558d9c2f/543ea618-d84c-4fd5-8edb-249d72c3292f-4e64feb7-3fcc-41dd-979b-66f05edd8710.jpeg__439x247_q90_crop_subsampling-2_upscale.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "11": {"item_id": "4014796972", "image_id": "11", "src": "https://ft187projectxpsp-live-1ed1baf860154d98a-5c97dc1.aldryn-media.io/filer_public_thumbnails/filer_public/2c/9b/2c9bb939-1b53-4eac-94b0-06b7f4810fd7/onemustread-b9df14ab-6786-40cb-8002-823ac167f09f.jpeg__439x247_q90_crop_subsampling-2_upscale.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "12": {"item_id": "4014796972", "image_id": "12", "src": "https://ft187projectxpsp-live-1ed1baf860154d98a-5c97dc1.aldryn-media.io/filer_public_thumbnails/filer_public/36/26/3626777d-db00-4c91-9473-dc0e91a7de96/europeexpress_revised-853706de-850d-4894-84e2-ff3799a855cf.jpeg__439x247_q90_crop_subsampling-2_upscale.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "13": {"item_id": "4014796972", "image_id": "13", "src": "https://ft187projectxpsp-live-1ed1baf860154d98a-5c97dc1.aldryn-media.io/filer_public_thumbnails/filer_public/8f/36/8f3621f8-44e5-41f3-a377-3250d29e61f7/54d6653b-22e9-4f2d-ad8e-809f40d93f49-27da81ee-7710-47da-8b92-056453a24488.jpeg__439x247_q90_crop_subsampling-2_upscale.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "14": {"item_id": "4014796972", "image_id": "14", "src": "https://ft187projectxpsp-live-1ed1baf860154d98a-5c97dc1.aldryn-media.io/filer_public_thumbnails/filer_public/ff/5b/ff5b8415-6809-46fb-a7c6-1b94537405a2/moralmoney-1905e5ba-dae5-4c00-8fdb-6bc1fa8b4f63.jpeg__439x247_q90_crop_subsampling-2_upscale.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "15": {"item_id": "4014796972", "image_id": "15", "src": "https://ft187projectxpsp-live-1ed1baf860154d98a-5c97dc1.aldryn-media.io/filer_public_thumbnails/filer_public/6b/45/6b45d6a1-197e-49f8-b9d9-7be3a48040e4/workingit-0d34dc6c-5204-4377-ad09-2707e5848aa5.jpeg__439x247_q90_crop_subsampling-2_upscale.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "16": {"item_id": "4014796972", "image_id": "16", "src": "https://ft187projectxpsp-live-1ed1baf860154d98a-5c97dc1.aldryn-media.io/filer_public_thumbnails/filer_public/58/f4/58f4fca3-afd1-48c3-b88d-3b143020aa62/swampnotes_revised-e3035d8e-3736-480a-930b-25d21ca4b583.jpeg__439x247_q90_crop_subsampling-2_upscale.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "17": {"item_id": "4014796972", "image_id": "17", "src": "https://ft187projectxpsp-live-1ed1baf860154d98a-5c97dc1.aldryn-media.io/filer_public_thumbnails/filer_public/1c/16/1c16b182-fa83-468a-bced-1311f0ece397/martin-sandbus-free-lunch_revised-7f39f8e3-c8a8-4a94-a041-4255dc36ca75.jpeg__439x247_q90_crop_subsampling-2_upscale.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 807}, "3170086555": {"item_id": "3170086555", "resolved_id": "3170086555", "given_url": "https://iis-people.ee.ethz.ch/~gmichi/asocd/lecturenotes/", "given_title": "Advanced System-on-Chip Design Lecture Notes (PDFs, Free)", "favorite": "0", "status": "1", "time_added": "1605103632", "time_updated": "1613039250", "time_read": "1606612711", "time_favorited": "0", "sort_id": 144, "resolved_title": "Index of /~gmichi/asocd/lecturenotes", "resolved_url": "https://iis-people.ee.ethz.ch/~gmichi/asocd/lecturenotes/", "excerpt": "Index of /~gmichi/asocd/lecturenotes Apache/2.4.25 (Debian) Server at iis-people.ee.ethz.", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "14", "lang": "", "tags": {"semiconductors": {"item_id": "3170086555", "tag": "semiconductors"}}, "listen_duration_estimate": 5}, "3875125363": {"item_id": "3875125363", "resolved_id": "3875125363", "given_url": "https://jprahman.substack.com/p/intel-cpu-die-topology", "given_title": "Intel CPU Die Topology - by Jason Rahman - Delayed Branch", "favorite": "0", "status": "1", "time_added": "1685282219", "time_updated": "1685291058", "time_read": "1685291058", "time_favorited": "0", "sort_id": 145, "resolved_title": "Intel CPU Die Topology", "resolved_url": "https://jprahman.substack.com/p/intel-cpu-die-topology", "excerpt": "Over the past 10-15 years, per-core throughput slowed down, and in response CPU designers have scaled up core counts and socket counts to continue increasing performance across generations of new CPU models. This scaling however is not free.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1058", "lang": "en", "time_to_read": 5, "top_image_url": "https://substackcdn.com/image/fetch/w_1200,h_600,c_fill,f_jpg,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F637189f3-ab80-4abf-b8b7-7251cc96a96d_677x438.jpeg", "tags": {"cpus": {"item_id": "3875125363", "tag": "cpus"}, "semiconductors": {"item_id": "3875125363", "tag": "semiconductors"}}, "authors": {"103348351": {"item_id": "3875125363", "author_id": "103348351", "name": "Jason Rahman", "url": ""}}, "image": {"item_id": "3875125363", "src": "https://substackcdn.com/image/fetch/f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F637189f3-ab80-4abf-b8b7-7251cc96a96d_677x438.jpeg", "width": "677", "height": "438"}, "images": {"1": {"item_id": "3875125363", "image_id": "1", "src": "https://substackcdn.com/image/fetch/f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F637189f3-ab80-4abf-b8b7-7251cc96a96d_677x438.jpeg", "width": "677", "height": "438", "credit": "", "caption": ""}, "2": {"item_id": "3875125363", "image_id": "2", "src": "https://substackcdn.com/image/fetch/w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fb424c4ee-1e32-4223-a476-6f496ccf4d41_1600x1322.webp", "width": "492", "height": "407", "credit": "", "caption": ""}, "3": {"item_id": "3875125363", "image_id": "3", "src": "https://substackcdn.com/image/fetch/f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F4a549d1e-caca-494a-802f-58e928ba9bea_1032x854.png", "width": "444", "height": "367", "credit": "", "caption": ""}, "4": {"item_id": "3875125363", "image_id": "4", "src": "https://substackcdn.com/image/fetch/f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fc0cad769-6798-4f81-a71d-dd94bc403382_1027x853.png", "width": "422", "height": "351", "credit": "", "caption": ""}, "5": {"item_id": "3875125363", "image_id": "5", "src": "https://substackcdn.com/image/fetch/f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F3a1fa297-c7e7-44e5-a312-f47fd409d6e7_1046x869.png", "width": "396", "height": "329", "credit": "", "caption": ""}, "6": {"item_id": "3875125363", "image_id": "6", "src": "https://substackcdn.com/image/fetch/f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fde701d5e-37db-4b9c-911a-4c700f38358a_1036x851.png", "width": "408", "height": "335", "credit": "", "caption": ""}}, "listen_duration_estimate": 410}, "3141051392": {"item_id": "3141051392", "resolved_id": "3141051392", "given_url": "https://keleshev.com/ldm-my-favorite-arm-instruction/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1602752671", "time_updated": "1613039250", "time_read": "1604361056", "time_favorited": "0", "sort_id": 146, "resolved_title": "LDM My Favorite ARM Instruction", "resolved_url": "https://keleshev.com/ldm-my-favorite-arm-instruction/", "excerpt": "LDM—or load multiple—is my favorite assembly instruction of the ARM instruction set. Here’s why. First, let’s discuss what LDM does. An example:", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "755", "lang": "", "tags": {"semiconductors": {"item_id": "3141051392", "tag": "semiconductors"}}, "image": {"item_id": "3141051392", "src": "https://keleshev.com/ldm-my-favorite-arm-instruction/ldm-encoding-arm.svg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3141051392", "image_id": "1", "src": "https://keleshev.com/ldm-my-favorite-arm-instruction/ldm-encoding-arm.svg", "width": "0", "height": "0", "credit": "", "caption": "Simplified encoding of the LDM instruction"}, "2": {"item_id": "3141051392", "image_id": "2", "src": "https://keleshev.com/compiling-to-assembly-from-scratch.jpg", "width": "200", "height": "300", "credit": "", "caption": ""}}, "listen_duration_estimate": 292}, "3839024808": {"item_id": "3839024808", "resolved_id": "3839024808", "given_url": "https://link.springer.com/chapter/10.1007/978-981-19-0083-9_13", "given_title": "", "favorite": "0", "status": "1", "time_added": "1680571459", "time_updated": "1680659759", "time_read": "1680659759", "time_favorited": "0", "sort_id": 147, "resolved_title": "RDL and Flip Chip Design", "resolved_url": "https://link.springer.com/chapter/10.1007/978-981-19-0083-9_13", "excerpt": "RDL, an abbreviation for Redistribution Layer, that is, to make one or more layers of metal on the active chip side to redistribute the pins of the chip.", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "65", "lang": "en", "top_image_url": "https://static-content.springer.com/cover/book/978-981-19-0083-9.jpg", "tags": {"chip-design": {"item_id": "3839024808", "tag": "chip-design"}, "semiconductors": {"item_id": "3839024808", "tag": "semiconductors"}}, "authors": {"168301875": {"item_id": "3839024808", "author_id": "168301875", "name": "Google Scholar", "url": "http://scholar.google.co.uk/scholar?as_q=&num=10&btnG=Search+Scholar&as_epq=&as_oq=&as_eq=&as_occt=any&as_sauthors=%22Suny%20Li%22&as_publication=&as_ylo=&as_yhi=&as_allsubj=all&hl=en"}}, "domain_metadata": {"name": "Springer", "logo": "https://logo.clearbit.com/springer.com?size=800", "greyscale_logo": "https://logo.clearbit.com/springer.com?size=800&greyscale=true"}, "listen_duration_estimate": 25}, "3690438619": {"item_id": "3690438619", "resolved_id": "3690438619", "given_url": "https://mailchi.mp/574276e3c9d7/tinytapeout", "given_title": "", "favorite": "0", "status": "1", "time_added": "1662084861", "time_updated": "1662167686", "time_read": "1662167686", "time_favorited": "0", "sort_id": 148, "resolved_title": "TinyTapeout", "resolved_url": "https://mailchi.mp/574276e3c9d7/tinytapeout", "excerpt": "TinyTapeout is an educational project that aims to make it easier and cheaper than ever to get your digital designs manufactured on a real chip! It will eventually have full course material covering: how chips work, how to design digital circuits and how to get them made.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "119", "lang": "en", "top_image_url": "https://mcusercontent.com/5d5a474f6c30e153ec17de7b5/images/03b34644-0d61-436b-b185-5d3bf37f3823.png", "tags": {"chip-design": {"item_id": "3690438619", "tag": "chip-design"}, "semiconductors": {"item_id": "3690438619", "tag": "semiconductors"}}, "domain_metadata": {"name": "MailChimp", "logo": "https://logo.clearbit.com/mailchimp.com?size=800", "greyscale_logo": "https://logo.clearbit.com/mailchimp.com?size=800&greyscale=true"}, "listen_duration_estimate": 46}, "2589138747": {"item_id": "2589138747", "resolved_id": "2589138747", "given_url": "https://medium.com/@veedrac/to-reinvent-the-processor-671139a4a034", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638409329", "time_read": "1638409328", "time_favorited": "0", "sort_id": 149, "resolved_title": "To reinvent the processor", "resolved_url": "https://medium.com/@veedrac/to-reinvent-the-processor-671139a4a034", "excerpt": "This is a very long, very dense, and very technical foray into CPU architecture. I’ve tried to make this approachable to enthusiast non-professionals, but if you don’t know roughly how CPUs work, you will struggle. I’m tired of the dominance of the out-of-order processor.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "8252", "lang": "en", "time_to_read": 38, "top_image_url": "https://miro.medium.com/max/1000/1*GfQGVmWUWuOerJ2dQAkQsg.png", "tags": {"cpus": {"item_id": "2589138747", "tag": "cpus"}, "semiconductors": {"item_id": "2589138747", "tag": "semiconductors"}}, "authors": {"80046226": {"item_id": "2589138747", "author_id": "80046226", "name": "Veedrac", "url": "https://medium.com/@veedrac"}}, "image": {"item_id": "2589138747", "src": "https://miro.medium.com/fit/c/56/56/1*gQSmKyVTWg_GC8aI3ruRTg.png", "width": "28", "height": "28"}, "images": {"1": {"item_id": "2589138747", "image_id": "1", "src": "https://miro.medium.com/fit/c/56/56/1*gQSmKyVTWg_GC8aI3ruRTg.png", "width": "28", "height": "28", "credit": "", "caption": ""}, "2": {"item_id": "2589138747", "image_id": "2", "src": "https://miro.medium.com/max/2000/1*GfQGVmWUWuOerJ2dQAkQsg.png", "width": "1000", "height": "854", "credit": "", "caption": "If the functional units need their output again at a low latency, they route through the highlighted path. Most such instructions still need to be written to the register file unless they are immediately overwritten, in case another instruction later on requires them."}, "3": {"item_id": "2589138747", "image_id": "3", "src": "https://miro.medium.com/max/3000/1*ixC38jiCUY7Wi26Vn0jRtA.png", "width": "1500", "height": "577", "credit": "BW", "caption": "A simplified version of Fig 1. from the CG-OoO paper. Block Windows"}, "4": {"item_id": "2589138747", "image_id": "4", "src": "https://miro.medium.com/max/2000/1*UTVTSUwQUA4i39qerUWY6g.png", "width": "1000", "height": "854", "credit": "", "caption": "The Mill is different yet; their register file is replaced with a ‘scratchpad’, which is allocated per frame and accessed with byte offsets. It has a 3-cycle spill-to-fill latency, and their Silver core can handle only 4 spills and fills per cycle in total — entirely insufficient for a similar-width out-of-order, but easily in excess here."}, "5": {"item_id": "2589138747", "image_id": "5", "src": "https://miro.medium.com/max/2400/1*M16sgiZ2ZytAoMH4H2XD9w.png", "width": "1200", "height": "660", "credit": "b", "caption": "Modified Fig 15"}, "6": {"item_id": "2589138747", "image_id": "6", "src": "https://miro.medium.com/max/3040/1*Ju5N1NW2jWane11oW05rrw.png", "width": "1520", "height": "1251", "credit": "", "caption": "Basic blocks are allocated to BWs 0, 3, 6, 1, 4, 7, 2, 5, 8, 0, …, in that order, to spread out demand for execution units. Signals can propagate through multiple BWs when the red lines are set, which happens when the corresponding BW will never write to that logical register, so the previous value is preserved. When a value is written, the orange-yellow line is enabled, and the BW’s value is pushed to the bus. The blue lines enable skip connections, which might reduce latency."}, "7": {"item_id": "2589138747", "image_id": "7", "src": "https://miro.medium.com/max/2400/1*jnc-16GZmzRL6vFm58iWqQ.png", "width": "1200", "height": "975", "credit": "", "caption": "source: https://www.hotchips.org/hc30/2conf/2.09_Tachyum_Tachyum_Hotchips_2018.pdf"}, "8": {"item_id": "2589138747", "image_id": "8", "src": "https://miro.medium.com/max/2000/1*yqlHPqt35PoKkWyB_ft0lw.png", "width": "1000", "height": "743", "credit": "", "caption": "The path back to the address is for chained loads, and latency-critical. The dotted path is for communication between load units, requires some kind of crossbar, and is unlikely to be latency critical. The ALUs are asynchronous and buffer their sideloaded inputs. Buffering in the ALUs and output register is designed to handle multiply-dereferenced values."}}, "domain_metadata": {"name": "Medium", "logo": "https://logo.clearbit.com/medium.com?size=800", "greyscale_logo": "https://logo.clearbit.com/medium.com?size=800&greyscale=true"}, "listen_duration_estimate": 3194}, "3573838580": {"item_id": "3573838580", "resolved_id": "3573838580", "given_url": "https://nanocad.ee.ucla.edu/wp-content/papercite-data/pdf/c116.pdf", "given_title": "c116.pdf", "favorite": "0", "status": "1", "time_added": "1647294616", "time_updated": "1647296794", "time_read": "1647296794", "time_favorited": "0", "sort_id": 150, "resolved_title": "", "resolved_url": "https://nanocad.ee.ucla.edu/wp-content/papercite-data/pdf/c116.pdf", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"semiconductors": {"item_id": "3573838580", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3827321030": {"item_id": "3827321030", "resolved_id": "3827321030", "given_url": "https://news.google.com/rss/articles/CBMieGh0dHBzOi8vd3d3LmRpZ2l0aW1lcy5jb20vbmV3cy9hMjAyMzAzMTZQRDIxOC9jaGluYS1pYy1tYW51ZmFjdHVyaW5nLXNlbWljb25kdWN0b3ItZXF1aXBtZW50LXNtaWMtdXMtY2hpbmEtY2hpcC1iYW4uaHRtbNIBAA?oc=5", "given_title": "Chinese chipmaking technology development may stall at 40nm scale - DIGITIM", "favorite": "0", "status": "1", "time_added": "1679046512", "time_updated": "1679226704", "time_read": "1679226703", "time_favorited": "0", "sort_id": 151, "resolved_title": "Google News", "resolved_url": "https://news.google.com/rss/articles/CBMieGh0dHBzOi8vd3d3LmRpZ2l0aW1lcy5jb20vbmV3cy9hMjAyMzAzMTZQRDIxOC9jaGluYS1pYy1tYW51ZmFjdHVyaW5nLXNlbWljb25kdWN0b3ItZXF1aXBtZW50LXNtaWMtdXMtY2hpbmEtY2hpcC1iYW4uaHRtbNIBAA?oc=5", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "top_image_url": "https://lh3.googleusercontent.com/J6_coFbogxhRI9iM864NL_liGXvsQp2AupsKei7z0cNNfDvGUmWUy20nuUhkREQyrpY4bEeIBuc=s0-w300", "tags": {"china": {"item_id": "3827321030", "tag": "china"}, "semiconductors": {"item_id": "3827321030", "tag": "semiconductors"}}, "domain_metadata": {"name": "Google", "logo": "https://logo.clearbit.com/google.com?size=800", "greyscale_logo": "https://logo.clearbit.com/google.com?size=800&greyscale=true"}, "listen_duration_estimate": 0}, "3729298685": {"item_id": "3729298685", "resolved_id": "3729298685", "given_url": "https://news.ycombinator.com/item?id=33273063", "given_title": "", "favorite": "0", "status": "1", "time_added": "1666566976", "time_updated": "1666659927", "time_read": "1666659926", "time_favorited": "0", "sort_id": 152, "resolved_title": "What's different about next-gen transistors", "resolved_url": "https://news.ycombinator.com/item?id=33273063", "excerpt": "Or has the space already been explored and there's nothing there?", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "691", "lang": "en", "time_to_read": 3, "tags": {"semiconductors": {"item_id": "3729298685", "tag": "semiconductors"}}, "domain_metadata": {"name": "Y Combinator", "logo": "https://logo.clearbit.com/ycombinator.com?size=800", "greyscale_logo": "https://logo.clearbit.com/ycombinator.com?size=800&greyscale=true"}, "listen_duration_estimate": 267}, "4011761026": {"item_id": "4011761026", "resolved_id": "4011761026", "given_url": "https://newsroom.lamresearch.com/techniques-identify-correct-asymmetric-wafer-map-defects", "given_title": "Techniques To Identify And Correct Asymmetric Wafer Map Defects Caused By D", "favorite": "0", "status": "1", "time_added": "1708603185", "time_updated": "1709246567", "time_read": "1709246567", "time_favorited": "0", "sort_id": 153, "resolved_title": "Techniques to Identify and Correct Asymmetric Wafer Map Defects Caused by Design and Process Errors", "resolved_url": "https://newsroom.lamresearch.com/techniques-identify-correct-asymmetric-wafer-map-defects", "excerpt": "Asymmetries in wafer map defects are usually treated as random production hardware defects. For example, asymmetric wafer defects can be caused by particles inadvertently deposited on a wafer during any number of process steps.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "850", "lang": "en", "time_to_read": 4, "tags": {"semiconductors": {"item_id": "4011761026", "tag": "semiconductors"}}, "authors": {"188296773": {"item_id": "4011761026", "author_id": "188296773", "name": "James Kim", "url": "https://newsroom.lamresearch.com/blog?author=114"}}, "image": {"item_id": "4011761026", "src": "https://newsroom.lamresearch.com/image/Figure+1+-+Techniques+to+Identify+and+Correct+Asymmetric+Wafer+Map+Defects+Caused+by+Design+and+Process+Errors.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "4011761026", "image_id": "1", "src": "https://newsroom.lamresearch.com/image/Figure+1+-+Techniques+to+Identify+and+Correct+Asymmetric+Wafer+Map+Defects+Caused+by+Design+and+Process+Errors.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "4011761026", "image_id": "2", "src": "https://newsroom.lamresearch.com/image/Figure+2+-+Techniques+to+Identify+and+Correct+Asymmetric+Wafer+Map+Defects+Caused+by+Design+and+Process+Errors.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "4011761026", "image_id": "3", "src": "https://newsroom.lamresearch.com/image/Figure+3+-+Techniques+to+Identify+and+Correct+Asymmetric+Wafer+Map+Defects+Caused+by+Design+and+Process+Errors.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 329}, "3834162735": {"item_id": "3834162735", "resolved_id": "3834162735", "given_url": "https://octopart.com/blog/archives/2023/03/what-are-the-different-types-of-fets", "given_title": "", "favorite": "0", "status": "1", "time_added": "1679938022", "time_updated": "1679954524", "time_read": "1679954524", "time_favorited": "0", "sort_id": 154, "resolved_title": "What Are the Different Types of FETs?", "resolved_url": "https://octopart.com/blog/archives/2023/03/what-are-the-different-types-of-fets", "excerpt": "Field effect transistors (FETs) are today’s workhorses for digital logic, but they enjoy plenty of applications outside of digital integrated circuits, everything from motor drivers to voltage regulators and specialty amplifiers can make use of different types of FETs, and there are some useful ad", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1585", "lang": "en", "time_to_read": 7, "tags": {"circuits-electronics": {"item_id": "3834162735", "tag": "circuits-electronics"}, "semiconductors": {"item_id": "3834162735", "tag": "semiconductors"}}, "authors": {"117062317": {"item_id": "3834162735", "author_id": "117062317", "name": "Zachariah Peterson", "url": "https://octopart.com/blog/archives/author/zachariah-peterson"}}, "image": {"item_id": "3834162735", "src": "https://images.ctfassets.net/vne94x762vsn/0JoAkeYv255xLWOmmJ7PO/f4b2cc1e4b7a13706dcc861253f4888b/fet_wide.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3834162735", "image_id": "1", "src": "https://images.ctfassets.net/vne94x762vsn/0JoAkeYv255xLWOmmJ7PO/f4b2cc1e4b7a13706dcc861253f4888b/fet_wide.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3834162735", "image_id": "2", "src": "https://images.ctfassets.net/vne94x762vsn/7CORtV2WzlG1ogoU2Fy4YD/7ff4c71ff9dc9b444d2c6632d545e927/fets-types.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "3834162735", "image_id": "3", "src": "https://images.ctfassets.net/vne94x762vsn/7q8DilAflZs3fEHyHboQSl/51661ace75eb5312bd31f61f37159651/fet2.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "3834162735", "image_id": "4", "src": "https://images.ctfassets.net/vne94x762vsn/1AQbJqD6vj9tVaVERrpUUm/636b7e3e5afae333cbe3392647f9110c/fets-hemt.png", "width": "0", "height": "0", "credit": "", "caption": "Example GaN HEMT structure on SiC substrate."}, "5": {"item_id": "3834162735", "image_id": "5", "src": "https://images.ctfassets.net/vne94x762vsn/3HjX98g2dvjWz5TZZhAfxJ/9f2b20b7287d99369ed88f7128fa9d63/VDS-safeoperatingarea.png", "width": "0", "height": "0", "credit": "", "caption": "Safe operating area for FDD7N25LZTM from ON Semiconductor"}}, "listen_duration_estimate": 614}, "2192426915": {"item_id": "2192426915", "resolved_id": "1958268688", "given_url": "https://octopart.com/electronic-parts#search/requestData&q=NO%20MATCH", "given_title": "Electronic Parts by Category - Octopart", "favorite": "0", "status": "1", "time_added": "1526670302", "time_updated": "1638829333", "time_read": "1528132136", "time_favorited": "0", "sort_id": 155, "resolved_title": "Compare & Find Electronic Components by Category - Octopart", "resolved_url": "https://octopart.com/electronic-parts", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"circuits-electronics": {"item_id": "2192426915", "tag": "circuits-electronics"}, "semiconductors": {"item_id": "2192426915", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3654895402": {"item_id": "3654895402", "resolved_id": "3654895402", "given_url": "https://onlinelibrary.wiley.com/doi/10.1002/aisy.202200068", "given_title": "Memristive, Spintronic, and 2D‐Materials‐Based Devices to Improve and Compl", "favorite": "0", "status": "1", "time_added": "1657497738", "time_updated": "1657539481", "time_read": "1657539480", "time_favorited": "0", "sort_id": 156, "resolved_title": "", "resolved_url": "https://onlinelibrary.wiley.com/doi/10.1002/aisy.202200068", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"semiconductors": {"item_id": "3654895402", "tag": "semiconductors"}}, "domain_metadata": {"name": "John Wiley & Sons", "logo": "https://logo.clearbit.com/wiley.com?size=800", "greyscale_logo": "https://logo.clearbit.com/wiley.com?size=800&greyscale=true"}, "listen_duration_estimate": 0}, "3669987646": {"item_id": "3669987646", "resolved_id": "3669987646", "given_url": "https://opensource.googleblog.com/2022/07/SkyWater-and-Google-expand-open-source-program-to-new-90nm-technology.html", "given_title": "SkyWater and Google expand open source program to new 90nm technology | Goo", "favorite": "0", "status": "1", "time_added": "1659097543", "time_updated": "1659181060", "time_read": "1659181060", "time_favorited": "0", "sort_id": 157, "resolved_title": "SkyWater and Google expand open source program to new 90nm technology", "resolved_url": "https://opensource.googleblog.com/2022/07/SkyWater-and-Google-expand-open-source-program-to-new-90nm-technology.html", "excerpt": "Today, Google is announcing the expansion of our partnership with SkyWater Technology. We are working together to release an open source process design kit (PDK) for SKY90-FD, SkyWater’s commercial 90nm fully depleted silicon on insulator (FDSOI) CMOS process technology.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "436", "lang": "en", "top_image_url": "https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEh7CgbMYzGCM3FSubmgLCcOtFnmrvtlDhvyGaezAFu86WZjRRU_1Sjs_i_R8K2qtR_h-ktQVjShxhEOvGvg8MmC-bgXbzNfGM6TImro_QWqf3r39NDwb7aSjqTJIQH7OKTv81KPjIIv8BS1O_FgWq77by8AjpiRz3kD5_1o3Foy6bXCCLm3v81SYgyu/w1200-h630-p-k-no-nu/Skywater%20Blog%203.png", "tags": {"semiconductors": {"item_id": "3669987646", "tag": "semiconductors"}}, "authors": {"2754094": {"item_id": "3669987646", "author_id": "2754094", "name": "Johan Euphrosine", "url": ""}, "170392969": {"item_id": "3669987646", "author_id": "170392969", "name": "Ethan Mahintorabi", "url": ""}}, "image": {"item_id": "3669987646", "src": "https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEh7CgbMYzGCM3FSubmgLCcOtFnmrvtlDhvyGaezAFu86WZjRRU_1Sjs_i_R8K2qtR_h-ktQVjShxhEOvGvg8MmC-bgXbzNfGM6TImro_QWqf3r39NDwb7aSjqTJIQH7OKTv81KPjIIv8BS1O_FgWq77by8AjpiRz3kD5_1o3Foy6bXCCLm3v81SYgyu/s1154/Skywater%20Blog%203.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3669987646", "image_id": "1", "src": "https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEh7CgbMYzGCM3FSubmgLCcOtFnmrvtlDhvyGaezAFu86WZjRRU_1Sjs_i_R8K2qtR_h-ktQVjShxhEOvGvg8MmC-bgXbzNfGM6TImro_QWqf3r39NDwb7aSjqTJIQH7OKTv81KPjIIv8BS1O_FgWq77by8AjpiRz3kD5_1o3Foy6bXCCLm3v81SYgyu/s1154/Skywater%20Blog%203.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3669987646", "image_id": "2", "src": "https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEil067akVF_t5Qkzg6tw438eG3f9WpJaRYxfjMxbaVzN5HkrdFxCn_FcyJP1_0U6DtyNCfV7oyDzmqdTZf6TS5I85RQ9KBDG2X9Zih8gPuukRObQ13mUfRo5eNln2bEpJfshjmEmPbJpJz16PPcSfE4QuZIqtumbQWmcInJtb3XMFW8okm6Vd-nXtDn/s1712/Skywater%20Blog%201.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "3669987646", "image_id": "3", "src": "https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhicsE_FrEV9hyy3wtzIhV-sw-tyzHzCWnmzcTxQRNxIKG1DHggITsJyhU-06EmzWTQGnMStpR26YtA649XHxyh7EtqzbY1payEhG342Cc9jZtepb3B8dIUPb6NKs3kLKWRsQEJeuiRtue7QrlIz8xvr2mbRFcO7ROAlK1XGTwrLkVTi_kjsApyH1_q/s856/Skywater%20Blog%202.png", "width": "0", "height": "0", "credit": "Aluminum", "caption": "The SKY90-FD process stack topology features 5x thin Copper base metal layers for the main interconnect and two extra thicker Al"}}, "listen_duration_estimate": 169}, "2634099312": {"item_id": "2634099312", "resolved_id": "2634099312", "given_url": "https://pdziepak.github.io/2019/06/21/avoiding-icache-misses/", "given_title": "Avoiding Instruction Cache Misses", "favorite": "0", "status": "1", "time_added": "1561223893", "time_updated": "1613039250", "time_read": "1561384948", "time_favorited": "0", "sort_id": 158, "resolved_title": "Avoiding instruction cache misses", "resolved_url": "https://pdziepak.github.io/2019/06/21/avoiding-icache-misses/", "excerpt": "Modern processors are quite complex, with many parts having the potential to become a bottleneck. It is relatively easy to reason about the performance of short pieces of code, especially if memory effects are kept to a minimum.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "3709", "lang": "en", "time_to_read": 17, "tags": {"cpus": {"item_id": "2634099312", "tag": "cpus"}, "semiconductors": {"item_id": "2634099312", "tag": "semiconductors"}}, "authors": {"3326640": {"item_id": "2634099312", "author_id": "3326640", "name": "Paweł Dziepak", "url": ""}}, "image": {"item_id": "2634099312", "src": "https://pdziepak.github.io/images/icache-front-end.svg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "2634099312", "image_id": "1", "src": "https://pdziepak.github.io/images/icache-front-end.svg", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "2634099312", "image_id": "2", "src": "https://pdziepak.github.io/images/icache-toplev.svg", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "2634099312", "image_id": "3", "src": "https://pdziepak.github.io/images/icache-seda.svg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 1436}, "2622996752": {"item_id": "2622996752", "resolved_id": "2622996752", "given_url": "https://rambleed.com/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1560300948", "time_updated": "1613770090", "time_read": "1560348205", "time_favorited": "0", "sort_id": 159, "resolved_title": "RAMBleed", "resolved_url": "https://rambleed.com/", "excerpt": "RAMBleed is a side-channel attack that enables an attacker to read out physical memory belonging to other processes. The implications of violating arbitrary privilege boundaries are numerous, and vary in severity based on the other software running on the target machine.", "is_article": "0", "is_index": "1", "has_video": "0", "has_image": "1", "word_count": "1053", "lang": "", "tags": {"semiconductor-memory": {"item_id": "2622996752", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "2622996752", "tag": "semiconductors"}}, "image": {"item_id": "2622996752", "src": "https://rambleed.com/img/rambleed-10.svg", "width": "400", "height": "0"}, "images": {"1": {"item_id": "2622996752", "image_id": "1", "src": "https://rambleed.com/img/rambleed-10.svg", "width": "400", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "2622996752", "image_id": "2", "src": "https://rambleed.com/img/umich_logo.png", "width": "300", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "2622996752", "image_id": "3", "src": "https://rambleed.com/img/graz_logo.png", "width": "165", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "2622996752", "image_id": "4", "src": "https://rambleed.com/img/adelaide_logo.png", "width": "225", "height": "0", "credit": "", "caption": ""}, "5": {"item_id": "2622996752", "image_id": "5", "src": "https://rambleed.com/img/data61_logo.png", "width": "70", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 408}, "3526823824": {"item_id": "3526823824", "resolved_id": "3526823824", "given_url": "https://randomascii.wordpress.com/2022/01/12/5-5-mm-in-1-25-nanoseconds/", "given_title": "5.5 mm in 1.25 nanoseconds | Random ASCII – tech blog of Bruce Dawson", "favorite": "0", "status": "1", "time_added": "1642093760", "time_updated": "1642095644", "time_read": "1642095644", "time_favorited": "0", "sort_id": 160, "resolved_title": "5.5 mm in 1.25 nanoseconds", "resolved_url": "https://randomascii.wordpress.com/2022/01/12/5-5-mm-in-1-25-nanoseconds/", "excerpt": "In 2004 I was working for Microsoft in the Xbox group, and a new console was being created. I got a copy of the detailed descriptions of the Xbox 360 CPU and I read it through multiple times and suddenly I’d learned enough to become the official CPU expert.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1323", "lang": "en", "time_to_read": 6, "top_image_url": "https://randomascii.files.wordpress.com/2022/01/pxl_20220111_000923865-copy_thumb.jpg", "tags": {"cpus": {"item_id": "3526823824", "tag": "cpus"}, "semiconductors": {"item_id": "3526823824", "tag": "semiconductors"}}, "authors": {"2556127": {"item_id": "3526823824", "author_id": "2556127", "name": "brucedawson", "url": "https://randomascii.wordpress.com/author/brucedawson/"}}, "image": {"item_id": "3526823824", "src": "https://randomascii.files.wordpress.com/2022/01/pxl_20220111_000923865-copy.jpg", "width": "371", "height": "277"}, "images": {"1": {"item_id": "3526823824", "image_id": "1", "src": "https://randomascii.files.wordpress.com/2022/01/pxl_20220111_000923865-copy.jpg", "width": "371", "height": "277", "credit": "", "caption": ""}, "2": {"item_id": "3526823824", "image_id": "2", "src": "https://randomascii.files.wordpress.com/2022/01/pxl_20220112_034711428-copy.jpg", "width": "324", "height": "229", "credit": "", "caption": ""}, "3": {"item_id": "3526823824", "image_id": "3", "src": "https://randomascii.files.wordpress.com/2022/01/image-7.png", "width": "267", "height": "308", "credit": "", "caption": ""}, "4": {"item_id": "3526823824", "image_id": "4", "src": "https://randomascii.files.wordpress.com/2022/01/pxl_20220112_222806496.jpg", "width": "229", "height": "304", "credit": "", "caption": ""}, "5": {"item_id": "3526823824", "image_id": "5", "src": "https://randomascii.files.wordpress.com/2022/01/image-8.png", "width": "348", "height": "335", "credit": "", "caption": ""}, "6": {"item_id": "3526823824", "image_id": "6", "src": "https://randomascii.files.wordpress.com/2022/01/pxl_20211226_224154522-1.jpg", "width": "340", "height": "256", "credit": "", "caption": ""}}, "listen_duration_estimate": 512}, "3143088295": {"item_id": "3143088295", "resolved_id": "3143088295", "given_url": "https://research.nccgroup.com/2020/10/15/theres-a-hole-in-your-soc-glitching-the-mediatek-bootrom/", "given_title": "There’s a Hole in Your SoC: Glitching the MediaTek BootROM", "favorite": "0", "status": "1", "time_added": "1602929211", "time_updated": "1613039250", "time_read": "1603155877", "time_favorited": "0", "sort_id": 161, "resolved_title": "There’s A Hole In Your SoC: Glitching The MediaTek BootROM", "resolved_url": "https://research.nccgroup.com/2020/10/15/theres-a-hole-in-your-soc-glitching-the-mediatek-bootrom/", "excerpt": "This research was conducted by our intern Ilya Zhuravlev, who has returned to school but will be rejoining our team after graduation, and was advised by Jeremy Boone of NCC Group’s Hardware & Embedded Systems Practice.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "3425", "lang": "en", "time_to_read": 16, "amp_url": "https://research.nccgroup.com/2020/10/15/theres-a-hole-in-your-soc-glitching-the-mediatek-bootrom/amp/", "top_image_url": "https://research.nccgroup.com/wp-content/uploads/2020/10/boot-process.png", "tags": {"malware": {"item_id": "3143088295", "tag": "malware"}, "semiconductors": {"item_id": "3143088295", "tag": "semiconductors"}}, "authors": {"693648": {"item_id": "3143088295", "author_id": "693648", "name": "Jeremy Boone", "url": ""}}, "image": {"item_id": "3143088295", "src": "https://i2.wp.com/research.nccgroup.com/wp-content/uploads/2020/10/boot-process.png?resize=1024%2C232&ssl=1", "width": "1024", "height": "232"}, "images": {"1": {"item_id": "3143088295", "image_id": "1", "src": "https://i2.wp.com/research.nccgroup.com/wp-content/uploads/2020/10/boot-process.png?resize=1024%2C232&ssl=1", "width": "1024", "height": "232", "credit": "", "caption": ""}, "2": {"item_id": "3143088295", "image_id": "2", "src": "https://i1.wp.com/research.nccgroup.com/wp-content/uploads/2020/10/emmc-partitions.png?resize=1024%2C425&ssl=1", "width": "1024", "height": "425", "credit": "", "caption": ""}, "3": {"item_id": "3143088295", "image_id": "3", "src": "https://i1.wp.com/research.nccgroup.com/wp-content/uploads/2020/10/emmc-reset-boot.png?resize=758%2C305&ssl=1", "width": "758", "height": "305", "credit": "", "caption": ""}, "4": {"item_id": "3143088295", "image_id": "4", "src": "https://i2.wp.com/research.nccgroup.com/wp-content/uploads/2020/10/emmc-boot.png?resize=882%2C300&ssl=1", "width": "882", "height": "300", "credit": "", "caption": ""}, "5": {"item_id": "3143088295", "image_id": "5", "src": "https://i0.wp.com/research.nccgroup.com/wp-content/uploads/2020/10/boot-good.png?resize=991%2C355&ssl=1", "width": "991", "height": "355", "credit": "", "caption": ""}, "6": {"item_id": "3143088295", "image_id": "6", "src": "https://i0.wp.com/research.nccgroup.com/wp-content/uploads/2020/10/sma-side-by-side.jpg?resize=968%2C363&ssl=1", "width": "968", "height": "363", "credit": "", "caption": ""}, "7": {"item_id": "3143088295", "image_id": "7", "src": "https://i0.wp.com/research.nccgroup.com/wp-content/uploads/2020/10/connection.png?resize=1024%2C707&ssl=1", "width": "1024", "height": "707", "credit": "", "caption": ""}}, "listen_duration_estimate": 1326}, "2974559543": {"item_id": "2974559543", "resolved_id": "2974559543", "given_url": "https://rocmdocs.amd.com/en/latest/", "given_title": "Welcome to AMD ROCm Platform — ROCm Documentation 1.0.0 documentation", "favorite": "0", "status": "1", "time_added": "1615566307", "time_updated": "1615840123", "time_read": "1615840123", "time_favorited": "0", "sort_id": 162, "resolved_title": "Welcome to AMD ROCm Platform — ROCm Documentation 1.0.0 documentation", "resolved_url": "https://rocmdocs.amd.com/en/latest/index.html", "excerpt": "AMD ROCm is the first open-source software development platform for HPC/Hyperscale-class GPU computing. AMD ROCm brings the UNIX philosophy of choice, minimalism and modular software development to GPU computing.", "is_article": "1", "is_index": "1", "has_video": "0", "has_image": "1", "word_count": "258", "lang": "en", "tags": {"amd": {"item_id": "2974559543", "tag": "amd"}, "gpus": {"item_id": "2974559543", "tag": "gpus"}, "semiconductors": {"item_id": "2974559543", "tag": "semiconductors"}}, "image": {"item_id": "2974559543", "src": "https://rocmdocs.amd.com/en/latest/_images/latestGPU.PNG", "width": "0", "height": "0"}, "images": {"1": {"item_id": "2974559543", "image_id": "1", "src": "https://rocmdocs.amd.com/en/latest/_images/latestGPU.PNG", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "2974559543", "image_id": "2", "src": "https://rocmdocs.amd.com/en/latest/_images/ROCm_Stack.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "2974559543", "image_id": "3", "src": "https://rocmdocs.amd.com/en/latest/_images/ROCm_Core_Stack.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 100}, "3351678839": {"item_id": "3351678839", "resolved_id": "3351678839", "given_url": "https://seekingalpha.com/article/4433617-intel-amd-threat-is-finished", "given_title": "", "favorite": "0", "status": "1", "time_added": "1623182648", "time_updated": "1623185712", "time_read": "1623185711", "time_favorited": "0", "sort_id": 163, "resolved_title": "Intel: AMD Threat Is Finished (NASDAQ:INTC)", "resolved_url": "https://seekingalpha.com/article/4433617-intel-amd-threat-is-finished", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "amp_url": "https://seekingalpha.com/amp/article/4433617-intel-amd-threat-is-finished", "top_image_url": "https://static.seekingalpha.com/cdn/s3/uploads/getty_images/1002010996/medium_image_1002010996.jpg", "tags": {"cpus": {"item_id": "3351678839", "tag": "cpus"}, "semiconductors": {"item_id": "3351678839", "tag": "semiconductors"}}, "domain_metadata": {"name": "Seeking Alpha", "logo": "https://logo.clearbit.com/seekingalpha.com?size=800", "greyscale_logo": "https://logo.clearbit.com/seekingalpha.com?size=800&greyscale=true"}, "listen_duration_estimate": 0}, "3154900593": {"item_id": "3154900593", "resolved_id": "3154900593", "given_url": "https://semianalysis.com/apples-a14-packs-134-million-transistors-mm2-but-falls-far-short-of-tsmcs-density-claims/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1603830230", "time_updated": "1613039250", "time_read": "1604316253", "time_favorited": "0", "sort_id": 164, "resolved_title": "Apple’s A14 Packs 134 Million Transistors/mm², but Falls Short of TSMC’s Density Claims", "resolved_url": "https://semianalysis.com/apples-a14-packs-134-million-transistors-mm2-but-falls-far-short-of-tsmcs-density-claims/", "excerpt": "Our friends over at ICmasters have delved into the package of the Apple A14 Bionic. The die size has been unmasked, and it stands in at 88mm2. Despite cramming in 11.8 billion transistors, the die size is incredibly small thanks to utilization of TSMC’s 5nm process node.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "330", "lang": "en", "top_image_url": "https://i2.wp.com/semianalysis.com/wp-content/uploads/2020/10/a.png?fit=1200%2C998&ssl=1", "tags": {"semiconductors": {"item_id": "3154900593", "tag": "semiconductors"}}, "authors": {"134777204": {"item_id": "3154900593", "author_id": "134777204", "name": "Dylan Patel", "url": "https://semianalysis.com/author/dylanspatel/"}}, "image": {"item_id": "3154900593", "src": "https://i2.wp.com/semianalysis.com/wp-content/uploads/2020/10/a.png?resize=1024%2C852&ssl=1", "width": "1024", "height": "852"}, "images": {"1": {"item_id": "3154900593", "image_id": "1", "src": "https://i2.wp.com/semianalysis.com/wp-content/uploads/2020/10/a.png?resize=1024%2C852&ssl=1", "width": "1024", "height": "852", "credit": "", "caption": ""}, "2": {"item_id": "3154900593", "image_id": "2", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2020/10/0.png?resize=1024%2C573&ssl=1", "width": "1024", "height": "573", "credit": "", "caption": ""}, "3": {"item_id": "3154900593", "image_id": "3", "src": "https://i1.wp.com/semianalysis.com/wp-content/uploads/2020/10/2-1.png?resize=1024%2C263&ssl=1", "width": "1024", "height": "263", "credit": "", "caption": ""}, "4": {"item_id": "3154900593", "image_id": "4", "src": "https://i1.wp.com/semianalysis.com/wp-content/uploads/2020/10/2.5.jpg?resize=1024%2C576&ssl=1", "width": "1024", "height": "576", "credit": "", "caption": ""}, "5": {"item_id": "3154900593", "image_id": "5", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2020/10/3-1.jpg?resize=1024%2C576&ssl=1", "width": "1024", "height": "576", "credit": "", "caption": ""}, "6": {"item_id": "3154900593", "image_id": "6", "src": "https://i2.wp.com/semianalysis.com/wp-content/uploads/2020/10/4.jpg?resize=1024%2C592&ssl=1", "width": "1024", "height": "592", "credit": "", "caption": ""}}, "listen_duration_estimate": 128}, "3648502441": {"item_id": "3648502441", "resolved_id": "3648502441", "given_url": "https://semianalysis.com/can-you-trust-semiconductor-capital-equipment-firms-supply-chain-or-technology-also-tracking-sheet-with-106-active-projects-in-supply-chain/", "given_title": "Can You Trust Semiconductor Capital Equipment Firms? Supply Chain Or Techno", "favorite": "0", "status": "1", "time_added": "1656298789", "time_updated": "1656519556", "time_read": "1656464118", "time_favorited": "0", "sort_id": 165, "resolved_title": "Can You Trust Semiconductor Capital Equipment Firms? Supply Chain Or Technology… Also Tracking Sheet With 106 Active Projects In Supply Chain", "resolved_url": "https://semianalysis.com/can-you-trust-semiconductor-capital-equipment-firms-supply-chain-or-technology-also-tracking-sheet-with-106-active-projects-in-supply-chain/", "excerpt": "Semiconductor capital equipment firms claim to have high visibility into the future. Given the complexity of manufacturing semiconductors, one would assume these firms are the definitive sources on process technology and fab buildouts. Today we want to debunk this myth.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1500", "lang": "en", "time_to_read": 7, "top_image_url": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/06/05-KLA-Cost.png?fit=1200%2C674&ssl=1", "tags": {"semiconductors": {"item_id": "3648502441", "tag": "semiconductors"}}, "authors": {"134777204": {"item_id": "3648502441", "author_id": "134777204", "name": "Dylan Patel", "url": "https://semianalysis.com/author/dylanspatel/"}}, "image": {"item_id": "3648502441", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/06/01-ASML-Litho-Intensity.png?resize=1024%2C570&ssl=1", "width": "1024", "height": "570"}, "images": {"1": {"item_id": "3648502441", "image_id": "1", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/06/01-ASML-Litho-Intensity.png?resize=1024%2C570&ssl=1", "width": "1024", "height": "570", "credit": "", "caption": ""}, "2": {"item_id": "3648502441", "image_id": "2", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/06/02-SemiAnalysis-Spend-Share.png?resize=1024%2C482&ssl=1", "width": "1024", "height": "482", "credit": "", "caption": ""}, "3": {"item_id": "3648502441", "image_id": "3", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/06/03-ASML-Density.png?resize=1024%2C576&ssl=1", "width": "1024", "height": "576", "credit": "", "caption": ""}, "4": {"item_id": "3648502441", "image_id": "4", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/06/04-ASML-Dose-1.png?resize=1024%2C576&ssl=1", "width": "1024", "height": "576", "credit": "", "caption": ""}, "5": {"item_id": "3648502441", "image_id": "5", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/06/05-KLA-Cost.png?resize=1024%2C575&ssl=1", "width": "1024", "height": "575", "credit": "", "caption": ""}, "6": {"item_id": "3648502441", "image_id": "6", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/06/06-KLA-implied-cost.png?resize=1024%2C301&ssl=1", "width": "1024", "height": "301", "credit": "", "caption": ""}, "7": {"item_id": "3648502441", "image_id": "7", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/06/6.5-KLA.png?resize=1024%2C573&ssl=1", "width": "1024", "height": "573", "credit": "", "caption": ""}, "8": {"item_id": "3648502441", "image_id": "8", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/06/07-KLA-Design-1.png?resize=1024%2C579&ssl=1", "width": "1024", "height": "579", "credit": "", "caption": ""}, "9": {"item_id": "3648502441", "image_id": "9", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/06/08-TSMC-Revenue-1.png?resize=1024%2C548&ssl=1", "width": "1024", "height": "548", "credit": "", "caption": ""}, "10": {"item_id": "3648502441", "image_id": "10", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/06/09-Tokyo-Electron-1024x553.png?resize=1024%2C553&ssl=1", "width": "1024", "height": "553", "credit": "", "caption": ""}}, "listen_duration_estimate": 581}, "3655939953": {"item_id": "3655939953", "resolved_id": "3655939953", "given_url": "https://semianalysis.com/cxl-enables-microsoft-azure-to-cut-server-capital-expenditures-by-hundreds-of-millions-of-dollars/", "given_title": "CXL Enables Microsoft Azure To Cut Server Capital Expenditures By Hundreds ", "favorite": "0", "status": "1", "time_added": "1657215139", "time_updated": "1657222482", "time_read": "1657222481", "time_favorited": "0", "sort_id": 166, "resolved_title": "CXL Enables Microsoft Azure To Cut Server Capital Expenditures By Hundreds Of Millions Of Dollars", "resolved_url": "https://semianalysis.com/cxl-enables-microsoft-azure-to-cut-server-capital-expenditures-by-hundreds-of-millions-of-dollars/", "excerpt": "CXL (Compute Express Link) is going to be a transformative technology that will redefine how the datacenter is architected and built. This is because CXL provides a standardized protocol for cache coherency across chips, memory expansion, and memory pooling.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1692", "lang": "en", "time_to_read": 8, "top_image_url": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/07/0.png?fit=1200%2C570&ssl=1", "tags": {"datacenters": {"item_id": "3655939953", "tag": "datacenters"}, "interconnects": {"item_id": "3655939953", "tag": "interconnects"}, "semiconductors": {"item_id": "3655939953", "tag": "semiconductors"}}, "authors": {"134777204": {"item_id": "3655939953", "author_id": "134777204", "name": "Dylan Patel", "url": "https://semianalysis.com/author/dylanspatel/"}}, "image": {"item_id": "3655939953", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/07/01.png?resize=1024%2C459&ssl=1", "width": "1024", "height": "459"}, "images": {"1": {"item_id": "3655939953", "image_id": "1", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/07/01.png?resize=1024%2C459&ssl=1", "width": "1024", "height": "459", "credit": "", "caption": ""}, "2": {"item_id": "3655939953", "image_id": "2", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/07/03-1.png?resize=1024%2C573&ssl=1", "width": "1024", "height": "573", "credit": "", "caption": ""}, "3": {"item_id": "3655939953", "image_id": "3", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/07/02-1.png?resize=1024%2C480&ssl=1", "width": "1024", "height": "480", "credit": "", "caption": ""}, "4": {"item_id": "3655939953", "image_id": "4", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/07/41.png?resize=1024%2C627&ssl=1", "width": "1024", "height": "627", "credit": "", "caption": ""}, "5": {"item_id": "3655939953", "image_id": "5", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/07/03.5-2.png?resize=1024%2C678&ssl=1", "width": "1024", "height": "678", "credit": "", "caption": ""}, "6": {"item_id": "3655939953", "image_id": "6", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/07/04.png?resize=1024%2C367&ssl=1", "width": "1024", "height": "367", "credit": "", "caption": ""}, "7": {"item_id": "3655939953", "image_id": "7", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/07/05.png?resize=1024%2C668&ssl=1", "width": "1024", "height": "668", "credit": "", "caption": ""}, "8": {"item_id": "3655939953", "image_id": "8", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/07/06.png?resize=1024%2C363&ssl=1", "width": "1024", "height": "363", "credit": "", "caption": ""}}, "listen_duration_estimate": 655}, "3643188878": {"item_id": "3643188878", "resolved_id": "3643188878", "given_url": "https://semianalysis.com/die-size-and-reticle-conundrum-smaller-isnt-always-better-cost-model-with-lithography-scanner-throughput/", "given_title": "Die Size And Reticle Conundrum – Smaller Isn’t Always Better – Cost Model W", "favorite": "0", "status": "1", "time_added": "1655637863", "time_updated": "1655839120", "time_read": "1655839119", "time_favorited": "0", "sort_id": 167, "resolved_title": "Die Size And Reticle Conundrum – Smaller Isn’t Always Better – Cost Model With Lithography Scanner Throughput", "resolved_url": "https://semianalysis.com/die-size-and-reticle-conundrum-smaller-isnt-always-better-cost-model-with-lithography-scanner-throughput/", "excerpt": "We have been spending a lot of time in our private consulting business trying to build out a model of semiconductor fab capital expenditures by tool type for various logic and memory process nodes.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1451", "lang": "en", "time_to_read": 7, "top_image_url": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/06/1-ASML.png?fit=1200%2C668&ssl=1", "tags": {"semiconductors": {"item_id": "3643188878", "tag": "semiconductors"}}, "authors": {"134777204": {"item_id": "3643188878", "author_id": "134777204", "name": "Dylan Patel", "url": "https://semianalysis.com/author/dylanspatel/"}}, "image": {"item_id": "3643188878", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/06/1-ASML.png?resize=1024%2C570&ssl=1", "width": "1024", "height": "570"}, "images": {"1": {"item_id": "3643188878", "image_id": "1", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/06/1-ASML.png?resize=1024%2C570&ssl=1", "width": "1024", "height": "570", "credit": "", "caption": ""}, "2": {"item_id": "3643188878", "image_id": "2", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/06/1-Comparison-Defects.png?resize=1024%2C511&ssl=1", "width": "1024", "height": "511", "credit": "", "caption": ""}, "3": {"item_id": "3643188878", "image_id": "3", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/06/3-Cost-Model.png?resize=1024%2C875&ssl=1", "width": "1024", "height": "875", "credit": "", "caption": ""}, "4": {"item_id": "3643188878", "image_id": "4", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/06/4-photomask.jpg?resize=600%2C600&ssl=1", "width": "600", "height": "600", "credit": "", "caption": ""}, "5": {"item_id": "3643188878", "image_id": "5", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/06/5-Reticle-Example-1024x392.png?resize=1024%2C392&ssl=1", "width": "1024", "height": "392", "credit": "", "caption": ""}, "6": {"item_id": "3643188878", "image_id": "6", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/06/6-slit-scan.jpg?resize=720%2C540&ssl=1", "width": "720", "height": "540", "credit": "", "caption": ""}, "7": {"item_id": "3643188878", "image_id": "7", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/06/8-Cost-Model.png?resize=1024%2C543&ssl=1", "width": "1024", "height": "543", "credit": "", "caption": ""}}, "listen_duration_estimate": 562}, "3152807970": {"item_id": "3152807970", "resolved_id": "3152807970", "given_url": "https://semianalysis.com/qualcomm-lost-the-iphone-12-mmwave-antenna-module-contract-to-a-chinese-company/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1603710723", "time_updated": "1613039250", "time_read": "1603713493", "time_favorited": "0", "sort_id": 168, "resolved_title": "Qualcomm Lost the iPhone 12 mmWave Antenna Module Contract to a Chinese Company", "resolved_url": "https://semianalysis.com/qualcomm-lost-the-iphone-12-mmwave-antenna-module-contract-to-a-chinese-company/", "excerpt": "iFixit’s teardown of the iPhone 12 has revealed that there are 3 mmWave antenna modules built by USI. USI is a Shanghai based SiP design and manufacturing company. This would be their first design win in the space.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "370", "lang": "en", "top_image_url": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2020/10/0mmWave.jpg?fit=800%2C600&ssl=1", "tags": {"semiconductors": {"item_id": "3152807970", "tag": "semiconductors"}}, "authors": {"134777204": {"item_id": "3152807970", "author_id": "134777204", "name": "Dylan Patel", "url": "https://semianalysis.com/author/dylanspatel/"}}, "image": {"item_id": "3152807970", "src": "https://i2.wp.com/semianalysis.com/wp-content/uploads/2020/10/1.png?resize=712%2C1024&ssl=1", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3152807970", "image_id": "1", "src": "https://i2.wp.com/semianalysis.com/wp-content/uploads/2020/10/1.png?resize=712%2C1024&ssl=1", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3152807970", "image_id": "2", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2020/10/2.png?w=1140&ssl=1", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 143}, "3366214600": {"item_id": "3366214600", "resolved_id": "3366214600", "given_url": "https://semianalysis.com/tenstorrent-wormhole-analysis-a-scale-out-architecture-for-machine-learning-that-could-put-nvidia-on-their-back-foot/", "given_title": "Tenstorrent Wormhole Analysis – A Scale Out Architecture for Machine Learni", "favorite": "0", "status": "1", "time_added": "1624669418", "time_updated": "1638708525", "time_read": "1624715136", "time_favorited": "0", "sort_id": 169, "resolved_title": "Tenstorrent Wormhole Analysis – A Scale Out Architecture for Machine Learning That Could Put Nvidia On Their Back Foot", "resolved_url": "https://semianalysis.com/tenstorrent-wormhole-analysis-a-scale-out-architecture-for-machine-learning-that-could-put-nvidia-on-their-back-foot/", "excerpt": "Tenstorrent has had significant media coverage for being one of the foremost AI startups. In addition to promising hardware and software design, a portion of the hype is because they have the semiconductor titan, Jim Keller.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2478", "lang": "en", "time_to_read": 11, "top_image_url": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2021/06/Tenstorrent.jpg?fit=1155%2C605&ssl=1", "tags": {"deep-learning": {"item_id": "3366214600", "tag": "deep-learning"}, "semiconductors": {"item_id": "3366214600", "tag": "semiconductors"}}, "authors": {"134777204": {"item_id": "3366214600", "author_id": "134777204", "name": "Dylan Patel", "url": "https://semianalysis.com/author/dylanspatel/"}}, "image": {"item_id": "3366214600", "src": "https://i1.wp.com/semianalysis.com/wp-content/uploads/2021/06/1-first-chip.jpg?resize=1024%2C527&ssl=1", "width": "1024", "height": "527"}, "images": {"1": {"item_id": "3366214600", "image_id": "1", "src": "https://i1.wp.com/semianalysis.com/wp-content/uploads/2021/06/1-first-chip.jpg?resize=1024%2C527&ssl=1", "width": "1024", "height": "527", "credit": "", "caption": ""}, "2": {"item_id": "3366214600", "image_id": "2", "src": "https://i2.wp.com/semianalysis.com/wp-content/uploads/2021/06/2nd-chip-greyskull.jpg?resize=1024%2C521&ssl=1", "width": "1024", "height": "521", "credit": "", "caption": ""}, "3": {"item_id": "3366214600", "image_id": "3", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2021/06/5-silicon-improvements.jpg?resize=1024%2C461&ssl=1", "width": "1024", "height": "461", "credit": "", "caption": ""}, "4": {"item_id": "3366214600", "image_id": "4", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2021/06/6-Scale-ou.jpg?resize=1024%2C507&ssl=1", "width": "1024", "height": "507", "credit": "", "caption": ""}, "5": {"item_id": "3366214600", "image_id": "5", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2021/06/7-Nebula.jpg?resize=1024%2C557&ssl=1", "width": "1024", "height": "557", "credit": "", "caption": ""}, "6": {"item_id": "3366214600", "image_id": "6", "src": "https://i2.wp.com/semianalysis.com/wp-content/uploads/2021/06/8-Galaxy.jpg?resize=1024%2C533&ssl=1", "width": "1024", "height": "533", "credit": "", "caption": ""}, "7": {"item_id": "3366214600", "image_id": "7", "src": "https://i1.wp.com/semianalysis.com/wp-content/uploads/2021/06/9-Galaxy-2.jpg?resize=1024%2C507&ssl=1", "width": "1024", "height": "507", "credit": "", "caption": ""}, "8": {"item_id": "3366214600", "image_id": "8", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2021/06/11-Topology-2.png?resize=1024%2C493&ssl=1", "width": "1024", "height": "493", "credit": "", "caption": ""}, "9": {"item_id": "3366214600", "image_id": "9", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2021/06/12-how.png?resize=1024%2C582&ssl=1", "width": "1024", "height": "582", "credit": "", "caption": ""}, "10": {"item_id": "3366214600", "image_id": "10", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2021/06/13-history.png?resize=1024%2C394&ssl=1", "width": "1024", "height": "394", "credit": "", "caption": ""}, "11": {"item_id": "3366214600", "image_id": "11", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2021/06/14-history.png?resize=1024%2C454&ssl=1", "width": "1024", "height": "454", "credit": "", "caption": ""}, "12": {"item_id": "3366214600", "image_id": "12", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2021/06/15-libraries.png?resize=1024%2C414&ssl=1", "width": "1024", "height": "414", "credit": "", "caption": ""}, "13": {"item_id": "3366214600", "image_id": "13", "src": "https://i1.wp.com/semianalysis.com/wp-content/uploads/2021/06/16-mini-tensors.png?resize=1024%2C441&ssl=1", "width": "1024", "height": "441", "credit": "", "caption": ""}, "14": {"item_id": "3366214600", "image_id": "14", "src": "https://i1.wp.com/semianalysis.com/wp-content/uploads/2021/06/18-graphs.png?resize=1024%2C470&ssl=1", "width": "1024", "height": "470", "credit": "", "caption": ""}, "15": {"item_id": "3366214600", "image_id": "15", "src": "https://i1.wp.com/semianalysis.com/wp-content/uploads/2021/06/19-primatives.png?resize=1024%2C459&ssl=1", "width": "1024", "height": "459", "credit": "", "caption": ""}, "16": {"item_id": "3366214600", "image_id": "16", "src": "https://i2.wp.com/semianalysis.com/wp-content/uploads/2021/06/21-mapping.png?resize=1024%2C464&ssl=1", "width": "1024", "height": "464", "credit": "", "caption": ""}, "17": {"item_id": "3366214600", "image_id": "17", "src": "https://i2.wp.com/semianalysis.com/wp-content/uploads/2021/06/22-comparison-1.png?resize=1024%2C466&ssl=1", "width": "1024", "height": "466", "credit": "", "caption": ""}, "18": {"item_id": "3366214600", "image_id": "18", "src": "https://i1.wp.com/semianalysis.com/wp-content/uploads/2021/06/23-Summary.png?resize=1024%2C480&ssl=1", "width": "1024", "height": "480", "credit": "", "caption": ""}}, "listen_duration_estimate": 959}, "3510967762": {"item_id": "3510967762", "resolved_id": "3510967762", "given_url": "https://semianalysis.com/tsmc-the-drug-dealer-is-trying-to-make-an-addicted-junkie-out-of-intel-wafer-supply-agreement-insights-for-amd-apple-broadcom-intel-mediatek-nvidia-and-qualcomm/", "given_title": "TSMC, The Drug Dealer, Is Trying To Make An Addicted Junkie Out Of Intel – ", "favorite": "0", "status": "1", "time_added": "1640201916", "time_updated": "1640258886", "time_read": "1640258885", "time_favorited": "0", "sort_id": 170, "resolved_title": "TSMC, The Drug Dealer, Is Trying To Make An Addicted Junkie Out Of Intel – Wafer Supply Agreement Insights For AMD, Apple, Broadcom, Intel, MediaTek, Nvidia, and Qualcomm", "resolved_url": "https://semianalysis.com/tsmc-the-drug-dealer-is-trying-to-make-an-addicted-junkie-out-of-intel-wafer-supply-agreement-insights-for-amd-apple-broadcom-intel-mediatek-nvidia-and-qualcomm/", "excerpt": "People all over semiconductor world have been speculating about the TSMC and Intel deal.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2324", "lang": "en", "time_to_read": 11, "top_image_url": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2021/12/0.png?fit=1200%2C737&ssl=1", "tags": {"semiconductors": {"item_id": "3510967762", "tag": "semiconductors"}}, "authors": {"134777204": {"item_id": "3510967762", "author_id": "134777204", "name": "Dylan Patel", "url": "https://semianalysis.com/author/dylanspatel/"}}, "image": {"item_id": "3510967762", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2021/12/TSMC-Prepayment-Size.png?resize=1024%2C427&ssl=1", "width": "1024", "height": "427"}, "images": {"1": {"item_id": "3510967762", "image_id": "1", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2021/12/TSMC-Prepayment-Size.png?resize=1024%2C427&ssl=1", "width": "1024", "height": "427", "credit": "", "caption": ""}, "2": {"item_id": "3510967762", "image_id": "2", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2021/12/MediaTek-Stronk.png?resize=1024%2C588&ssl=1", "width": "1024", "height": "588", "credit": "", "caption": ""}}, "listen_duration_estimate": 900}, "3484126431": {"item_id": "3484126431", "resolved_id": "3484126431", "given_url": "https://semianalysis.substack.com/p/lam-research-tokyo-electron-jsr-battle", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638189779", "time_updated": "1638201922", "time_read": "1638201922", "time_favorited": "0", "sort_id": 171, "resolved_title": "Lam Research, Tokyo Electron, JSR Battle It Out In The $5B+ EUV Photoresist, Coater, and Developer Market - CAR vs MOR vs Dry Resist", "resolved_url": "https://semianalysis.substack.com/p/lam-research-tokyo-electron-jsr-battle", "excerpt": "EUV lithography has fundamentally shifted the semiconductor industry forward by giving a step function increase of fidelity in the resolution of photolithography patterning. The increase in resolution hasn’t come for free.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "2233", "lang": "en", "time_to_read": 10, "top_image_url": "https://cdn.substack.com/image/fetch/w_1200,c_limit,f_jpg,q_auto:good,fl_progressive:steep/https%3A%2F%2Fbucketeer-e05bbc84-baa3-437e-9518-adb32be77984.s3.amazonaws.com%2Fpublic%2Fimages%2F6e3607cb-ff96-4da3-ad1e-f3869fcc8f02_1024x578.png", "tags": {"semiconductors": {"item_id": "3484126431", "tag": "semiconductors"}}, "authors": {"157255889": {"item_id": "3484126431", "author_id": "157255889", "name": "Dylan Patel", "url": "https://substack.com/profile/21783302-dylan-patel"}}, "listen_duration_estimate": 864}, "3330781047": {"item_id": "3330781047", "resolved_id": "3330781047", "given_url": "https://semiengineering.com/11-ways-to-reduce-ai-energy-consumption/", "given_title": "11 Ways To Reduce AI Energy Consumption", "favorite": "0", "status": "1", "time_added": "1620908287", "time_updated": "1638708525", "time_read": "1620931740", "time_favorited": "0", "sort_id": 172, "resolved_title": "11 Ways To Reduce AI Energy Consumption", "resolved_url": "https://semiengineering.com/11-ways-to-reduce-ai-energy-consumption/", "excerpt": "As the machine-learning industry evolves, the focus has expanded from merely solving the problem to solving the problem better.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "3313", "lang": "en", "time_to_read": 15, "top_image_url": "https://i2.wp.com/semiengineering.com/wp-content/uploads/Fig03_in_memory_computer_LinleyGroup.png?fit=499%2C377&ssl=1", "tags": {"deep-learning": {"item_id": "3330781047", "tag": "deep-learning"}, "semiconductor-memory": {"item_id": "3330781047", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3330781047", "tag": "semiconductors"}}, "authors": {"129568072": {"item_id": "3330781047", "author_id": "129568072", "name": "Bryon Moyer", "url": "https://semiengineering.com/author/bryon-moyer/"}}, "image": {"item_id": "3330781047", "src": "https://i2.wp.com/semiengineering.com/wp-content/uploads/Fig01_Nvidia_LinleyGroup.png?resize=977%2C164&ssl=1", "width": "977", "height": "164"}, "images": {"1": {"item_id": "3330781047", "image_id": "1", "src": "https://i2.wp.com/semiengineering.com/wp-content/uploads/Fig01_Nvidia_LinleyGroup.png?resize=977%2C164&ssl=1", "width": "977", "height": "164", "credit": "", "caption": ""}, "2": {"item_id": "3330781047", "image_id": "2", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Fig04_photonic_circuits_LinleyGroup.png?resize=977%2C239&ssl=1", "width": "977", "height": "239", "credit": "", "caption": ""}}, "listen_duration_estimate": 1282}, "2861901487": {"item_id": "2861901487", "resolved_id": "2861901487", "given_url": "https://semiengineering.com/5-3nm-wars-begin/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1590585564", "time_updated": "1613039250", "time_read": "1591030054", "time_favorited": "0", "sort_id": 173, "resolved_title": "5/3nm Wars Begin", "resolved_url": "https://semiengineering.com/5-3nm-wars-begin/", "excerpt": "Several foundries are ramping up their new 5nm processes in the market, but now customers must decide whether to design their next chips around the current transistor type or move to a different one at 3nm and beyond.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "3059", "lang": "en", "time_to_read": 14, "top_image_url": "https://i1.wp.com/semiengineering.com/wp-content/uploads/2020/01/3nmpic1.png?fit=1039%2C391&ssl=1", "tags": {"semiconductors": {"item_id": "2861901487", "tag": "semiconductors"}}, "authors": {"68454693": {"item_id": "2861901487", "author_id": "68454693", "name": "Mark LaPedus", "url": "https://semiengineering.com/author/mark-lapedus/"}}, "image": {"item_id": "2861901487", "src": "https://i1.wp.com/semiengineering.com/wp-content/uploads/2020/01/3nmpic1.png?ssl=1", "width": "300", "height": "113"}, "images": {"1": {"item_id": "2861901487", "image_id": "1", "src": "https://i1.wp.com/semiengineering.com/wp-content/uploads/2020/01/3nmpic1.png?ssl=1", "width": "300", "height": "113", "credit": "", "caption": ""}}, "listen_duration_estimate": 1184}, "2481527411": {"item_id": "2481527411", "resolved_id": "2481527411", "given_url": "https://semiengineering.com/5g-beamforming-antennas-create-design-test-problems/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638829333", "time_read": "1638561383", "time_favorited": "0", "sort_id": 174, "resolved_title": "Issues In Designing 5G Beamforming Antennas", "resolved_url": "https://semiengineering.com/5g-beamforming-antennas-create-design-test-problems/", "excerpt": "As 5G networking inches closer to reality, one of the more stubborn problems also will be one of the smallest.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1728", "lang": "en", "time_to_read": 8, "top_image_url": "https://i1.wp.com/semiengineering.com/wp-content/uploads/2019/02/Screen-Shot-2019-02-06-at-4.51.01-PM.png?fit=565%2C436&ssl=1", "tags": {"antennas": {"item_id": "2481527411", "tag": "antennas"}, "circuits-electronics": {"item_id": "2481527411", "tag": "circuits-electronics"}, "semiconductors": {"item_id": "2481527411", "tag": "semiconductors"}}, "authors": {"78654073": {"item_id": "2481527411", "author_id": "78654073", "name": "Kevin Fogarty", "url": "https://semiengineering.com/author/kevin-fogarty/"}}, "image": {"item_id": "2481527411", "src": "https://i1.wp.com/semiengineering.com/wp-content/uploads/2019/02/Screen-Shot-2019-02-06-at-4.51.01-PM.png?ssl=1", "width": "300", "height": "232"}, "images": {"1": {"item_id": "2481527411", "image_id": "1", "src": "https://i1.wp.com/semiengineering.com/wp-content/uploads/2019/02/Screen-Shot-2019-02-06-at-4.51.01-PM.png?ssl=1", "width": "300", "height": "232", "credit": "", "caption": "Source:  ANSYS. 28 GHz antenna for cellular base station"}}, "listen_duration_estimate": 669}, "2716081454": {"item_id": "2716081454", "resolved_id": "2716081454", "given_url": "https://semiengineering.com/advantages-of-lpddr5-a-new-clocking-scheme/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638561579", "time_read": "1638561578", "time_favorited": "0", "sort_id": 175, "resolved_title": "Advantages Of LPDDR5: A New Clocking Scheme", "resolved_url": "https://semiengineering.com/advantages-of-lpddr5-a-new-clocking-scheme/", "excerpt": "Earlier this year, JEDEC released the new standard, JESD209–5, Low Power Double Data Rate 5 (LPDDR5). Those that contributed to the development of the standard come from a diverse technology background and represent both manufacturers and consumers of SDRAM memories.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2459", "lang": "en", "time_to_read": 11, "top_image_url": "https://i1.wp.com/semiengineering.com/wp-content/uploads/2019/09/Synopsys_LPDDR5-clocking-fig3.jpg?fit=1600%2C715&ssl=1", "tags": {"semiconductor-memory": {"item_id": "2716081454", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "2716081454", "tag": "semiconductors"}}, "authors": {"118786213": {"item_id": "2716081454", "author_id": "118786213", "name": "Brett Murdock", "url": "https://semiengineering.com/author/brett-murdock/"}}, "image": {"item_id": "2716081454", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/09/Synopsys_LPDDR5-clocking-fig1.jpg?ssl=1", "width": "1600", "height": "598"}, "images": {"1": {"item_id": "2716081454", "image_id": "1", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/09/Synopsys_LPDDR5-clocking-fig1.jpg?ssl=1", "width": "1600", "height": "598", "credit": "", "caption": ""}, "2": {"item_id": "2716081454", "image_id": "2", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/09/Synopsys_LPDDR5-clocking-fig2.jpg?ssl=1", "width": "1600", "height": "346", "credit": "", "caption": ""}, "3": {"item_id": "2716081454", "image_id": "3", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/09/Synopsys_LPDDR5-clocking-fig3.jpg?ssl=1", "width": "1600", "height": "715", "credit": "", "caption": ""}, "4": {"item_id": "2716081454", "image_id": "4", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/09/Synopsys_LPDDR5-clocking-fig4.jpg?ssl=1", "width": "1600", "height": "423", "credit": "", "caption": ""}, "5": {"item_id": "2716081454", "image_id": "5", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/09/Synopsys_LPDDR5-clocking-fig5.jpg?ssl=1", "width": "1600", "height": "284", "credit": "", "caption": ""}, "6": {"item_id": "2716081454", "image_id": "6", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/09/Synopsys_LPDDR5-clocking-fig6.jpg?ssl=1", "width": "1600", "height": "507", "credit": "", "caption": ""}, "7": {"item_id": "2716081454", "image_id": "7", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/09/Synopsys_LPDDR5-clocking-fig7.jpg?ssl=1", "width": "1600", "height": "423", "credit": "", "caption": ""}, "8": {"item_id": "2716081454", "image_id": "8", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/09/Synopsys_LPDDR5-clocking-table1.png?ssl=1", "width": "1099", "height": "479", "credit": "", "caption": ""}}, "listen_duration_estimate": 952}, "2677838347": {"item_id": "2677838347", "resolved_id": "2677838347", "given_url": "https://semiengineering.com/ai-inference-memory-system-tradeoffs/", "given_title": "AI Inference Memory System Tradeoffs", "favorite": "0", "status": "1", "time_added": "1564661778", "time_updated": "1613039250", "time_read": "1567121557", "time_favorited": "0", "sort_id": 176, "resolved_title": "AI Inference Memory System Tradeoffs", "resolved_url": "https://semiengineering.com/ai-inference-memory-system-tradeoffs/", "excerpt": "When companies describe their AI inference chip they typically give TOPS but don’t talk about their memory system, which is equally important. What is TOPS? It means Trillions or Tera Operations per Second.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "838", "lang": "en", "time_to_read": 4, "top_image_url": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/07/Flex-Logix_AI-inference-memory-tradeoffs-fig1.png?fit=1491%2C637&ssl=1", "tags": {"semiconductors": {"item_id": "2677838347", "tag": "semiconductors"}}, "authors": {"78266721": {"item_id": "2677838347", "author_id": "78266721", "name": "Geoff Tate", "url": "https://semiengineering.com/author/geoff-tate/"}}, "image": {"item_id": "2677838347", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/07/Flex-Logix_AI-inference-memory-tradeoffs-fig1.png?ssl=1", "width": "1491", "height": "637"}, "images": {"1": {"item_id": "2677838347", "image_id": "1", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/07/Flex-Logix_AI-inference-memory-tradeoffs-fig1.png?ssl=1", "width": "1491", "height": "637", "credit": "", "caption": ""}}, "listen_duration_estimate": 324}, "2181081340": {"item_id": "2181081340", "resolved_id": "2181081340", "given_url": "https://semiengineering.com/alchip-minimizes-dynamic-power-for-high-performance-computing-asics/", "given_title": "Alchip Minimizes Dynamic Power For High-Performance Computing ASICs", "favorite": "0", "status": "1", "time_added": "1525867745", "time_updated": "1613039250", "time_read": "1526093430", "time_favorited": "0", "sort_id": 177, "resolved_title": "Alchip Minimizes Dynamic Power For High-Performance Computing ASICs", "resolved_url": "https://semiengineering.com/alchip-minimizes-dynamic-power-for-high-performance-computing-asics/", "excerpt": "Alchip, a fabless ASIC provider, focuses on high-performance computing ASICs. They decided to undertake a new project where they would employ the PowerPro RTL Low-Power Platform to reduce dynamic power consumption within their unique fishbone clock tree methodology.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "77", "lang": "en", "top_image_url": "https://semiengineering.com/wp-content/uploads/2017/07/semiengineering-thumbnail.jpg", "tags": {"semiconductors": {"item_id": "2181081340", "tag": "semiconductors"}}, "authors": {"2788829": {"item_id": "2181081340", "author_id": "2788829", "name": "mentor", "url": ""}}, "listen_duration_estimate": 30}, "3818370597": {"item_id": "3818370597", "resolved_id": "3818370597", "given_url": "https://semiengineering.com/asynchronously-parallel-optimization-method-for-sizing-analog-transistors-using-deep-neural-network-learning/", "given_title": "Asynchronously Parallel Optimization Method For Sizing Analog Transistors U", "favorite": "0", "status": "1", "time_added": "1677884479", "time_updated": "1678024172", "time_read": "1678024172", "time_favorited": "0", "sort_id": 178, "resolved_title": "Asynchronously Parallel Optimization Method For Sizing Analog Transistors Using Deep Neural Network Learning", "resolved_url": "https://semiengineering.com/asynchronously-parallel-optimization-method-for-sizing-analog-transistors-using-deep-neural-network-learning/", "excerpt": "A new technical paper titled “APOSTLE: Asynchronously Parallel Optimization for Sizing Analog Transistors Using DNN Learning” was published by researchers at UT Austin and Analog Devices.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "240", "lang": "en", "top_image_url": "https://semiengineering.com/wp-content/uploads/AdobeStock_309524207-scaled.jpeg", "tags": {"chip-design": {"item_id": "3818370597", "tag": "chip-design"}, "circuits-electronics": {"item_id": "3818370597", "tag": "circuits-electronics"}, "deep-learning": {"item_id": "3818370597", "tag": "deep-learning"}, "semiconductors": {"item_id": "3818370597", "tag": "semiconductors"}}, "authors": {"68667756": {"item_id": "3818370597", "author_id": "68667756", "name": "Technical Paper Link", "url": "https://semiengineering.com/author/technical-paper-link/"}}, "listen_duration_estimate": 93}, "3050401850": {"item_id": "3050401850", "resolved_id": "3050401850", "given_url": "https://semiengineering.com/beyond-line-of-sight-troposcatter-communications-primer/", "given_title": "Beyond-Line-Of-Sight Troposcatter Communications Primer", "favorite": "0", "status": "1", "time_added": "1594893534", "time_updated": "1613039250", "time_read": "1594908790", "time_favorited": "0", "sort_id": 179, "resolved_title": "Beyond-Line-Of-Sight Troposcatter Communications Primer", "resolved_url": "https://semiengineering.com/beyond-line-of-sight-troposcatter-communications-primer/", "excerpt": "Though tropospheric scatter (troposcatter, or tropo) communications technology has existed since the 1950s and was used by the U.S. military from 1960 to 2002, this legacy technology is being revitalized in the wake of concerns around the reliability of tactical satellite communications (Satcom).", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "963", "lang": "en", "time_to_read": 4, "top_image_url": "https://semiengineering.com/wp-content/uploads/2017/03/iStock-620003738.jpg?fit=724%2C483&ssl=1", "tags": {"semiconductors": {"item_id": "3050401850", "tag": "semiconductors"}}, "authors": {"137067146": {"item_id": "3050401850", "author_id": "137067146", "name": "Kasyap Patel", "url": "https://semiengineering.com/author/kasyap-patel/"}}, "listen_duration_estimate": 373}, "2982253931": {"item_id": "2982253931", "resolved_id": "2982253931", "given_url": "https://semiengineering.com/bist-vs-in-circuit-sensors/", "given_title": "BiST Vs. In-Circuit Sensors", "favorite": "0", "status": "1", "time_added": "1589374488", "time_updated": "1613039250", "time_read": "1589383017", "time_favorited": "0", "sort_id": 180, "resolved_title": "BiST Vs. In-Circuit Sensors", "resolved_url": "https://semiengineering.com/bist-vs-in-circuit-sensors/", "excerpt": "Monitoring the health of a chip post-manufacturing, including how it is aging and performing over time, is becoming much more important as ICs make their way into safety-critical applications such as the central brain in automobiles.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "1756", "lang": "en", "time_to_read": 8, "top_image_url": "https://semiengineering.com/wp-content/uploads/2020/02/Green-Yellow-chip-iStock-172386232-02-24-20-1.jpg?fit=724%2C483&ssl=1", "tags": {"semiconductors": {"item_id": "2982253931", "tag": "semiconductors"}}, "authors": {"94416241": {"item_id": "2982253931", "author_id": "94416241", "name": "Susan Rambo", "url": "https://semiengineering.com/author/susan-rambo/"}}, "listen_duration_estimate": 680}, "2761173471": {"item_id": "2761173471", "resolved_id": "2761173471", "given_url": "https://semiengineering.com/building-an-mram-array/", "given_title": "Building An MRAM Array", "favorite": "0", "status": "1", "time_added": "1571315213", "time_updated": "1613770090", "time_read": "1571333221", "time_favorited": "0", "sort_id": 181, "resolved_title": "Building An MRAM Array", "resolved_url": "https://semiengineering.com/building-an-mram-array/", "excerpt": "MRAM is gaining traction in a variety of designs as a middle-level type of memory, but there are reasons why it took so long to bring this memory to market. A typical magnetoresistive RAM architecture is based on CoFeB magnetic layers, with an MgO tunneling barrier.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "1105", "lang": "en", "time_to_read": 5, "top_image_url": "https://i1.wp.com/semiengineering.com/wp-content/uploads/2019/07/Blue-mascot.jpeg?fit=640%2C345&ssl=1", "tags": {"semiconductor-memory": {"item_id": "2761173471", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "2761173471", "tag": "semiconductors"}}, "authors": {"68756180": {"item_id": "2761173471", "author_id": "68756180", "name": "Katherine Derbyshire", "url": "https://semiengineering.com/author/katherine/"}}, "listen_duration_estimate": 428}, "3363829259": {"item_id": "3363829259", "resolved_id": "3363829259", "given_url": "https://semiengineering.com/bumps-vs-hybrid-bonding-for-advanced-packaging/", "given_title": "Bumps Vs. Hybrid Bonding For Advanced Packaging", "favorite": "0", "status": "1", "time_added": "1624436715", "time_updated": "1624456560", "time_read": "1624454221", "time_favorited": "0", "sort_id": 182, "resolved_title": "Bumps Vs. Hybrid Bonding For Advanced Packaging", "resolved_url": "https://semiengineering.com/bumps-vs-hybrid-bonding-for-advanced-packaging/", "excerpt": "Advanced packaging continues to gain steam, but now customers must decide whether to design their next high-end packages using existing interconnect schemes or move to a next-generation, higher-density technology called copper hybrid bonding.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "3405", "lang": "en", "time_to_read": 15, "top_image_url": "https://i1.wp.com/semiengineering.com/wp-content/uploads/Ryzen.png?fit=2478%2C1386&ssl=1", "tags": {"chip-design": {"item_id": "3363829259", "tag": "chip-design"}, "semiconductors": {"item_id": "3363829259", "tag": "semiconductors"}}, "authors": {"68454693": {"item_id": "3363829259", "author_id": "68454693", "name": "Mark LaPedus", "url": "https://semiengineering.com/author/mark-lapedus/"}}, "image": {"item_id": "3363829259", "src": "https://i1.wp.com/semiengineering.com/wp-content/uploads/Ryzen.png?resize=2478%2C1386&ssl=1", "width": "2478", "height": "1386"}, "images": {"1": {"item_id": "3363829259", "image_id": "1", "src": "https://i1.wp.com/semiengineering.com/wp-content/uploads/Ryzen.png?resize=2478%2C1386&ssl=1", "width": "2478", "height": "1386", "credit": "", "caption": ""}, "2": {"item_id": "3363829259", "image_id": "2", "src": "https://i2.wp.com/semiengineering.com/wp-content/uploads/Leti1.png?resize=2002%2C1062&ssl=1", "width": "2002", "height": "1062", "credit": "", "caption": ""}, "3": {"item_id": "3363829259", "image_id": "3", "src": "https://i2.wp.com/semiengineering.com/wp-content/uploads/Leti2.png?resize=2262%2C748&ssl=1", "width": "2262", "height": "748", "credit": "", "caption": ""}}, "listen_duration_estimate": 1318}, "3170019835": {"item_id": "3170019835", "resolved_id": "3170019835", "given_url": "https://semiengineering.com/chip-package-co-analysis-using-ansys-redhawk-cpa/", "given_title": "Chip-Package Co-Analysis Using Ansys RedHawk-CPA", "favorite": "0", "status": "1", "time_added": "1605094719", "time_updated": "1613039250", "time_read": "1606612727", "time_favorited": "0", "sort_id": 183, "resolved_title": "Chip-Package Co-Analysis Using Ansys RedHawk-CPA", "resolved_url": "https://semiengineering.com/chip-package-co-analysis-using-ansys-redhawk-cpa/", "excerpt": "Ansys RedHawk-CPA is an integrated chip–package co-analysis solution that enables quick and accurate modeling of the package layout for inclusion in on-chip power integrity simulations using Ansys RedHawk.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "94", "lang": "en", "top_image_url": "https://i1.wp.com/semiengineering.com/wp-content/uploads/2019/08/Blue-Complex-Chip-636447976-03-31-19.jpg?fit=723%2C483&ssl=1", "tags": {"semiconductors": {"item_id": "3170019835", "tag": "semiconductors"}}, "authors": {"69878381": {"item_id": "3170019835", "author_id": "69878381", "name": "ANSYS", "url": "https://semiengineering.com/author/ansys-apache/"}}, "listen_duration_estimate": 36}, "3793798407": {"item_id": "3793798407", "resolved_id": "3793798407", "given_url": "https://semiengineering.com/choosing-the-correct-high-bandwidth-memory/", "given_title": "Choosing The Correct High-Bandwidth Memory", "favorite": "0", "status": "1", "time_added": "1674641603", "time_updated": "1674652683", "time_read": "1674652683", "time_favorited": "0", "sort_id": 184, "resolved_title": "Choosing The Correct High-Bandwidth Memory", "resolved_url": "https://semiengineering.com/choosing-the-correct-high-bandwidth-memory/", "excerpt": "The number of options for how to build high-performance chips is growing, but the choices for attached memory have barely budged.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "2305", "lang": "en", "time_to_read": 10, "top_image_url": "https://semiengineering.com/wp-content/uploads/HBM-Diagram-copy.png?fit=650%2C394&ssl=1", "tags": {"semiconductor-memory": {"item_id": "3793798407", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3793798407", "tag": "semiconductors"}}, "authors": {"176799367": {"item_id": "3793798407", "author_id": "176799367", "name": "Ann Mutschler", "url": "https://semiengineering.com/author/ann/"}}, "listen_duration_estimate": 892}, "3254070750": {"item_id": "3254070750", "resolved_id": "3254070750", "given_url": "https://semiengineering.com/cxl-sorting-out-the-interconnect-soup/", "given_title": "CXL: Sorting Out The Interconnect Soup", "favorite": "0", "status": "1", "time_added": "1613035374", "time_updated": "1613039250", "time_read": "1613039210", "time_favorited": "0", "sort_id": 185, "resolved_title": "CXL: Sorting Out The Interconnect Soup", "resolved_url": "https://semiengineering.com/cxl-sorting-out-the-interconnect-soup/", "excerpt": "In the webinar Hidden Signals: Memory and Interconnect Decisions for AI, IoT and 5G, Shane Rau of IDC and Rambus Fellow Steven Woo discussed how interconnects were a critical enabling technology for future computing platforms.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "566", "lang": "en", "time_to_read": 3, "top_image_url": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Blue-AdobeStock_135034861-11-08-20-scaled.jpeg?fit=2560%2C1442&ssl=1", "tags": {"interconnects": {"item_id": "3254070750", "tag": "interconnects"}, "semiconductors": {"item_id": "3254070750", "tag": "semiconductors"}}, "authors": {"127944045": {"item_id": "3254070750", "author_id": "127944045", "name": "Tim Messegee", "url": "https://semiengineering.com/author/tim-messegee/"}}, "listen_duration_estimate": 219}, "3713131538": {"item_id": "3713131538", "resolved_id": "3713131538", "given_url": "https://semiengineering.com/decreasing-refresh-latency-of-off-the-shelf-dram-chips/", "given_title": "Decreasing Refresh Latency of Off-the-Shelf DRAM Chips", "favorite": "0", "status": "1", "time_added": "1664407809", "time_updated": "1664412245", "time_read": "1664412245", "time_favorited": "0", "sort_id": 186, "resolved_title": "Decreasing Refresh Latency of Off-the-Shelf DRAM Chips", "resolved_url": "https://semiengineering.com/decreasing-refresh-latency-of-off-the-shelf-dram-chips/", "excerpt": "A new technical paper titled “HiRA: Hidden Row Activation for Reducing Refresh Latency of Off-the-Shelf DRAM Chips” was published by researchers at ETH Zürich, TOBB University of Economics and Technology and Galicia Supercomputing Center (CESGA).", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "393", "lang": "en", "top_image_url": "https://semiengineering.com/wp-content/uploads/Yellow-orange-10-12-20-AdobeStock_350508082-scaled.jpeg", "tags": {"semiconductor-memory": {"item_id": "3713131538", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3713131538", "tag": "semiconductors"}}, "authors": {"68667756": {"item_id": "3713131538", "author_id": "68667756", "name": "Technical Paper Link", "url": "https://semiengineering.com/author/technical-paper-link/"}}, "listen_duration_estimate": 152}, "3825967033": {"item_id": "3825967033", "resolved_id": "3825967033", "given_url": "https://semiengineering.com/deep-learning-dl-applications-in-photomask-to-wafer-semiconductor-manufacturing-2/", "given_title": "Deep Learning (DL) Applications In Photomask To Wafer Semiconductor Manufac", "favorite": "0", "status": "1", "time_added": "1678878599", "time_updated": "1678881876", "time_read": "1678881876", "time_favorited": "0", "sort_id": 187, "resolved_title": "Deep Learning (DL) Applications In Photomask To Wafer Semiconductor Manufacturing", "resolved_url": "https://semiengineering.com/deep-learning-dl-applications-in-photomask-to-wafer-semiconductor-manufacturing-2/", "excerpt": "This website uses cookies to improve your experience while you navigate through the website. The cookies that are categorized as necessary are stored on your browser as they are essential for the working of basic functionalities of the website.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "130", "lang": "en", "top_image_url": "https://semiengineering.com/wp-content/uploads/wafer-AdobeStock_472655944.jpeg?fit=1200%2C825&ssl=1", "tags": {"deep-learning": {"item_id": "3825967033", "tag": "deep-learning"}, "semiconductors": {"item_id": "3825967033", "tag": "semiconductors"}}, "authors": {"87542462": {"item_id": "3825967033", "author_id": "87542462", "name": "eBeam Initiative", "url": "https://semiengineering.com/author/ebeam-initiative/"}}, "listen_duration_estimate": 50}, "3573833761": {"item_id": "3573833761", "resolved_id": "3573833761", "given_url": "https://semiengineering.com/designing-a-2048-chiplet-14336-core-waferscale-processor/", "given_title": "Designing a 2048-Chiplet, 14336-Core Waferscale Processor", "favorite": "0", "status": "1", "time_added": "1647289046", "time_updated": "1647294528", "time_read": "1647294528", "time_favorited": "0", "sort_id": 188, "resolved_title": "Designing a 2048-Chiplet, 14336-Core Waferscale Processor", "resolved_url": "https://semiengineering.com/designing-a-2048-chiplet-14336-core-waferscale-processor/", "excerpt": "Abstract “Waferscale processor systems can provide the large number of cores, and memory bandwidth required by today’s highly parallel workloads.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "127", "lang": "en", "top_image_url": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2017/05/semi_fb_thumb.jpg?fit=250%2C250&ssl=1", "tags": {"semiconductors": {"item_id": "3573833761", "tag": "semiconductors"}}, "authors": {"68667756": {"item_id": "3573833761", "author_id": "68667756", "name": "Technical Paper Link", "url": "https://semiengineering.com/author/technical-paper-link/"}}, "listen_duration_estimate": 49}, "3644160616": {"item_id": "3644160616", "resolved_id": "3644160616", "given_url": "https://semiengineering.com/designing-and-simulating-low-voltage-cmos-circuits-using-four-parameter-model/", "given_title": "Designing and Simulating Low-Voltage CMOS Circuits Using Four-Parameter Mod", "favorite": "0", "status": "1", "time_added": "1655757439", "time_updated": "1673814295", "time_read": "1655771777", "time_favorited": "0", "sort_id": 189, "resolved_title": "Designing and Simulating Low-Voltage CMOS Circuits Using Four-Parameter Model", "resolved_url": "https://semiengineering.com/designing-and-simulating-low-voltage-cmos-circuits-using-four-parameter-model/", "excerpt": "New technical paper titled “Bridging the Gap between Design and Simulation of Low-Voltage CMOS Circuits” from researchers at Federal University of Santa Catarina, Brazil.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "239", "lang": "en", "top_image_url": "https://semiengineering.com/wp-content/uploads/Yellow-orange-10-12-20-AdobeStock_350508082-scaled.jpeg", "tags": {"chip-design": {"item_id": "3644160616", "tag": "chip-design"}, "semiconductors": {"item_id": "3644160616", "tag": "semiconductors"}}, "authors": {"68667756": {"item_id": "3644160616", "author_id": "68667756", "name": "Technical Paper Link", "url": "https://semiengineering.com/author/technical-paper-link/"}}, "listen_duration_estimate": 93}, "2676766564": {"item_id": "2676766564", "resolved_id": "2676766564", "given_url": "https://semiengineering.com/dram-tradeoffs-speed-vs-energy/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638561261", "time_read": "1638561260", "time_favorited": "0", "sort_id": 190, "resolved_title": "DRAM Tradeoffs: Speed Vs. Energy", "resolved_url": "https://semiengineering.com/dram-tradeoffs-speed-vs-energy/", "excerpt": "Semiconductor Engineering sat down to talk about new DRAM options and considerations with Frank Ferro, senior director of product management at Rambus; Marc Greenberg, group director for product marketing at Cadence; Graham Allan, senior product marketing manager for DDR PHYs at Synopsys; and Tien S", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2219", "lang": "en", "time_to_read": 10, "top_image_url": "https://i1.wp.com/semiengineering.com/wp-content/uploads/2019/06/K3QMuk7N.jpeg?fit=1600%2C534&ssl=1", "tags": {"semiconductor-memory": {"item_id": "2676766564", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "2676766564", "tag": "semiconductors"}}, "authors": {"68575813": {"item_id": "2676766564", "author_id": "68575813", "name": "Ed Sperling", "url": "https://semiengineering.com/author/esperling/"}}, "image": {"item_id": "2676766564", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/06/K3QMuk7N.jpeg?ssl=1", "width": "1600", "height": "534"}, "images": {"1": {"item_id": "2676766564", "image_id": "1", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/06/K3QMuk7N.jpeg?ssl=1", "width": "1600", "height": "534", "credit": "", "caption": ""}}, "listen_duration_estimate": 859}, "2802895638": {"item_id": "2802895638", "resolved_id": "2802895638", "given_url": "https://semiengineering.com/electromagnetic-challenges-in-high-speed-designs/", "given_title": "Electromagnetic Challenges In High-Speed Designs", "favorite": "0", "status": "1", "time_added": "1574674229", "time_updated": "1638829333", "time_read": "1574693595", "time_favorited": "0", "sort_id": 191, "resolved_title": "Electromagnetic Challenges In High-Speed Designs", "resolved_url": "https://semiengineering.com/electromagnetic-challenges-in-high-speed-designs/", "excerpt": "ANSYS’ Anand Raman, senior director, and Nermin Selimovic, product sales specialist, talk with Semiconductor Engineering about how to deal with rising complexity and tighter tolerances in AI, 5G, high-speed SerDes and other chips developed at the latest process nodes where the emphasis is on high", "is_article": "1", "is_index": "0", "has_video": "1", "has_image": "1", "word_count": "49", "lang": "en", "top_image_url": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2017/05/semi_fb_thumb.jpg?fit=250%2C250&ssl=1", "tags": {"circuits-electronics": {"item_id": "2802895638", "tag": "circuits-electronics"}, "semiconductors": {"item_id": "2802895638", "tag": "semiconductors"}}, "authors": {"68575813": {"item_id": "2802895638", "author_id": "68575813", "name": "Ed Sperling", "url": "https://semiengineering.com/author/esperling/"}}, "image": {"item_id": "2802895638", "src": "http://img.youtube.com/vi/ry6wKeJg3GU/0.jpg", "width": "480", "height": "360"}, "images": {"1": {"item_id": "2802895638", "image_id": "1", "src": "http://img.youtube.com/vi/ry6wKeJg3GU/0.jpg", "width": "480", "height": "360", "credit": "", "caption": ""}}, "videos": {"1": {"item_id": "2802895638", "video_id": "1", "src": "https://www.youtube.com/embed/ry6wKeJg3GU", "width": "480", "height": "270", "type": "1", "vid": "ry6wKeJg3GU", "length": "0"}}, "listen_duration_estimate": 19}, "2802895581": {"item_id": "2802895581", "resolved_id": "2802895581", "given_url": "https://semiengineering.com/enhancing-io-ring-checks-for-consistent-customizable-verification/", "given_title": "Enhancing IO Ring Checks For Consistent, Customizable Verification", "favorite": "0", "status": "1", "time_added": "1574674222", "time_updated": "1613039250", "time_read": "1574693614", "time_favorited": "0", "sort_id": 192, "resolved_title": "Enhancing IO Ring Checks For Consistent, Customizable Verification", "resolved_url": "https://semiengineering.com/enhancing-io-ring-checks-for-consistent-customizable-verification/", "excerpt": "The Calibre PERC IO ring checker framework eliminates manual checking by providing a robust DRC-like environment to verify all IO placement rules with sign-off quality.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "84", "lang": "en", "top_image_url": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2017/05/semi_fb_thumb.jpg?fit=250%2C250&ssl=1", "tags": {"semiconductors": {"item_id": "2802895581", "tag": "semiconductors"}}, "authors": {"2788829": {"item_id": "2802895581", "author_id": "2788829", "name": "mentor", "url": ""}}, "listen_duration_estimate": 33}, "2427457555": {"item_id": "2427457555", "resolved_id": "2427457555", "given_url": "https://semiengineering.com/five-rules-for-correlating-rule-based-and-field-solver-parasitic-extraction-results/", "given_title": "Five Rules For Correlating Rule-based And Field Solver Parasitic Extraction", "favorite": "0", "status": "1", "time_added": "1545307772", "time_updated": "1656167906", "time_read": "1545476508", "time_favorited": "0", "sort_id": 193, "resolved_title": "Five Rules For Correlating Rule-based And Field Solver Parasitic Extraction Results", "resolved_url": "https://semiengineering.com/five-rules-for-correlating-rule-based-and-field-solver-parasitic-extraction-results/", "excerpt": "There comes a time at every foundry and IC design company when it becomes necessary to run a correlation between a rule-based parasitic extraction (PEX) table and a field solver solution.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1547", "lang": "en", "time_to_read": 7, "top_image_url": "https://semiengineering.com/wp-content/uploads/2018/12/Fig1_Fieldsolver-PEX.jpg", "tags": {"chip-design": {"item_id": "2427457555", "tag": "chip-design"}, "circuits-electronics": {"item_id": "2427457555", "tag": "circuits-electronics"}, "semiconductors": {"item_id": "2427457555", "tag": "semiconductors"}}, "authors": {"101743714": {"item_id": "2427457555", "author_id": "101743714", "name": "Yousry ElMaghraby", "url": "https://semiengineering.com/author/yousry-elmaghraby/"}}, "image": {"item_id": "2427457555", "src": "https://semiengineering.com/wp-content/uploads/2018/12/Fig1_Fieldsolver-PEX.jpg", "width": "1307", "height": "748"}, "images": {"1": {"item_id": "2427457555", "image_id": "1", "src": "https://semiengineering.com/wp-content/uploads/2018/12/Fig1_Fieldsolver-PEX.jpg", "width": "1307", "height": "748", "credit": "", "caption": ""}, "2": {"item_id": "2427457555", "image_id": "2", "src": "https://semiengineering.com/wp-content/uploads/2018/12/Fig2_rule-based-PEX.jpg", "width": "1972", "height": "601", "credit": "", "caption": ""}, "3": {"item_id": "2427457555", "image_id": "3", "src": "https://semiengineering.com/wp-content/uploads/2018/12/Fig3_Capacitance-components.jpg", "width": "1287", "height": "716", "credit": "", "caption": ""}, "4": {"item_id": "2427457555", "image_id": "4", "src": "https://semiengineering.com/wp-content/uploads/2018/12/Fig4_in-die-variation.jpg", "width": "1133", "height": "355", "credit": "", "caption": ""}, "5": {"item_id": "2427457555", "image_id": "5", "src": "https://semiengineering.com/wp-content/uploads/2018/12/Fig5_Ports.jpg", "width": "1591", "height": "516", "credit": "", "caption": ""}}, "listen_duration_estimate": 599}, "3841843558": {"item_id": "3841843558", "resolved_id": "3841843558", "given_url": "https://semiengineering.com/googles-tpuv4-architecture-3-major-features/", "given_title": "Google’s TPU v4 Architecture: 3 Major Features", "favorite": "0", "status": "1", "time_added": "1680921087", "time_updated": "1680971540", "time_read": "1680971539", "time_favorited": "0", "sort_id": 194, "resolved_title": "Google’s TPU v4 Architecture: 3 Major Features", "resolved_url": "https://semiengineering.com/googles-tpuv4-architecture-3-major-features/", "excerpt": "A new technical paper titled “TPU v4: An Optically Reconfigurable Supercomputer for Machine Learning with Hardware Support for Embeddings” was published by researchers at Google.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "295", "lang": "en", "top_image_url": "https://semiengineering.com/wp-content/uploads/AdobeStock_209583451-scaled.jpeg", "tags": {"deep-learning": {"item_id": "3841843558", "tag": "deep-learning"}, "semiconductors": {"item_id": "3841843558", "tag": "semiconductors"}, "tpu": {"item_id": "3841843558", "tag": "tpu"}}, "authors": {"73112018": {"item_id": "3841843558", "author_id": "73112018", "name": "Linda Christensen", "url": "https://semiengineering.com/author/linda-christensen/"}}, "listen_duration_estimate": 114}, "3646087338": {"item_id": "3646087338", "resolved_id": "3646087338", "given_url": "https://semiengineering.com/high-performance-5g-ic-designs-need-high-performance-parasitic-extraction/", "given_title": "High-Performance 5G IC Designs Need High-Performance Parasitic Extraction", "favorite": "0", "status": "1", "time_added": "1655988116", "time_updated": "1673814283", "time_read": "1655993253", "time_favorited": "0", "sort_id": 195, "resolved_title": "High-Performance 5G IC Designs Need High-Performance Parasitic Extraction", "resolved_url": "https://semiengineering.com/high-performance-5g-ic-designs-need-high-performance-parasitic-extraction/", "excerpt": "We are rapidly approaching a future where 5G telecommunications will be the norm. With its increased data speeds and bandwidth, 5G has the potential to change the way we live our lives. But what does that mean for the average person? Think about cellphones, for one.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2204", "lang": "en", "time_to_read": 10, "top_image_url": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Siemens_high-perf-5G-needs-high-perf-PEX-fig2-orig-layout-schematic.png?fit=833%2C324&ssl=1", "tags": {"chip-design": {"item_id": "3646087338", "tag": "chip-design"}, "semiconductors": {"item_id": "3646087338", "tag": "semiconductors"}}, "authors": {"169098166": {"item_id": "3646087338", "author_id": "169098166", "name": "Karen Chow", "url": "https://semiengineering.com/author/karen-chow/"}}, "image": {"item_id": "3646087338", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Siemens_high-perf-5G-needs-high-perf-PEX-fig2-orig-layout-schematic.png?ssl=1", "width": "833", "height": "324"}, "images": {"1": {"item_id": "3646087338", "image_id": "1", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Siemens_high-perf-5G-needs-high-perf-PEX-fig2-orig-layout-schematic.png?ssl=1", "width": "833", "height": "324", "credit": "", "caption": ""}}, "listen_duration_estimate": 853}, "3707919787": {"item_id": "3707919787", "resolved_id": "3707919787", "given_url": "https://semiengineering.com/how-memory-design-optimizes-system-performance/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1664235299", "time_updated": "1664235641", "time_read": "1664235640", "time_favorited": "0", "sort_id": 196, "resolved_title": "How Memory Design Optimizes System Performance", "resolved_url": "https://semiengineering.com/how-memory-design-optimizes-system-performance/", "excerpt": "Exponential increases in data and demand for improved performance to process that data has spawned a variety of new approaches to processor design and packaging, but it also is driving big changes on the memory side.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2661", "lang": "en", "time_to_read": 12, "top_image_url": "https://semiengineering.com/wp-content/uploads/Fig01_Rambus.png", "tags": {"circuits-electronics": {"item_id": "3707919787", "tag": "circuits-electronics"}, "semiconductor-memory": {"item_id": "3707919787", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3707919787", "tag": "semiconductors"}}, "authors": {"150019727": {"item_id": "3707919787", "author_id": "150019727", "name": "John Koon", "url": "https://semiengineering.com/author/john-koon/"}}, "image": {"item_id": "3707919787", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Fig01_Rambus.png?resize=1430%2C550&ssl=1", "width": "1430", "height": "550"}, "images": {"1": {"item_id": "3707919787", "image_id": "1", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Fig01_Rambus.png?resize=1430%2C550&ssl=1", "width": "1430", "height": "550", "credit": "", "caption": ""}}, "listen_duration_estimate": 1030}, "3845416591": {"item_id": "3845416591", "resolved_id": "3845416974", "given_url": "https://semiengineering.com/how-to-plan-and-conduct-highly-accelerated-life-testing/", "given_title": "How To Plan And Conduct Highly Accelerated Life Testing", "favorite": "0", "status": "1", "time_added": "1681385707", "time_updated": "1681417464", "time_read": "1681417463", "time_favorited": "0", "sort_id": 197, "resolved_title": "", "resolved_url": "https://www.ansys.com/blog/planning-a-halt", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"semiconductors": {"item_id": "3845416591", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3407834028": {"item_id": "3407834028", "resolved_id": "3407834028", "given_url": "https://semiengineering.com/impact-of-gaa-transistors-at-3-2nm/", "given_title": "Impact Of GAA Transistors At 3/2nm", "favorite": "0", "status": "1", "time_added": "1629116490", "time_updated": "1629207873", "time_read": "1629207873", "time_favorited": "0", "sort_id": 198, "resolved_title": "Impact Of GAA Transistors At 3/2nm", "resolved_url": "https://semiengineering.com/impact-of-gaa-transistors-at-3-2nm/", "excerpt": "The chip industry is poised for another change in transistor structure as gate-all-around (GAA) FETs replace finFETs at 3nm and below, creating a new set of challenges for design teams that will need to be fully understood and addressed.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2846", "lang": "en", "time_to_read": 13, "top_image_url": "https://i0.wp.com/semiengineering.com/wp-content/uploads/GAApic.png?fit=974%2C279&ssl=1", "tags": {"chip-design": {"item_id": "3407834028", "tag": "chip-design"}, "semiconductors": {"item_id": "3407834028", "tag": "semiconductors"}}, "authors": {"68588417": {"item_id": "3407834028", "author_id": "68588417", "name": "Brian Bailey", "url": "https://semiengineering.com/author/brian/"}}, "image": {"item_id": "3407834028", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/GAApic.png?resize=974%2C279&ssl=1", "width": "974", "height": "279"}, "images": {"1": {"item_id": "3407834028", "image_id": "1", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/GAApic.png?resize=974%2C279&ssl=1", "width": "974", "height": "279", "credit": "", "caption": ""}}, "listen_duration_estimate": 1102}, "2062990433": {"item_id": "2062990433", "resolved_id": "2062990433", "given_url": "https://semiengineering.com/imperfect-silicon-near-perfect-security/", "given_title": "Imperfect Silicon, Near-Perfect Security", "favorite": "0", "status": "1", "time_added": "1518007737", "time_updated": "1619864952", "time_read": "1518018274", "time_favorited": "0", "sort_id": 199, "resolved_title": "Imperfect Silicon, Near-Perfect Security", "resolved_url": "https://semiengineering.com/imperfect-silicon-near-perfect-security/", "excerpt": "Some chipmakers, under pressure to add security to rapidly growing numbers of IoT devices, have rediscovered a “fingerprinting” technique used primarily as an anti-counterfeiting measure.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1906", "lang": "en", "time_to_read": 9, "top_image_url": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2018/02/rambusD2C.png?fit=1131%2C658&ssl=1", "tags": {"crypto": {"item_id": "2062990433", "tag": "crypto"}, "semiconductors": {"item_id": "2062990433", "tag": "semiconductors"}}, "authors": {"78654073": {"item_id": "2062990433", "author_id": "78654073", "name": "Kevin Fogarty", "url": "https://semiengineering.com/author/kevin-fogarty/"}}, "image": {"item_id": "2062990433", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2018/02/rambusD2C.png?ssl=1", "width": "1131", "height": "658"}, "images": {"1": {"item_id": "2062990433", "image_id": "1", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2018/02/rambusD2C.png?ssl=1", "width": "1131", "height": "658", "credit": "", "caption": ""}, "2": {"item_id": "2062990433", "image_id": "2", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2018/02/SecureThingz.png?ssl=1", "width": "1158", "height": "666", "credit": "", "caption": ""}}, "listen_duration_estimate": 738}, "2663860870": {"item_id": "2663860870", "resolved_id": "2663860870", "given_url": "https://semiengineering.com/in-memory-and-near-memory-compute/", "given_title": "In Memory And Near-Memory Compute", "favorite": "0", "status": "1", "time_added": "1563536967", "time_updated": "1613770090", "time_read": "1564080656", "time_favorited": "0", "sort_id": 200, "resolved_title": "In Memory And Near-Memory Compute", "resolved_url": "https://semiengineering.com/in-memory-and-near-memory-compute/", "excerpt": "This website uses cookies to improve your experience while you navigate through the website. The cookies that are categorized as necessary are stored on your browser as they are essential for the working of basic functionalities of the website.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "130", "lang": "en", "top_image_url": "https://i1.wp.com/semiengineering.com/wp-content/uploads/2019/07/Blue-mascot.jpeg?fit=640%2C345&ssl=1", "tags": {"semiconductor-memory": {"item_id": "2663860870", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "2663860870", "tag": "semiconductors"}}, "authors": {"68575813": {"item_id": "2663860870", "author_id": "68575813", "name": "Ed Sperling", "url": "https://semiengineering.com/author/esperling/"}}, "listen_duration_estimate": 50}, "3195651863": {"item_id": "3195651863", "resolved_id": "3195651878", "given_url": "https://semiengineering.com/introduction-to-test-data-formats/", "given_title": "Introduction To Test Data Formats", "favorite": "0", "status": "1", "time_added": "1607430821", "time_updated": "1613039250", "time_read": "1607564292", "time_favorited": "0", "sort_id": 201, "resolved_title": "An introduction to STDF", "resolved_url": "https://www.yieldhub.com/latest/an-introduction-to-stdf/", "excerpt": "This blog is intended to provide an introduction to STDF and ATDF data formats. This is not intended to be definitive, only an introduction. If you are experienced with seeing data in spreadsheets and tables then STDF is very different to what you are used to. Here we try to explain.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "827", "lang": "en", "time_to_read": 4, "top_image_url": "https://togetherdigital.imgix.net/90669/2850x1900/31cb9d8e13/9f0ec0930870d3535badd9fe31a25347bae530d1.png?q=60&lossless=1&fit=crop&w=1200&h=630&fm=pjpg&ixlib=js-1.1.1&s=921fad08438f5b1cbac000781ddbde46", "tags": {"semiconductors": {"item_id": "3195651863", "tag": "semiconductors"}}, "image": {"item_id": "3195651863", "src": "https://a.storyblok.com/f/90669/300x200/86b65402d0/shutterstock_1237086403.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3195651863", "image_id": "1", "src": "https://a.storyblok.com/f/90669/300x200/86b65402d0/shutterstock_1237086403.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3195651863", "image_id": "2", "src": "https://yieldhub.com/wp-content/uploads/2020/03/MPR_XY-293x300.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "3195651863", "image_id": "3", "src": "https://yieldhub.com/wp-content/uploads/2020/03/ATDF_example1-300x164.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 320}, "3142571424": {"item_id": "3142571424", "resolved_id": "3142571424", "given_url": "https://semiengineering.com/machine-learning-enabled-high-sigma-verification-of-memory-designs/", "given_title": "Machine Learning Enabled High-Sigma Verification Of Memory Designs", "favorite": "0", "status": "1", "time_added": "1602753660", "time_updated": "1613039250", "time_read": "1603156459", "time_favorited": "0", "sort_id": 202, "resolved_title": "Machine Learning Enabled High-Sigma Verification Of Memory Designs", "resolved_url": "https://semiengineering.com/machine-learning-enabled-high-sigma-verification-of-memory-designs/", "excerpt": "Emerging applications and the big data explosion have made memory IPs ubiquitous in modern-day electronics. Specifically, the demand for memories with low-die area, low voltage, high capacity, and high performance is rising for use by data center and cloud computing servers.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1225", "lang": "en", "time_to_read": 6, "top_image_url": "https://i2.wp.com/semiengineering.com/wp-content/uploads/Mentor_ML-high-sigma-memory-verif-Fig1.png?fit=640%2C272&ssl=1", "tags": {"machine-learning": {"item_id": "3142571424", "tag": "machine-learning"}, "semiconductors": {"item_id": "3142571424", "tag": "semiconductors"}, "testing": {"item_id": "3142571424", "tag": "testing"}}, "authors": {"161324417": {"item_id": "3142571424", "author_id": "161324417", "name": "Nebabie Kebebew", "url": "https://semiengineering.com/author/nebabie-kebebew/"}}, "image": {"item_id": "3142571424", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Mentor_ML-high-sigma-memory-verif-Fig4a.png?ssl=1", "width": "1280", "height": "585"}, "images": {"1": {"item_id": "3142571424", "image_id": "1", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Mentor_ML-high-sigma-memory-verif-Fig4a.png?ssl=1", "width": "1280", "height": "585", "credit": "", "caption": ""}, "2": {"item_id": "3142571424", "image_id": "2", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Mentor_ML-high-sigma-memory-verif-Fig4b.png?ssl=1", "width": "1280", "height": "505", "credit": "", "caption": ""}}, "listen_duration_estimate": 474}, "2881787870": {"item_id": "2881787870", "resolved_id": "2881787870", "given_url": "https://semiengineering.com/making-light-more-reliable/", "given_title": "Making Light More Reliable", "favorite": "0", "status": "1", "time_added": "1581463927", "time_updated": "1613039250", "time_read": "1582142562", "time_favorited": "0", "sort_id": 203, "resolved_title": "Making Light More Reliable", "resolved_url": "https://semiengineering.com/making-light-more-reliable/", "excerpt": "The buzz around photonics in packages and between packages is growing. Now the question is whether it will work as expected, and where it will be useful. Replacing electrical with optical signals has been on the technology horizon for some time.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "689", "lang": "en", "time_to_read": 3, "top_image_url": "https://i2.wp.com/semiengineering.com/wp-content/uploads/2020/02/1300px-Silicon_Photonics_300mm_wafer.jpg?fit=1300%2C1198&ssl=1", "tags": {"optics-photonics": {"item_id": "2881787870", "tag": "optics-photonics"}, "semiconductors": {"item_id": "2881787870", "tag": "semiconductors"}}, "authors": {"68575813": {"item_id": "2881787870", "author_id": "68575813", "name": "Ed Sperling", "url": "https://semiengineering.com/author/esperling/"}}, "listen_duration_estimate": 267}, "3676943166": {"item_id": "3676943166", "resolved_id": "2881787870", "given_url": "https://semiengineering.com/making-light-more-reliable/?utm_source=pocket_mylist", "given_title": "", "favorite": "0", "status": "1", "time_added": "1659905420", "time_updated": "1659918284", "time_read": "1659918284", "time_favorited": "0", "sort_id": 204, "resolved_title": "Making Light More Reliable", "resolved_url": "https://semiengineering.com/making-light-more-reliable/", "excerpt": "The buzz around photonics in packages and between packages is growing. Now the question is whether it will work as expected, and where it will be useful. Replacing electrical with optical signals has been on the technology horizon for some time.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "689", "lang": "en", "time_to_read": 3, "top_image_url": "https://i2.wp.com/semiengineering.com/wp-content/uploads/2020/02/1300px-Silicon_Photonics_300mm_wafer.jpg?fit=1300%2C1198&ssl=1", "tags": {"optics-photonics": {"item_id": "3676943166", "tag": "optics-photonics"}, "semiconductors": {"item_id": "3676943166", "tag": "semiconductors"}}, "authors": {"68575813": {"item_id": "3676943166", "author_id": "68575813", "name": "Ed Sperling", "url": "https://semiengineering.com/author/esperling/"}}, "listen_duration_estimate": 267}, "2547190628": {"item_id": "2547190628", "resolved_id": "2547190628", "given_url": "https://semiengineering.com/memory-architectures-in-ai-one-size-doesnt-fit-all/", "given_title": "https://semiengineering.com/memory-architectures-in-ai-one-size-doesnt-fit-", "favorite": "1", "status": "1", "time_added": "1554373981", "time_updated": "1613770090", "time_read": "1554403864", "time_favorited": "1554403863", "sort_id": 205, "resolved_title": "Memory Architectures In AI: One Size Doesn’t Fit All", "resolved_url": "https://semiengineering.com/memory-architectures-in-ai-one-size-doesnt-fit-all/", "excerpt": "In the world of regular computing, we are used to certain ways of architecting for memory access to meet latency, bandwidth and power goals. These have evolved over many years to give us the multiple layers of caching and hardware cache-coherency management schemes which are now so familiar.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1370", "lang": "en", "time_to_read": 6, "top_image_url": "https://i1.wp.com/semiengineering.com/wp-content/uploads/2019/04/Arteris-IP_memory-architectures-in-AI-fig1.png?fit=674%2C328&ssl=1", "tags": {"semiconductor-memory": {"item_id": "2547190628", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "2547190628", "tag": "semiconductors"}}, "authors": {"69995045": {"item_id": "2547190628", "author_id": "69995045", "name": "Kurt Shuler", "url": "https://semiengineering.com/author/kurt-shuler/"}}, "image": {"item_id": "2547190628", "src": "https://i1.wp.com/semiengineering.com/wp-content/uploads/2019/04/Arteris-IP_memory-architectures-in-AI-fig2-movidius-myriad-specs_8_28.png?ssl=1", "width": "300", "height": "169"}, "images": {"1": {"item_id": "2547190628", "image_id": "1", "src": "https://i1.wp.com/semiengineering.com/wp-content/uploads/2019/04/Arteris-IP_memory-architectures-in-AI-fig2-movidius-myriad-specs_8_28.png?ssl=1", "width": "300", "height": "169", "credit": "", "caption": ""}, "2": {"item_id": "2547190628", "image_id": "2", "src": "https://i2.wp.com/semiengineering.com/wp-content/uploads/2019/04/Arteris-IP_memory-architectures-in-AI-fig3-2019-04-01-mobileye-intel-architecture.png?ssl=1", "width": "300", "height": "168", "credit": "", "caption": ""}, "3": {"item_id": "2547190628", "image_id": "3", "src": "https://i1.wp.com/semiengineering.com/wp-content/uploads/2019/04/Arteris-IP_memory-architectures-in-AI-fig5-google-tpu-pod.jpg?ssl=1", "width": "300", "height": "196", "credit": "", "caption": ""}}, "listen_duration_estimate": 530}, "2321594411": {"item_id": "2321594411", "resolved_id": "2321594411", "given_url": "https://semiengineering.com/minimizing-chip-aging-effects/", "given_title": "Minimizing Chip Aging Effects", "favorite": "0", "status": "1", "time_added": "1536841014", "time_updated": "1613039250", "time_read": "1537013557", "time_favorited": "0", "sort_id": 206, "resolved_title": "Minimizing Chip Aging Effects", "resolved_url": "https://semiengineering.com/minimizing-chip-aging-effects/", "excerpt": "Aging kills semiconductors, and it is a growing problem for an increasing number of semiconductor applications—especially as they migrate to more advanced nodes. Additional analysis and prevention methods are becoming necessary for safety critical applications.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "2750", "lang": "en", "time_to_read": 13, "top_image_url": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2017/09/fig2thermalmap.png?fit=563%2C339&ssl=1", "tags": {"semiconductors": {"item_id": "2321594411", "tag": "semiconductors"}}, "authors": {"68588417": {"item_id": "2321594411", "author_id": "68588417", "name": "Brian Bailey", "url": "https://semiengineering.com/author/brian/"}}, "listen_duration_estimate": 1065}, "3906410395": {"item_id": "3906410395", "resolved_id": "3906410585", "given_url": "https://semiengineering.com/mitigating-electromigration-in-chip-design/", "given_title": "Mitigating Electromigration In Chip Design", "favorite": "0", "status": "1", "time_added": "1689850750", "time_updated": "1690048344", "time_read": "1690048344", "time_favorited": "0", "sort_id": 207, "resolved_title": "", "resolved_url": "https://www.ansys.com/blog/what-is-electromigration", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"semiconductors": {"item_id": "3906410395", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3304377096": {"item_id": "3304377096", "resolved_id": "3304377096", "given_url": "https://semiengineering.com/more-data-drives-focus-on-ic-energy-efficiency/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1619368652", "time_updated": "1619370332", "time_read": "1619370333", "time_favorited": "0", "sort_id": 208, "resolved_title": "More Data Drives Focus On IC Energy Efficiency", "resolved_url": "https://semiengineering.com/more-data-drives-focus-on-ic-energy-efficiency/", "excerpt": "Computing workloads are becoming increasingly interdependent, raising the complexity level for chip architects as they work out exactly where that computing should be done and how to optimize it for shrinking energy margins.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "3830", "lang": "en", "time_to_read": 17, "top_image_url": "https://i2.wp.com/semiengineering.com/wp-content/uploads/Fig.-1-energy.png?fit=1684%2C1196&ssl=1", "tags": {"semiconductors": {"item_id": "3304377096", "tag": "semiconductors"}}, "authors": {"68633819": {"item_id": "3304377096", "author_id": "68633819", "name": "Ann Steffora Mutschler", "url": "https://semiengineering.com/author/ann/"}}, "image": {"item_id": "3304377096", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Fig.-1-energy.png?resize=1684%2C1196&ssl=1", "width": "1684", "height": "1196"}, "images": {"1": {"item_id": "3304377096", "image_id": "1", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Fig.-1-energy.png?resize=1684%2C1196&ssl=1", "width": "1684", "height": "1196", "credit": "", "caption": ""}}, "listen_duration_estimate": 1483}, "2990937661": {"item_id": "2990937661", "resolved_id": "2990937661", "given_url": "https://semiengineering.com/more-data-less-movement/", "given_title": "Compute-In Memory Accelerators Up-End Network Design Tradeoffs", "favorite": "0", "status": "1", "time_added": "1590585690", "time_updated": "1613039250", "time_read": "1591030054", "time_favorited": "0", "sort_id": 209, "resolved_title": "Compute-In Memory Accelerators Up-End Network Design Tradeoffs", "resolved_url": "https://semiengineering.com/more-data-less-movement/", "excerpt": "An explosion in the amount of data, coupled with the negative impact on performance and power for moving that data, is rekindling interest around in-memory processing as an alternative to moving data back and forth between the memory and the processor.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "1080", "lang": "en", "time_to_read": 5, "top_image_url": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/02/iStock-937898842-NeuralNetwork.jpg?fit=632%2C553&ssl=1", "tags": {"semiconductors": {"item_id": "2990937661", "tag": "semiconductors"}}, "authors": {"68756180": {"item_id": "2990937661", "author_id": "68756180", "name": "Katherine Derbyshire", "url": "https://semiengineering.com/author/katherine/"}}, "listen_duration_estimate": 418}, "3207517365": {"item_id": "3207517365", "resolved_id": "3207517365", "given_url": "https://semiengineering.com/mythic-case-study/", "given_title": "Mythic Case Study", "favorite": "0", "status": "1", "time_added": "1608552594", "time_updated": "1613039250", "time_read": "1608571673", "time_favorited": "0", "sort_id": 210, "resolved_title": "Mythic Case Study", "resolved_url": "https://semiengineering.com/mythic-case-study/", "excerpt": "Mythic, the provider of a unique AI compute platform, was designing an innovative intelligence processing unit (IPU) and found themselves in need of a small, power-efficient, yet programmable core to take care of specific supporting functions.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "63", "lang": "en", "top_image_url": "https://i0.wp.com/semiengineering.com/wp-content/uploads/blue-glowing-iStock-1197472259-07-26-20.jpg?fit=724%2C483&ssl=1", "tags": {"semiconductors": {"item_id": "3207517365", "tag": "semiconductors"}}, "authors": {"112607813": {"item_id": "3207517365", "author_id": "112607813", "name": "Codasip", "url": "https://semiengineering.com/author/codasip/"}}, "listen_duration_estimate": 24}, "3114085177": {"item_id": "3114085177", "resolved_id": "3114085177", "given_url": "https://semiengineering.com/neural-networks-without-matrix-math/", "given_title": "Neural Networks Without Matrix Math", "favorite": "0", "status": "1", "time_added": "1600342090", "time_updated": "1613039250", "time_read": "1604364065", "time_favorited": "0", "sort_id": 211, "resolved_title": "Neural Networks Without Matrix Math", "resolved_url": "https://semiengineering.com/neural-networks-without-matrix-math/", "excerpt": "The challenge of speeding up AI systems typically means adding more processing elements and pruning the algorithms, but those approaches aren’t the only path forward.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1044", "lang": "en", "time_to_read": 5, "top_image_url": "https://semiengineering.com/wp-content/uploads/2019/02/iStock-937898842-NeuralNetwork.jpg", "tags": {"semiconductors": {"item_id": "3114085177", "tag": "semiconductors"}}, "authors": {"68756180": {"item_id": "3114085177", "author_id": "68756180", "name": "Katherine Derbyshire", "url": "https://semiengineering.com/author/katherine/"}}, "image": {"item_id": "3114085177", "src": "https://i2.wp.com/semiengineering.com/wp-content/uploads/Formula1.png?resize=162%2C36&ssl=1", "width": "162", "height": "36"}, "images": {"1": {"item_id": "3114085177", "image_id": "1", "src": "https://i2.wp.com/semiengineering.com/wp-content/uploads/Formula1.png?resize=162%2C36&ssl=1", "width": "162", "height": "36", "credit": "", "caption": ""}, "2": {"item_id": "3114085177", "image_id": "2", "src": "https://i1.wp.com/semiengineering.com/wp-content/uploads/Formula2.png?resize=216%2C69&ssl=1", "width": "216", "height": "69", "credit": "", "caption": ""}, "3": {"item_id": "3114085177", "image_id": "3", "src": "https://i1.wp.com/semiengineering.com/wp-content/uploads/formula3.png?resize=100%2C78&ssl=1", "width": "100", "height": "78", "credit": "", "caption": ""}}, "listen_duration_estimate": 404}, "3163725124": {"item_id": "3163725124", "resolved_id": "3163725124", "given_url": "https://semiengineering.com/new-and-innovative-supply-chain-threats-emerging/", "given_title": "New And Innovative Supply Chain Threats Emerging", "favorite": "0", "status": "1", "time_added": "1604574444", "time_updated": "1613039250", "time_read": "1604576409", "time_favorited": "0", "sort_id": 212, "resolved_title": "New And Innovative Supply Chain Threats Emerging", "resolved_url": "https://semiengineering.com/new-and-innovative-supply-chain-threats-emerging/", "excerpt": "The electronics supply chain is seeing evidence of increased sophistication in the counterfeiting of complex ICs and simple passives, both of which can impact the functioning and safety of the systems that use them.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2526", "lang": "en", "time_to_read": 11, "top_image_url": "https://i1.wp.com/semiengineering.com/wp-content/uploads/Moyer_TMA_Nov_202020_Picture1.png?fit=936%2C398&ssl=1", "tags": {"semiconductors": {"item_id": "3163725124", "tag": "semiconductors"}, "supply-chain": {"item_id": "3163725124", "tag": "supply-chain"}}, "authors": {"129568072": {"item_id": "3163725124", "author_id": "129568072", "name": "Bryon Moyer", "url": "https://semiengineering.com/author/bryon-moyer/"}}, "image": {"item_id": "3163725124", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Moyer_TMA_Nov_202020_Picture1.png?resize=936%2C398&ssl=1", "width": "936", "height": "398"}, "images": {"1": {"item_id": "3163725124", "image_id": "1", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Moyer_TMA_Nov_202020_Picture1.png?resize=936%2C398&ssl=1", "width": "936", "height": "398", "credit": "", "caption": ""}}, "listen_duration_estimate": 978}, "3238840707": {"item_id": "3238840707", "resolved_id": "3238840707", "given_url": "https://semiengineering.com/new-transistor-structures-at-3nm-2nm/", "given_title": "New Transistor Structures At 3nm/2nm", "favorite": "0", "status": "1", "time_added": "1611574703", "time_updated": "1613039250", "time_read": "1611583501", "time_favorited": "0", "sort_id": 213, "resolved_title": "New Transistor Structures At 3nm/2nm", "resolved_url": "https://semiengineering.com/new-transistor-structures-at-3nm-2nm/", "excerpt": "Several foundries continue to develop new processes based on next-generation gate-all-around transistors, including more advanced high-mobility versions, but bringing these technologies into production is going to be difficult and expensive.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "3364", "lang": "en", "time_to_read": 15, "top_image_url": "https://semiengineering.com/wp-content/uploads/SiGe-Channels_IBM-paper.jpg", "tags": {"chip-design": {"item_id": "3238840707", "tag": "chip-design"}, "semiconductors": {"item_id": "3238840707", "tag": "semiconductors"}}, "authors": {"68454693": {"item_id": "3238840707", "author_id": "68454693", "name": "Mark LaPedus", "url": "https://semiengineering.com/author/mark-lapedus/"}}, "image": {"item_id": "3238840707", "src": "https://i1.wp.com/semiengineering.com/wp-content/uploads/Transistor1.png?resize=1506%2C434&ssl=1", "width": "1506", "height": "434"}, "images": {"1": {"item_id": "3238840707", "image_id": "1", "src": "https://i1.wp.com/semiengineering.com/wp-content/uploads/Transistor1.png?resize=1506%2C434&ssl=1", "width": "1506", "height": "434", "credit": "", "caption": ""}}, "listen_duration_estimate": 1302}, "3746532551": {"item_id": "3746532551", "resolved_id": "3746532551", "given_url": "https://semiengineering.com/on-chip-power-distribution-modeling-becomes-essential-below-7nm/", "given_title": "On-Chip Power Distribution Modeling Becomes Essential Below 7nm", "favorite": "0", "status": "1", "time_added": "1668599796", "time_updated": "1668980552", "time_read": "1668980785", "time_favorited": "0", "sort_id": 214, "resolved_title": "On-Chip Power Distribution Modeling Becomes Essential Below 7nm", "resolved_url": "https://semiengineering.com/on-chip-power-distribution-modeling-becomes-essential-below-7nm/", "excerpt": "Modeling power distribution in SoCs is becoming increasingly important at each new node and in 3D-ICs, where tolerances involving power are much tighter and any mistake can cause functional failures. At mature nodes, where there is more metal, power problems continue to be rare.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "2539", "lang": "en", "time_to_read": 12, "top_image_url": "https://semiengineering.com/wp-content/uploads/gold-down-AdobeStock_127442956-11-08-20-scaled.jpeg?fit=2560%2C1398&ssl=1", "tags": {"semiconductors": {"item_id": "3746532551", "tag": "semiconductors"}}, "authors": {"68633819": {"item_id": "3746532551", "author_id": "68633819", "name": "Ann Steffora Mutschler", "url": "https://semiengineering.com/author/ann/"}}, "listen_duration_estimate": 983}, "3751700765": {"item_id": "3751700765", "resolved_id": "3751700765", "given_url": "https://semiengineering.com/opportunities-and-challenges-for-carbon-nanotube-transistors/", "given_title": "Opportunities and Challenges for Carbon Nanotube Transistors", "favorite": "0", "status": "1", "time_added": "1669229762", "time_updated": "1669237491", "time_read": "1669237490", "time_favorited": "0", "sort_id": 215, "resolved_title": "Opportunities and Challenges for Carbon Nanotube Transistors", "resolved_url": "https://semiengineering.com/opportunities-and-challenges-for-carbon-nanotube-transistors/", "excerpt": "A new technical review paper titled “Carbon nanotube transistors: Making electronics from molecules” was published by researchers at Duke University, Northwestern University, and Stanford University.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "193", "lang": "en", "top_image_url": "https://semiengineering.com/wp-content/uploads/AdobeStock_313451837-07-07-21.jpeg", "tags": {"inventions-innovation": {"item_id": "3751700765", "tag": "inventions-innovation"}, "semiconductors": {"item_id": "3751700765", "tag": "semiconductors"}}, "authors": {"68667756": {"item_id": "3751700765", "author_id": "68667756", "name": "Technical Paper Link", "url": "https://semiengineering.com/author/technical-paper-link/"}}, "listen_duration_estimate": 75}, "2662660668": {"item_id": "2662660668", "resolved_id": "2662660668", "given_url": "https://semiengineering.com/process-control-for-next-generation-memories/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638409362", "time_read": "1638409361", "time_favorited": "0", "sort_id": 216, "resolved_title": "Process Control For Next-Generation Memories", "resolved_url": "https://semiengineering.com/process-control-for-next-generation-memories/", "excerpt": "The Internet of Things (IoT), Big Data and Artificial Intelligence (AI) are driving the need for higher speeds and more power-efficient computing. The industry is responding by bringing new memory technologies to the marketplace.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "668", "lang": "en", "time_to_read": 3, "top_image_url": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/07/Applied_NewMemBlog-figure1.jpg?fit=875%2C170&ssl=1", "tags": {"semiconductor-memory": {"item_id": "2662660668", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "2662660668", "tag": "semiconductors"}}, "authors": {"115632947": {"item_id": "2662660668", "author_id": "115632947", "name": "Niranjan Khasgiwale", "url": "https://semiengineering.com/author/naranjan-khasgiwale/"}}, "image": {"item_id": "2662660668", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/07/Applied_NewMemBlog-figure1.jpg?ssl=1", "width": "875", "height": "170"}, "images": {"1": {"item_id": "2662660668", "image_id": "1", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/07/Applied_NewMemBlog-figure1.jpg?ssl=1", "width": "875", "height": "170", "credit": "", "caption": ""}, "2": {"item_id": "2662660668", "image_id": "2", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/07/Applied_NewMemBlog-figure2.jpg?ssl=1", "width": "809", "height": "181", "credit": "", "caption": ""}}, "listen_duration_estimate": 259}, "2321586153": {"item_id": "2321586153", "resolved_id": "2321586153", "given_url": "https://semiengineering.com/process-corner-explosion/", "given_title": "Process Corner Explosion", "favorite": "0", "status": "1", "time_added": "1536840423", "time_updated": "1656167906", "time_read": "1537013562", "time_favorited": "0", "sort_id": 217, "resolved_title": "Process Corner Explosion", "resolved_url": "https://semiengineering.com/process-corner-explosion/", "excerpt": "The number of corners that need to be checked is exploding at 7nm and below, fueled by everything from temperature and voltage to changes in metal.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "2870", "lang": "en", "time_to_read": 13, "top_image_url": "https://i1.wp.com/semiengineering.com/wp-content/uploads/2018/09/cubes-677092_640.png?fit=640%2C360&ssl=1", "tags": {"chip-design": {"item_id": "2321586153", "tag": "chip-design"}, "semiconductors": {"item_id": "2321586153", "tag": "semiconductors"}}, "authors": {"68633819": {"item_id": "2321586153", "author_id": "68633819", "name": "Ann Steffora Mutschler", "url": "https://semiengineering.com/author/ann/"}}, "listen_duration_estimate": 1111}, "2313083689": {"item_id": "2313083689", "resolved_id": "2313083689", "given_url": "https://semiengineering.com/processing-in-memory/", "given_title": "Processing In Memory", "favorite": "0", "status": "1", "time_added": "1536144683", "time_updated": "1613770090", "time_read": "1536247698", "time_favorited": "0", "sort_id": 218, "resolved_title": "Processing In Memory", "resolved_url": "https://semiengineering.com/processing-in-memory/", "excerpt": "Adding processing directly into memory is getting a serious look, particularly for applications where the volume of data is so large that moving it back and forth between various memories and processors requires too much energy and time.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1642", "lang": "en", "time_to_read": 7, "top_image_url": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2018/09/Mythic-architecture.png?fit=1640%2C746&ssl=1", "tags": {"semiconductor-memory": {"item_id": "2313083689", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "2313083689", "tag": "semiconductors"}}, "authors": {"68575813": {"item_id": "2313083689", "author_id": "68575813", "name": "Ed Sperling", "url": "https://semiengineering.com/author/esperling/"}}, "image": {"item_id": "2313083689", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2018/09/Mythic-architecture.png?ssl=1", "width": "1640", "height": "746"}, "images": {"1": {"item_id": "2313083689", "image_id": "1", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2018/09/Mythic-architecture.png?ssl=1", "width": "1640", "height": "746", "credit": "", "caption": ""}}, "listen_duration_estimate": 636}, "3197532444": {"item_id": "3197532444", "resolved_id": "3197532444", "given_url": "https://semiengineering.com/re-architecting-serdes/", "given_title": "Re-Architecting SerDes", "favorite": "0", "status": "1", "time_added": "1607593772", "time_updated": "1613039250", "time_read": "1607594029", "time_favorited": "0", "sort_id": 219, "resolved_title": "Re-Architecting SerDes", "resolved_url": "https://semiengineering.com/re-architecting-serdes/", "excerpt": "Serializer/Deserializer (SerDes) circuits have been helping semiconductors move data around for years, but new process technologies are forcing it to adapt and change in unexpected ways.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2970", "lang": "en", "time_to_read": 14, "top_image_url": "https://semiengineering.com/wp-content/uploads/Fig03_datalink_Xilinx.png", "tags": {"semiconductors": {"item_id": "3197532444", "tag": "semiconductors"}}, "authors": {"68588417": {"item_id": "3197532444", "author_id": "68588417", "name": "Brian Bailey", "url": "https://semiengineering.com/author/brian/"}}, "image": {"item_id": "3197532444", "src": "https://i2.wp.com/semiengineering.com/wp-content/uploads/Fig01_analog_SerDes_Synopsys.png?resize=731%2C237&ssl=1", "width": "731", "height": "237"}, "images": {"1": {"item_id": "3197532444", "image_id": "1", "src": "https://i2.wp.com/semiengineering.com/wp-content/uploads/Fig01_analog_SerDes_Synopsys.png?resize=731%2C237&ssl=1", "width": "731", "height": "237", "credit": "", "caption": ""}, "2": {"item_id": "3197532444", "image_id": "2", "src": "https://i1.wp.com/semiengineering.com/wp-content/uploads/Fig02_mixed_SerDes_Synopsys.png?resize=731%2C247&ssl=1", "width": "731", "height": "247", "credit": "", "caption": ""}, "3": {"item_id": "3197532444", "image_id": "3", "src": "https://i2.wp.com/semiengineering.com/wp-content/uploads/Fig03_datalink_Xilinx.png?resize=977%2C304&ssl=1", "width": "977", "height": "304", "credit": "", "caption": ""}}, "listen_duration_estimate": 1150}, "3842900354": {"item_id": "3842900354", "resolved_id": "3842900354", "given_url": "https://semiengineering.com/rf-energy-harvesting-and-wireless-power-transfer-technologies-latest-technology-future-develop-opportunities/", "given_title": "RF Energy Harvesting and Wireless Power Transfer Technologies: Latest Techn", "favorite": "0", "status": "1", "time_added": "1681072591", "time_updated": "1681136801", "time_read": "1681136801", "time_favorited": "0", "sort_id": 220, "resolved_title": "RF Energy Harvesting and Wireless Power Transfer Technologies: Latest Technology & Future Develop Opportunities", "resolved_url": "https://semiengineering.com/rf-energy-harvesting-and-wireless-power-transfer-technologies-latest-technology-future-develop-opportunities/", "excerpt": "A new technical paper titled “RF Energy Harvesting and Wireless Power Transfer for Energy Autonomous Wireless Devices and RFIDs” was published by researchers at Institut Polytechnique de Paris, Universidade de Aveiro, The Hague, McGill University, University of Bordeaux, Polytechnique Montreal,", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "201", "lang": "en", "top_image_url": "https://semiengineering.com/wp-content/uploads/AdobeStock_320269289-03-09-22-scaled.jpeg", "tags": {"semiconductors": {"item_id": "3842900354", "tag": "semiconductors"}}, "authors": {"68667756": {"item_id": "3842900354", "author_id": "68667756", "name": "Technical Paper Link", "url": "https://semiengineering.com/author/technical-paper-link/"}}, "listen_duration_estimate": 78}, "3767129641": {"item_id": "3767129641", "resolved_id": "3767129641", "given_url": "https://semiengineering.com/safeguarding-srams-from-ip-theft/", "given_title": "Safeguarding SRAMs From IP Theft (Best Paper Award)", "favorite": "0", "status": "1", "time_added": "1671156906", "time_updated": "1671365883", "time_read": "1671365882", "time_favorited": "0", "sort_id": 221, "resolved_title": "Safeguarding SRAMs From IP Theft (Best Paper Award)", "resolved_url": "https://semiengineering.com/safeguarding-srams-from-ip-theft/", "excerpt": "A technical paper titled “Beware of Discarding Used SRAMs: Information is Stored Permanently” was published by researchers at Auburn University. The paper won “Best Paper Award” at the IEEE International Conference on Physical Assurance and Inspection of Electronics (PAINE) Oct.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "387", "lang": "en", "top_image_url": "https://semiengineering.com/wp-content/uploads/AdobeStock_383844937-scaled.jpeg", "tags": {"semiconductor-memory": {"item_id": "3767129641", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3767129641", "tag": "semiconductors"}}, "authors": {"68667756": {"item_id": "3767129641", "author_id": "68667756", "name": "Technical Paper Link", "url": "https://semiengineering.com/author/technical-paper-link/"}}, "listen_duration_estimate": 150}, "3109570776": {"item_id": "3109570776", "resolved_id": "3109570776", "given_url": "https://semiengineering.com/semiconductor-events/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1599948990", "time_updated": "1613039250", "time_read": "1604363394", "time_favorited": "0", "sort_id": 222, "resolved_title": "Upcoming Events › Events", "resolved_url": "https://semiengineering.com/semiconductor-events/", "excerpt": "This website uses cookies to improve your experience while you navigate through the website. The cookies that are categorized as necessary are stored on your browser as they are essential for the working of basic functionalities of the website.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "130", "lang": "en", "top_image_url": "https://i0.wp.com/semiengineering.com/wp-content/uploads/wafer-AdobeStock_416615365-06-21-scaled.jpeg?fit=2560%2C1280&ssl=1", "tags": {"semiconductors": {"item_id": "3109570776", "tag": "semiconductors"}}, "listen_duration_estimate": 50}, "3849023485": {"item_id": "3849023485", "resolved_id": "3849023485", "given_url": "https://semiengineering.com/state-of-the-art-and-future-directions-of-rowhammer-eth-zurich/", "given_title": "State of the Art And Future Directions of Rowhammer (ETH Zurich)", "favorite": "0", "status": "1", "time_added": "1681847967", "time_updated": "1681864928", "time_read": "1681864927", "time_favorited": "0", "sort_id": 223, "resolved_title": "State of the Art And Future Directions of Rowhammer (ETH Zurich)", "resolved_url": "https://semiengineering.com/state-of-the-art-and-future-directions-of-rowhammer-eth-zurich/", "excerpt": "A new technical paper titled “Fundamentally Understanding and Solving RowHammer” was published by researchers at ETH Zurich.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "329", "lang": "en", "top_image_url": "https://semiengineering.com/wp-content/uploads/AdobeStock_427648898-lock-scaled.jpeg", "tags": {"semiconductor-memory": {"item_id": "3849023485", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3849023485", "tag": "semiconductors"}}, "authors": {"68667756": {"item_id": "3849023485", "author_id": "68667756", "name": "Technical Paper Link", "url": "https://semiengineering.com/author/technical-paper-link/"}}, "listen_duration_estimate": 127}, "3283085118": {"item_id": "3283085118", "resolved_id": "3283085147", "given_url": "https://semiengineering.com/svt-six-stacked-vertical-transistors/", "given_title": "SVT: Six Stacked Vertical Transistors", "favorite": "0", "status": "1", "time_added": "1615983083", "time_updated": "1616073025", "time_read": "1616073025", "time_favorited": "0", "sort_id": 224, "resolved_title": "SVT (six stacked vertical transistors) SRAM cell architecture introduction: design and process challenges assessment", "resolved_url": "https://www.coventor.com/paper/svt-six-stacked-vertical-transistors-sram-cell-architecture-introduction-design-and-process-challenges-assessment/", "excerpt": "This paper presents a new design architecture for advanced logic SRAM cells using six vertical transistors (with carrier transport along the Z direction), stacked one on top of each other.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "140", "lang": "en", "top_image_url": "https://www.coventor.com/wp-content/uploads/2021/03/Figure-4-1.jpg", "tags": {"semiconductor-memory": {"item_id": "3283085118", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3283085118", "tag": "semiconductors"}}, "listen_duration_estimate": 54}, "3573026550": {"item_id": "3573026550", "resolved_id": "3573026550", "given_url": "https://semiengineering.com/technical/", "given_title": "Semiconductor Engineering - Technical", "favorite": "0", "status": "1", "time_added": "1647195620", "time_updated": "1647288358", "time_read": "1647288358", "time_favorited": "0", "sort_id": 225, "resolved_title": "Chip Industry's Technical Papers", "resolved_url": "https://semiengineering.com/technical/", "excerpt": "This website uses cookies to improve your experience while you navigate through the website. The cookies that are categorized as necessary are stored on your browser as they are essential for the working of basic functionalities of the website.", "is_article": "1", "is_index": "1", "has_video": "0", "has_image": "0", "word_count": "130", "lang": "en", "top_image_url": "https://semiengineering.com/wp-content/uploads/Blue-AdobeStock_137033829-12-20.jpeg", "tags": {"semiconductors": {"item_id": "3573026550", "tag": "semiconductors"}}, "listen_duration_estimate": 50}, "4008087315": {"item_id": "4008087315", "resolved_id": "4008087315", "given_url": "https://semiengineering.com/the-seven-pillars-of-ic-package-physical-design/", "given_title": "The Seven Pillars Of IC Package Physical Design", "favorite": "0", "status": "1", "time_added": "1707997172", "time_updated": "1708191388", "time_read": "1708191388", "time_favorited": "0", "sort_id": 226, "resolved_title": "The Seven Pillars Of IC Package Physical Design", "resolved_url": "https://semiengineering.com/the-seven-pillars-of-ic-package-physical-design/", "excerpt": "Today’s heterogeneously integrated semiconductor packages represent a breakthrough technology that enables dramatic increases in bandwidth and performance with reduced power and cost compared to what can be currently achieved in traditional monolithic SoC designs. Figure 1.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1777", "lang": "en", "time_to_read": 8, "top_image_url": "https://semiengineering.com/wp-content/uploads/Siemens_fig02_.png?fit=637%2C377&ssl=1", "tags": {"semiconductors": {"item_id": "4008087315", "tag": "semiconductors"}}, "authors": {"188026041": {"item_id": "4008087315", "author_id": "188026041", "name": "Keith Felton", "url": "https://semiengineering.com/author/keith-felton/"}}, "image": {"item_id": "4008087315", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Siemens_fig01_Intel_heterogeneou_int.png?resize=541%2C400&ssl=1", "width": "541", "height": "400"}, "images": {"1": {"item_id": "4008087315", "image_id": "1", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Siemens_fig01_Intel_heterogeneou_int.png?resize=541%2C400&ssl=1", "width": "541", "height": "400", "credit": "", "caption": ""}, "2": {"item_id": "4008087315", "image_id": "2", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Siemens_fig02_.png?resize=637%2C377&ssl=1", "width": "637", "height": "377", "credit": "", "caption": ""}, "3": {"item_id": "4008087315", "image_id": "3", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Siemens_fig03.png?resize=827%2C447&ssl=1", "width": "827", "height": "447", "credit": "", "caption": ""}, "4": {"item_id": "4008087315", "image_id": "4", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Siemens_fig04.png?resize=725%2C285&ssl=1", "width": "725", "height": "285", "credit": "", "caption": ""}, "5": {"item_id": "4008087315", "image_id": "5", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Siemens_fig05.png?resize=827%2C402&ssl=1", "width": "827", "height": "402", "credit": "", "caption": ""}}, "listen_duration_estimate": 688}, "3644176123": {"item_id": "3644176123", "resolved_id": "3644176123", "given_url": "https://semiengineering.com/thermal-management-challenges-and-requirements-of-3-types-of-microelectronic-devices/", "given_title": "Thermal Management Challenges and Requirements of 3 types of Microelectroni", "favorite": "0", "status": "1", "time_added": "1655759269", "time_updated": "1673814289", "time_read": "1655771555", "time_favorited": "0", "sort_id": 227, "resolved_title": "Thermal Management Challenges and Requirements of 3 types of Microelectronic Devices", "resolved_url": "https://semiengineering.com/thermal-management-challenges-and-requirements-of-3-types-of-microelectronic-devices/", "excerpt": "New technical paper titled “A Review on Transient Thermal Management of Electronic Devices” from researchers at Indian Institute of Technology Bombay.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "250", "lang": "en", "top_image_url": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2017/05/semi_fb_thumb.jpg?fit=250%2C250&ssl=1", "tags": {"chip-design": {"item_id": "3644176123", "tag": "chip-design"}, "semiconductors": {"item_id": "3644176123", "tag": "semiconductors"}}, "authors": {"68667756": {"item_id": "3644176123", "author_id": "68667756", "name": "Technical Paper Link", "url": "https://semiengineering.com/author/technical-paper-link/"}}, "listen_duration_estimate": 97}, "2645735684": {"item_id": "2645735684", "resolved_id": "2645735684", "given_url": "https://semiengineering.com/tops-memory-throughput-and-inference-efficiency/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638542561", "time_read": "1638542561", "time_favorited": "0", "sort_id": 228, "resolved_title": "TOPS, Memory, Throughput And Inference Efficiency", "resolved_url": "https://semiengineering.com/tops-memory-throughput-and-inference-efficiency/", "excerpt": "Dozens of companies have or are developing IP and chips for Neural Network Inference. Almost every AI company gives TOPS but little other information.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "909", "lang": "en", "time_to_read": 4, "top_image_url": "https://i1.wp.com/semiengineering.com/wp-content/uploads/2019/07/Flex-Logix_TOPS-Memory-Throughput-and-Inference-Efficiency-fig1.png?fit=2480%2C1182&ssl=1", "tags": {"semiconductors": {"item_id": "2645735684", "tag": "semiconductors"}}, "authors": {"78266721": {"item_id": "2645735684", "author_id": "78266721", "name": "Geoff Tate", "url": "https://semiengineering.com/author/geoff-tate/"}}, "image": {"item_id": "2645735684", "src": "https://i1.wp.com/semiengineering.com/wp-content/uploads/2019/07/Flex-Logix_TOPS-Memory-Throughput-and-Inference-Efficiency-table1.png?ssl=1", "width": "2274", "height": "758"}, "images": {"1": {"item_id": "2645735684", "image_id": "1", "src": "https://i1.wp.com/semiengineering.com/wp-content/uploads/2019/07/Flex-Logix_TOPS-Memory-Throughput-and-Inference-Efficiency-table1.png?ssl=1", "width": "2274", "height": "758", "credit": "", "caption": ""}, "2": {"item_id": "2645735684", "image_id": "2", "src": "https://i1.wp.com/semiengineering.com/wp-content/uploads/2019/07/Flex-Logix_TOPS-Memory-Throughput-and-Inference-Efficiency-table2.png?ssl=1", "width": "2230", "height": "734", "credit": "", "caption": ""}, "3": {"item_id": "2645735684", "image_id": "3", "src": "https://i2.wp.com/semiengineering.com/wp-content/uploads/2019/07/Flex-Logix_TOPS-Memory-Throughput-and-Inference-Efficiency-table3.png?ssl=1", "width": "2228", "height": "476", "credit": "", "caption": ""}, "4": {"item_id": "2645735684", "image_id": "4", "src": "https://i1.wp.com/semiengineering.com/wp-content/uploads/2019/07/Flex-Logix_TOPS-Memory-Throughput-and-Inference-Efficiency-fig1.png?ssl=1", "width": "2480", "height": "1182", "credit": "", "caption": ""}, "5": {"item_id": "2645735684", "image_id": "5", "src": "https://i1.wp.com/semiengineering.com/wp-content/uploads/2019/07/Flex-Logix_TOPS-Memory-Throughput-and-Inference-Efficiency-fig2.png?ssl=1", "width": "2438", "height": "1170", "credit": "", "caption": ""}, "6": {"item_id": "2645735684", "image_id": "6", "src": "https://i2.wp.com/semiengineering.com/wp-content/uploads/2019/07/Flex-Logix_TOPS-Memory-Throughput-and-Inference-Efficiency-fig3.png?ssl=1", "width": "2440", "height": "1182", "credit": "", "caption": ""}}, "listen_duration_estimate": 352}, "3831363120": {"item_id": "3831363120", "resolved_id": "3831363120", "given_url": "https://semiengineering.com/true-3d-is-much-tougher-than-2-5d/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1680571150", "time_updated": "1680659777", "time_read": "1680659777", "time_favorited": "0", "sort_id": 229, "resolved_title": "True 3D Is Much Tougher Than 2.5D", "resolved_url": "https://semiengineering.com/true-3d-is-much-tougher-than-2-5d/", "excerpt": "Creating real 3D designs is proving to be much more complex and difficult than 2.5D, requiring significant innovation in both technology and tools. While there has been much discussion about 3D designs, there are multiple interpretations about what 3D entails.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2373", "lang": "en", "time_to_read": 11, "top_image_url": "https://semiengineering.com/wp-content/uploads/Fig01_Cadence-1.png?fit=936%2C432&ssl=1", "tags": {"chip-design": {"item_id": "3831363120", "tag": "chip-design"}, "interconnects": {"item_id": "3831363120", "tag": "interconnects"}, "semiconductors": {"item_id": "3831363120", "tag": "semiconductors"}}, "authors": {"68588417": {"item_id": "3831363120", "author_id": "68588417", "name": "Brian Bailey", "url": "https://semiengineering.com/author/brian/"}}, "image": {"item_id": "3831363120", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Fig01_Cadence-1.png?resize=936%2C432&ssl=1", "width": "936", "height": "432"}, "images": {"1": {"item_id": "3831363120", "image_id": "1", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Fig01_Cadence-1.png?resize=936%2C432&ssl=1", "width": "936", "height": "432", "credit": "", "caption": ""}}, "listen_duration_estimate": 919}, "2481703399": {"item_id": "2481703399", "resolved_id": "2481703399", "given_url": "https://semiengineering.com/use-inference-benchmarks-similar-to-your-application/", "given_title": "Use Inference Benchmarks Similar To Your Application", "favorite": "1", "status": "1", "time_added": "1549544303", "time_updated": "1613039250", "time_read": "1549558596", "time_favorited": "1549558594", "sort_id": 230, "resolved_title": "Use Inference Benchmarks Similar To Your Application", "resolved_url": "https://semiengineering.com/use-inference-benchmarks-similar-to-your-application/", "excerpt": "If an Inference IP supplier or Inference Accelerator Chip supplier offers a benchmark, it is probably ResNet-50. As a result, it might seem logical to use ResNet-50 to compare inference offerings.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "731", "lang": "en", "time_to_read": 3, "top_image_url": "https://semiengineering.com/wp-content/uploads/2017/07/semiengineering-thumbnail.jpg", "tags": {"semiconductors": {"item_id": "2481703399", "tag": "semiconductors"}}, "authors": {"78266721": {"item_id": "2481703399", "author_id": "78266721", "name": "Geoff Tate", "url": "https://semiengineering.com/author/geoff-tate/"}}, "listen_duration_estimate": 283}, "2667227591": {"item_id": "2667227591", "resolved_id": "2667227591", "given_url": "https://semiengineering.com/using-memory-differently-to-boost-speed/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638561298", "time_read": "1638561297", "time_favorited": "0", "sort_id": 231, "resolved_title": "Using Memory Differently To Boost Speed", "resolved_url": "https://semiengineering.com/using-memory-differently-to-boost-speed/", "excerpt": "Boosting memory performance to handle a rising flood of data is driving chipmakers to explore new memory types and different ways of using existing memory, but it also is creating some complex new challenges.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "2291", "lang": "en", "time_to_read": 10, "top_image_url": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/06/iStock-513307992-blue-mascot.jpg?fit=1394%2C753&ssl=1", "tags": {"semiconductor-memory": {"item_id": "2667227591", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "2667227591", "tag": "semiconductors"}}, "authors": {"68575813": {"item_id": "2667227591", "author_id": "68575813", "name": "Ed Sperling", "url": "https://semiengineering.com/author/esperling/"}}, "listen_duration_estimate": 887}, "2747054446": {"item_id": "2747054446", "resolved_id": "2747054446", "given_url": "https://semiengineering.com/using-multiple-inferencing-chips-in-neural-networks/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638561314", "time_read": "1638561314", "time_favorited": "0", "sort_id": 232, "resolved_title": "Using Multiple Inferencing Chips In Neural Networks", "resolved_url": "https://semiengineering.com/using-multiple-inferencing-chips-in-neural-networks/", "excerpt": "This website uses cookies to improve your experience while you navigate through the website. The cookies that are categorized as necessary are stored on your browser as they are essential for the working of basic functionalities of the website.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "130", "lang": "en", "top_image_url": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/10/Screen-Shot-2019-10-04-at-8.45.55-AM.png?fit=736%2C452&ssl=1", "tags": {"semiconductors": {"item_id": "2747054446", "tag": "semiconductors"}}, "authors": {"68575813": {"item_id": "2747054446", "author_id": "68575813", "name": "Ed Sperling", "url": "https://semiengineering.com/author/esperling/"}}, "listen_duration_estimate": 50}, "3123727967": {"item_id": "3123727967", "resolved_id": "3123727967", "given_url": "https://semiengineering.com/verification-of-multi-cycle-paths-and-false-paths/", "given_title": "Verification Of Multi-Cycle Paths And False Paths", "favorite": "0", "status": "1", "time_added": "1601155395", "time_updated": "1656167906", "time_read": "1604362038", "time_favorited": "0", "sort_id": 233, "resolved_title": "Verification Of Multi-Cycle Paths And False Paths", "resolved_url": "https://semiengineering.com/verification-of-multi-cycle-paths-and-false-paths/", "excerpt": "All chip designers know that they must take special care to avoid metastability problems when they have multiple, asynchronous clock domains. In contrast, a design in which all clocks are synchronous may appear simple.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "795", "lang": "en", "time_to_read": 4, "top_image_url": "https://i1.wp.com/semiengineering.com/wp-content/uploads/Synopsys_multi-cycle-and-false-paths-verif-fig1.png?fit=807%2C290&ssl=1", "tags": {"chip-design": {"item_id": "3123727967", "tag": "chip-design"}, "semiconductors": {"item_id": "3123727967", "tag": "semiconductors"}}, "authors": {"140513469": {"item_id": "3123727967", "author_id": "140513469", "name": "Joe Mallett", "url": "https://semiengineering.com/author/joe-mallett/"}}, "image": {"item_id": "3123727967", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Synopsys_multi-cycle-and-false-paths-verif-fig1.png?ssl=1", "width": "807", "height": "290"}, "images": {"1": {"item_id": "3123727967", "image_id": "1", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Synopsys_multi-cycle-and-false-paths-verif-fig1.png?ssl=1", "width": "807", "height": "290", "credit": "", "caption": ""}, "2": {"item_id": "3123727967", "image_id": "2", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Synopsys_multi-cycle-and-false-paths-verif-fig2.png?ssl=1", "width": "1457", "height": "439", "credit": "", "caption": ""}}, "listen_duration_estimate": 308}, "3197532366": {"item_id": "3197532366", "resolved_id": "3197532366", "given_url": "https://semiengineering.com/what-designers-need-to-know-about-error-correction-code-ecc-in-ddr-memories/", "given_title": "What Designers Need to Know About Error Correction Code (ECC) In DDR Memori", "favorite": "0", "status": "1", "time_added": "1607593765", "time_updated": "1613770090", "time_read": "1607593960", "time_favorited": "0", "sort_id": 234, "resolved_title": "What Designers Need to Know About Error Correction Code (ECC) In DDR Memories", "resolved_url": "https://semiengineering.com/what-designers-need-to-know-about-error-correction-code-ecc-in-ddr-memories/", "excerpt": "As with any electronic system, errors in the memory subsystem are possible due to design failures/defects or electrical noise in any one of the components.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "1315", "lang": "en", "time_to_read": 6, "top_image_url": "https://i2.wp.com/semiengineering.com/wp-content/uploads/Synopsys_DDR-ECC-fig1-side-band-ECC.png?fit=623%2C404&ssl=1", "tags": {"error-correction": {"item_id": "3197532366", "tag": "error-correction"}, "semiconductor-memory": {"item_id": "3197532366", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3197532366", "tag": "semiconductors"}}, "authors": {"112324207": {"item_id": "3197532366", "author_id": "112324207", "name": "Vadhiraj Sankaranarayanan", "url": "https://semiengineering.com/author/vadhiraj-sankaranarayanan/"}}, "listen_duration_estimate": 509}, "3374564765": {"item_id": "3374564765", "resolved_id": "3374564765", "given_url": "https://semiengineering.com/what-does-it-take-to-build-a-successful-multi-chip-module-factory/", "given_title": "What Does It Take To Build A Successful Multi-Chip Module Factory?", "favorite": "0", "status": "1", "time_added": "1625561701", "time_updated": "1625649642", "time_read": "1625649641", "time_favorited": "0", "sort_id": 235, "resolved_title": "What Does It Take To Build A Successful Multi-Chip Module Factory?", "resolved_url": "https://semiengineering.com/what-does-it-take-to-build-a-successful-multi-chip-module-factory/", "excerpt": "When it comes to multi-chip module (MCM) manufacturing, fan-out wafer-level and fan-out panel-level packaging have received a lot of coverage recently.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "676", "lang": "en", "time_to_read": 3, "top_image_url": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Onto_building-MCM-factory-yield-analytics-fig1.png?fit=624%2C334&ssl=1", "tags": {"semiconductors": {"item_id": "3374564765", "tag": "semiconductors"}}, "authors": {"153250579": {"item_id": "3374564765", "author_id": "153250579", "name": "Mike McIntyre", "url": "https://semiengineering.com/author/mike-mcintyre/"}}, "listen_duration_estimate": 262}, "3026791262": {"item_id": "3026791262", "resolved_id": "3026791262", "given_url": "https://semiengineering.com/whats-after-pam-4/", "given_title": "What’s After PAM-4?", "favorite": "0", "status": "1", "time_added": "1592914342", "time_updated": "1613039250", "time_read": "1593020641", "time_favorited": "0", "sort_id": 236, "resolved_title": "What’s After PAM-4?", "resolved_url": "https://semiengineering.com/whats-after-pam-4/", "excerpt": "The future of high-speed physical signaling is uncertain. While PAM-4 remains one of the key standards today, there is widespread debate about whether PAM-8 will succeed it.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "2126", "lang": "en", "time_to_read": 10, "top_image_url": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2020/06/hssignaling2-fig2.png?fit=377%2C331&ssl=1", "tags": {"semiconductors": {"item_id": "3026791262", "tag": "semiconductors"}}, "authors": {"129568072": {"item_id": "3026791262", "author_id": "129568072", "name": "Bryon Moyer", "url": "https://semiengineering.com/author/bryon-moyer/"}}, "listen_duration_estimate": 823}, "3728169657": {"item_id": "3728169657", "resolved_id": "3728169657", "given_url": "https://semiengineering.com/whats-different-about-next-gen-transistors/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1666371306", "time_updated": "1666390024", "time_read": "1666390023", "time_favorited": "0", "sort_id": 237, "resolved_title": "What’s Different About Next-Gen Transistors", "resolved_url": "https://semiengineering.com/whats-different-about-next-gen-transistors/", "excerpt": "After nearly a decade and five major nodes, along with a slew of half-nodes, the semiconductor manufacturing industry will begin transitioning from finFETs to gate-all-around stacked nanosheet transistor architectures at the 3nm technology node.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1578", "lang": "en", "time_to_read": 7, "top_image_url": "https://semiengineering.com/wp-content/uploads/Fig01_Zhao_nanosheet_transistors.jpg?fit=564%2C282&ssl=1", "tags": {"semiconductors": {"item_id": "3728169657", "tag": "semiconductors"}}, "authors": {"68756180": {"item_id": "3728169657", "author_id": "68756180", "name": "Katherine Derbyshire", "url": "https://semiengineering.com/author/katherine/"}}, "image": {"item_id": "3728169657", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Fig02_IBM_Res_etchprofile.png?resize=776%2C420&ssl=1", "width": "776", "height": "420"}, "images": {"1": {"item_id": "3728169657", "image_id": "1", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Fig02_IBM_Res_etchprofile.png?resize=776%2C420&ssl=1", "width": "776", "height": "420", "credit": "", "caption": ""}, "2": {"item_id": "3728169657", "image_id": "2", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Fig03_IBM_Critical_etching_steps.jpg?resize=936%2C436&ssl=1", "width": "936", "height": "436", "credit": "", "caption": ""}}, "listen_duration_estimate": 611}, "2761332171": {"item_id": "2761332171", "resolved_id": "2761332171", "given_url": "https://semiengineering.com/whats-the-best-advanced-packaging-option/", "given_title": "What’s The Best Advanced Packaging Option?", "favorite": "0", "status": "1", "time_added": "1572534381", "time_updated": "1613039250", "time_read": "1572551963", "time_favorited": "0", "sort_id": 238, "resolved_title": "What’s The Best Advanced Packaging Option?", "resolved_url": "https://semiengineering.com/whats-the-best-advanced-packaging-option/", "excerpt": "As traditional chip designs become more unwieldy and expensive at each node, many IC vendors are exploring or pursuing alternative approaches using advanced packaging. The problem is there are too many advanced packaging options on the table already, and the list continues to grow.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2802", "lang": "en", "time_to_read": 13, "top_image_url": "https://i2.wp.com/semiengineering.com/wp-content/uploads/2019/10/packaging2.png?fit=779%2C299&ssl=1", "tags": {"semiconductors": {"item_id": "2761332171", "tag": "semiconductors"}}, "authors": {"68454693": {"item_id": "2761332171", "author_id": "68454693", "name": "Mark LaPedus", "url": "https://semiengineering.com/author/mark-lapedus/"}}, "image": {"item_id": "2761332171", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/10/packaging1.png?ssl=1", "width": "1470", "height": "644"}, "images": {"1": {"item_id": "2761332171", "image_id": "1", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2019/10/packaging1.png?ssl=1", "width": "1470", "height": "644", "credit": "", "caption": ""}, "2": {"item_id": "2761332171", "image_id": "2", "src": "https://i2.wp.com/semiengineering.com/wp-content/uploads/2019/10/packaging2.png?ssl=1", "width": "779", "height": "299", "credit": "", "caption": ""}}, "listen_duration_estimate": 1085}, "3139551165": {"item_id": "3139551165", "resolved_id": "3139551165", "given_url": "https://semiengineering.com/whats-wat-an-overview-of-wat-pcm-data/", "given_title": "What’s WAT? An Overview Of WAT/PCM Data?", "favorite": "0", "status": "1", "time_added": "1602511949", "time_updated": "1613039250", "time_read": "1604361188", "time_favorited": "0", "sort_id": 239, "resolved_title": "What’s WAT? An Overview Of WAT/PCM Data", "resolved_url": "https://semiengineering.com/whats-wat-an-overview-of-wat-pcm-data/", "excerpt": "Wafer acceptance testing (WAT) also known as process control monitoring (PCM) data is data generated by the fab at the end of manufacturing and generally made available to the fabless customer for every wafer.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "162", "lang": "en", "top_image_url": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2017/05/semi_fb_thumb.jpg?fit=250%2C250&ssl=1", "tags": {"semiconductors": {"item_id": "3139551165", "tag": "semiconductors"}, "testing": {"item_id": "3139551165", "tag": "testing"}}, "authors": {"139650273": {"item_id": "3139551165", "author_id": "139650273", "name": "yieldHUB", "url": "https://semiengineering.com/author/yieldhub/"}}, "listen_duration_estimate": 63}, "2384909997": {"item_id": "2384909997", "resolved_id": "2384909997", "given_url": "https://semiengineering.com/why-chips-die/", "given_title": "https://semiengineering.com/why-chips-die/", "favorite": "1", "status": "1", "time_added": "1543178556", "time_updated": "1613039250", "time_read": "1543275391", "time_favorited": "1543275331", "sort_id": 240, "resolved_title": "Why Chips Die", "resolved_url": "https://semiengineering.com/why-chips-die/", "excerpt": "Semiconductor devices contain hundreds of millions of transistors operating at extreme temperatures and in hostile environments, so it should come as no surprise that many of these devices fail to operate as expected or have a finite lifetime.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2160", "lang": "en", "time_to_read": 10, "top_image_url": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2018/11/whychipsdie2.png?fit=974%2C679&ssl=1", "tags": {"semiconductors": {"item_id": "2384909997", "tag": "semiconductors"}}, "authors": {"68588417": {"item_id": "2384909997", "author_id": "68588417", "name": "Brian Bailey", "url": "https://semiengineering.com/author/brian/"}}, "image": {"item_id": "2384909997", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2018/11/respinsources.png?ssl=1", "width": "1712", "height": "700"}, "images": {"1": {"item_id": "2384909997", "image_id": "1", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2018/11/respinsources.png?ssl=1", "width": "1712", "height": "700", "credit": "", "caption": ""}, "2": {"item_id": "2384909997", "image_id": "2", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2018/11/whychipsdie2.png?ssl=1", "width": "974", "height": "679", "credit": "", "caption": ""}}, "listen_duration_estimate": 836}, "3141565784": {"item_id": "3141565784", "resolved_id": "3141565784", "given_url": "https://semiengineering.com/why-data-format-slows-chip-manufacturing-progress/", "given_title": "Why Data Format Slows Chip Manufacturing Progress", "favorite": "0", "status": "1", "time_added": "1602669719", "time_updated": "1613039250", "time_read": "1604367517", "time_favorited": "0", "sort_id": 241, "resolved_title": "Why Data Format Slows Chip Manufacturing Progress", "resolved_url": "https://semiengineering.com/why-data-format-slows-chip-manufacturing-progress/", "excerpt": "The Standard Test Data Format (STDF), a workhorse data format used to pull test results data from automated test equipment, is running out of steam after 35 years. It is unable to keep up with the explosive increase in data generated by more sensors in various semiconductor manufacturing processes.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "1920", "lang": "en", "time_to_read": 9, "top_image_url": "https://semiengineering.com/wp-content/uploads/2019/09/data-analytics-iStock-1160520890-July19.jpg", "tags": {"semiconductors": {"item_id": "3141565784", "tag": "semiconductors"}, "testing": {"item_id": "3141565784", "tag": "testing"}}, "authors": {"94416241": {"item_id": "3141565784", "author_id": "94416241", "name": "Susan Rambo", "url": "https://semiengineering.com/author/susan-rambo/"}}, "listen_duration_estimate": 743}, "3840817734": {"item_id": "3840817734", "resolved_id": "3840817734", "given_url": "https://semiwiki.com/artificial-intelligence/326727-interconnect-under-the-spotlight-as-core-counts-accelerate/", "given_title": "Interconnect Under the Spotlight as Core Counts Accelerate - SemiWiki", "favorite": "0", "status": "1", "time_added": "1680791920", "time_updated": "1680810068", "time_read": "1680810068", "time_favorited": "0", "sort_id": 242, "resolved_title": "Interconnect Under the Spotlight as Core Counts Accelerate", "resolved_url": "https://semiwiki.com/artificial-intelligence/326727-interconnect-under-the-spotlight-as-core-counts-accelerate/", "excerpt": "In the march to more capable, faster, smaller, and lower power systems, Moore’s Law gave software a free ride for over 30 years or so purely on semiconductor process evolution.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "740", "lang": "en", "time_to_read": 3, "top_image_url": "https://semiwiki.com/wp-content/uploads/2023/03/Core-counts-min.png", "tags": {"cpus": {"item_id": "3840817734", "tag": "cpus"}, "interconnects": {"item_id": "3840817734", "tag": "interconnects"}, "semiconductors": {"item_id": "3840817734", "tag": "semiconductors"}}, "authors": {"112109671": {"item_id": "3840817734", "author_id": "112109671", "name": "Bernard Murphy", "url": "https://semiwiki.com/author/bernard-murphy/"}}, "image": {"item_id": "3840817734", "src": "https://semiwiki.com/wp-content/uploads/2023/03/Core-counts-min.png", "width": "936", "height": "554"}, "images": {"1": {"item_id": "3840817734", "image_id": "1", "src": "https://semiwiki.com/wp-content/uploads/2023/03/Core-counts-min.png", "width": "936", "height": "554", "credit": "", "caption": ""}}, "listen_duration_estimate": 286}, "3096048353": {"item_id": "3096048353", "resolved_id": "3096048353", "given_url": "https://semiwiki.com/eda/289515-cdc-on-netlists-why-and-how/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1598784316", "time_updated": "1613039250", "time_read": "1607568332", "time_favorited": "0", "sort_id": 243, "resolved_title": "Netlist CDC. Why You Need it and How You do it.", "resolved_url": "https://semiwiki.com/eda/289515-cdc-on-netlists-why-and-how/", "excerpt": "The most obvious question here is “why do I need netlist CDC?” A lot of what you’re looking for in CDC analysis is really complex behaviors, like handshakes between different clock domains, correct gray coding in synchronizing FIFOs, eliminating quasi-static signals and the like.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "620", "lang": "en", "time_to_read": 3, "top_image_url": "https://semiwiki.com/wp-content/uploads/2020/08/netlist-cdc-min-1024x612.png", "tags": {"semiconductors": {"item_id": "3096048353", "tag": "semiconductors"}}, "authors": {"112109671": {"item_id": "3096048353", "author_id": "112109671", "name": "Bernard Murphy", "url": "https://semiwiki.com/author/bernard-murphy/"}}, "image": {"item_id": "3096048353", "src": "https://semiwiki.com/wp-content/uploads/2020/08/netlist-cdc-min.png", "width": "1071", "height": "640"}, "images": {"1": {"item_id": "3096048353", "image_id": "1", "src": "https://semiwiki.com/wp-content/uploads/2020/08/netlist-cdc-min.png", "width": "1071", "height": "640", "credit": "", "caption": ""}}, "listen_duration_estimate": 240}, "3095939984": {"item_id": "3095939984", "resolved_id": "3095939984", "given_url": "https://semiwiki.com/eda/289691-quick-error-detection-innovation-in-verification/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1598784273", "time_updated": "1613039250", "time_read": "1607568310", "time_favorited": "0", "sort_id": 244, "resolved_title": "Quick Error Detection. Innovation in Verification", "resolved_url": "https://semiwiki.com/eda/289691-quick-error-detection-innovation-in-verification/", "excerpt": "Can we detect bugs in post- and pre-silicon testing where we can drastically reduce latency between root-cause and effect? Quick error detection can. Paul Cunningham (GM, Verification at Cadence), Jim Hogan and I continue our series on novel research ideas. Feel free to comment.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "921", "lang": "en", "time_to_read": 4, "top_image_url": "https://semiwiki.com/wp-content/uploads/2020/08/innovation-min.jpeg", "tags": {"semiconductors": {"item_id": "3095939984", "tag": "semiconductors"}}, "authors": {"112109671": {"item_id": "3095939984", "author_id": "112109671", "name": "Bernard Murphy", "url": "https://semiwiki.com/author/bernard-murphy/"}}, "image": {"item_id": "3095939984", "src": "https://semiwiki.com/wp-content/uploads/2020/08/innovation-min.jpeg", "width": "224", "height": "160"}, "images": {"1": {"item_id": "3095939984", "image_id": "1", "src": "https://semiwiki.com/wp-content/uploads/2020/08/innovation-min.jpeg", "width": "224", "height": "160", "credit": "", "caption": ""}}, "listen_duration_estimate": 357}, "2886684841": {"item_id": "2886684841", "resolved_id": "2886684841", "given_url": "https://semiwiki.com/eda/ansys-inc/282402-de-risking-high-speed-rf-designs-from-electromagnetic-crosstalk-issue/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1581863023", "time_updated": "1613039250", "time_read": "1582142443", "time_favorited": "0", "sort_id": 245, "resolved_title": "De-Risking High-Speed RF Designs from Electromagnetic Crosstalk Issue", "resolved_url": "https://semiwiki.com/eda/ansys-inc/282402-de-risking-high-speed-rf-designs-from-electromagnetic-crosstalk-issue/", "excerpt": "At DesignCon 2020, ANSYS sponsored a series of very high-quality presentations.  Some focused on advanced methods and new technology exploration and some provided head-on, practical and actionable capabilities to improve advanced designs.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "604", "lang": "en", "time_to_read": 3, "top_image_url": "https://semiwiki.com/wp-content/uploads/2020/02/Picture3-1.png", "tags": {"semiconductors": {"item_id": "2886684841", "tag": "semiconductors"}}, "authors": {"127877582": {"item_id": "2886684841", "author_id": "127877582", "name": "Mike Gianfagna", "url": "https://semiwiki.com/author/mike-gianfagna/"}}, "image": {"item_id": "2886684841", "src": "https://semiwiki.com/wp-content/uploads/2020/02/Picture1-3.png", "width": "1020", "height": "408"}, "images": {"1": {"item_id": "2886684841", "image_id": "1", "src": "https://semiwiki.com/wp-content/uploads/2020/02/Picture1-3.png", "width": "1020", "height": "408", "credit": "", "caption": ""}, "2": {"item_id": "2886684841", "image_id": "2", "src": "https://semiwiki.com/wp-content/uploads/2020/02/Picture2-3.png", "width": "977", "height": "510", "credit": "", "caption": ""}, "3": {"item_id": "2886684841", "image_id": "3", "src": "https://semiwiki.com/wp-content/uploads/2020/02/Picture3-1.png", "width": "1020", "height": "435", "credit": "", "caption": ""}, "4": {"item_id": "2886684841", "image_id": "4", "src": "https://semiwiki.com/wp-content/uploads/2020/02/Picture4-2.png", "width": "974", "height": "470", "credit": "", "caption": ""}}, "listen_duration_estimate": 234}, "3096047635": {"item_id": "3096047635", "resolved_id": "3096047635", "given_url": "https://semiwiki.com/eda/synopsys/290067-making-full-memory-ip-robust-during-design/", "given_title": "", "favorite": "1", "status": "1", "time_added": "1598784220", "time_updated": "1656167906", "time_read": "1604369150", "time_favorited": "1598797043", "sort_id": 246, "resolved_title": "Making Full Memory IP Robust During Design", "resolved_url": "https://semiwiki.com/eda/synopsys/290067-making-full-memory-ip-robust-during-design/", "excerpt": "Looking at a typical SoC design today it’s likely to contain a massive amount of memory IP, like: RAM, ROM, register files.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "818", "lang": "en", "time_to_read": 4, "top_image_url": "https://semiwiki.com/wp-content/uploads/2020/08/64Mb-SRAM-example-min.jpg", "tags": {"chip-design": {"item_id": "3096047635", "tag": "chip-design"}, "semiconductor-memory": {"item_id": "3096047635", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3096047635", "tag": "semiconductors"}}, "authors": {"112398984": {"item_id": "3096047635", "author_id": "112398984", "name": "Daniel Payne", "url": "https://semiwiki.com/author/daniel-payne/"}}, "image": {"item_id": "3096047635", "src": "https://semiwiki.com/wp-content/uploads/2020/08/64Mb-SRAM-example-min.jpg", "width": "1000", "height": "464"}, "images": {"1": {"item_id": "3096047635", "image_id": "1", "src": "https://semiwiki.com/wp-content/uploads/2020/08/64Mb-SRAM-example-min.jpg", "width": "1000", "height": "464", "credit": "", "caption": ""}, "2": {"item_id": "3096047635", "image_id": "2", "src": "https://semiwiki.com/wp-content/uploads/2020/08/Vdiff-min.jpg", "width": "1000", "height": "313", "credit": "", "caption": ""}, "3": {"item_id": "3096047635", "image_id": "3", "src": "https://semiwiki.com/wp-content/uploads/2020/08/non-gaussian-min.jpg", "width": "1000", "height": "397", "credit": "", "caption": ""}, "4": {"item_id": "3096047635", "image_id": "4", "src": "https://semiwiki.com/wp-content/uploads/2020/08/Vdiff-vs-MC-runs-min-1.jpg", "width": "950", "height": "328", "credit": "", "caption": ""}, "5": {"item_id": "3096047635", "image_id": "5", "src": "https://semiwiki.com/wp-content/uploads/2020/08/Sigma-Amplificaiton-min.jpg", "width": "700", "height": "612", "credit": "", "caption": ""}, "6": {"item_id": "3096047635", "image_id": "6", "src": "https://semiwiki.com/wp-content/uploads/2020/08/Sigma-vs-sample-size-min.jpg", "width": "800", "height": "679", "credit": "", "caption": ""}, "7": {"item_id": "3096047635", "image_id": "7", "src": "https://semiwiki.com/wp-content/uploads/2020/08/HSPICE-GUI-min.jpg", "width": "850", "height": "396", "credit": "", "caption": ""}, "8": {"item_id": "3096047635", "image_id": "8", "src": "https://semiwiki.com/wp-content/uploads/2020/08/Vdiff-vs-Sigma-Amplificaiton-min.jpg", "width": "850", "height": "411", "credit": "", "caption": ""}, "9": {"item_id": "3096047635", "image_id": "9", "src": "https://semiwiki.com/wp-content/uploads/2020/08/comparision-table-min.jpg", "width": "900", "height": "313", "credit": "", "caption": ""}, "10": {"item_id": "3096047635", "image_id": "10", "src": "https://semiwiki.com/wp-content/uploads/2020/08/correlation-min-1.jpg", "width": "950", "height": "759", "credit": "", "caption": ""}}, "listen_duration_estimate": 317}, "4004773562": {"item_id": "4004773562", "resolved_id": "4004773562", "given_url": "https://semiwiki.com/lithography/341439-application-specific-lithography-avoiding-stochastic-defects-and-image-imbalance-in-6-track-cells/", "given_title": "Application Specific Lithography: Avoiding Stochastic Defects and Image Imb", "favorite": "0", "status": "1", "time_added": "1707581576", "time_updated": "1707628204", "time_read": "1707628204", "time_favorited": "0", "sort_id": 247, "resolved_title": "Application Specific Lithography: Avoiding Stochastic Defects and Image Imbalance in 6-Track Cells", "resolved_url": "https://semiwiki.com/lithography/341439-application-specific-lithography-avoiding-stochastic-defects-and-image-imbalance-in-6-track-cells/", "excerpt": "The discussion of any particular lithographic application often refers to imaging a single pitch, e.g., 30 nm pitch for a 5nm-family track metal scenario. However, it is always necessary to confirm the selected patterning techniques on the actual use case.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "554", "lang": "en", "time_to_read": 3, "top_image_url": "https://semiwiki.com/wp-content/uploads/2024/01/Application-Specific-Lithography-1200x776.png", "tags": {"lithography": {"item_id": "4004773562", "tag": "lithography"}, "semiconductors": {"item_id": "4004773562", "tag": "semiconductors"}}, "authors": {"129711138": {"item_id": "4004773562", "author_id": "129711138", "name": "Fred Chen", "url": "https://semiwiki.com/author/fred-chen/"}}, "image": {"item_id": "4004773562", "src": "https://semiwiki.com/wp-content/uploads/2024/02/30-nm-pitch-6-track-SAQP-956x1200.png", "width": "525", "height": "659"}, "images": {"1": {"item_id": "4004773562", "image_id": "1", "src": "https://semiwiki.com/wp-content/uploads/2024/02/30-nm-pitch-6-track-SAQP-956x1200.png", "width": "525", "height": "659", "credit": "", "caption": ""}}, "listen_duration_estimate": 214}, "2996627566": {"item_id": "2996627566", "resolved_id": "2996627566", "given_url": "https://semiwiki.com/semiconductor-manufacturers/tsmc/285856-effect-of-design-on-transistor-density/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1656167906", "time_read": "1638561378", "time_favorited": "0", "sort_id": 248, "resolved_title": "Effect of Design on Transistor Density", "resolved_url": "https://semiwiki.com/semiconductor-manufacturers/tsmc/285856-effect-of-design-on-transistor-density/", "excerpt": "I have written a lot of articles looking at leading edge processes and comparing the process density. One comment I often get are that the process density numbers I present do not correlate with the actual transistor density on released products.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "987", "lang": "en", "time_to_read": 4, "top_image_url": "https://semiwiki.com/wp-content/uploads/2020/05/TSMC-N7-Density-Analysis-SemiWiki-1024x576.jpg", "tags": {"chip-design": {"item_id": "2996627566", "tag": "chip-design"}, "semiconductors": {"item_id": "2996627566", "tag": "semiconductors"}}, "authors": {"113174812": {"item_id": "2996627566", "author_id": "113174812", "name": "Scotten Jones", "url": "https://semiwiki.com/author/scotten-jones/"}}, "image": {"item_id": "2996627566", "src": "https://semiwiki.com/wp-content/uploads/2020/05/Design-Density-Slide.jpg", "width": "1280", "height": "720"}, "images": {"1": {"item_id": "2996627566", "image_id": "1", "src": "https://semiwiki.com/wp-content/uploads/2020/05/Design-Density-Slide.jpg", "width": "1280", "height": "720", "credit": "", "caption": ""}}, "listen_duration_estimate": 382}, "3096047858": {"item_id": "3096047858", "resolved_id": "3096047858", "given_url": "https://semiwiki.com/semiconductor-services/290148-techniques-to-reduce-timing-violations-using-clock-tree-optimizations-in-synopsys-icc2/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1598784250", "time_updated": "1656167906", "time_read": "1604369152", "time_favorited": "0", "sort_id": 249, "resolved_title": "Techniques to Reduce Timing Violations using Clock Tree Optimizations in Synopsys IC Compiler II", "resolved_url": "https://semiwiki.com/semiconductor-services/290148-techniques-to-reduce-timing-violations-using-clock-tree-optimizations-in-synopsys-icc2/", "excerpt": "The semiconductor industry growth is increasing exponentially with high speed circuits, low power design requirements because of updated and new technology like IOT, Networking chips, AI, Robotics etc.", "is_article": "1", "is_index": "0", "has_video": "1", "has_image": "1", "word_count": "2350", "lang": "en", "time_to_read": 11, "top_image_url": "https://semiwiki.com/wp-content/uploads/2020/08/eInfochips-clock-flow.jpg", "tags": {"chip-design": {"item_id": "3096047858", "tag": "chip-design"}, "semiconductors": {"item_id": "3096047858", "tag": "semiconductors"}}, "authors": {"139250270": {"item_id": "3096047858", "author_id": "139250270", "name": "eInfochips", "url": "https://semiwiki.com/author/komal-chauhan/"}}, "image": {"item_id": "3096047858", "src": "https://semiwiki.com/wp-content/uploads/2020/08/eInfochips-Mesh-Tree-Structure.jpg", "width": "602", "height": "247"}, "images": {"1": {"item_id": "3096047858", "image_id": "1", "src": "https://semiwiki.com/wp-content/uploads/2020/08/eInfochips-Mesh-Tree-Structure.jpg", "width": "602", "height": "247", "credit": "", "caption": ""}}, "videos": {"1": {"item_id": "3096047858", "video_id": "1", "src": "https://www.youtube.com/embed/87DYxC8kPxs?feature=oembed", "width": "525", "height": "295", "type": "1", "vid": "87DYxC8kPxs", "length": "0"}}, "listen_duration_estimate": 910}, "3832918031": {"item_id": "3832918031", "resolved_id": "3832918031", "given_url": "https://skywater-pdk.readthedocs.io/en/main/rules/assumptions.html", "given_title": "Criteria & Assumptions — SkyWater SKY130 PDK 0.0.0-356-g49d3c73 documentati", "favorite": "0", "status": "1", "time_added": "1692115597", "time_updated": "1692452179", "time_read": "1692452179", "time_favorited": "0", "sort_id": 250, "resolved_title": "Criteria & Assumptions — SkyWater SKY130 PDK 0.0.0-356-g49d3c73 documentation", "resolved_url": "https://skywater-pdk.readthedocs.io/en/main/rules/assumptions.html", "excerpt": "Details about the layers can be found in SkyWater GDS Layers Information page. High Volt. N-tip", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "943", "lang": "en", "time_to_read": 4, "tags": {"chip-design": {"item_id": "3832918031", "tag": "chip-design"}, "semiconductors": {"item_id": "3832918031", "tag": "semiconductors"}}, "listen_duration_estimate": 365}, "2818360536": {"item_id": "2818360536", "resolved_id": "2885287535", "given_url": "https://slideslive.com/38921492/efficient-processing-of-deep-neural-network-from-algorithms-to-hardware-architectures", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638708525", "time_read": "1638561300", "time_favorited": "0", "sort_id": 251, "resolved_title": "Efficient Processing of Deep Neural Network: from Algorithms to Hardware Architectures", "resolved_url": "https://slideslive.com/38922815", "excerpt": "This tutorial describes methods to enable efficient processing for deep neural networks (DNNs), which are used in many AI applications including computer vision, speech recognition, robotics, etc.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "184", "lang": "en", "top_image_url": "https://d2ygwrecguqg66.cloudfront.net/data/presentations/38922815/slideslive_vivienne-sze_efficient-processing-of-deep-neural-network-from-algorithms-to-hardware-architectures__medium.jpg?1618919424", "tags": {"deep-learning": {"item_id": "2818360536", "tag": "deep-learning"}, "semiconductors": {"item_id": "2818360536", "tag": "semiconductors"}}, "authors": {"114197379": {"item_id": "2818360536", "author_id": "114197379", "name": "Vivienne Sze", "url": "https://slideslive.com/s/vivienne-sze-18791"}}, "listen_duration_estimate": 71}, "3878343531": {"item_id": "3878343531", "resolved_id": "3878343531", "given_url": "https://spectrum.ieee.org/ai-cpu", "given_title": "", "favorite": "0", "status": "1", "time_added": "1685635267", "time_updated": "1685664105", "time_read": "1685664105", "time_favorited": "0", "sort_id": 252, "resolved_title": "The Case for Running AI on CPUs Isn't Dead Yet", "resolved_url": "https://spectrum.ieee.org/ai-cpu", "excerpt": "It’s time to give the humble CPU another crack at AI. That’s the conclusion reached by a small but increasingly vocal group of AI researchers.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "935", "lang": "en", "time_to_read": 4, "amp_url": "https://spectrum.ieee.org/amp/ai-cpu-2660616835", "top_image_url": "https://spectrum.ieee.org/media-library/an-intel-xeon-processor-on-a-black-backdrop-the-processor-is-shown-from-both-above-and-below-displaying-the-thousands-of-conta.jpg?id=33743986&width=1200&height=600&coordinates=0%2C698%2C0%2C698", "tags": {"cpus": {"item_id": "3878343531", "tag": "cpus"}, "deep-learning": {"item_id": "3878343531", "tag": "deep-learning"}, "gpus": {"item_id": "3878343531", "tag": "gpus"}, "llms": {"item_id": "3878343531", "tag": "llms"}, "semiconductors": {"item_id": "3878343531", "tag": "semiconductors"}}, "domain_metadata": {"name": "IEEE", "logo": "https://logo.clearbit.com/ieee.org?size=800", "greyscale_logo": "https://logo.clearbit.com/ieee.org?size=800&greyscale=true"}, "listen_duration_estimate": 362}, "4001219123": {"item_id": "4001219123", "resolved_id": "4001219123", "given_url": "https://spectrum.ieee.org/aluminum-nitride", "given_title": "The New, New Transistor", "favorite": "0", "status": "1", "time_added": "1706649783", "time_updated": "1706750657", "time_read": "1706750657", "time_favorited": "0", "sort_id": 253, "resolved_title": "The New, New Transistor", "resolved_url": "https://spectrum.ieee.org/aluminum-nitride", "excerpt": "Over the past decade, one of the biggest stories in semiconductors has been a surprise eclipsing of traditional silicon—in the field of power electronics, where silicon carbide (SiC) and gallium nitride (GaN) have raced past silicon to capture multibilllion-dollar segments of the market.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "1396", "lang": "en", "time_to_read": 6, "amp_url": "https://spectrum.ieee.org/amp/aluminum-nitride-2667113007", "top_image_url": "https://spectrum.ieee.org/media-library/gold-and-blue-squares-with-circles-in-the-top-left-corner-of-each-square.jpg?id=51212560&width=1200&height=600&coordinates=0%2C375%2C0%2C375", "tags": {"semiconductors": {"item_id": "4001219123", "tag": "semiconductors"}}, "domain_metadata": {"name": "IEEE", "logo": "https://logo.clearbit.com/ieee.org?size=800", "greyscale_logo": "https://logo.clearbit.com/ieee.org?size=800&greyscale=true"}, "listen_duration_estimate": 540}, "3747929918": {"item_id": "3747929918", "resolved_id": "3747929918", "given_url": "https://spectrum.ieee.org/atomera-plans-to-breathe-new-life-into-older-chip-manufacturing", "given_title": "Atomera Plans to Breathe New Life into Older Chip Manufacturing", "favorite": "0", "status": "1", "time_added": "1690454112", "time_updated": "1690505919", "time_read": "1690505919", "time_favorited": "0", "sort_id": 254, "resolved_title": "Atomera Plans to Breathe New Life into Older Chip Manufacturing", "resolved_url": "https://spectrum.ieee.org/atomera-plans-to-breathe-new-life-into-older-chip-manufacturing", "excerpt": "So where will we turn for future scaling? We will continue to look to the third dimension. We’ve created experimental devices that stack atop each other, delivering logic that is 30 to 50 percent smaller.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "2077", "lang": "en", "time_to_read": 9, "amp_url": "https://spectrum.ieee.org/amp/atomera-plans-to-breathe-new-life-into-older-chip-manufacturing-2650277130", "top_image_url": "https://spectrum.ieee.org/media-library/photo-illustration-of-oxygen-on-a-chip.jpg?id=25585889&width=1200&height=600&coordinates=0%2C155%2C0%2C155", "tags": {"innovation": {"item_id": "3747929918", "tag": "innovation"}, "semiconductors": {"item_id": "3747929918", "tag": "semiconductors"}}, "authors": {"167948855": {"item_id": "3747929918", "author_id": "167948855", "name": "Samuel K. Moore", "url": "https://www.facebook.com/48576411181"}}, "domain_metadata": {"name": "IEEE", "logo": "https://logo.clearbit.com/ieee.org?size=800", "greyscale_logo": "https://logo.clearbit.com/ieee.org?size=800&greyscale=true"}, "listen_duration_estimate": 804}, "3859904981": {"item_id": "3859904981", "resolved_id": "3859904981", "given_url": "https://spectrum.ieee.org/backpropagation-optical-ai", "given_title": "", "favorite": "0", "status": "1", "time_added": "1684710266", "time_updated": "1684777690", "time_read": "1684777689", "time_favorited": "0", "sort_id": 255, "resolved_title": "Photonic Chips Curb AI Training’s Energy Appetite", "resolved_url": "https://spectrum.ieee.org/backpropagation-optical-ai", "excerpt": "Processors that use light instead of electricity show promise as a faster and more energy-efficient way to implement AI. So far they’ve only been used to run models that have already been trained, but new research has demonstrated the ability to train AI on an optical chip for the first time.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "916", "lang": "en", "time_to_read": 4, "amp_url": "https://spectrum.ieee.org/amp/backpropagation-optical-ai-2659949547", "top_image_url": "https://spectrum.ieee.org/media-library/two-colorful-microscope-images.jpg?id=33603527&width=1200&height=600&coordinates=0%2C7%2C0%2C7", "tags": {"deep-learning": {"item_id": "3859904981", "tag": "deep-learning"}, "optics-photonics": {"item_id": "3859904981", "tag": "optics-photonics"}, "semiconductors": {"item_id": "3859904981", "tag": "semiconductors"}}, "domain_metadata": {"name": "IEEE", "logo": "https://logo.clearbit.com/ieee.org?size=800", "greyscale_logo": "https://logo.clearbit.com/ieee.org?size=800&greyscale=true"}, "listen_duration_estimate": 355}, "3883597273": {"item_id": "3883597273", "resolved_id": "3883597273", "given_url": "https://spectrum.ieee.org/backside-power-delivery", "given_title": "Intel Is All-In on Back-Side Power Delivery", "favorite": "1", "status": "1", "time_added": "1686314957", "time_updated": "1686347999", "time_read": "1686347999", "time_favorited": "1686347997", "sort_id": 256, "resolved_title": "Intel Is All-In on Back-Side Power Delivery", "resolved_url": "https://spectrum.ieee.org/backside-power-delivery", "excerpt": "There’s a lot of risk in deploying new technology for cutting edge computer chips. So Intel executives were understandably cautious in executing a plan that next year simultaneously introduces both a new transistor—RibbonFET—and a new way of powering it—PowerVia.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "1273", "lang": "en", "time_to_read": 6, "amp_url": "https://spectrum.ieee.org/amp/backside-power-delivery-2661088734", "top_image_url": "https://spectrum.ieee.org/media-library/grey-blocks-the-sizes-of-which-decrease-toward-a-thin-horizontal-white-line-and-then-increase-again-toward-the-top-of-the-image.jpg?id=33959767&width=1200&height=600&coordinates=0%2C155%2C0%2C155", "tags": {"cpus": {"item_id": "3883597273", "tag": "cpus"}, "semiconductors": {"item_id": "3883597273", "tag": "semiconductors"}}, "domain_metadata": {"name": "IEEE", "logo": "https://logo.clearbit.com/ieee.org?size=800", "greyscale_logo": "https://logo.clearbit.com/ieee.org?size=800&greyscale=true"}, "listen_duration_estimate": 493}, "3839421215": {"item_id": "3839421215", "resolved_id": "3839421215", "given_url": "https://spectrum.ieee.org/chip-design-controversy", "given_title": "", "favorite": "0", "status": "1", "time_added": "1680782863", "time_updated": "1680786098", "time_read": "1680786098", "time_favorited": "0", "sort_id": 257, "resolved_title": "Ending an Ugly Chapter in Chip Design", "resolved_url": "https://spectrum.ieee.org/chip-design-controversy", "excerpt": "Discussions at chip design conferences rarely get heated. But a year ago at the International Symposium on Physical Design, things got out of hand. It was described by observers as a “trainwreck” and an “ambush”.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "2228", "lang": "en", "time_to_read": 10, "amp_url": "https://spectrum.ieee.org/amp/chip-design-controversy-2659708634", "top_image_url": "https://spectrum.ieee.org/media-library/six-squares-contain-variously-sized-rectangles-of-four-colors-with-differently-colored-blobs-filling-in-gaps-between-the-rectang.jpg?id=33402790&width=1200&height=600&coordinates=0%2C155%2C0%2C155", "tags": {"chip-design": {"item_id": "3839421215", "tag": "chip-design"}, "reinforcement-learning": {"item_id": "3839421215", "tag": "reinforcement-learning"}, "semiconductors": {"item_id": "3839421215", "tag": "semiconductors"}}, "domain_metadata": {"name": "IEEE", "logo": "https://logo.clearbit.com/ieee.org?size=800", "greyscale_logo": "https://logo.clearbit.com/ieee.org?size=800&greyscale=true"}, "listen_duration_estimate": 862}, "3608071066": {"item_id": "3608071066", "resolved_id": "3608071066", "given_url": "https://spectrum.ieee.org/chip-x-ray", "given_title": "", "favorite": "0", "status": "1", "time_added": "1651332351", "time_updated": "1656167906", "time_read": "1651332689", "time_favorited": "0", "sort_id": 258, "resolved_title": "The X-Ray Tech That Reveals Chip Designs", "resolved_url": "https://spectrum.ieee.org/chip-x-ray", "excerpt": "When you’re baking a cake, it’s hard to know when the inside is in the state you want it to be.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "2303", "lang": "en", "time_to_read": 10, "top_image_url": "https://spectrum.ieee.org/media-library/overlapping-circles-on-a-yellow-background-show-a-computer-generated-surface-textured-in-seemingly-random-patterns-of-copper-extends-into-the-distance-at-right.jpg?id=29720947&width=1200&coordinates=0%2C552%2C0%2C553&height=600", "tags": {"chip-design": {"item_id": "3608071066", "tag": "chip-design"}, "semiconductors": {"item_id": "3608071066", "tag": "semiconductors"}}, "authors": {"53745797": {"item_id": "3608071066", "author_id": "53745797", "name": "Gabriel Aeppli", "url": ""}, "166980016": {"item_id": "3608071066", "author_id": "166980016", "name": "Anthony F.J. Levi", "url": ""}}, "domain_metadata": {"name": "IEEE", "logo": "https://logo.clearbit.com/ieee.org?size=800", "greyscale_logo": "https://logo.clearbit.com/ieee.org?size=800&greyscale=true"}, "listen_duration_estimate": 891}, "2126062315": {"item_id": "2126062315", "resolved_id": "2126062315", "given_url": "https://spectrum.ieee.org/computing/hardware/to-speed-up-ai-mix-memory-and-processing", "given_title": "", "favorite": "0", "status": "1", "time_added": "1522021574", "time_updated": "1613770090", "time_read": "1522070682", "time_favorited": "0", "sort_id": 259, "resolved_title": "Full Page Reload", "resolved_url": "https://spectrum.ieee.org/computing/hardware/to-speed-up-ai-mix-memory-and-processing", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"semiconductor-memory": {"item_id": "2126062315", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "2126062315", "tag": "semiconductors"}}, "domain_metadata": {"name": "IEEE", "logo": "https://logo.clearbit.com/ieee.org?size=800", "greyscale_logo": "https://logo.clearbit.com/ieee.org?size=800&greyscale=true"}, "listen_duration_estimate": 0}, "3778325970": {"item_id": "3778325970", "resolved_id": "3778325970", "given_url": "https://spectrum.ieee.org/interconnect-back-side-power", "given_title": "Big Trouble in Little Interconnects", "favorite": "0", "status": "1", "time_added": "1672676733", "time_updated": "1672698614", "time_read": "1672698614", "time_favorited": "0", "sort_id": 260, "resolved_title": "Big Trouble in Little Interconnects", "resolved_url": "https://spectrum.ieee.org/interconnect-back-side-power", "excerpt": "Interconnects—those sometimes nanometers-wide metal wires that link transistors into circuits on an IC—are in need of a major overhaul. And as chip fabs march toward the outer reaches of Moore’s Law, interconnects are also becoming the industry’s choke point.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "1104", "lang": "en", "time_to_read": 5, "amp_url": "https://spectrum.ieee.org/amp/interconnect-back-side-power-2659040644", "top_image_url": "https://spectrum.ieee.org/media-library/six-short-black-pillars-with-a-tall-pillar-at-center-bridge-two-light-grey-areas.jpg?id=32417203&width=1200&height=600&coordinates=0%2C72%2C0%2C72", "tags": {"chip-design": {"item_id": "3778325970", "tag": "chip-design"}, "interconnects": {"item_id": "3778325970", "tag": "interconnects"}, "semiconductors": {"item_id": "3778325970", "tag": "semiconductors"}}, "authors": {"167948855": {"item_id": "3778325970", "author_id": "167948855", "name": "Samuel K. Moore", "url": "https://www.facebook.com/48576411181"}}, "domain_metadata": {"name": "IEEE", "logo": "https://logo.clearbit.com/ieee.org?size=800", "greyscale_logo": "https://logo.clearbit.com/ieee.org?size=800&greyscale=true"}, "listen_duration_estimate": 427}, "3842180139": {"item_id": "3842180139", "resolved_id": "3842180139", "given_url": "https://spectrum.ieee.org/lasers-on-silicon", "given_title": "4 Ways to Put Lasers on Silicon - IEEE Spectrum", "favorite": "0", "status": "1", "time_added": "1680995689", "time_updated": "1681040553", "time_read": "1681040553", "time_favorited": "0", "sort_id": 261, "resolved_title": "4 Ways to Put Lasers on Silicon", "resolved_url": "https://spectrum.ieee.org/lasers-on-silicon", "excerpt": "Photonic integrated circuits, which combine a collection of optoelectronic functions on a single chip, are an increasingly common part of everyday life.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "2420", "lang": "en", "time_to_read": 11, "amp_url": "https://spectrum.ieee.org/amp/lasers-on-silicon-2659750331", "top_image_url": "https://spectrum.ieee.org/media-library/an-array-of-gray-and-orange-rectangles-repeats.png?id=33430609&width=1200&height=600&coordinates=0%2C12%2C0%2C13", "tags": {"optics-photonics": {"item_id": "3842180139", "tag": "optics-photonics"}, "semiconductors": {"item_id": "3842180139", "tag": "semiconductors"}}, "domain_metadata": {"name": "IEEE", "logo": "https://logo.clearbit.com/ieee.org?size=800", "greyscale_logo": "https://logo.clearbit.com/ieee.org?size=800&greyscale=true"}, "listen_duration_estimate": 937}, "2478266830": {"item_id": "2478266830", "resolved_id": "2478266830", "given_url": "https://spectrum.ieee.org/nanoclast/energy/renewables/a-mems-vibration-energy-harvester-for-the-iot", "given_title": "A MEMS Device Harvests Vibrations to Power the IoT", "favorite": "0", "status": "1", "time_added": "1549299476", "time_updated": "1613039250", "time_read": "1549828597", "time_favorited": "0", "sort_id": 262, "resolved_title": "A MEMS Device Harvests Vibrations to Power the IoT", "resolved_url": "https://spectrum.ieee.org/nanoclast/energy/renewables/a-mems-vibration-energy-harvester-for-the-iot", "excerpt": "Vibration-based energy harvesting has long promised to provide perpetual power for small electronic components such as tiny sensors used in monitoring systems. If this potential can be realized, external energy sources such as batteries would no longer be needed to power these components.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "732", "lang": "en", "time_to_read": 3, "amp_url": "https://spectrum.ieee.org/nanoclast/energy/renewables/a-mems-vibration-energy-harvester-for-the-iot.amp.html", "top_image_url": "https://spectrum.ieee.org/image/MzIyMTg1NQ.jpeg", "tags": {"semiconductors": {"item_id": "2478266830", "tag": "semiconductors"}}, "authors": {"25238": {"item_id": "2478266830", "author_id": "25238", "name": "John Boyd", "url": ""}}, "image": {"item_id": "2478266830", "src": "https://spectrum.ieee.org/image/MzIyMTgyMQ.jpeg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "2478266830", "image_id": "1", "src": "https://spectrum.ieee.org/image/MzIyMTgyMQ.jpeg", "width": "0", "height": "0", "credit": "", "caption": "Illustration: Tokyo Institute of Technology and the University of Tokyo"}}, "domain_metadata": {"name": "IEEE", "logo": "https://logo.clearbit.com/ieee.org?size=800", "greyscale_logo": "https://logo.clearbit.com/ieee.org?size=800&greyscale=true"}, "listen_duration_estimate": 283}, "1918812869": {"item_id": "1918812869", "resolved_id": "1918812869", "given_url": "https://spectrum.ieee.org/nanoclast/semiconductors/devices/memristordriven-analog-compute-engine-would-use-chaos-to-compute-efficiently", "given_title": "Memristor-Driven Analog Compute Engine Would Use Chaos to Compute Efficient", "favorite": "0", "status": "1", "time_added": "1507594521", "time_updated": "1613039250", "time_read": "1508345132", "time_favorited": "0", "sort_id": 263, "resolved_title": "Memristor-Driven Analog Compute Engine Would Use Chaos to Compute Efficiently", "resolved_url": "https://spectrum.ieee.org/nanoclast/semiconductors/devices/memristordriven-analog-compute-engine-would-use-chaos-to-compute-efficiently", "excerpt": "When you’re really harried, you probably feel like your head is brimful of chaos. You’re pretty close. Neuroscientists say your brain operates in a regime termed the “edge of chaos,” and it’s actually a good thing.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "816", "lang": "en", "time_to_read": 4, "amp_url": "https://spectrum.ieee.org/nanoclast/semiconductors/devices/memristordriven-analog-compute-engine-would-use-chaos-to-compute-efficiently.amp.html", "top_image_url": "https://spectrum.ieee.org/image/Mjk2MzgzNQ.jpeg", "tags": {"semiconductors": {"item_id": "1918812869", "tag": "semiconductors"}}, "authors": {"75934394": {"item_id": "1918812869", "author_id": "75934394", "name": "Samuel K. Moore", "url": "https://spectrum.ieee.org/author/moore-samuel-k"}}, "image": {"item_id": "1918812869", "src": "https://spectrum.ieee.org/image/Mjk2MzgzNA.jpeg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "1918812869", "image_id": "1", "src": "https://spectrum.ieee.org/image/Mjk2MzgzNA.jpeg", "width": "0", "height": "0", "credit": "", "caption": "Photo: Suhas Kumar/Hewlett Packard Labs"}, "2": {"item_id": "1918812869", "image_id": "2", "src": "https://spectrum.ieee.org/image/Mjk2Mjc2Mw.jpeg", "width": "0", "height": "0", "credit": "", "caption": "Robotics"}, "3": {"item_id": "1918812869", "image_id": "3", "src": "https://spectrum.ieee.org/image/Mjk2MjIxNg.jpeg", "width": "0", "height": "0", "credit": "", "caption": "Biomedical"}, "4": {"item_id": "1918812869", "image_id": "4", "src": "https://spectrum.ieee.org/image/Mjk1NzA1Mw.jpg", "width": "300", "height": "225", "credit": "", "caption": "Biomedical"}, "5": {"item_id": "1918812869", "image_id": "5", "src": "https://spectrum.ieee.org/image/Mjk1NTUyMg.jpg", "width": "300", "height": "225", "credit": "", "caption": "Biomedical"}, "6": {"item_id": "1918812869", "image_id": "6", "src": "https://spectrum.ieee.org/image/Mjk1Mzg5Ng.jpg", "width": "300", "height": "225", "credit": "", "caption": "Biomedical"}, "7": {"item_id": "1918812869", "image_id": "7", "src": "https://spectrum.ieee.org/image/Mjk1Mzk3NA.jpg", "width": "300", "height": "225", "credit": "", "caption": "Biomedical"}, "8": {"item_id": "1918812869", "image_id": "8", "src": "https://spectrum.ieee.org/image/Mjk1Mjk0MQ.jpg", "width": "300", "height": "225", "credit": "", "caption": "Biomedical"}, "9": {"item_id": "1918812869", "image_id": "9", "src": "https://spectrum.ieee.org/image/Mjk1MDQ4Ng.jpg", "width": "300", "height": "225", "credit": "", "caption": "Biomedical"}, "10": {"item_id": "1918812869", "image_id": "10", "src": "https://spectrum.ieee.org/image/Mjk0ODQ3OA.jpg", "width": "300", "height": "225", "credit": "", "caption": "Biomedical"}, "11": {"item_id": "1918812869", "image_id": "11", "src": "https://spectrum.ieee.org/image/Mjk0NTY4NA.jpg", "width": "300", "height": "225", "credit": "", "caption": "Biomedical"}, "12": {"item_id": "1918812869", "image_id": "12", "src": "https://spectrum.ieee.org/image/Mjk0NTc4OA.gif", "width": "0", "height": "0", "credit": "", "caption": "Robotics"}, "13": {"item_id": "1918812869", "image_id": "13", "src": "https://spectrum.ieee.org/image/Mjk0MzQ1MQ.jpg", "width": "300", "height": "225", "credit": "", "caption": "Biomedical"}, "14": {"item_id": "1918812869", "image_id": "14", "src": "https://spectrum.ieee.org/image/Mjk0MjIwMw.gif", "width": "0", "height": "0", "credit": "", "caption": "Biomedical"}, "15": {"item_id": "1918812869", "image_id": "15", "src": "https://spectrum.ieee.org/image/Mjk0MTQzMQ.jpg", "width": "300", "height": "225", "credit": "", "caption": "Biomedical"}, "16": {"item_id": "1918812869", "image_id": "16", "src": "https://spectrum.ieee.org/image/Mjk0MTg2OA.jpg", "width": "300", "height": "225", "credit": "", "caption": "Biomedical"}, "17": {"item_id": "1918812869", "image_id": "17", "src": "https://spectrum.ieee.org/image/MjkzOTg2Ng.jpg", "width": "300", "height": "225", "credit": "", "caption": "Biomedical"}, "18": {"item_id": "1918812869", "image_id": "18", "src": "https://spectrum.ieee.org/image/MjkzODU1NA.jpg", "width": "300", "height": "225", "credit": "", "caption": "Biomedical"}}, "domain_metadata": {"name": "IEEE", "logo": "https://logo.clearbit.com/ieee.org?size=800", "greyscale_logo": "https://logo.clearbit.com/ieee.org?size=800&greyscale=true"}, "listen_duration_estimate": 316}, "3416385907": {"item_id": "3416385907", "resolved_id": "3416385907", "given_url": "https://spectrum.ieee.org/next-gen-chips-will-be-powered-from-below", "given_title": "", "favorite": "0", "status": "1", "time_added": "1630023574", "time_updated": "1630193275", "time_read": "1630193275", "time_favorited": "0", "sort_id": 264, "resolved_title": "Next-Gen Chips Will Be Powered From Below", "resolved_url": "https://spectrum.ieee.org/next-gen-chips-will-be-powered-from-below", "excerpt": "For a time, each new processor churned out more waste heat than the last. Had these chips kept on the trajectory they were following in the early 2000s, they would soon have packed about 6,400 watts onto each square centimeter—the power flux on the surface of the sun.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "2491", "lang": "en", "time_to_read": 11, "amp_url": "https://spectrum.ieee.org/amp/next-gen-chips-will-be-powered-from-below-2654683556", "top_image_url": "https://spectrum.ieee.org/media-library/image-of-data-and-power-processors-functions-graphic-with-a-dark-background.jpg?id=27287069&width=1200&coordinates=0%2C425%2C0%2C426&height=600", "tags": {"semiconductors": {"item_id": "3416385907", "tag": "semiconductors"}}, "authors": {"19102673": {"item_id": "3416385907", "author_id": "19102673", "name": "Divya Prasad", "url": ""}, "21700876": {"item_id": "3416385907", "author_id": "21700876", "name": "Brian Cline", "url": ""}}, "domain_metadata": {"name": "IEEE", "logo": "https://logo.clearbit.com/ieee.org?size=800", "greyscale_logo": "https://logo.clearbit.com/ieee.org?size=800&greyscale=true"}, "listen_duration_estimate": 964}, "3622950595": {"item_id": "3622950595", "resolved_id": "3622931967", "given_url": "https://spectrum.ieee.org/power-beaming?utm_campaign=RebelMouse&socialux=facebook&share_id=7057190&utm_medium=social&utm_content=IEEE+Spectrum&utm_source=facebook&fbclid=IwAR2EBnNgvbasKb8bNDZ5dIYOP49ouo9-cHfmI0kvKGF9TkM6eweR85ocB8U#toggle-gdpr", "given_title": "", "favorite": "0", "status": "1", "time_added": "1653148955", "time_updated": "1654560229", "time_read": "1653265903", "time_favorited": "0", "sort_id": 265, "resolved_title": "Practical Power Beaming Gets Real", "resolved_url": "https://spectrum.ieee.org/power-beaming?share_id=7057190", "excerpt": "Wires have a lot going for them when it comes to moving electric power around, but they have their drawbacks too. Who, after all, hasn’t tired of having to plug in and unplug their phone and other rechargeable gizmos? It’s a nuisance.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "2104", "lang": "en", "time_to_read": 10, "amp_url": "https://spectrum.ieee.org/amp/power-beaming-2657328689", "top_image_url": "https://spectrum.ieee.org/media-library/this-nighttime-outdoor-image-with-city-lights-in-the-background-shows-a-narrow-beam-of-light-shining-on-a-circular-receiver-that-is-positioned-on-the-top-of-a-pole.png?id=29809843&width=2000&height=2000", "tags": {"ideas": {"item_id": "3622950595", "tag": "ideas"}, "semiconductors": {"item_id": "3622950595", "tag": "semiconductors"}, "startups": {"item_id": "3622950595", "tag": "startups"}}, "authors": {"3956803": {"item_id": "3622950595", "author_id": "3956803", "name": "Paul Jaffe", "url": ""}}, "domain_metadata": {"name": "IEEE", "logo": "https://logo.clearbit.com/ieee.org?size=800", "greyscale_logo": "https://logo.clearbit.com/ieee.org?size=800&greyscale=true"}, "listen_duration_estimate": 814}, "3833430972": {"item_id": "3833430972", "resolved_id": "3833430972", "given_url": "https://spectrum.ieee.org/silicon-carbide", "given_title": "Gallium Nitride and Silicon Carbide Fight for Green Tech Domination", "favorite": "0", "status": "1", "time_added": "1679847474", "time_updated": "1679853721", "time_read": "1679853721", "time_favorited": "0", "sort_id": 266, "resolved_title": "Gallium Nitride and Silicon Carbide Fight for Green Tech Domination", "resolved_url": "https://spectrum.ieee.org/silicon-carbide", "excerpt": "Can advanced semiconductors cut emissions of greenhouse gases enough to make a difference in the struggle to halt climate change? The answer is a resounding yes. Such a change is actually well underway.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "3572", "lang": "en", "time_to_read": 16, "amp_url": "https://spectrum.ieee.org/amp/silicon-carbide-2659629451", "top_image_url": "https://spectrum.ieee.org/media-library/photo-of-a-man-in-glasses-and-jacket-sitting-in-front-of-semiconductor-wafers.png?id=33329925&width=1200&height=600&coordinates=0%2C500%2C0%2C500", "tags": {"semiconductors": {"item_id": "3833430972", "tag": "semiconductors"}}, "domain_metadata": {"name": "IEEE", "logo": "https://logo.clearbit.com/ieee.org?size=800", "greyscale_logo": "https://logo.clearbit.com/ieee.org?size=800&greyscale=true"}, "listen_duration_estimate": 1383}, "3155793407": {"item_id": "3155793407", "resolved_id": "3155793407", "given_url": "https://spectrum.ieee.org/tech-talk/robotics/artificial-intelligence/new-ai-inferencing-records?fbclid=IwAR2d9DLYUNeYmCnKNm9VoQkdWQHkFQBedMaSpLu6pDnKTpqV_Mkir0AD2qA", "given_title": "New AI Inferencing Records - IEEE Spectrum", "favorite": "0", "status": "1", "time_added": "1603900196", "time_updated": "1638708525", "time_read": "1604187428", "time_favorited": "0", "sort_id": 267, "resolved_title": "Full Page Reload", "resolved_url": "https://spectrum.ieee.org/tech-talk/robotics/artificial-intelligence/new-ai-inferencing-records?fbclid=IwAR2d9DLYUNeYmCnKNm9VoQkdWQHkFQBedMaSpLu6pDnKTpqV_Mkir0AD2qA", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"deep-learning": {"item_id": "3155793407", "tag": "deep-learning"}, "semiconductors": {"item_id": "3155793407", "tag": "semiconductors"}}, "domain_metadata": {"name": "IEEE", "logo": "https://logo.clearbit.com/ieee.org?size=800", "greyscale_logo": "https://logo.clearbit.com/ieee.org?size=800&greyscale=true"}, "listen_duration_estimate": 0}, "3215601087": {"item_id": "3215601087", "resolved_id": "3215601087", "given_url": "https://spectrum.ieee.org/tech-talk/semiconductors/materials/atomsthick-transistors-get-faster-using-less-power?fbclid=IwAR0YTh9ZwzR_dj4g9T-3lK6fCb5nBEJObZn8iJmegd-0d9Zw3vn3KH6YlpY", "given_title": "", "favorite": "0", "status": "1", "time_added": "1609338697", "time_updated": "1613039250", "time_read": "1609339173", "time_favorited": "0", "sort_id": 268, "resolved_title": "Full Page Reload", "resolved_url": "https://spectrum.ieee.org/tech-talk/semiconductors/materials/atomsthick-transistors-get-faster-using-less-power?fbclid=IwAR0YTh9ZwzR_dj4g9T-3lK6fCb5nBEJObZn8iJmegd-0d9Zw3vn3KH6YlpY", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"semiconductors": {"item_id": "3215601087", "tag": "semiconductors"}}, "domain_metadata": {"name": "IEEE", "logo": "https://logo.clearbit.com/ieee.org?size=800", "greyscale_logo": "https://logo.clearbit.com/ieee.org?size=800&greyscale=true"}, "listen_duration_estimate": 0}, "2889046535": {"item_id": "2889046535", "resolved_id": "2889046535", "given_url": "https://spectrum.ieee.org/tech-talk/semiconductors/processors/core-processor-chiplets-isscc-news", "given_title": "96-Core Processor Made of Chiplets", "favorite": "0", "status": "1", "time_added": "1582063450", "time_updated": "1613039250", "time_read": "1582142443", "time_favorited": "0", "sort_id": 269, "resolved_title": "Full Page Reload", "resolved_url": "https://spectrum.ieee.org/tech-talk/semiconductors/processors/core-processor-chiplets-isscc-news", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"cpus": {"item_id": "2889046535", "tag": "cpus"}, "semiconductors": {"item_id": "2889046535", "tag": "semiconductors"}}, "domain_metadata": {"name": "IEEE", "logo": "https://logo.clearbit.com/ieee.org?size=800", "greyscale_logo": "https://logo.clearbit.com/ieee.org?size=800&greyscale=true"}, "listen_duration_estimate": 0}, "2676676088": {"item_id": "2676676088", "resolved_id": "2676676088", "given_url": "https://spectrum.ieee.org/tech-talk/semiconductors/processors/first-programmable-memristor-computer", "given_title": "", "favorite": "0", "status": "1", "time_added": "1564745980", "time_updated": "1613039250", "time_read": "1565013413", "time_favorited": "0", "sort_id": 270, "resolved_title": "Full Page Reload", "resolved_url": "https://spectrum.ieee.org/tech-talk/semiconductors/processors/first-programmable-memristor-computer", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"semiconductors": {"item_id": "2676676088", "tag": "semiconductors"}}, "domain_metadata": {"name": "IEEE", "logo": "https://logo.clearbit.com/ieee.org?size=800", "greyscale_logo": "https://logo.clearbit.com/ieee.org?size=800&greyscale=true"}, "listen_duration_estimate": 0}, "2883948346": {"item_id": "2883948346", "resolved_id": "2883948346", "given_url": "https://spectrum.ieee.org/tech-talk/semiconductors/processors/lowpower-ai-startup-eta-compute-delivers-first-commercial-chips", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1639520075", "time_read": "1639520075", "time_favorited": "0", "sort_id": 271, "resolved_title": "Full Page Reload", "resolved_url": "https://spectrum.ieee.org/tech-talk/semiconductors/processors/lowpower-ai-startup-eta-compute-delivers-first-commercial-chips", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"deep-learning": {"item_id": "2883948346", "tag": "deep-learning"}, "semiconductors": {"item_id": "2883948346", "tag": "semiconductors"}}, "domain_metadata": {"name": "IEEE", "logo": "https://logo.clearbit.com/ieee.org?size=800", "greyscale_logo": "https://logo.clearbit.com/ieee.org?size=800&greyscale=true"}, "listen_duration_estimate": 0}, "3233618677": {"item_id": "3233618677", "resolved_id": "3233618677", "given_url": "https://stratechery.com/2021/intel-problems/", "given_title": "Intel Problems", "favorite": "0", "status": "1", "time_added": "1611101331", "time_updated": "1613039250", "time_read": "1611106473", "time_favorited": "0", "sort_id": 272, "resolved_title": "Intel Problems", "resolved_url": "https://stratechery.com/2021/intel-problems/", "excerpt": "One of the first Articles on Stratechery, written on the occasion of Intel appointing a new CEO, was, in retrospect, overly optimistic. Just look at the title:", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2567", "lang": "en", "time_to_read": 12, "top_image_url": "https://i1.wp.com/stratechery.com/wp-content/uploads/2021/01/intel-1.png?fit=1200%2C728&ssl=1", "tags": {"semiconductors": {"item_id": "3233618677", "tag": "semiconductors"}}, "authors": {"33685485": {"item_id": "3233618677", "author_id": "33685485", "name": "Ben Thompson", "url": "https://stratechery.com/author/stratechery/"}}, "image": {"item_id": "3233618677", "src": "https://i2.wp.com/stratechery.com/wp-content/uploads/2021/01/CleanShot-2021-01-19-at-23.37.36@2x.png?resize=300%2C83&ssl=1", "width": "300", "height": "83"}, "images": {"1": {"item_id": "3233618677", "image_id": "1", "src": "https://i2.wp.com/stratechery.com/wp-content/uploads/2021/01/CleanShot-2021-01-19-at-23.37.36@2x.png?resize=300%2C83&ssl=1", "width": "300", "height": "83", "credit": "", "caption": ""}, "2": {"item_id": "3233618677", "image_id": "2", "src": "https://i1.wp.com/stratechery.com/wp-content/uploads/2021/01/intel-1.png?resize=640%2C388&ssl=1", "width": "640", "height": "388", "credit": "", "caption": ""}, "3": {"item_id": "3233618677", "image_id": "3", "src": "https://i1.wp.com/stratechery.com/wp-content/uploads/2020/05/tsmc-2.png?resize=640%2C245&ssl=1", "width": "640", "height": "245", "credit": "", "caption": ""}}, "domain_metadata": {"name": "Stratechery", "logo": "https://logo.clearbit.com/stratechery.com?size=800", "greyscale_logo": "https://logo.clearbit.com/stratechery.com?size=800&greyscale=true"}, "listen_duration_estimate": 994}, "3650385869": {"item_id": "3650385869", "resolved_id": "3649534133", "given_url": "https://t.co/p4eguoSg3h?ssr=true", "given_title": "", "favorite": "0", "status": "1", "time_added": "1656426863", "time_updated": "1657054137", "time_read": "1657054136", "time_favorited": "0", "sort_id": 273, "resolved_title": "Intel announces silicon photonics advancement towards optical I/O", "resolved_url": "https://venturebeat.com/2022/06/28/intel-announces-silicon-photonics-advancement-towards-optical-i-o/", "excerpt": "Intel has demonstrated an eight-wavelength laser array on a silicon wafer. The research paves the way for the next generation of integrated silicon photonics products in the data center, such as switches with co-packaged optics and chiplets for optical interconnects.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "589", "lang": "en", "time_to_read": 3, "amp_url": "https://venturebeat.com/2022/06/28/intel-announces-silicon-photonics-advancement-towards-optical-i-o/amp/", "top_image_url": "https://venturebeat.com/wp-content/uploads/2022/05/intel-core.jpg?w=1200&strip=all", "tags": {"optics-photonics": {"item_id": "3650385869", "tag": "optics-photonics"}, "semiconductors": {"item_id": "3650385869", "tag": "semiconductors"}}, "authors": {"159735978": {"item_id": "3650385869", "author_id": "159735978", "name": "Arne Verheyde", "url": "https://venturebeat.com/author/arne-verheyde/"}}, "image": {"item_id": "3650385869", "src": "https://venturebeat.com/wp-content/uploads/2022/05/intel-core.jpg?fit=750%2C422&strip=all", "width": "750", "height": "422"}, "images": {"1": {"item_id": "3650385869", "image_id": "1", "src": "https://venturebeat.com/wp-content/uploads/2022/05/intel-core.jpg?fit=750%2C422&strip=all", "width": "750", "height": "422", "credit": "", "caption": "12th Gen Intel Core mobile processor.Image Credit: Intel"}}, "domain_metadata": {"name": "VentureBeat", "logo": "https://logo.clearbit.com/venturebeat.com?size=800", "greyscale_logo": "https://logo.clearbit.com/venturebeat.com?size=800&greyscale=true"}, "listen_duration_estimate": 228}, "3911477172": {"item_id": "3911477172", "resolved_id": "3911477172", "given_url": "https://technode.com/2023/07/17/tsmcs-3nm-yield-rate-reportedly-just-55-with-apple-only-paying-for-qualified-circuits/", "given_title": "TSMC’s 3nm yield rate reportedly just 55% · TechNode", "favorite": "0", "status": "1", "time_added": "1690721223", "time_updated": "1690730869", "time_read": "1690730869", "time_favorited": "0", "sort_id": 274, "resolved_title": "TSMC’s 3nm yield rate reportedly just 55%, with Apple only paying for qualified circuits", "resolved_url": "https://technode.com/2023/07/17/tsmcs-3nm-yield-rate-reportedly-just-55-with-apple-only-paying-for-qualified-circuits/", "excerpt": "TSMC is struggling with the efficiency of its new 3nm manufacturing yield, with the semiconductor giant currently hitting a yield rate of just 55%, far below the standard expected, according to a July 13 report in technology media outlet wccftech.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "483", "lang": "en", "top_image_url": "https://technode.com/wp-content/uploads/2023/07/198416333_l_normal_none1-scaled.jpg", "tags": {"semiconductors": {"item_id": "3911477172", "tag": "semiconductors"}}, "authors": {"178611257": {"item_id": "3911477172", "author_id": "178611257", "name": "Jessie Wu", "url": "https://technode.com/author/jessiewu/"}}, "listen_duration_estimate": 187}, "3291142500": {"item_id": "3291142500", "resolved_id": "3291088304", "given_url": "https://tedium.co/2021/03/26/gpu-technology-history/?utm_source=Tedium&utm_campaign=Tedium_03_26_2021&utm_medium=email", "given_title": "GPU Nomenclature History: No Shortage of GPUs Here", "favorite": "0", "status": "1", "time_added": "1617111603", "time_updated": "1617112298", "time_read": "1617112298", "time_favorited": "0", "sort_id": 275, "resolved_title": "No Shortage of GPUs Here", "resolved_url": "https://tedium.co/2021/03/26/gpu-technology-history/", "excerpt": "Hey all, Ernie here with a piece from Andrew Egan, who has a story to share about GPUs, the chips whose economics are really annoying a lot of gamers right now. Today in Tedium: Names change.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2228", "lang": "en", "time_to_read": 10, "amp_url": "https://tedium.co/2021/03/26/gpu-technology-history/amp", "top_image_url": "https://images.tedium.co/uploads/tedium032621.gif", "tags": {"gpus": {"item_id": "3291142500", "tag": "gpus"}, "semiconductors": {"item_id": "3291142500", "tag": "semiconductors"}}, "authors": {"77521276": {"item_id": "3291142500", "author_id": "77521276", "name": "Andrew Egan", "url": "https://tedium.co/author/andrew/"}}, "image": {"item_id": "3291142500", "src": "https://images.tedium.co/uploads/patreon.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3291142500", "image_id": "1", "src": "https://images.tedium.co/uploads/patreon.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3291142500", "image_id": "2", "src": "https://images.tedium.co/uploads/pasted-image-0.png", "width": "778", "height": "1006", "credit": "", "caption": ""}, "3": {"item_id": "3291142500", "image_id": "3", "src": "https://images.tedium.co/uploads/graphics_chip_glint550x258.jpg", "width": "550", "height": "258", "credit": "", "caption": ""}, "4": {"item_id": "3291142500", "image_id": "4", "src": "https://images.tedium.co/uploads/RTX-3080.jpg", "width": "924", "height": "418", "credit": "", "caption": ""}, "5": {"item_id": "3291142500", "image_id": "5", "src": "https://images.tedium.co/uploads/GPU-Chart.png", "width": "614", "height": "815", "credit": "", "caption": ""}}, "listen_duration_estimate": 862}, "2402203267": {"item_id": "2402203267", "resolved_id": "2402203267", "given_url": "https://thememoryguy.com/emerging-memories-today-understanding-bit-selectors/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1543408170", "time_updated": "1613770090", "time_read": "1543445316", "time_favorited": "0", "sort_id": 276, "resolved_title": "Emerging Memories Today: Understanding Bit Selectors", "resolved_url": "https://thememoryguy.com/emerging-memories-today-understanding-bit-selectors/", "excerpt": "The previous post in this series (excerpted from the Objective Analysis and Coughlin Associates Emerging Memory report) explained why emerging memories are necessary.  Oddly enough, this series will explain bit selectors before defining all of the emerging memory technologies themselves.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1344", "lang": "en", "time_to_read": 6, "tags": {"semiconductor-memory": {"item_id": "2402203267", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "2402203267", "tag": "semiconductors"}}, "authors": {"98683092": {"item_id": "2402203267", "author_id": "98683092", "name": "Jim Handy", "url": "https://thememoryguy.com/author/jimhandy/"}}, "image": {"item_id": "2402203267", "src": "https://secureservercdn.net/104.238.68.130/ff6.d53.myftpupload.com/wp-content/uploads/2018/11/Emerging-Memory-Parade.jpg", "width": "150", "height": "150"}, "images": {"1": {"item_id": "2402203267", "image_id": "1", "src": "https://secureservercdn.net/104.238.68.130/ff6.d53.myftpupload.com/wp-content/uploads/2018/11/Emerging-Memory-Parade.jpg", "width": "150", "height": "150", "credit": "", "caption": ""}, "2": {"item_id": "2402203267", "image_id": "2", "src": "https://secureservercdn.net/104.238.68.130/ff6.d53.myftpupload.com/wp-content/uploads/2018/11/2-Terminal-3-Terminal.jpg", "width": "211", "height": "300", "credit": "", "caption": ""}, "3": {"item_id": "2402203267", "image_id": "3", "src": "https://secureservercdn.net/104.238.68.130/ff6.d53.myftpupload.com/wp-content/uploads/2018/11/Array.jpg", "width": "870", "height": "489", "credit": "", "caption": ""}, "4": {"item_id": "2402203267", "image_id": "4", "src": "https://secureservercdn.net/104.238.68.130/ff6.d53.myftpupload.com/wp-content/uploads/2018/11/Read.jpg", "width": "870", "height": "489", "credit": "", "caption": ""}, "5": {"item_id": "2402203267", "image_id": "5", "src": "https://secureservercdn.net/104.238.68.130/ff6.d53.myftpupload.com/wp-content/uploads/2018/11/Sneak-Path.jpg", "width": "870", "height": "489", "credit": "", "caption": ""}, "6": {"item_id": "2402203267", "image_id": "6", "src": "https://secureservercdn.net/104.238.68.130/ff6.d53.myftpupload.com/wp-content/uploads/2018/11/3-Terminal-Penalty.jpg", "width": "870", "height": "489", "credit": "", "caption": ""}}, "listen_duration_estimate": 520}, "2491224735": {"item_id": "2491224735", "resolved_id": "2491224735", "given_url": "https://theopenroadproject.org/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1656167906", "time_read": "1638561444", "time_favorited": "0", "sort_id": 277, "resolved_title": "The OpenROAD Project – Foundations and Realization of Open and Accessible Design", "resolved_url": "https://theopenroadproject.org/", "excerpt": "@OpenROAD_EDA - 47 days ago Check out and register for this key course offering by UCSC extension- starts Oct 5. Learn key timing concepts on analysis and closure. OpenROAD and Open STA are included - course material and labs @OpenROAD_EDA #sta #timingclosure @UCSCExtension https://t.", "is_article": "0", "is_index": "1", "has_video": "0", "has_image": "1", "word_count": "207", "lang": "en", "tags": {"chip-design": {"item_id": "2491224735", "tag": "chip-design"}, "semiconductors": {"item_id": "2491224735", "tag": "semiconductors"}}, "image": {"item_id": "2491224735", "src": "https://theopenroadproject.org/wp-content/uploads/2022/03/UCLA-ECE-Colloquium-20220214-v3-POSTED.001.jpeg", "width": "448", "height": "339"}, "images": {"1": {"item_id": "2491224735", "image_id": "1", "src": "https://theopenroadproject.org/wp-content/uploads/2022/03/UCLA-ECE-Colloquium-20220214-v3-POSTED.001.jpeg", "width": "448", "height": "339", "credit": "", "caption": ""}}, "listen_duration_estimate": 80}, "3787848372": {"item_id": "3787848372", "resolved_id": "3787848372", "given_url": "https://timdettmers.com/2023/01/16/which-gpu-for-deep-learning/", "given_title": "Hacker News", "favorite": "0", "status": "1", "time_added": "1674081856", "time_updated": "1674251456", "time_read": "1674251456", "time_favorited": "0", "sort_id": 278, "resolved_title": "Which GPU(s) to Get for Deep Learning: My Experience and Advice for Using GPUs in Deep Learning", "resolved_url": "https://timdettmers.com/2023/01/16/which-gpu-for-deep-learning/", "excerpt": "Deep learning is a field with intense computational requirements, and your choice of GPU will fundamentally determine your deep learning experience.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "9089", "lang": "en", "time_to_read": 41, "top_image_url": "https://timdettmers.com/wp-content/uploads/2023/01/GPUs_Ada_performance_per_dollar4.png", "tags": {"deep-learning": {"item_id": "3787848372", "tag": "deep-learning"}, "gpus": {"item_id": "3787848372", "tag": "gpus"}, "semiconductors": {"item_id": "3787848372", "tag": "semiconductors"}}, "authors": {"110561791": {"item_id": "3787848372", "author_id": "110561791", "name": "Tim Dettmers", "url": "https://timdettmers.com/author/tim-dettmers/"}}, "image": {"item_id": "3787848372", "src": "https://i0.wp.com/timdettmers.com/wp-content/uploads/2020/09/sparse_matmul.png?resize=1024%2C619&ssl=1", "width": "1024", "height": "619"}, "images": {"1": {"item_id": "3787848372", "image_id": "1", "src": "https://i0.wp.com/timdettmers.com/wp-content/uploads/2020/09/sparse_matmul.png?resize=1024%2C619&ssl=1", "width": "1024", "height": "619", "credit": "", "caption": ""}, "2": {"item_id": "3787848372", "image_id": "2", "src": "https://i0.wp.com/timdettmers.com/wp-content/uploads/2019/07/sparse_momentum.png?resize=1024%2C493&ssl=1", "width": "1024", "height": "493", "credit": "1", "caption": "Figure 3: The sparse training algorithm that I developed has three stages:"}, "3": {"item_id": "3787848372", "image_id": "3", "src": "https://i0.wp.com/timdettmers.com/wp-content/uploads/2020/09/8-bit_data_types.png?resize=869%2C268&ssl=1", "width": "869", "height": "268", "credit": "0, 0.9", "caption": "Figure 4: Low-precision deep learning 8-bit datatypes that I developed. Deep learning training benefits from highly specialized data types. My dynamic tree datatype uses a dynamic bit that indicates the beginning of a binary bisection tree that quantized the range"}, "4": {"item_id": "3787848372", "image_id": "4", "src": "https://i0.wp.com/timdettmers.com/wp-content/uploads/2020/09/4x_RTX2080Ti_desktop_extenders.jpg?resize=768%2C1024&ssl=1", "width": "768", "height": "1024", "credit": "", "caption": ""}, "5": {"item_id": "3787848372", "image_id": "5", "src": "https://i0.wp.com/timdettmers.com/wp-content/uploads/2020/09/power_limit_nvidia_smi.png?resize=1017%2C1024&ssl=1", "width": "1017", "height": "1024", "credit": "", "caption": "Figure 6: Reducing the power limit has a slight cooling effect. Reducing the RTX 2080 Ti power limit by 50-60 W decreases temperatures slightly and fans run more silent."}, "6": {"item_id": "3787848372", "image_id": "6", "src": "https://timdettmers.com/wp-content/uploads/2020/09/RTX-2080-Ti-Slowdown-vs-Power-Limit.svg", "width": "853", "height": "703", "credit": "excluding softmax layer", "caption": "Figure 7: Measured slowdown for a given power limit on an RTX 2080 Ti. Measurements taken are mean processing times for 500 mini-batches of BERT Large during inference"}, "7": {"item_id": "3787848372", "image_id": "7", "src": "https://i0.wp.com/timdettmers.com/wp-content/uploads/2023/01/LLM_int8_zeroshot_emergence.png?ssl=1", "width": "1024", "height": "828", "credit": "", "caption": ""}, "8": {"item_id": "3787848372", "image_id": "8", "src": "https://i0.wp.com/timdettmers.com/wp-content/uploads/2023/01/pythia_4bit_datatypes2.png?ssl=1", "width": "1024", "height": "773", "credit": "", "caption": ""}, "9": {"item_id": "3787848372", "image_id": "9", "src": "https://i0.wp.com/timdettmers.com/wp-content/uploads/2023/01/GPUS_Ada_raw_performance3.png?ssl=1", "width": "1024", "height": "1006", "credit": "", "caption": ""}, "10": {"item_id": "3787848372", "image_id": "10", "src": "https://i0.wp.com/timdettmers.com/wp-content/uploads/2023/01/GPUs_Ada_performance_per_dollar4.png?ssl=1", "width": "1024", "height": "1006", "credit": "", "caption": ""}, "11": {"item_id": "3787848372", "image_id": "11", "src": "https://i0.wp.com/timdettmers.com/wp-content/uploads/2023/01/gpu_recommendations_chart2.png?ssl=1", "width": "861", "height": "702", "credit": "", "caption": ""}}, "listen_duration_estimate": 3518}, "3693280616": {"item_id": "3693280616", "resolved_id": "3690438619", "given_url": "https://tinytapeout.com/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1680204701", "time_updated": "1706833159", "time_read": "1680225585", "time_favorited": "0", "sort_id": 279, "resolved_title": "TinyTapeout", "resolved_url": "https://mailchi.mp/574276e3c9d7/tinytapeout", "excerpt": "TinyTapeout is an educational project that aims to make it easier and cheaper than ever to get your digital designs manufactured on a real chip! It will eventually have full course material covering: how chips work, how to design digital circuits and how to get them made.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "119", "lang": "en", "top_image_url": "https://mcusercontent.com/5d5a474f6c30e153ec17de7b5/images/03b34644-0d61-436b-b185-5d3bf37f3823.png", "tags": {"chip-design": {"item_id": "3693280616", "tag": "chip-design"}, "programming": {"item_id": "3693280616", "tag": "programming"}, "semiconductors": {"item_id": "3693280616", "tag": "semiconductors"}}, "domain_metadata": {"name": "MailChimp", "logo": "https://logo.clearbit.com/mailchimp.com?size=800", "greyscale_logo": "https://logo.clearbit.com/mailchimp.com?size=800&greyscale=true"}, "listen_duration_estimate": 46}, "2729547760": {"item_id": "2729547760", "resolved_id": "2729547760", "given_url": "https://towardsdatascience.com/how-to-make-your-own-deep-learning-accelerator-chip-1ff69b78ece4", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638561365", "time_read": "1638561364", "time_favorited": "0", "sort_id": 280, "resolved_title": "How to make your own deep learning accelerator chip!", "resolved_url": "https://towardsdatascience.com/how-to-make-your-own-deep-learning-accelerator-chip-1ff69b78ece4", "excerpt": "Currently, there are more than 100 companies all over the world building ASICs (Application Specific Integrated Circuit) or SOC’s (System on Chip) targeted towards deep learning applications. There is a long list of companies here.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2246", "lang": "en", "time_to_read": 10, "top_image_url": "https://miro.medium.com/max/1200/1*Y6fXBUTKqlDcoGxOPpHz_A.png", "tags": {"deep-learning": {"item_id": "2729547760", "tag": "deep-learning"}, "semiconductors": {"item_id": "2729547760", "tag": "semiconductors"}}, "authors": {"152411918": {"item_id": "2729547760", "author_id": "152411918", "name": "Manu Suryavansh", "url": "https://msuryavanshi.medium.com"}}, "image": {"item_id": "2729547760", "src": "https://miro.medium.com/fit/c/56/56/1*E-JBVkwtscyIJC71f25qlw.jpeg", "width": "28", "height": "28"}, "images": {"1": {"item_id": "2729547760", "image_id": "1", "src": "https://miro.medium.com/fit/c/56/56/1*E-JBVkwtscyIJC71f25qlw.jpeg", "width": "28", "height": "28", "credit": "", "caption": ""}, "2": {"item_id": "2729547760", "image_id": "2", "src": "https://miro.medium.com/max/1400/1*Y6fXBUTKqlDcoGxOPpHz_A.png", "width": "700", "height": "407", "credit": "", "caption": "AI Landscape by Shan Tang : Source"}, "3": {"item_id": "2729547760", "image_id": "3", "src": "https://miro.medium.com/max/1400/1*ww2YM3cy-I53xLe-S4X1KA.jpeg", "width": "700", "height": "528", "credit": "", "caption": "Habana Goya High-Level Architecture: Source"}, "4": {"item_id": "2729547760", "image_id": "4", "src": "https://miro.medium.com/max/1376/1*B0cbZ090-385BMCYB-eUuQ.png", "width": "688", "height": "502", "credit": "", "caption": "Eyeriss V2 top-level architecture: Source"}, "5": {"item_id": "2729547760", "image_id": "5", "src": "https://miro.medium.com/max/1082/1*e8b7fNeYtbbz0s3A1v1OCA.jpeg", "width": "541", "height": "448", "credit": "", "caption": "NVDLA : Source"}, "6": {"item_id": "2729547760", "image_id": "6", "src": "https://miro.medium.com/max/1262/1*7Njs6sntpB_xkKuMWFTEYw.jpeg", "width": "631", "height": "357", "credit": "", "caption": "Hailo — Embedded Vision Summit — Source"}, "7": {"item_id": "2729547760", "image_id": "7", "src": "https://miro.medium.com/max/1400/1*RY0P6wAZWhmVcsfLLzIPeg.jpeg", "width": "700", "height": "586", "credit": "MPE", "caption": "Matrix Processing Engine"}, "8": {"item_id": "2729547760", "image_id": "8", "src": "https://miro.medium.com/max/1400/1*l4AtQE8zmxX_f85DoddoDA.png", "width": "700", "height": "518", "credit": "", "caption": "Matrix Multiplier on TPU — Source"}, "9": {"item_id": "2729547760", "image_id": "9", "src": "https://miro.medium.com/max/894/1*yAl85NvKgwKEqhU5MhexIQ.jpeg", "width": "447", "height": "397", "credit": "", "caption": "TPU Floor plan — Source"}, "10": {"item_id": "2729547760", "image_id": "10", "src": "https://miro.medium.com/max/1356/1*vrwxsVxqF6iZi25_zZipZA.png", "width": "678", "height": "415", "credit": "", "caption": "Data movement Energy Vs Compute — Source — Efficient Processing of Deep Neural Networks: A Tutorial and Survey"}, "11": {"item_id": "2729547760", "image_id": "11", "src": "https://miro.medium.com/max/1092/1*ZV4poPG977D20rQN3DOHLA.jpeg", "width": "546", "height": "551", "credit": "", "caption": "AlexNet Layers and Parameter — Source"}, "12": {"item_id": "2729547760", "image_id": "12", "src": "https://miro.medium.com/max/1400/1*f57O6E5hQ61JmSJIemGZzg.png", "width": "700", "height": "549", "credit": "", "caption": "Accuracy Vs Model Size — Source"}, "13": {"item_id": "2729547760", "image_id": "13", "src": "https://miro.medium.com/max/1096/1*Kv0Jr5UMvCzt_Ko90Hx8Og.png", "width": "548", "height": "614", "credit": "", "caption": "AMR Ethos NPU — Source"}, "14": {"item_id": "2729547760", "image_id": "14", "src": "https://miro.medium.com/max/660/1*gcFCfBIy2i56ka9Ogb2CKg.png", "width": "330", "height": "316", "credit": "", "caption": "ASIC Flow from Wikipedia — Source"}, "15": {"item_id": "2729547760", "image_id": "15", "src": "https://miro.medium.com/max/1000/0*bOQf7QcKkzL4b3Ql.PNG", "width": "500", "height": "208", "credit": "", "caption": "Cross-section of two transistors in a CMOS gate, in an N-well CMOS process"}, "16": {"item_id": "2729547760", "image_id": "16", "src": "https://miro.medium.com/max/1114/1*G-4gGeg5WpE05hNGsjJGtw.jpeg", "width": "557", "height": "454", "credit": "", "caption": "CMOS Wafer — Source"}}, "domain_metadata": {"name": "Towards Data Science", "logo": "https://logo.clearbit.com/towardsdatascience.com?size=800", "greyscale_logo": "https://logo.clearbit.com/towardsdatascience.com?size=800&greyscale=true"}, "listen_duration_estimate": 869}, "2597137666": {"item_id": "2597137666", "resolved_id": "2597137666", "given_url": "https://twilco.github.io/riscv-from-scratch/2019/04/27/riscv-from-scratch-2.html", "given_title": "https://twilco.github.io/riscv-from-scratch/2019/04/27/riscv-from-scratch-2", "favorite": "0", "status": "1", "time_added": "1558224728", "time_updated": "1613039250", "time_read": "1567035495", "time_favorited": "0", "sort_id": 281, "resolved_title": "RISC-V from scratch 2: Hardware layouts, linker scripts, and C runtimes", "resolved_url": "https://twilco.github.io/riscv-from-scratch/2019/04/27/riscv-from-scratch-2.html", "excerpt": "Welcome to the second post in the RISC-V from scratch series! As a quick recap, throughout RISC-V from scratch we will explore various low-level concepts (compilation and linking, primitive runtimes, assembly, and more), typically through the lens of RISC-V and its ecosystem.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "4969", "lang": "en", "time_to_read": 23, "tags": {"cpus": {"item_id": "2597137666", "tag": "cpus"}, "riscv": {"item_id": "2597137666", "tag": "riscv"}, "semiconductors": {"item_id": "2597137666", "tag": "semiconductors"}}, "image": {"item_id": "2597137666", "src": "https://twilco.github.io/assets/img/working_gdb.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "2597137666", "image_id": "1", "src": "https://twilco.github.io/assets/img/working_gdb.png", "width": "0", "height": "0", "credit": "Extra", "caption": ""}}, "listen_duration_estimate": 1923}, "3785580576": {"item_id": "3785580576", "resolved_id": "3785580576", "given_url": "https://twitter.com/chiakokhua/status/1594877003584663552/photo/1", "given_title": "", "favorite": "0", "status": "1", "time_added": "1673567292", "time_updated": "1673721890", "time_read": "1673721890", "time_favorited": "0", "sort_id": 282, "resolved_title": "RetiredEngineer®", "resolved_url": "https://twitter.com/chiakokhua/status/1594877003584663552/photo/1", "excerpt": "DigiTimes: TSMC 3nm wafer price breaks $20,000. Expect price increase for iPhone 15, GPU,... https://t.co/0u22TgMMTT", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "21", "lang": "en", "tags": {"pricing": {"item_id": "3785580576", "tag": "pricing"}, "semiconductors": {"item_id": "3785580576", "tag": "semiconductors"}}, "authors": {"137734377": {"item_id": "3785580576", "author_id": "137734377", "name": "RetiredEngineer®", "url": "https://twitter.com/chiakokhua"}}, "image": {"item_id": "3785580576", "src": "http://pbs.twimg.com/media/FiIkG8zVEAM33SD.png", "width": "897", "height": "411"}, "images": {"1": {"item_id": "3785580576", "image_id": "1", "src": "http://pbs.twimg.com/media/FiIkG8zVEAM33SD.png", "width": "897", "height": "411", "credit": "", "caption": ""}}, "domain_metadata": {"name": "Twitter", "logo": "https://logo.clearbit.com/twitter.com?size=800", "greyscale_logo": "https://logo.clearbit.com/twitter.com?size=800&greyscale=true"}, "listen_duration_estimate": 8}, "2559828782": {"item_id": "2559828782", "resolved_id": "2559828782", "given_url": "https://venturebeat.com/2019/04/15/lightelligence-releases-prototype-of-its-optical-ai-accelerator-chip/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1555343612", "time_updated": "1613039250", "time_read": "1555379826", "time_favorited": "0", "sort_id": 283, "resolved_title": "Lightelligence releases prototype of its optical AI accelerator chip", "resolved_url": "https://venturebeat.com/2019/04/15/lightelligence-releases-prototype-of-its-optical-ai-accelerator-chip/", "excerpt": "Did you miss a session from GamesBeat Summit 2022? All sessions are available to stream now. Watch now. Accelerator chips that use light rather than electrons to carry out computations promise to supercharge AI model training and inference.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "523", "lang": "en", "amp_url": "https://venturebeat.com/2019/04/15/lightelligence-releases-prototype-of-its-optical-ai-accelerator-chip/amp/", "top_image_url": "https://venturebeat.com/wp-content/uploads/2019/04/download-10.png?w=1200&strip=all", "tags": {"optics-photonics": {"item_id": "2559828782", "tag": "optics-photonics"}, "semiconductors": {"item_id": "2559828782", "tag": "semiconductors"}}, "authors": {"89415017": {"item_id": "2559828782", "author_id": "89415017", "name": "Kyle Wiggers", "url": "https://venturebeat.com/author/kylewiggers/"}}, "image": {"item_id": "2559828782", "src": "https://venturebeat.com/wp-content/uploads/2019/04/download-10.png?fit=750%2C443&strip=all", "width": "750", "height": "443"}, "images": {"1": {"item_id": "2559828782", "image_id": "1", "src": "https://venturebeat.com/wp-content/uploads/2019/04/download-10.png?fit=750%2C443&strip=all", "width": "750", "height": "443", "credit": "", "caption": "Image Credit: Lightelligence"}}, "domain_metadata": {"name": "VentureBeat", "logo": "https://logo.clearbit.com/venturebeat.com?size=800", "greyscale_logo": "https://logo.clearbit.com/venturebeat.com?size=800&greyscale=true"}, "listen_duration_estimate": 202}, "3083090112": {"item_id": "3083090112", "resolved_id": "3083090112", "given_url": "https://venturebeat.com/2020/08/17/new-cxl-interconnect-promises-to-move-data-faster-more-efficiently-at-32-gt-s/", "given_title": "New CXL interconnect promises to move data faster, more efficiently at 32 G", "favorite": "0", "status": "1", "time_added": "1597686393", "time_updated": "1613039250", "time_read": "1606059532", "time_favorited": "0", "sort_id": 284, "resolved_title": "New CXL interconnect promises to move data faster, more efficiently at 32 GT/s", "resolved_url": "https://venturebeat.com/2020/08/17/new-cxl-interconnect-promises-to-move-data-faster-more-efficiently-at-32-gt-s/", "excerpt": "This article is part of the Technology Insight series, made possible with funding from Intel.", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1388", "lang": "en", "time_to_read": 6, "amp_url": "https://venturebeat.com/2020/08/17/new-cxl-interconnect-promises-to-move-data-faster-more-efficiently-at-32-gt-s/amp/", "top_image_url": "https://venturebeat.com/wp-content/uploads/2020/08/GettyImages-692429144.jpg?w=1200&strip=all", "tags": {"semiconductors": {"item_id": "3083090112", "tag": "semiconductors"}}, "authors": {"118742271": {"item_id": "3083090112", "author_id": "118742271", "name": "Chris Angelini", "url": "https://venturebeat.com/author/chrisangelini/"}}, "image": {"item_id": "3083090112", "src": "https://venturebeat.com/wp-content/uploads/2020/08/GettyImages-692429144.jpg?resize=1200%2C600&strip=all", "width": "1200", "height": "600"}, "images": {"1": {"item_id": "3083090112", "image_id": "1", "src": "https://venturebeat.com/wp-content/uploads/2020/08/GettyImages-692429144.jpg?resize=1200%2C600&strip=all", "width": "1200", "height": "600", "credit": "", "caption": "Image Credit: Getty Images"}, "2": {"item_id": "3083090112", "image_id": "2", "src": "https://venturebeat.com/wp-content/uploads/2020/08/pcie-and-cxl.jpg?resize=728%2C798&strip=all", "width": "728", "height": "798", "credit": "", "caption": "Above: PCI Express and CXL cards drop into the same slots, ensuring compatibility with current and future platforms."}, "3": {"item_id": "3083090112", "image_id": "3", "src": "https://venturebeat.com/wp-content/uploads/2020/08/cxl-stack.jpg?resize=636%2C839&strip=all", "width": "636", "height": "839", "credit": "", "caption": "Above: Separate transaction/link layers and fixed message framing help the CXL.cache and CXL.memory stacks minimize latency compared to PCI Express 5.0 and CXL.io."}, "4": {"item_id": "3083090112", "image_id": "4", "src": "https://venturebeat.com/wp-content/uploads/2020/08/use-cases.jpg?resize=1024%2C413&strip=all", "width": "1024", "height": "413", "credit": "", "caption": "Above: The CXL Consortium identifies three use cases able to benefit from different combinations of the transaction layer’s protocols."}, "5": {"item_id": "3083090112", "image_id": "5", "src": "https://venturebeat.com/wp-content/uploads/2020/07/sale_21597_primary_image_wide.jpg?resize=300%2C200&strip=all", "width": "300", "height": "200", "credit": "", "caption": ""}, "6": {"item_id": "3083090112", "image_id": "6", "src": "https://venturebeat.com/wp-content/uploads/2020/06/sale_28560_article_image-1.jpg?resize=300%2C200&strip=all", "width": "300", "height": "200", "credit": "", "caption": ""}, "7": {"item_id": "3083090112", "image_id": "7", "src": "https://venturebeat.com/wp-content/uploads/2020/06/wide.jpg?resize=300%2C200&strip=all", "width": "300", "height": "200", "credit": "", "caption": ""}, "8": {"item_id": "3083090112", "image_id": "8", "src": "https://venturebeat.com/wp-content/uploads/2020/05/sale_14198_article_image.jpg?resize=300%2C200&strip=all", "width": "300", "height": "200", "credit": "", "caption": ""}, "9": {"item_id": "3083090112", "image_id": "9", "src": "https://venturebeat.com/wp-content/uploads/2020/05/aOniFNU.jpg?resize=300%2C200&strip=all", "width": "300", "height": "200", "credit": "", "caption": ""}, "10": {"item_id": "3083090112", "image_id": "10", "src": "https://venturebeat.com/wp-content/uploads/2020/07/sale_32029_article_image.jpg?resize=300%2C200&strip=all", "width": "300", "height": "200", "credit": "", "caption": ""}, "11": {"item_id": "3083090112", "image_id": "11", "src": "https://venturebeat.com/wp-content/uploads/2020/06/sale_22755_primary_image_wide.jpg?resize=300%2C200&strip=all", "width": "300", "height": "200", "credit": "", "caption": ""}, "12": {"item_id": "3083090112", "image_id": "12", "src": "https://venturebeat.com/wp-content/uploads/2020/07/sale_31055_article_image.jpg?resize=300%2C200&strip=all", "width": "300", "height": "200", "credit": "", "caption": ""}, "13": {"item_id": "3083090112", "image_id": "13", "src": "https://venturebeat.com/wp-content/uploads/2020/07/sale_31285_article_image.jpg?resize=300%2C200&strip=all", "width": "300", "height": "200", "credit": "", "caption": ""}, "14": {"item_id": "3083090112", "image_id": "14", "src": "https://venturebeat.com/wp-content/uploads/2020/06/sale_27900_article_image.jpg?resize=300%2C200&strip=all", "width": "300", "height": "200", "credit": "", "caption": ""}, "15": {"item_id": "3083090112", "image_id": "15", "src": "https://venturebeat.com/wp-content/uploads/2020/06/google_ai-2-e1572035641146.jpg?resize=350%2C175&strip=all", "width": "350", "height": "175", "credit": "", "caption": ""}, "16": {"item_id": "3083090112", "image_id": "16", "src": "https://venturebeat.com/wp-content/uploads/2020/08/Autonomous-shipping.jpg?resize=350%2C175&strip=all", "width": "350", "height": "175", "credit": "", "caption": ""}, "17": {"item_id": "3083090112", "image_id": "17", "src": "https://venturebeat.com/wp-content/uploads/2020/08/Meatpacking-automation-covid-19.jpg?resize=350%2C175&strip=all", "width": "350", "height": "175", "credit": "", "caption": ""}, "18": {"item_id": "3083090112", "image_id": "18", "src": "https://venturebeat.com/wp-content/uploads/2020/08/Automation-and-jobs-feature.jpg?resize=350%2C175&strip=all", "width": "350", "height": "175", "credit": "", "caption": ""}}, "domain_metadata": {"name": "VentureBeat", "logo": "https://logo.clearbit.com/venturebeat.com?size=800", "greyscale_logo": "https://logo.clearbit.com/venturebeat.com?size=800&greyscale=true"}, "listen_duration_estimate": 537}, "3082898186": {"item_id": "3082898186", "resolved_id": "3082898186", "given_url": "https://venturebeat.com/2020/08/17/photonics-startup-lightmatter-details-p1-its-ai-optical-accelerator-chip/", "given_title": "Photonics startup Lightmatter details P1, its AI optical accelerator chip", "favorite": "0", "status": "1", "time_added": "1597672995", "time_updated": "1613039250", "time_read": "1597699065", "time_favorited": "0", "sort_id": 285, "resolved_title": "Photonics startup Lightmatter details its AI optical accelerator chip", "resolved_url": "https://venturebeat.com/2020/08/17/photonics-startup-lightmatter-details-p1-its-ai-optical-accelerator-chip/", "excerpt": "We are excited to bring Transform 2022 back in-person July 19 and virtually July 20 - 28. Join AI and data leaders for insightful talks and exciting networking opportunities. Register today!", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "874", "lang": "en", "time_to_read": 4, "amp_url": "https://venturebeat.com/2020/08/17/photonics-startup-lightmatter-details-p1-its-ai-optical-accelerator-chip/amp/", "top_image_url": "https://venturebeat.com/wp-content/uploads/2020/08/2d3585e0-3f62-4759-bf51-85ee9f7404af-e1597264833261.png?w=1200&strip=all", "tags": {"semiconductors": {"item_id": "3082898186", "tag": "semiconductors"}}, "authors": {"89415017": {"item_id": "3082898186", "author_id": "89415017", "name": "Kyle Wiggers", "url": "https://venturebeat.com/author/kylewiggers/"}}, "image": {"item_id": "3082898186", "src": "https://venturebeat.com/wp-content/uploads/2020/08/2d3585e0-3f62-4759-bf51-85ee9f7404af-e1597264833261.png?fit=750%2C375&strip=all", "width": "750", "height": "375"}, "images": {"1": {"item_id": "3082898186", "image_id": "1", "src": "https://venturebeat.com/wp-content/uploads/2020/08/2d3585e0-3f62-4759-bf51-85ee9f7404af-e1597264833261.png?fit=750%2C375&strip=all", "width": "750", "height": "375", "credit": "", "caption": "Image Credit: Lightmatter"}, "2": {"item_id": "3082898186", "image_id": "2", "src": "https://venturebeat.com/wp-content/uploads/2020/08/LM-test-chip-on-board.jpg?w=800&resize=800%2C600&strip=all", "width": "800", "height": "600", "credit": "", "caption": "Above: A Lightmatter test chip on a board."}, "3": {"item_id": "3082898186", "image_id": "3", "src": "https://venturebeat.com/wp-content/uploads/2020/08/LM-test-chip.jpg?w=800&resize=800%2C450&strip=all", "width": "800", "height": "450", "credit": "", "caption": "Above: A Lightmatter chip."}}, "domain_metadata": {"name": "VentureBeat", "logo": "https://logo.clearbit.com/venturebeat.com?size=800", "greyscale_logo": "https://logo.clearbit.com/venturebeat.com?size=800&greyscale=true"}, "listen_duration_estimate": 338}, "3112714850": {"item_id": "3112714850", "resolved_id": "3112714850", "given_url": "https://venturebeat.com/2020/09/15/how-microns-gddr6x-memory-is-the-secret-to-unlocking-4k-on-nvidias-rtx-30-series-cards/", "given_title": "How Micron’s GDDR6X memory is the secret to unlocking 4K on Nvidia’s RTX 30", "favorite": "0", "status": "1", "time_added": "1600215769", "time_updated": "1638708872", "time_read": "1600252092", "time_favorited": "0", "sort_id": 286, "resolved_title": "How Micron’s GDDR6X memory is the secret to unlocking 4K on Nvidia’s RTX 30-series cards", "resolved_url": "https://venturebeat.com/2020/09/15/how-microns-gddr6x-memory-is-the-secret-to-unlocking-4k-on-nvidias-rtx-30-series-cards/", "excerpt": "Did you miss a session from GamesBeat's latest event? Head over to the GamesBeat & Facebook Gaming Summit & GamesBeat Summit: Into the Metaverse 2 On Demand page here. Even with consoles iterating on a regular cadence, PC hardware has found ways to stay ahead.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "444", "lang": "en", "amp_url": "https://venturebeat.com/2020/09/15/how-microns-gddr6x-memory-is-the-secret-to-unlocking-4k-on-nvidias-rtx-30-series-cards/amp/", "top_image_url": "https://venturebeat.com/wp-content/uploads/2020/09/nvidia-GeForce-RTX-30-Series.jpg?w=1200&strip=all", "tags": {"gpus": {"item_id": "3112714850", "tag": "gpus"}, "semiconductor-memory": {"item_id": "3112714850", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3112714850", "tag": "semiconductors"}}, "authors": {"38580771": {"item_id": "3112714850", "author_id": "38580771", "name": "Jeff Grubb", "url": "https://venturebeat.com/author/jeff-grubb/"}}, "image": {"item_id": "3112714850", "src": "https://venturebeat.com/wp-content/uploads/2020/09/nvidia-GeForce-RTX-30-Series.jpg?fit=750%2C422&strip=all", "width": "750", "height": "422"}, "images": {"1": {"item_id": "3112714850", "image_id": "1", "src": "https://venturebeat.com/wp-content/uploads/2020/09/nvidia-GeForce-RTX-30-Series.jpg?fit=750%2C422&strip=all", "width": "750", "height": "422", "credit": "", "caption": "Nvidia GeForce RTX 3000  series graphics chips.Image Credit: Nvidia"}}, "domain_metadata": {"name": "VentureBeat", "logo": "https://logo.clearbit.com/venturebeat.com?size=800", "greyscale_logo": "https://logo.clearbit.com/venturebeat.com?size=800&greyscale=true"}, "listen_duration_estimate": 172}, "3335039230": {"item_id": "3335039230", "resolved_id": "3335039230", "given_url": "https://venturebeat.com/2021/05/18/google-details-new-ai-accelerator-chips/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1621371170", "time_updated": "1638708525", "time_read": "1621395727", "time_favorited": "0", "sort_id": 287, "resolved_title": "Google details new AI accelerator chips", "resolved_url": "https://venturebeat.com/2021/05/18/google-details-new-ai-accelerator-chips/", "excerpt": "Elevate your enterprise data technology and strategy at Transform 2021. At Google I/O 2021, Google today formally announced its fourth-generation tensor processing units (TPUs), which the company claims can complete AI and machine learning training workloads in close-to-record wall clock time.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "574", "lang": "en", "time_to_read": 3, "amp_url": "https://venturebeat.com/2021/05/18/google-details-new-ai-accelerator-chips/amp/", "top_image_url": "https://venturebeat.com/wp-content/uploads/2020/07/ml-perf-e1595989974532.jpg?w=1200&strip=all", "tags": {"deep-learning": {"item_id": "3335039230", "tag": "deep-learning"}, "semiconductors": {"item_id": "3335039230", "tag": "semiconductors"}, "tpu": {"item_id": "3335039230", "tag": "tpu"}}, "authors": {"89415017": {"item_id": "3335039230", "author_id": "89415017", "name": "Kyle Wiggers", "url": "https://venturebeat.com/author/kylewiggers/"}}, "image": {"item_id": "3335039230", "src": "https://venturebeat.com/wp-content/uploads/2020/07/ml-perf-e1595989974532.jpg?resize=1198%2C600&strip=all", "width": "1200", "height": "600"}, "images": {"1": {"item_id": "3335039230", "image_id": "1", "src": "https://venturebeat.com/wp-content/uploads/2020/07/ml-perf-e1595989974532.jpg?resize=1198%2C600&strip=all", "width": "1200", "height": "600", "credit": "TPUs", "caption": "Tensor processing units"}}, "domain_metadata": {"name": "VentureBeat", "logo": "https://logo.clearbit.com/venturebeat.com?size=800", "greyscale_logo": "https://logo.clearbit.com/venturebeat.com?size=800&greyscale=true"}, "listen_duration_estimate": 222}, "3862985644": {"item_id": "3862985644", "resolved_id": "3862985644", "given_url": "https://venturebeat.com/ai/google-dives-into-the-supercomputer-game-knitting-together-purpose-built-gpus-for-llm-training/", "given_title": "Google dives into the ‘supercomputer’ game by knitting together purpose-bui", "favorite": "0", "status": "1", "time_added": "1683743169", "time_updated": "1683897436", "time_read": "1683897436", "time_favorited": "0", "sort_id": 288, "resolved_title": "Google dives into the ‘supercomputer’ game by knitting together purpose-built GPUs for large language model training", "resolved_url": "https://venturebeat.com/ai/google-dives-into-the-supercomputer-game-knitting-together-purpose-built-gpus-for-llm-training/", "excerpt": "Join top executives in San Francisco on July 11-12, to hear how leaders are integrating and optimizing AI investments for success. Learn More", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "643", "lang": "en", "time_to_read": 3, "amp_url": "https://venturebeat.com/ai/google-dives-into-the-supercomputer-game-knitting-together-purpose-built-gpus-for-llm-training/amp/", "top_image_url": "https://venturebeat.com/wp-content/uploads/2022/12/VB_dictionary-page_romain-vignes-ywqa9IZB-dU-unsplash.jpg?w=1200&strip=all", "tags": {"gpus": {"item_id": "3862985644", "tag": "gpus"}, "interconnects": {"item_id": "3862985644", "tag": "interconnects"}, "llms": {"item_id": "3862985644", "tag": "llms"}, "semiconductors": {"item_id": "3862985644", "tag": "semiconductors"}}, "authors": {"144717245": {"item_id": "3862985644", "author_id": "144717245", "name": "Peter Wayner", "url": "https://venturebeat.com/author/Peter%20Wayner/"}}, "image": {"item_id": "3862985644", "src": "https://venturebeat.com/wp-content/uploads/2022/12/VB_dictionary-page_romain-vignes-ywqa9IZB-dU-unsplash.jpg?fit=750%2C498&strip=all", "width": "750", "height": "498"}, "images": {"1": {"item_id": "3862985644", "image_id": "1", "src": "https://venturebeat.com/wp-content/uploads/2022/12/VB_dictionary-page_romain-vignes-ywqa9IZB-dU-unsplash.jpg?fit=750%2C498&strip=all", "width": "750", "height": "498", "credit": "Image   Jeremy Bishop on Unsplash", "caption": "Image Credit: Photo by Jeremy Bishop on Unsplash"}}, "domain_metadata": {"name": "VentureBeat", "logo": "https://logo.clearbit.com/venturebeat.com?size=800", "greyscale_logo": "https://logo.clearbit.com/venturebeat.com?size=800&greyscale=true"}, "listen_duration_estimate": 249}, "3937086025": {"item_id": "3937086025", "resolved_id": "3937086025", "given_url": "https://venturebeat.com/ai/intel-unveils-glass-substrates-for-chips-to-advance-moores-law/", "given_title": "Intel unveils glass substrates for chips to advance Moore’s Law", "favorite": "0", "status": "1", "time_added": "1695122113", "time_updated": "1708191409", "time_read": "1695142744", "time_favorited": "0", "sort_id": 289, "resolved_title": "Intel unveils glass substrates for chips to advance Moore’s Law", "resolved_url": "https://venturebeat.com/ai/intel-unveils-glass-substrates-for-chips-to-advance-moores-law/", "excerpt": "We're thrilled to announce the return of GamesBeat Next, hosted in San Francisco this October, where we will explore the theme of \"Playing the Edge.\" Apply to speak here and learn more about sponsorship opportunities here.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1685", "lang": "en", "time_to_read": 8, "top_image_url": "https://venturebeat.com/wp-content/uploads/2023/09/intel-glass-4.jpg?w=1200&strip=all", "tags": {"interconnects": {"item_id": "3937086025", "tag": "interconnects"}, "semiconductors": {"item_id": "3937086025", "tag": "semiconductors"}}, "authors": {"38297534": {"item_id": "3937086025", "author_id": "38297534", "name": "Dean Takahashi", "url": "https://venturebeat.com/author/dean-takahashi/"}}, "image": {"item_id": "3937086025", "src": "https://venturebeat.com/wp-content/uploads/2023/09/intel-glass-4.jpg?fit=750%2C499&strip=all", "width": "750", "height": "499"}, "images": {"1": {"item_id": "3937086025", "image_id": "1", "src": "https://venturebeat.com/wp-content/uploads/2023/09/intel-glass-4.jpg?fit=750%2C499&strip=all", "width": "750", "height": "499", "credit": "", "caption": "Intel is using glass substrates to speed up chip communication.Image Credit: Intel"}}, "domain_metadata": {"name": "VentureBeat", "logo": "https://logo.clearbit.com/venturebeat.com?size=800", "greyscale_logo": "https://logo.clearbit.com/venturebeat.com?size=800&greyscale=true"}, "listen_duration_estimate": 652}, "3282165096": {"item_id": "3282165096", "resolved_id": "3282165096", "given_url": "https://vimeo.com/524025724", "given_title": "7Kwafers.mp4 on Vimeo", "favorite": "0", "status": "1", "time_added": "1615897159", "time_updated": "1615905934", "time_read": "1615905934", "time_favorited": "0", "sort_id": 290, "resolved_title": "7Kwafers.mp4", "resolved_url": "https://vimeo.com/524025724", "excerpt": "over 7,000 wafers stacked (from STDF data)", "is_article": "0", "is_index": "0", "has_video": "2", "has_image": "1", "word_count": "0", "lang": "", "tags": {"semiconductors": {"item_id": "3282165096", "tag": "semiconductors"}, "stdf": {"item_id": "3282165096", "tag": "stdf"}}, "authors": {"175649194": {"item_id": "3282165096", "author_id": "175649194", "name": "John Odonnell", "url": "https://vimeo.com/user85184537"}}, "image": {"item_id": "3282165096", "src": "http://i.vimeocdn.com/video/1085366786-1560cef022df443890fc378b8aca1021eb3c0248bf71c890f53d487efa46ca72-d_640", "width": "640", "height": "360"}, "images": {"1": {"item_id": "3282165096", "image_id": "1", "src": "http://i.vimeocdn.com/video/1085366786-1560cef022df443890fc378b8aca1021eb3c0248bf71c890f53d487efa46ca72-d_640", "width": "640", "height": "360", "credit": "", "caption": ""}}, "videos": {"1": {"item_id": "3282165096", "video_id": "1", "src": "http://vimeo.com/play_redirect?clip_id=524025724&quality=hd", "width": "0", "height": "0", "type": "2", "vid": "524025724", "length": "137"}}, "domain_metadata": {"name": "Vimeo", "logo": "https://logo.clearbit.com/vimeo.com?size=800", "greyscale_logo": "https://logo.clearbit.com/vimeo.com?size=800&greyscale=true"}, "listen_duration_estimate": 0}, "3109013050": {"item_id": "3109013050", "resolved_id": "3109013050", "given_url": "https://www-bloomberg-com.cdn.ampproject.org/c/s/www.bloomberg.com/amp/news/articles/2020-09-09/lightmatter-startup-tries-to-speed-up-computing-using-light", "given_title": "", "favorite": "0", "status": "1", "time_added": "1600004395", "time_updated": "1613039250", "time_read": "1604363467", "time_favorited": "0", "sort_id": 291, "resolved_title": "Lightmatter Startup Tries to Speed Up Computing Using Light", "resolved_url": "https://www-bloomberg-com.cdn.ampproject.org/c/s/www.bloomberg.com/amp/news/articles/2020-09-09/lightmatter-startup-tries-to-speed-up-computing-using-light", "excerpt": "The idea of using light instead of electricity in computing has been around for decades. Boston-based startup Lightmatter Inc. believes the technology’s time has finally come. The potential benefits -- greater speed requiring less power -- are understood.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "375", "lang": "en", "tags": {"semiconductors": {"item_id": "3109013050", "tag": "semiconductors"}, "startups": {"item_id": "3109013050", "tag": "startups"}}, "authors": {"81774873": {"item_id": "3109013050", "author_id": "81774873", "name": "Ian King", "url": "https://www.bloomberg.com/authors/AB1M_8ht4mM/ian-king"}}, "listen_duration_estimate": 145}, "3054784275": {"item_id": "3054784275", "resolved_id": "3054784275", "given_url": "https://www-cnx--software-com.cdn.ampproject.org/c/s/www.cnx-software.com/2020/07/07/design-an-open-source-soc-with-google-skywater-pdk-get-it-manufactured-for-free/amp/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1595277855", "time_updated": "1613039250", "time_read": "1595457001", "time_favorited": "0", "sort_id": 292, "resolved_title": "Design an Open-Source SoC with Google SkyWater PDK, Get It Manufactured for Free", "resolved_url": "https://www-cnx--software-com.cdn.ampproject.org/c/s/www.cnx-software.com/2020/07/07/design-an-open-source-soc-with-google-skywater-pdk-get-it-manufactured-for-free/amp/", "excerpt": "With open ISAs like RISC-V, it’s become easier – provided you have the skills – to develop or customize your own SoC using RTL files, compile it with EDA tools, and run the resulting bitstream on an FPGA.", "is_article": "1", "is_index": "0", "has_video": "1", "has_image": "1", "word_count": "349", "lang": "en", "top_image_url": "https://www.cnx-software.com/wp-content/uploads/2020/07/SkyWater-PDK.png", "tags": {"semiconductors": {"item_id": "3054784275", "tag": "semiconductors"}}, "image": {"item_id": "3054784275", "src": "http://img.youtube.com/vi/EczW2IWdnOM/0.jpg", "width": "480", "height": "360"}, "images": {"1": {"item_id": "3054784275", "image_id": "1", "src": "http://img.youtube.com/vi/EczW2IWdnOM/0.jpg", "width": "480", "height": "360", "credit": "", "caption": ""}}, "videos": {"1": {"item_id": "3054784275", "video_id": "1", "src": "http://www.youtube.com/watch?v=EczW2IWdnOM", "width": "640", "height": "360", "type": "1", "vid": "EczW2IWdnOM", "length": "0"}}, "listen_duration_estimate": 135}, "2183015234": {"item_id": "2183015234", "resolved_id": "2183015234", "given_url": "https://www-nextplatform-com.cdn.ampproject.org/c/s/www.nextplatform.com/2018/05/10/tearing-apart-googles-tpu-3-0-ai-coprocessor/amp/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1526007164", "time_updated": "1638708525", "time_read": "1526093345", "time_favorited": "0", "sort_id": 293, "resolved_title": "Tearing Apart Google’s TPU 3.0 AI Coprocessor", "resolved_url": "https://www-nextplatform-com.cdn.ampproject.org/c/s/www.nextplatform.com/2018/05/10/tearing-apart-googles-tpu-3-0-ai-coprocessor/amp/", "excerpt": "Google did its best to impress this week at its annual IO conference. While Google rolled out a bunch of benchmarks that were run on its current Cloud TPU instances, based on TPUv2 chips, the company divulged a few skimpy details about its next generation TPU chip and its systems architecture.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2136", "lang": "en", "time_to_read": 10, "top_image_url": "https://www.nextplatform.com/wp-content/uploads/2017/05/tpu2.jpg", "tags": {"deep-learning": {"item_id": "2183015234", "tag": "deep-learning"}, "semiconductors": {"item_id": "2183015234", "tag": "semiconductors"}}, "image": {"item_id": "2183015234", "src": "https://www-nextplatform-com.cdn.ampproject.org/i/s/www.nextplatform.com/wp-content/uploads/2017/05/tpu2.jpg", "width": "678", "height": "351"}, "images": {"1": {"item_id": "2183015234", "image_id": "1", "src": "https://www-nextplatform-com.cdn.ampproject.org/i/s/www.nextplatform.com/wp-content/uploads/2017/05/tpu2.jpg", "width": "678", "height": "351", "credit": "", "caption": ""}, "2": {"item_id": "2183015234", "image_id": "2", "src": "https://www.nextplatform.com/wp-content/uploads/2018/05/image017.jpg", "width": "500", "height": "262", "credit": "left", "caption": "Toroidal mesh interconnect diagrams: 2D"}, "3": {"item_id": "2183015234", "image_id": "3", "src": "https://www.nextplatform.com/wp-content/uploads/2018/05/bfloat.jpg", "width": "1088", "height": "610", "credit": "", "caption": ""}, "4": {"item_id": "2183015234", "image_id": "4", "src": "https://www.nextplatform.com/wp-content/uploads/2018/05/image019.jpg", "width": "650", "height": "262", "credit": "left", "caption": "Block diagrams: TPUv2"}, "5": {"item_id": "2183015234", "image_id": "5", "src": "https://www.nextplatform.com/wp-content/uploads/2018/05/image021.png", "width": "550", "height": "268", "credit": "", "caption": ""}}, "listen_duration_estimate": 827}, "617109": {"item_id": "617109", "resolved_id": "617109", "given_url": "https://www.agner.org/optimize/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638370369", "time_read": "1638370369", "time_favorited": "0", "sort_id": 294, "resolved_title": "Software optimization resources", "resolved_url": "https://www.agner.org/optimize/", "excerpt": "Optimization manuals This series of five manuals describes everything you need to know about optimizing code for x86 and x86-64 family microprocessors, including optimization advices for C++ and assembly language, details about the microarchitecture and instruction timings of most Intel, AMD and VIA", "is_article": "1", "is_index": "1", "has_video": "0", "has_image": "0", "word_count": "1397", "lang": "en", "time_to_read": 6, "tags": {"cpus": {"item_id": "617109", "tag": "cpus"}, "semiconductors": {"item_id": "617109", "tag": "semiconductors"}}, "listen_duration_estimate": 541}, "18062940": {"item_id": "18062940", "resolved_id": "18062940", "given_url": "https://www.agner.org/optimize/microarchitecture.pdf", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638409389", "time_read": "1638409389", "time_favorited": "0", "sort_id": 295, "resolved_title": "", "resolved_url": "https://agner.org/optimize/microarchitecture.pdf", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"cpus": {"item_id": "18062940", "tag": "cpus"}, "semiconductors": {"item_id": "18062940", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3989511890": {"item_id": "3989511890", "resolved_id": "3989511890", "given_url": "https://www.allaboutcircuits.com/industry-articles/choosing-the-best-wide-bandgap-technology-for-your-application/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1704545169", "time_updated": "1704665155", "time_read": "1704665155", "time_favorited": "0", "sort_id": 296, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/industry-articles/choosing-the-best-wide-bandgap-technology-for-your-application/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"gallium-nitride": {"item_id": "3989511890", "tag": "gallium-nitride"}, "semiconductors": {"item_id": "3989511890", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3855023231": {"item_id": "3855023231", "resolved_id": "3855023231", "given_url": "https://www.allaboutcircuits.com/industry-articles/gan-hemt-circuit-topologies-for-high-resolution-lidar/", "given_title": "GaN HEMT Circuit Topologies for High-resolution LiDAR", "favorite": "0", "status": "1", "time_added": "1682636967", "time_updated": "1682764639", "time_read": "1682764639", "time_favorited": "0", "sort_id": 297, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/industry-articles/gan-hemt-circuit-topologies-for-high-resolution-lidar/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"gallium-nitride": {"item_id": "3855023231", "tag": "gallium-nitride"}, "semiconductors": {"item_id": "3855023231", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3474178887": {"item_id": "3474178887", "resolved_id": "3474178887", "given_url": "https://www.allaboutcircuits.com/industry-articles/understanding-and-addressing-5-key-power-supply-issues/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638302611", "time_updated": "1654560253", "time_read": "1638303887", "time_favorited": "0", "sort_id": 298, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/industry-articles/understanding-and-addressing-5-key-power-supply-issues/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"circuits-electronics": {"item_id": "3474178887", "tag": "circuits-electronics"}, "semiconductors": {"item_id": "3474178887", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3142569997": {"item_id": "3142569997", "resolved_id": "3142569997", "given_url": "https://www.allaboutcircuits.com/news/cpus-gpus-work-harder-data-centers-dpus-work-smarter/", "given_title": "While CPUs and GPUs Work Harder in Data Centers, DPUs Work Smarter", "favorite": "0", "status": "1", "time_added": "1602753689", "time_updated": "1613039250", "time_read": "1604361053", "time_favorited": "0", "sort_id": 299, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/news/cpus-gpus-work-harder-data-centers-dpus-work-smarter/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"semiconductors": {"item_id": "3142569997", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3115831095": {"item_id": "3115831095", "resolved_id": "3115831095", "given_url": "https://www.allaboutcircuits.com/news/ddr4-makes-headway-even-with-ddr5-modules-on-its-heels/", "given_title": "DDR4 Makes Headway Even with DDR5 Modules on Its Heels", "favorite": "0", "status": "1", "time_added": "1600464377", "time_updated": "1613770090", "time_read": "1604362529", "time_favorited": "0", "sort_id": 300, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/news/ddr4-makes-headway-even-with-ddr5-modules-on-its-heels/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"semiconductor-memory": {"item_id": "3115831095", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3115831095", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "2701747061": {"item_id": "2701747061", "resolved_id": "2701747061", "given_url": "https://www.allaboutcircuits.com/news/gallium-arsenide-another-player-in-semiconductor-technology/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1639221819", "time_read": "1639221819", "time_favorited": "0", "sort_id": 301, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/news/gallium-arsenide-another-player-in-semiconductor-technology/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"circuits-electronics": {"item_id": "2701747061", "tag": "circuits-electronics"}, "semiconductors": {"item_id": "2701747061", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "2682262236": {"item_id": "2682262236", "resolved_id": "2682262236", "given_url": "https://www.allaboutcircuits.com/news/ic-design-resources-roundup-mentor-cadence-synoy/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1656167906", "time_read": "1638561550", "time_favorited": "0", "sort_id": 302, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/news/ic-design-resources-roundup-mentor-cadence-synoy/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"chip-design": {"item_id": "2682262236", "tag": "chip-design"}, "semiconductors": {"item_id": "2682262236", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3650070061": {"item_id": "3650070061", "resolved_id": "3650070061", "given_url": "https://www.allaboutcircuits.com/news/intel-labs-demonstrates-an-industry-first-in-integrated-photonics-an-eight-wavelegth-laser-array/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1657284727", "time_updated": "1657309887", "time_read": "1657309887", "time_favorited": "0", "sort_id": 303, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/news/intel-labs-demonstrates-an-industry-first-in-integrated-photonics-an-eight-wavelegth-laser-array/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"optics-photonics": {"item_id": "3650070061", "tag": "optics-photonics"}, "semiconductors": {"item_id": "3650070061", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3846948908": {"item_id": "3846948908", "resolved_id": "3846948908", "given_url": "https://www.allaboutcircuits.com/news/latest-gan-ics-crank-out-more-speed-efficiency-and-power-density/", "given_title": "Latest GaN ICs Crank out More Speed, Efficiency, and Power Density", "favorite": "0", "status": "1", "time_added": "1681579612", "time_updated": "1681591096", "time_read": "1681591095", "time_favorited": "0", "sort_id": 304, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/news/latest-gan-ics-crank-out-more-speed-efficiency-and-power-density/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"gallium-nitride": {"item_id": "3846948908", "tag": "gallium-nitride"}, "semiconductors": {"item_id": "3846948908", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "2333084757": {"item_id": "2333084757", "resolved_id": "2333084757", "given_url": "https://www.allaboutcircuits.com/news/magnetic-field-sensors-tunnel-applications-magnetoresistance-TMR-sensors/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1639171196", "time_read": "1639171195", "time_favorited": "0", "sort_id": 305, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/news/magnetic-field-sensors-tunnel-applications-magnetoresistance-TMR-sensors/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"circuits-electronics": {"item_id": "2333084757", "tag": "circuits-electronics"}, "semiconductors": {"item_id": "2333084757", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3853025743": {"item_id": "3853025743", "resolved_id": "3853025743", "given_url": "https://www.allaboutcircuits.com/news/memory-roundup-ultra-low-power-sram-ultraram-3d-flash-hit-the-scene/", "given_title": "Memory Roundup: Ultra-low-power SRAM, ULTRARAM, & 3D Flash Hit the Scene", "favorite": "0", "status": "1", "time_added": "1682383659", "time_updated": "1682423956", "time_read": "1682423955", "time_favorited": "0", "sort_id": 306, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/news/memory-roundup-ultra-low-power-sram-ultraram-3d-flash-hit-the-scene/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"semiconductor-memory": {"item_id": "3853025743", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3853025743", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3838925022": {"item_id": "3838925022", "resolved_id": "3838925022", "given_url": "https://www.allaboutcircuits.com/news/new-chip-purportedly-offers-the-best-memory-of-any-chip-for-edge-ai/", "given_title": "New Chip Purportedly Offers the “Best Memory of Any Chip for Edge AI”", "favorite": "0", "status": "1", "time_added": "1680557151", "time_updated": "1680605292", "time_read": "1680605292", "time_favorited": "0", "sort_id": 307, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/news/new-chip-purportedly-offers-the-best-memory-of-any-chip-for-edge-ai/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"semiconductor-memory": {"item_id": "3838925022", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3838925022", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3722233755": {"item_id": "3722233755", "resolved_id": "3722233755", "given_url": "https://www.allaboutcircuits.com/news/researchers-develop-transistor-free-compute-in-memory-architecture/", "given_title": "Researchers Develop Transistor-free Compute-in-Memory Architecture", "favorite": "0", "status": "1", "time_added": "1665532074", "time_updated": "1665665592", "time_read": "1665665591", "time_favorited": "0", "sort_id": 308, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/news/researchers-develop-transistor-free-compute-in-memory-architecture/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"circuits-electronics": {"item_id": "3722233755", "tag": "circuits-electronics"}, "semiconductor-memory": {"item_id": "3722233755", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3722233755", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3741073832": {"item_id": "3741073832", "resolved_id": "3741073832", "given_url": "https://www.allaboutcircuits.com/news/startup-knocks-down-chiplet-hurdles-with-high-performance-link/", "given_title": "Startup Knocks Down Chiplet Hurdles with High-performance Link", "favorite": "0", "status": "1", "time_added": "1667922366", "time_updated": "1667946726", "time_read": "1667946726", "time_favorited": "0", "sort_id": 309, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/news/startup-knocks-down-chiplet-hurdles-with-high-performance-link/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"semiconductors": {"item_id": "3741073832", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3739100807": {"item_id": "3739100807", "resolved_id": "3739100807", "given_url": "https://www.allaboutcircuits.com/news/tsmc-grants-a-sweep-of-eda-certifications-for-new-process-nodes/", "given_title": "TSMC Grants a Sweep of EDA Certifications for New Process Nodes", "favorite": "0", "status": "1", "time_added": "1667669828", "time_updated": "1667677689", "time_read": "1667677688", "time_favorited": "0", "sort_id": 310, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/news/tsmc-grants-a-sweep-of-eda-certifications-for-new-process-nodes/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"semiconductors": {"item_id": "3739100807", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3005198698": {"item_id": "3005198698", "resolved_id": "3005198698", "given_url": "https://www.allaboutcircuits.com/news/what-is-silicon-germaniums-place-at-the-semiconductor-table/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638542558", "time_read": "1638542558", "time_favorited": "0", "sort_id": 311, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/news/what-is-silicon-germaniums-place-at-the-semiconductor-table/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"semiconductors": {"item_id": "3005198698", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3189872815": {"item_id": "3189872815", "resolved_id": "3189872815", "given_url": "https://www.allaboutcircuits.com/news/what-makes-5g-fast-mmwaves-mimo-beamforming/", "given_title": "What Makes 5G So Fast? mmWaves, MIMO, and Beamforming, and More", "favorite": "0", "status": "1", "time_added": "1606908863", "time_updated": "1613039250", "time_read": "1608290512", "time_favorited": "0", "sort_id": 312, "resolved_title": "What Makes 5G So Fast? mmWaves, MIMO, and Beamforming, and More", "resolved_url": "https://www.allaboutcircuits.com/news/what-makes-5g-fast-mmwaves-mimo-beamforming/", "excerpt": "In a recent article, we discussed the basics of 5G technology—a discussion that is no longer in the realm of the hypothetical with 5G now being deployed in practice. One of the key talking points of 5G, at least from the consumer perspective, is its blazing-fast speeds.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "699", "lang": "en", "time_to_read": 3, "top_image_url": "https://www.allaboutcircuits.com/uploads/thumbnails/5G_speed.jpg", "tags": {"semiconductors": {"item_id": "3189872815", "tag": "semiconductors"}}, "authors": {"131543134": {"item_id": "3189872815", "author_id": "131543134", "name": "John Koon", "url": "https://www.allaboutcircuits.com/author/john-koon"}}, "image": {"item_id": "3189872815", "src": "https://www.allaboutcircuits.com/uploads/articles/Comparative_speed_of_5G.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3189872815", "image_id": "1", "src": "https://www.allaboutcircuits.com/uploads/articles/Comparative_speed_of_5G.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3189872815", "image_id": "2", "src": "https://www.allaboutcircuits.com/uploads/articles/Heterogenous_5G_mobile_network.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "3189872815", "image_id": "3", "src": "https://www.allaboutcircuits.com/uploads/articles/Block_diagram_of_a_phased-array_receiver.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 271}, "3246223265": {"item_id": "3246223265", "resolved_id": "3246223265", "given_url": "https://www.allaboutcircuits.com/technical-articles/6-causes-of-mos-transistor-leakage-current/", "given_title": "6 Causes of MOS Transistor Leakage Current", "favorite": "0", "status": "1", "time_added": "1612262425", "time_updated": "1613039250", "time_read": "1612282586", "time_favorited": "0", "sort_id": 313, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/6-causes-of-mos-transistor-leakage-current/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"chip-design": {"item_id": "3246223265", "tag": "chip-design"}, "semiconductors": {"item_id": "3246223265", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3786307129": {"item_id": "3786307129", "resolved_id": "3786307129", "given_url": "https://www.allaboutcircuits.com/technical-articles/basic-concepts-in-rf-design-introduction-to-transmission-lines/", "given_title": "RF Design Basics—Introduction to Transmission Lines", "favorite": "0", "status": "1", "time_added": "1673659606", "time_updated": "1673721828", "time_read": "1673721828", "time_favorited": "0", "sort_id": 314, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/basic-concepts-in-rf-design-introduction-to-transmission-lines/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"chip-design": {"item_id": "3786307129", "tag": "chip-design"}, "circuits-electronics": {"item_id": "3786307129", "tag": "circuits-electronics"}, "semiconductors": {"item_id": "3786307129", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "1695670307": {"item_id": "1695670307", "resolved_id": "1695670307", "given_url": "https://www.allaboutcircuits.com/technical-articles/category/analog/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638307625", "time_read": "1638307625", "time_favorited": "0", "sort_id": 315, "resolved_title": "Analog Technical Articles", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/category/analog/", "excerpt": "Basic Operations in Signal Processing: Multiplication, Differentiation, Integration  March 27, 2017 by", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "10", "lang": "en", "top_image_url": "https://www.allaboutcircuits.com/assets/images/og_default.png", "tags": {"semiconductors": {"item_id": "1695670307", "tag": "semiconductors"}}, "authors": {"63175851": {"item_id": "1695670307", "author_id": "63175851", "name": "Sneha H.L.", "url": "https://www.allaboutcircuits.com/author/sneha-h.l"}}, "image": {"item_id": "1695670307", "src": "https://www.allaboutcircuits.com/uploads/thumbnails/_315_220/Amin_noisy_data_feature.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "1695670307", "image_id": "1", "src": "https://www.allaboutcircuits.com/uploads/thumbnails/_315_220/Amin_noisy_data_feature.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "1695670307", "image_id": "2", "src": "https://www.allaboutcircuits.com/uploads/thumbnails/_315_220/sneja_thumbnail.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "1695670307", "image_id": "3", "src": "https://www.allaboutcircuits.com/uploads/thumbnails/_315_220/SineAndSquareHarmonicsThumb.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "1695670307", "image_id": "4", "src": "https://www.allaboutcircuits.com/uploads/thumbnails/_315_220/TM_MEMSM_thumb.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "5": {"item_id": "1695670307", "image_id": "5", "src": "https://www.allaboutcircuits.com/uploads/thumbnails/_315_220/Sneha_source_shifting_featured.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "6": {"item_id": "1695670307", "image_id": "6", "src": "https://www.allaboutcircuits.com/uploads/thumbnails/_315_220/Krishnan_2_featured.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "7": {"item_id": "1695670307", "image_id": "7", "src": "https://www.allaboutcircuits.com/uploads/thumbnails/_315_220/Sneha_correlation_featured.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "8": {"item_id": "1695670307", "image_id": "8", "src": "https://www.allaboutcircuits.com/uploads/thumbnails/_315_220/Krishnan_1_featured.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "9": {"item_id": "1695670307", "image_id": "9", "src": "https://www.allaboutcircuits.com/uploads/thumbnails/_315_220/TB_AGC_THUMB41.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "10": {"item_id": "1695670307", "image_id": "10", "src": "https://www.allaboutcircuits.com/uploads/thumbnails/_315_220/Sneha_complex_conjugates_featured.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "11": {"item_id": "1695670307", "image_id": "11", "src": "https://www.allaboutcircuits.com/uploads/thumbnails/_315_220/TB_APF_thumb.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "12": {"item_id": "1695670307", "image_id": "12", "src": "https://www.allaboutcircuits.com/uploads/thumbnails/_315_220/Sneha_background_2.jpeg", "width": "0", "height": "0", "credit": "", "caption": ""}, "13": {"item_id": "1695670307", "image_id": "13", "src": "https://www.allaboutcircuits.com/uploads/thumbnails/_315_220/Hughes_antenna2_featured.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "14": {"item_id": "1695670307", "image_id": "14", "src": "https://www.allaboutcircuits.com/uploads/thumbnails/_315_220/Mitchell_Analog_Discovery_2_featured.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "15": {"item_id": "1695670307", "image_id": "15", "src": "https://www.allaboutcircuits.com/uploads/thumbnails/_315_220/Lee_Gyromous_featured.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "16": {"item_id": "1695670307", "image_id": "16", "src": "https://www.allaboutcircuits.com/uploads/thumbnails/_315_220/Keim_linear_phase_filters_featured.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "17": {"item_id": "1695670307", "image_id": "17", "src": "https://www.allaboutcircuits.com/uploads/thumbnails/_315_220/TB_CCPFT_thumb.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "18": {"item_id": "1695670307", "image_id": "18", "src": "https://www.allaboutcircuits.com/uploads/thumbnails/_315_220/TB_CCLED_thumb.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "19": {"item_id": "1695670307", "image_id": "19", "src": "https://www.allaboutcircuits.com/uploads/thumbnails/_315_220/TB_DQPSK_thumb.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 4}, "2445221707": {"item_id": "2445221707", "resolved_id": "2445221707", "given_url": "https://www.allaboutcircuits.com/technical-articles/describing-combinational-circuits-in-verilog/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638829309", "time_read": "1638307619", "time_favorited": "0", "sort_id": 316, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/describing-combinational-circuits-in-verilog/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"circuits-electronics": {"item_id": "2445221707", "tag": "circuits-electronics"}, "semiconductors": {"item_id": "2445221707", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3147364136": {"item_id": "3147364136", "resolved_id": "3147364136", "given_url": "https://www.allaboutcircuits.com/technical-articles/designing-and-simulating-emc-filters-ltspice/", "given_title": "Designing and Simulating EMC Filters with LTspice", "favorite": "0", "status": "1", "time_added": "1603192909", "time_updated": "1613039250", "time_read": "1604360734", "time_favorited": "0", "sort_id": 317, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/designing-and-simulating-emc-filters-ltspice/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"semiconductors": {"item_id": "3147364136", "tag": "semiconductors"}, "spice": {"item_id": "3147364136", "tag": "spice"}}, "listen_duration_estimate": 0}, "3217181899": {"item_id": "3217181899", "resolved_id": "3217181899", "given_url": "https://www.allaboutcircuits.com/technical-articles/designing-with-a-heat-sink-for-junction-to-case-thermal-resistance/", "given_title": "Designing with a Heat Sink for Junction-to-Case Thermal Resistance", "favorite": "0", "status": "1", "time_added": "1609501610", "time_updated": "1613039250", "time_read": "1609624890", "time_favorited": "0", "sort_id": 318, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/designing-with-a-heat-sink-for-junction-to-case-thermal-resistance/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"chip-design": {"item_id": "3217181899", "tag": "chip-design"}, "semiconductors": {"item_id": "3217181899", "tag": "semiconductors"}, "thermal": {"item_id": "3217181899", "tag": "thermal"}}, "listen_duration_estimate": 0}, "3171089139": {"item_id": "3171089139", "resolved_id": "3171089139", "given_url": "https://www.allaboutcircuits.com/technical-articles/elmore-delay-model-transistor-sizing-vlsi-design/", "given_title": "The Elmore Delay Model in VLSI Design", "favorite": "0", "status": "1", "time_added": "1605180646", "time_updated": "1613039250", "time_read": "1605181473", "time_favorited": "0", "sort_id": 319, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/elmore-delay-model-transistor-sizing-vlsi-design/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"chip-design": {"item_id": "3171089139", "tag": "chip-design"}, "semiconductors": {"item_id": "3171089139", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "2687091789": {"item_id": "2687091789", "resolved_id": "2687091789", "given_url": "https://www.allaboutcircuits.com/technical-articles/executing-commands-memory-dram-commands/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638409309", "time_read": "1638409308", "time_favorited": "0", "sort_id": 320, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/executing-commands-memory-dram-commands/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"semiconductor-memory": {"item_id": "2687091789", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "2687091789", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "1651227448": {"item_id": "1651227448", "resolved_id": "1651227448", "given_url": "https://www.allaboutcircuits.com/technical-articles/fet-vs-bjt-vs-igbt-whats-the-right-choice-for-your-power-stage-design/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638838914", "time_read": "1638838914", "time_favorited": "0", "sort_id": 321, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/fet-vs-bjt-vs-igbt-whats-the-right-choice-for-your-power-stage-design/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"circuits-electronics": {"item_id": "1651227448", "tag": "circuits-electronics"}, "semiconductors": {"item_id": "1651227448", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "2171714092": {"item_id": "2171714092", "resolved_id": "2171714092", "given_url": "https://www.allaboutcircuits.com/technical-articles/how-does-xilinx-use-its-logic-fabric-to-implement-efficient-multipliers/", "given_title": "How Does Xilinx Use Its Logic Fabric to Implement Efficient Multipliers?", "favorite": "0", "status": "1", "time_added": "1525177010", "time_updated": "1706631486", "time_read": "1525341105", "time_favorited": "0", "sort_id": 322, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/how-does-xilinx-use-its-logic-fabric-to-implement-efficient-multipliers/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"fpgas": {"item_id": "2171714092", "tag": "fpgas"}, "semiconductors": {"item_id": "2171714092", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3008278642": {"item_id": "3008278642", "resolved_id": "3008278642", "given_url": "https://www.allaboutcircuits.com/technical-articles/how-is-the-laplace-transform-used-in-circuit-design/", "given_title": "How Is the Laplace Transform Used in Circuit Design?", "favorite": "0", "status": "1", "time_added": "1591407751", "time_updated": "1613039250", "time_read": "1593020498", "time_favorited": "0", "sort_id": 323, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/how-is-the-laplace-transform-used-in-circuit-design/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"semiconductors": {"item_id": "3008278642", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "2895884902": {"item_id": "2895884902", "resolved_id": "2895884902", "given_url": "https://www.allaboutcircuits.com/technical-articles/how-to-increase-slew-rate-op-amps/", "given_title": "How to Increase Slew Rate in Op Amps", "favorite": "0", "status": "1", "time_added": "1582632776", "time_updated": "1613039250", "time_read": "1583785007", "time_favorited": "0", "sort_id": 324, "resolved_title": "How to Increase Slew Rate in Op Amps", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/how-to-increase-slew-rate-op-amps/", "excerpt": "This article is the fourth in a series on amplifiers. In the first article, we discussed how to boost an op-amp’s output current drive capability. In the second, we discussed how to learn more about the method from Part 1 by simulating our voltage buffer circuit in PSpice.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "737", "lang": "en", "time_to_read": 3, "top_image_url": "https://www.allaboutcircuits.com/uploads/thumbnails/composite_amplifier_increase_slew_rate_featured.jpg", "tags": {"semiconductors": {"item_id": "2895884902", "tag": "semiconductors"}}, "authors": {"104784712": {"item_id": "2895884902", "author_id": "104784712", "name": "Dr. Sergio Franco", "url": "https://www.allaboutcircuits.com/author/dr.-sergio-franco"}}, "image": {"item_id": "2895884902", "src": "https://www.allaboutcircuits.com/uploads/articles/composite_amplifiers_higher_slew_rate_with_current-feedback_amplifier_and_Bode_plots.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "2895884902", "image_id": "1", "src": "https://www.allaboutcircuits.com/uploads/articles/composite_amplifiers_higher_slew_rate_with_current-feedback_amplifier_and_Bode_plots.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "2895884902", "image_id": "2", "src": "https://www.allaboutcircuits.com/uploads/articles/Composite_amplifier_to_achieve_a_wider_bandwidth.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "2895884902", "image_id": "3", "src": "https://www.allaboutcircuits.com/uploads/articles/composite-amplifiers-striving-for-faster-op-amp-dynamics_sf_aac_image6.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "2895884902", "image_id": "4", "src": "https://www.allaboutcircuits.com/uploads/articles/Composite_amplifiers_PSpice_circuit_plots_in_frequency_domain_and_time_domain.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 285}, "3168524886": {"item_id": "3168524886", "resolved_id": "3168524886", "given_url": "https://www.allaboutcircuits.com/technical-articles/introduction-to-cmos-image-sensors/", "given_title": "Introduction to CMOS Image Sensors", "favorite": "0", "status": "1", "time_added": "1604974518", "time_updated": "1613039250", "time_read": "1604974549", "time_favorited": "0", "sort_id": 325, "resolved_title": "Introduction to CMOS Image Sensors", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/introduction-to-cmos-image-sensors/", "excerpt": "An image sensor is one of the main building blocks in a digital imaging system and strongly influences the overall system performance. The two main types of image sensors are charge-coupled devices (CCD) and CMOS imagers. In this article, we’ll take a look at the basics of CMOS image sensors.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1070", "lang": "en", "time_to_read": 5, "top_image_url": "https://www.allaboutcircuits.com/uploads/thumbnails/CMOS_image_sensor_featured.jpg", "tags": {"semiconductors": {"item_id": "3168524886", "tag": "semiconductors"}}, "authors": {"63144872": {"item_id": "3168524886", "author_id": "63144872", "name": "Steve Arar", "url": "https://www.allaboutcircuits.com/author/steve-arar"}}, "image": {"item_id": "3168524886", "src": "https://www.allaboutcircuits.com/uploads/articles/CMOS_image_sensor_schematic_of_direct_integration_pixel_and_change_vs._time_.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3168524886", "image_id": "1", "src": "https://www.allaboutcircuits.com/uploads/articles/CMOS_image_sensor_schematic_of_direct_integration_pixel_and_change_vs._time_.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3168524886", "image_id": "2", "src": "https://www.allaboutcircuits.com/uploads/articles/CMOS_image_sensor_block_diagram_of_CMOS.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "3168524886", "image_id": "3", "src": "https://www.allaboutcircuits.com/uploads/articles/CMOS_image_sensor_diagram_pixel_sensor_(DPS)_schematic.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "3168524886", "image_id": "4", "src": "https://www.allaboutcircuits.com/uploads/articles/CMOS_image_sensor3.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 414}, "2928418613": {"item_id": "2928418613", "resolved_id": "2928418613", "given_url": "https://www.allaboutcircuits.com/technical-articles/introduction-to-image-sensor-technology-photons-to-electrons/", "given_title": "Introduction to Image Sensor Technology, from Photons to Electrons", "favorite": "0", "status": "1", "time_added": "1585223787", "time_updated": "1613039250", "time_read": "1585224420", "time_favorited": "0", "sort_id": 326, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/introduction-to-image-sensor-technology-photons-to-electrons/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"semiconductors": {"item_id": "2928418613", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3651350108": {"item_id": "3651350108", "resolved_id": "3651350108", "given_url": "https://www.allaboutcircuits.com/technical-articles/introduction-to-mems-gyroscopes-vibratory-gyroscope/", "given_title": "An Introduction to MEMS Vibratory Gyroscopes", "favorite": "0", "status": "1", "time_added": "1656632837", "time_updated": "1656902078", "time_read": "1656902077", "time_favorited": "0", "sort_id": 327, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/introduction-to-mems-gyroscopes-vibratory-gyroscope/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"mems": {"item_id": "3651350108", "tag": "mems"}, "semiconductors": {"item_id": "3651350108", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3240721967": {"item_id": "3240721967", "resolved_id": "3240721967", "given_url": "https://www.allaboutcircuits.com/technical-articles/introduction-to-phototransistors/", "given_title": "Introduction to Phototransistors", "favorite": "0", "status": "1", "time_added": "1611744910", "time_updated": "1638829333", "time_read": "1611746242", "time_favorited": "0", "sort_id": 328, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/introduction-to-phototransistors/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"circuits-electronics": {"item_id": "3240721967", "tag": "circuits-electronics"}, "semiconductors": {"item_id": "3240721967", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "2470592102": {"item_id": "2470592102", "resolved_id": "2470592102", "given_url": "https://www.allaboutcircuits.com/technical-articles/introduction-to-supercapacitors/", "given_title": "Introduction to Supercapacitors", "favorite": "0", "status": "1", "time_added": "1548723969", "time_updated": "1638829333", "time_read": "1548874063", "time_favorited": "0", "sort_id": 329, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/introduction-to-supercapacitors/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"circuits-electronics": {"item_id": "2470592102", "tag": "circuits-electronics"}, "semiconductors": {"item_id": "2470592102", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "2920997762": {"item_id": "2920997762", "resolved_id": "2920997762", "given_url": "https://www.allaboutcircuits.com/technical-articles/introduction-to-ultra-wideband-uwb-technology/", "given_title": "Introduction to Ultra-Wideband (UWB) Technology", "favorite": "0", "status": "1", "time_added": "1584630360", "time_updated": "1613039250", "time_read": "1584643597", "time_favorited": "0", "sort_id": 330, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/introduction-to-ultra-wideband-uwb-technology/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"semiconductors": {"item_id": "2920997762", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3212967663": {"item_id": "3212967663", "resolved_id": "3212967663", "given_url": "https://www.allaboutcircuits.com/technical-articles/junction-to-ambient-thermal-resistance-ic-package-thermal-performance/", "given_title": "How Junction-to-Ambient Thermal Resistance of an IC Package Affects Thermal", "favorite": "0", "status": "1", "time_added": "1609090526", "time_updated": "1613039250", "time_read": "1609092576", "time_favorited": "0", "sort_id": 331, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/junction-to-ambient-thermal-resistance-ic-package-thermal-performance/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"chip-design": {"item_id": "3212967663", "tag": "chip-design"}, "semiconductors": {"item_id": "3212967663", "tag": "semiconductors"}, "thermal": {"item_id": "3212967663", "tag": "thermal"}}, "listen_duration_estimate": 0}, "3216159223": {"item_id": "3216159223", "resolved_id": "3216159223", "given_url": "https://www.allaboutcircuits.com/technical-articles/junction-to-case-thermal-resistance-in-thermal-design/", "given_title": "Junction-to-Case Thermal Resistance in Thermal Design", "favorite": "0", "status": "1", "time_added": "1609414577", "time_updated": "1613039250", "time_read": "1609624897", "time_favorited": "0", "sort_id": 332, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/junction-to-case-thermal-resistance-in-thermal-design/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"chip-design": {"item_id": "3216159223", "tag": "chip-design"}, "semiconductors": {"item_id": "3216159223", "tag": "semiconductors"}, "thermal": {"item_id": "3216159223", "tag": "thermal"}}, "listen_duration_estimate": 0}, "3230046212": {"item_id": "3230046212", "resolved_id": "3230046212", "given_url": "https://www.allaboutcircuits.com/technical-articles/learn-about-the-thermal-characterization-parameters/", "given_title": "Introduction to Thermal Characterization Parameters", "favorite": "0", "status": "1", "time_added": "1610701212", "time_updated": "1613039250", "time_read": "1610731398", "time_favorited": "0", "sort_id": 333, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/learn-about-the-thermal-characterization-parameters/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"chip-design": {"item_id": "3230046212", "tag": "chip-design"}, "semiconductors": {"item_id": "3230046212", "tag": "semiconductors"}, "thermal": {"item_id": "3230046212", "tag": "thermal"}}, "listen_duration_estimate": 0}, "3906051187": {"item_id": "3906051187", "resolved_id": "3906051187", "given_url": "https://www.allaboutcircuits.com/technical-articles/lossy-transmission-lines-introduction-to-the-skin-effect/", "given_title": "Lossy Transmission Lines: Introduction to the Skin Effect", "favorite": "0", "status": "1", "time_added": "1689789942", "time_updated": "1689805007", "time_read": "1689805007", "time_favorited": "0", "sort_id": 334, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/lossy-transmission-lines-introduction-to-the-skin-effect/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"circuits-electronics": {"item_id": "3906051187", "tag": "circuits-electronics"}, "semiconductors": {"item_id": "3906051187", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3647157130": {"item_id": "3647157130", "resolved_id": "3647157130", "given_url": "https://www.allaboutcircuits.com/technical-articles/the-basics-of-ee-standards/", "given_title": "The Basics of Electrical Engineering Standards", "favorite": "0", "status": "1", "time_added": "1656111864", "time_updated": "1656112301", "time_read": "1656112300", "time_favorited": "0", "sort_id": 335, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/the-basics-of-ee-standards/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"semiconductors": {"item_id": "3647157130", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3189336090": {"item_id": "3189336090", "resolved_id": "3175798288", "given_url": "https://www.allaboutcircuits.com/technical-articles/transistor-sizing-vlsi-design-linear-delay-model/?utm_source=All+About+Circuits+Members&utm_campaign=eb75182b07-EMAIL_CAMPAIGN_2020_11_30_12_50&utm_medium=email&utm_term=0_2565529c4b-eb75182b07-271151637", "given_title": "Transistor Sizing in VLSI Design Using the Linear Delay Model - Technical A", "favorite": "0", "status": "1", "time_added": "1606849020", "time_updated": "1613039250", "time_read": "1608290504", "time_favorited": "0", "sort_id": 336, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/transistor-sizing-vlsi-design-linear-delay-model/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"chip-design": {"item_id": "3189336090", "tag": "chip-design"}, "semiconductors": {"item_id": "3189336090", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "2129476932": {"item_id": "2129476932", "resolved_id": "2129476932", "given_url": "https://www.allaboutcircuits.com/technical-articles/understanding-pll-applications-frequency-multiplication/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638829333", "time_read": "1638409346", "time_favorited": "0", "sort_id": 337, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/understanding-pll-applications-frequency-multiplication/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"circuits-electronics": {"item_id": "2129476932", "tag": "circuits-electronics"}, "semiconductors": {"item_id": "2129476932", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "2105892215": {"item_id": "2105892215", "resolved_id": "2105892215", "given_url": "https://www.allaboutcircuits.com/technical-articles/use-of-clock-gating-to-reduce-power-consumption/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638829333", "time_read": "1638409436", "time_favorited": "0", "sort_id": 338, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/use-of-clock-gating-to-reduce-power-consumption/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"circuits-electronics": {"item_id": "2105892215", "tag": "circuits-electronics"}, "semiconductors": {"item_id": "2105892215", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "2508138433": {"item_id": "2508138433", "resolved_id": "2508138433", "given_url": "https://www.allaboutcircuits.com/technical-articles/using-verilog-to-describe-a-sequential-circuit/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638829309", "time_read": "1638409381", "time_favorited": "0", "sort_id": 339, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/using-verilog-to-describe-a-sequential-circuit/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"circuits-electronics": {"item_id": "2508138433", "tag": "circuits-electronics"}, "semiconductors": {"item_id": "2508138433", "tag": "semiconductors"}, "verilog": {"item_id": "2508138433", "tag": "verilog"}}, "listen_duration_estimate": 0}, "2107363758": {"item_id": "2107363758", "resolved_id": "2107363758", "given_url": "https://www.allaboutcircuits.com/technical-articles/what-exactly-is-a-phase-locked-loop-anyways/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638829333", "time_read": "1638561316", "time_favorited": "0", "sort_id": 340, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/what-exactly-is-a-phase-locked-loop-anyways/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"circuits-electronics": {"item_id": "2107363758", "tag": "circuits-electronics"}, "semiconductors": {"item_id": "2107363758", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3879139370": {"item_id": "3879139370", "resolved_id": "3879139370", "given_url": "https://www.allaboutcircuits.com/technical-articles/what-is-an-image-processor-turns-out-the-answer-is-hazy/", "given_title": "What is an Image Processor? Turns Out the Answer is Hazy", "favorite": "0", "status": "1", "time_added": "1685727571", "time_updated": "1691368086", "time_read": "1690159034", "time_favorited": "0", "sort_id": 341, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/what-is-an-image-processor-turns-out-the-answer-is-hazy/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"cameras": {"item_id": "3879139370", "tag": "cameras"}, "machine-vision": {"item_id": "3879139370", "tag": "machine-vision"}, "semiconductors": {"item_id": "3879139370", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3194658925": {"item_id": "3194658925", "resolved_id": "3194658925", "given_url": "https://www.allaboutcircuits.com/technical-articles/what-is-rf-integrated-circuit-design/", "given_title": "What Is RF Integrated Circuit Design?", "favorite": "0", "status": "1", "time_added": "1607343974", "time_updated": "1613039250", "time_read": "1607639398", "time_favorited": "0", "sort_id": 342, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/what-is-rf-integrated-circuit-design/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"semiconductors": {"item_id": "3194658925", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3019191542": {"item_id": "3019191542", "resolved_id": "3019191542", "given_url": "https://www.allaboutcircuits.com/technical-articles/what-is-the-z-transform/", "given_title": "What Is the z-Transform?", "favorite": "0", "status": "1", "time_added": "1592304121", "time_updated": "1706233547", "time_read": "1592418719", "time_favorited": "0", "sort_id": 343, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/what-is-the-z-transform/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"algorithms-math": {"item_id": "3019191542", "tag": "algorithms-math"}, "semiconductors": {"item_id": "3019191542", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "2133904168": {"item_id": "2133904168", "resolved_id": "2133904168", "given_url": "https://www.allaboutcircuits.com/technical-articles/x7r-x5r-c0g...-a-concise-guide-to-ceramic-capacitor-types/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638829333", "time_read": "1638409447", "time_favorited": "0", "sort_id": 344, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/x7r-x5r-c0g...-a-concise-guide-to-ceramic-capacitor-types/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"circuits-electronics": {"item_id": "2133904168", "tag": "circuits-electronics"}, "semiconductors": {"item_id": "2133904168", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3739101799": {"item_id": "3739101799", "resolved_id": "3739101799", "given_url": "https://www.allaboutcircuits.com/uploads/articles/Aaron_TSMC_Sweep_of_EDA_timeline_BIG.jpg", "given_title": "", "favorite": "0", "status": "1", "time_added": "1667670006", "time_updated": "1667677690", "time_read": "1667677690", "time_favorited": "0", "sort_id": 345, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/uploads/articles/Aaron_TSMC_Sweep_of_EDA_timeline_BIG.jpg", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "2", "word_count": "0", "lang": "", "tags": {"semiconductors": {"item_id": "3739101799", "tag": "semiconductors"}}, "image": {"item_id": "3739101799", "src": "https://www.allaboutcircuits.com/uploads/articles/Aaron_TSMC_Sweep_of_EDA_timeline_BIG.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3739101799", "image_id": "1", "src": "https://www.allaboutcircuits.com/uploads/articles/Aaron_TSMC_Sweep_of_EDA_timeline_BIG.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 0}, "3054641043": {"item_id": "3054641043", "resolved_id": "3054641043", "given_url": "https://www.anandtech.com/show/11425/launching-the-cpu-overload-project-testing-every-x86-desktop-processor-since-2010", "given_title": "Launching the #CPUOverload Project: Testing Every x86 Desktop Processor sin", "favorite": "0", "status": "1", "time_added": "1595268204", "time_updated": "1613039250", "time_read": "1595457003", "time_favorited": "0", "sort_id": 346, "resolved_title": "Launching the #CPUOverload Project: Testing Every x86 Desktop Processor since 2010", "resolved_url": "https://www.anandtech.com/show/11425/launching-the-cpu-overload-project-testing-every-x86-desktop-processor-since-2010", "excerpt": "One of the most visited parts of the AnandTech website, aside from the reviews, is our benchmark database Bench. Over the last decade we've placed in there as much benchmark data as we can for every sample we can get our hands on: CPU, GPU, SSD, Laptop and Smartphone being our key categories.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "28172", "lang": "en", "time_to_read": 128, "top_image_url": "https://images.anandtech.com/doci/11425/7%20-%20CPU%20Buckets_678x452.jpg", "tags": {"semiconductors": {"item_id": "3054641043", "tag": "semiconductors"}}, "authors": {"113743849": {"item_id": "3054641043", "author_id": "113743849", "name": "Dr. Ian Cutress", "url": "https://www.anandtech.com/Author/140"}}, "image": {"item_id": "3054641043", "src": "https://images.anandtech.com/doci/11425/Bench1.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3054641043", "image_id": "1", "src": "https://images.anandtech.com/doci/11425/Bench1.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3054641043", "image_id": "2", "src": "https://images.anandtech.com/doci/11425/1_-_example_comparison.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "3054641043", "image_id": "3", "src": "https://images.anandtech.com/doci/11425/3_-_vintage.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "3054641043", "image_id": "4", "src": "https://images.anandtech.com/doci/11425/Intel.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "5": {"item_id": "3054641043", "image_id": "5", "src": "https://images.anandtech.com/doci/11425/CPU%20%283%29.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "6": {"item_id": "3054641043", "image_id": "6", "src": "https://images.anandtech.com/doci/11425/7_-_cpu_buckets.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "7": {"item_id": "3054641043", "image_id": "7", "src": "https://images.anandtech.com/doci/11425/CPU%20%281%29.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "8": {"item_id": "3054641043", "image_id": "8", "src": "https://images.anandtech.com/doci/11425/8_-_i7i5list.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "9": {"item_id": "3054641043", "image_id": "9", "src": "https://images.anandtech.com/doci/11425/6_-_automate.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "10": {"item_id": "3054641043", "image_id": "10", "src": "https://images.anandtech.com/doci/11425/5_-_xkcd_1205.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "11": {"item_id": "3054641043", "image_id": "11", "src": "https://images.anandtech.com/doci/11425/4_-_xkcd_1319.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "12": {"item_id": "3054641043", "image_id": "12", "src": "https://images.anandtech.com/doci/11425/1-1-Photoscan.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "13": {"item_id": "3054641043", "image_id": "13", "src": "https://images.anandtech.com/graphs/graph11425/116689.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "14": {"item_id": "3054641043", "image_id": "14", "src": "https://images.anandtech.com/doci/11425/1-2%20GIMP.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "15": {"item_id": "3054641043", "image_id": "15", "src": "https://images.anandtech.com/graphs/graph11425/116690.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "16": {"item_id": "3054641043", "image_id": "16", "src": "https://images.anandtech.com/doci/11425/2-1-3DPMv2.1avx.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "17": {"item_id": "3054641043", "image_id": "17", "src": "https://images.anandtech.com/graphs/graph11425/116691.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "18": {"item_id": "3054641043", "image_id": "18", "src": "https://images.anandtech.com/graphs/graph11425/116692.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "19": {"item_id": "3054641043", "image_id": "19", "src": "https://images.anandtech.com/doci/11425/2-2-yCrunch.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "20": {"item_id": "3054641043", "image_id": "20", "src": "https://images.anandtech.com/graphs/graph11425/116693.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "21": {"item_id": "3054641043", "image_id": "21", "src": "https://images.anandtech.com/graphs/graph11425/116694.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "22": {"item_id": "3054641043", "image_id": "22", "src": "https://images.anandtech.com/doci/11425/2-3-NAMD_575px.gif", "width": "0", "height": "0", "credit": "", "caption": ""}, "23": {"item_id": "3054641043", "image_id": "23", "src": "https://images.anandtech.com/graphs/graph11425/116695.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "24": {"item_id": "3054641043", "image_id": "24", "src": "https://images.anandtech.com/doci/11425/2-4-AIBench.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "25": {"item_id": "3054641043", "image_id": "25", "src": "https://images.anandtech.com/graphs/graph11425/116696.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "26": {"item_id": "3054641043", "image_id": "26", "src": "https://images.anandtech.com/doci/11425/3-1-DigiCortexLarge_575px.gif", "width": "0", "height": "0", "credit": "", "caption": ""}, "27": {"item_id": "3054641043", "image_id": "27", "src": "https://images.anandtech.com/graphs/graph11425/116699.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "28": {"item_id": "3054641043", "image_id": "28", "src": "https://images.anandtech.com/doci/11425/3-2-DF.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "29": {"item_id": "3054641043", "image_id": "29", "src": "https://images.anandtech.com/graphs/graph11425/116700.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "30": {"item_id": "3054641043", "image_id": "30", "src": "https://images.anandtech.com/graphs/graph11425/116701.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "31": {"item_id": "3054641043", "image_id": "31", "src": "https://images.anandtech.com/graphs/graph11425/116702.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "32": {"item_id": "3054641043", "image_id": "32", "src": "https://images.anandtech.com/doci/11425/3-3-Dolphin.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "33": {"item_id": "3054641043", "image_id": "33", "src": "https://images.anandtech.com/graphs/graph11425/116703.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "34": {"item_id": "3054641043", "image_id": "34", "src": "https://images.anandtech.com/doci/11425/4-1-Blender.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "35": {"item_id": "3054641043", "image_id": "35", "src": "https://images.anandtech.com/graphs/graph11425/116704.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "36": {"item_id": "3054641043", "image_id": "36", "src": "https://images.anandtech.com/doci/11425/4-2-Corona.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "37": {"item_id": "3054641043", "image_id": "37", "src": "https://images.anandtech.com/graphs/graph11425/116705.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "38": {"item_id": "3054641043", "image_id": "38", "src": "https://images.anandtech.com/doci/11425/4-3-Crysis.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "39": {"item_id": "3054641043", "image_id": "39", "src": "https://images.anandtech.com/graphs/graph11425/116706.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "40": {"item_id": "3054641043", "image_id": "40", "src": "https://images.anandtech.com/doci/11425/4-4-POVRay.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "41": {"item_id": "3054641043", "image_id": "41", "src": "https://images.anandtech.com/graphs/graph11425/116707.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "42": {"item_id": "3054641043", "image_id": "42", "src": "https://images.anandtech.com/doci/11425/4-5-V-Ray.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "43": {"item_id": "3054641043", "image_id": "43", "src": "https://images.anandtech.com/graphs/graph11425/116708.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "44": {"item_id": "3054641043", "image_id": "44", "src": "https://images.anandtech.com/doci/11425/4-6-CBR20.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "45": {"item_id": "3054641043", "image_id": "45", "src": "https://images.anandtech.com/graphs/graph11425/116709.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "46": {"item_id": "3054641043", "image_id": "46", "src": "https://images.anandtech.com/graphs/graph11425/116710.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "47": {"item_id": "3054641043", "image_id": "47", "src": "https://images.anandtech.com/doci/11425/5-1-Handbrake.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "48": {"item_id": "3054641043", "image_id": "48", "src": "https://images.anandtech.com/graphs/graph11425/116711.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "49": {"item_id": "3054641043", "image_id": "49", "src": "https://images.anandtech.com/graphs/graph11425/116712.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "50": {"item_id": "3054641043", "image_id": "50", "src": "https://images.anandtech.com/graphs/graph11425/116713.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "51": {"item_id": "3054641043", "image_id": "51", "src": "https://images.anandtech.com/doci/11425/5-2-7zip.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "52": {"item_id": "3054641043", "image_id": "52", "src": "https://images.anandtech.com/graphs/graph11425/116714.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "53": {"item_id": "3054641043", "image_id": "53", "src": "https://images.anandtech.com/graphs/graph11425/116715.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "54": {"item_id": "3054641043", "image_id": "54", "src": "https://images.anandtech.com/graphs/graph11425/116716.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "55": {"item_id": "3054641043", "image_id": "55", "src": "https://images.anandtech.com/doci/11425/5-3-AES.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "56": {"item_id": "3054641043", "image_id": "56", "src": "https://images.anandtech.com/graphs/graph11425/116717.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "57": {"item_id": "3054641043", "image_id": "57", "src": "https://images.anandtech.com/doci/11425/5-4-WinRAR.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "58": {"item_id": "3054641043", "image_id": "58", "src": "https://images.anandtech.com/graphs/graph11425/116718.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "59": {"item_id": "3054641043", "image_id": "59", "src": "https://images.anandtech.com/doci/11425/6-1-Kraken.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "60": {"item_id": "3054641043", "image_id": "60", "src": "https://images.anandtech.com/graphs/graph11425/116729.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "61": {"item_id": "3054641043", "image_id": "61", "src": "https://images.anandtech.com/doci/11425/6-2-Octane.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "62": {"item_id": "3054641043", "image_id": "62", "src": "https://images.anandtech.com/graphs/graph11425/116730.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "63": {"item_id": "3054641043", "image_id": "63", "src": "https://images.anandtech.com/doci/11425/6-3-Speedometer.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "64": {"item_id": "3054641043", "image_id": "64", "src": "https://images.anandtech.com/graphs/graph11425/116731.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "65": {"item_id": "3054641043", "image_id": "65", "src": "https://images.anandtech.com/graphs/graph11425/116737.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "66": {"item_id": "3054641043", "image_id": "66", "src": "https://images.anandtech.com/graphs/graph11425/116738.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "67": {"item_id": "3054641043", "image_id": "67", "src": "https://images.anandtech.com/graphs/graph11425/116739.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "68": {"item_id": "3054641043", "image_id": "68", "src": "https://images.anandtech.com/graphs/graph11425/116740.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "69": {"item_id": "3054641043", "image_id": "69", "src": "https://images.anandtech.com/graphs/graph11425/116741.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "70": {"item_id": "3054641043", "image_id": "70", "src": "https://images.anandtech.com/graphs/graph11425/116742.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "71": {"item_id": "3054641043", "image_id": "71", "src": "https://images.anandtech.com/graphs/graph11425/116743.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "72": {"item_id": "3054641043", "image_id": "72", "src": "https://images.anandtech.com/graphs/graph11425/116744.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "73": {"item_id": "3054641043", "image_id": "73", "src": "https://images.anandtech.com/doci/11425/7-1-GB4.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "74": {"item_id": "3054641043", "image_id": "74", "src": "https://images.anandtech.com/graphs/graph11425/116732.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "75": {"item_id": "3054641043", "image_id": "75", "src": "https://images.anandtech.com/graphs/graph11425/116733.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "76": {"item_id": "3054641043", "image_id": "76", "src": "https://images.anandtech.com/doci/11425/7-2-AIDA.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "77": {"item_id": "3054641043", "image_id": "77", "src": "https://images.anandtech.com/doci/11425/7-4-LINX.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "78": {"item_id": "3054641043", "image_id": "78", "src": "https://images.anandtech.com/graphs/graph11425/116745.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "79": {"item_id": "3054641043", "image_id": "79", "src": "https://images.anandtech.com/graphs/graph11425/116746.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "80": {"item_id": "3054641043", "image_id": "80", "src": "https://images.anandtech.com/graphs/graph11425/116747.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "81": {"item_id": "3054641043", "image_id": "81", "src": "https://images.anandtech.com/graphs/graph11425/116748.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "82": {"item_id": "3054641043", "image_id": "82", "src": "https://images.anandtech.com/graphs/graph11425/116749.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "83": {"item_id": "3054641043", "image_id": "83", "src": "https://images.anandtech.com/doci/11425/8-Microx86.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "84": {"item_id": "3054641043", "image_id": "84", "src": "https://images.anandtech.com/doci/11425/Ryzen%205%203600%20Bounce.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "85": {"item_id": "3054641043", "image_id": "85", "src": "https://images.anandtech.com/doci/11425/4900HS%20Cache%20Latency.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "86": {"item_id": "3054641043", "image_id": "86", "src": "https://images.anandtech.com/doci/11425/4900HS%20Frequency%20Ramp.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "87": {"item_id": "3054641043", "image_id": "87", "src": "https://images.anandtech.com/doci/11425/Games-1-Chernobylite_575px.gif", "width": "0", "height": "0", "credit": "", "caption": ""}, "88": {"item_id": "3054641043", "image_id": "88", "src": "https://images.anandtech.com/graphs/graph11425/116750.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "89": {"item_id": "3054641043", "image_id": "89", "src": "http://images.anandtech.com/graphs/graph11425/116750.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "90": {"item_id": "3054641043", "image_id": "90", "src": "https://images.anandtech.com/graphs/graph11425/116751.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "91": {"item_id": "3054641043", "image_id": "91", "src": "https://images.anandtech.com/graphs/graph11425/116752.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "92": {"item_id": "3054641043", "image_id": "92", "src": "https://images.anandtech.com/graphs/graph11425/116753.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "93": {"item_id": "3054641043", "image_id": "93", "src": "https://images.anandtech.com/doci/11425/Games-2-Civ.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "94": {"item_id": "3054641043", "image_id": "94", "src": "http://images.anandtech.com/graphs/graph11425/116754.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "95": {"item_id": "3054641043", "image_id": "95", "src": "http://images.anandtech.com/graphs/graph11425/116756.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "96": {"item_id": "3054641043", "image_id": "96", "src": "http://images.anandtech.com/graphs/graph11425/116758.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "97": {"item_id": "3054641043", "image_id": "97", "src": "http://images.anandtech.com/graphs/graph11425/116760.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "98": {"item_id": "3054641043", "image_id": "98", "src": "http://images.anandtech.com/graphs/graph11425/116755.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "99": {"item_id": "3054641043", "image_id": "99", "src": "http://images.anandtech.com/graphs/graph11425/116757.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "100": {"item_id": "3054641043", "image_id": "100", "src": "http://images.anandtech.com/graphs/graph11425/116759.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "101": {"item_id": "3054641043", "image_id": "101", "src": "http://images.anandtech.com/graphs/graph11425/116761.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "102": {"item_id": "3054641043", "image_id": "102", "src": "https://images.anandtech.com/doci/11425/Games-3-DEMD_575px.gif", "width": "0", "height": "0", "credit": "", "caption": ""}, "103": {"item_id": "3054641043", "image_id": "103", "src": "http://images.anandtech.com/graphs/graph11425/116762.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "104": {"item_id": "3054641043", "image_id": "104", "src": "http://images.anandtech.com/graphs/graph11425/116764.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "105": {"item_id": "3054641043", "image_id": "105", "src": "http://images.anandtech.com/graphs/graph11425/116766.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "106": {"item_id": "3054641043", "image_id": "106", "src": "http://images.anandtech.com/graphs/graph11425/116768.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "107": {"item_id": "3054641043", "image_id": "107", "src": "http://images.anandtech.com/graphs/graph11425/116763.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "108": {"item_id": "3054641043", "image_id": "108", "src": "http://images.anandtech.com/graphs/graph11425/116765.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "109": {"item_id": "3054641043", "image_id": "109", "src": "http://images.anandtech.com/graphs/graph11425/116767.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "110": {"item_id": "3054641043", "image_id": "110", "src": "http://images.anandtech.com/graphs/graph11425/116769.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "111": {"item_id": "3054641043", "image_id": "111", "src": "https://images.anandtech.com/doci/11425/Games-4-FFXIV.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "112": {"item_id": "3054641043", "image_id": "112", "src": "http://images.anandtech.com/graphs/graph11425/116770.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "113": {"item_id": "3054641043", "image_id": "113", "src": "https://images.anandtech.com/graphs/graph11425/116771.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "114": {"item_id": "3054641043", "image_id": "114", "src": "https://images.anandtech.com/graphs/graph11425/116772.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "115": {"item_id": "3054641043", "image_id": "115", "src": "https://images.anandtech.com/graphs/graph11425/116773.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "116": {"item_id": "3054641043", "image_id": "116", "src": "https://images.anandtech.com/doci/11425/Games-5-FFXV.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "117": {"item_id": "3054641043", "image_id": "117", "src": "http://images.anandtech.com/graphs/graph11425/116774.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "118": {"item_id": "3054641043", "image_id": "118", "src": "http://images.anandtech.com/graphs/graph11425/116776.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "119": {"item_id": "3054641043", "image_id": "119", "src": "http://images.anandtech.com/graphs/graph11425/116778.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "120": {"item_id": "3054641043", "image_id": "120", "src": "http://images.anandtech.com/graphs/graph11425/116780.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "121": {"item_id": "3054641043", "image_id": "121", "src": "http://images.anandtech.com/graphs/graph11425/116775.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "122": {"item_id": "3054641043", "image_id": "122", "src": "http://images.anandtech.com/graphs/graph11425/116777.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "123": {"item_id": "3054641043", "image_id": "123", "src": "http://images.anandtech.com/graphs/graph11425/116779.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "124": {"item_id": "3054641043", "image_id": "124", "src": "http://images.anandtech.com/graphs/graph11425/116781.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "125": {"item_id": "3054641043", "image_id": "125", "src": "https://images.anandtech.com/doci/11425/Games-6-WoT.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "126": {"item_id": "3054641043", "image_id": "126", "src": "http://images.anandtech.com/graphs/graph11425/116782.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "127": {"item_id": "3054641043", "image_id": "127", "src": "http://images.anandtech.com/graphs/graph11425/116784.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "128": {"item_id": "3054641043", "image_id": "128", "src": "http://images.anandtech.com/graphs/graph11425/116786.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "129": {"item_id": "3054641043", "image_id": "129", "src": "http://images.anandtech.com/graphs/graph11425/116788.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "130": {"item_id": "3054641043", "image_id": "130", "src": "http://images.anandtech.com/graphs/graph11425/116783.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "131": {"item_id": "3054641043", "image_id": "131", "src": "http://images.anandtech.com/graphs/graph11425/116785.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "132": {"item_id": "3054641043", "image_id": "132", "src": "http://images.anandtech.com/graphs/graph11425/116787.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "133": {"item_id": "3054641043", "image_id": "133", "src": "http://images.anandtech.com/graphs/graph11425/116789.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "134": {"item_id": "3054641043", "image_id": "134", "src": "https://images.anandtech.com/doci/11425/Games-7-BL3.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "135": {"item_id": "3054641043", "image_id": "135", "src": "http://images.anandtech.com/graphs/graph11425/116790.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "136": {"item_id": "3054641043", "image_id": "136", "src": "http://images.anandtech.com/graphs/graph11425/116792.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "137": {"item_id": "3054641043", "image_id": "137", "src": "http://images.anandtech.com/graphs/graph11425/116794.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "138": {"item_id": "3054641043", "image_id": "138", "src": "http://images.anandtech.com/graphs/graph11425/116796.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "139": {"item_id": "3054641043", "image_id": "139", "src": "http://images.anandtech.com/graphs/graph11425/116791.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "140": {"item_id": "3054641043", "image_id": "140", "src": "http://images.anandtech.com/graphs/graph11425/116793.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "141": {"item_id": "3054641043", "image_id": "141", "src": "http://images.anandtech.com/graphs/graph11425/116795.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "142": {"item_id": "3054641043", "image_id": "142", "src": "http://images.anandtech.com/graphs/graph11425/116797.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "143": {"item_id": "3054641043", "image_id": "143", "src": "https://images.anandtech.com/doci/11425/Games-8-F12019_575px.gif", "width": "0", "height": "0", "credit": "", "caption": ""}, "144": {"item_id": "3054641043", "image_id": "144", "src": "http://images.anandtech.com/graphs/graph11425/116798.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "145": {"item_id": "3054641043", "image_id": "145", "src": "http://images.anandtech.com/graphs/graph11425/116800.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "146": {"item_id": "3054641043", "image_id": "146", "src": "http://images.anandtech.com/graphs/graph11425/116802.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "147": {"item_id": "3054641043", "image_id": "147", "src": "http://images.anandtech.com/graphs/graph11425/116804.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "148": {"item_id": "3054641043", "image_id": "148", "src": "http://images.anandtech.com/graphs/graph11425/116799.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "149": {"item_id": "3054641043", "image_id": "149", "src": "http://images.anandtech.com/graphs/graph11425/116801.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "150": {"item_id": "3054641043", "image_id": "150", "src": "http://images.anandtech.com/graphs/graph11425/116803.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "151": {"item_id": "3054641043", "image_id": "151", "src": "http://images.anandtech.com/graphs/graph11425/116805.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "152": {"item_id": "3054641043", "image_id": "152", "src": "https://images.anandtech.com/doci/11425/Games-9-FC5.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "153": {"item_id": "3054641043", "image_id": "153", "src": "https://images.anandtech.com/doci/11425/Games-10-Gears.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "154": {"item_id": "3054641043", "image_id": "154", "src": "http://images.anandtech.com/graphs/graph11425/116806.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "155": {"item_id": "3054641043", "image_id": "155", "src": "http://images.anandtech.com/graphs/graph11425/116808.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "156": {"item_id": "3054641043", "image_id": "156", "src": "http://images.anandtech.com/graphs/graph11425/116810.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "157": {"item_id": "3054641043", "image_id": "157", "src": "http://images.anandtech.com/graphs/graph11425/116812.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "158": {"item_id": "3054641043", "image_id": "158", "src": "http://images.anandtech.com/graphs/graph11425/116807.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "159": {"item_id": "3054641043", "image_id": "159", "src": "http://images.anandtech.com/graphs/graph11425/116809.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "160": {"item_id": "3054641043", "image_id": "160", "src": "http://images.anandtech.com/graphs/graph11425/116811.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "161": {"item_id": "3054641043", "image_id": "161", "src": "http://images.anandtech.com/graphs/graph11425/116813.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "162": {"item_id": "3054641043", "image_id": "162", "src": "https://images.anandtech.com/doci/11425/Games-11-GTA.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "163": {"item_id": "3054641043", "image_id": "163", "src": "http://images.anandtech.com/graphs/graph11425/116814.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "164": {"item_id": "3054641043", "image_id": "164", "src": "http://images.anandtech.com/graphs/graph11425/116816.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "165": {"item_id": "3054641043", "image_id": "165", "src": "http://images.anandtech.com/graphs/graph11425/116818.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "166": {"item_id": "3054641043", "image_id": "166", "src": "http://images.anandtech.com/graphs/graph11425/116820.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "167": {"item_id": "3054641043", "image_id": "167", "src": "http://images.anandtech.com/graphs/graph11425/116815.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "168": {"item_id": "3054641043", "image_id": "168", "src": "http://images.anandtech.com/graphs/graph11425/116817.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "169": {"item_id": "3054641043", "image_id": "169", "src": "http://images.anandtech.com/graphs/graph11425/116819.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "170": {"item_id": "3054641043", "image_id": "170", "src": "http://images.anandtech.com/graphs/graph11425/116821.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "171": {"item_id": "3054641043", "image_id": "171", "src": "https://images.anandtech.com/doci/11425/Games-12-RDR2.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "172": {"item_id": "3054641043", "image_id": "172", "src": "http://images.anandtech.com/graphs/graph11425/116822.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "173": {"item_id": "3054641043", "image_id": "173", "src": "http://images.anandtech.com/graphs/graph11425/116824.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "174": {"item_id": "3054641043", "image_id": "174", "src": "http://images.anandtech.com/graphs/graph11425/116826.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "175": {"item_id": "3054641043", "image_id": "175", "src": "http://images.anandtech.com/graphs/graph11425/116828.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "176": {"item_id": "3054641043", "image_id": "176", "src": "http://images.anandtech.com/graphs/graph11425/116823.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "177": {"item_id": "3054641043", "image_id": "177", "src": "http://images.anandtech.com/graphs/graph11425/116825.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "178": {"item_id": "3054641043", "image_id": "178", "src": "http://images.anandtech.com/graphs/graph11425/116827.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "179": {"item_id": "3054641043", "image_id": "179", "src": "http://images.anandtech.com/graphs/graph11425/116829.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "180": {"item_id": "3054641043", "image_id": "180", "src": "https://images.anandtech.com/doci/11425/Games-13-Strange.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "181": {"item_id": "3054641043", "image_id": "181", "src": "http://images.anandtech.com/graphs/graph11425/116830.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "182": {"item_id": "3054641043", "image_id": "182", "src": "http://images.anandtech.com/graphs/graph11425/116832.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "183": {"item_id": "3054641043", "image_id": "183", "src": "http://images.anandtech.com/graphs/graph11425/116834.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "184": {"item_id": "3054641043", "image_id": "184", "src": "http://images.anandtech.com/graphs/graph11425/116836.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "185": {"item_id": "3054641043", "image_id": "185", "src": "http://images.anandtech.com/graphs/graph11425/116831.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "186": {"item_id": "3054641043", "image_id": "186", "src": "http://images.anandtech.com/graphs/graph11425/116833.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "187": {"item_id": "3054641043", "image_id": "187", "src": "http://images.anandtech.com/graphs/graph11425/116835.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "188": {"item_id": "3054641043", "image_id": "188", "src": "http://images.anandtech.com/graphs/graph11425/116837.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "189": {"item_id": "3054641043", "image_id": "189", "src": "http://images.anandtech.com/graphs/graph11425/116838.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "190": {"item_id": "3054641043", "image_id": "190", "src": "http://images.anandtech.com/graphs/graph11425/116840.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "191": {"item_id": "3054641043", "image_id": "191", "src": "http://images.anandtech.com/graphs/graph11425/116842.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "192": {"item_id": "3054641043", "image_id": "192", "src": "http://images.anandtech.com/graphs/graph11425/116844.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "193": {"item_id": "3054641043", "image_id": "193", "src": "http://images.anandtech.com/graphs/graph11425/116839.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "194": {"item_id": "3054641043", "image_id": "194", "src": "http://images.anandtech.com/graphs/graph11425/116841.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "195": {"item_id": "3054641043", "image_id": "195", "src": "http://images.anandtech.com/graphs/graph11425/116843.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "196": {"item_id": "3054641043", "image_id": "196", "src": "http://images.anandtech.com/graphs/graph11425/116845.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "197": {"item_id": "3054641043", "image_id": "197", "src": "https://images.anandtech.com/doci/11425/7%20-%20CPU%20Buckets.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "AnandTech", "logo": "https://logo.clearbit.com/anandtech.com?size=800", "greyscale_logo": "https://logo.clearbit.com/anandtech.com?size=800&greyscale=true"}, "listen_duration_estimate": 10905}, "2130411125": {"item_id": "2130411125", "resolved_id": "2130411125", "given_url": "https://www.anandtech.com/show/12581/nvidia-develops-nvlink-switch-nvswitch-18-ports-for-dgx2-more", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638838962", "time_read": "1638838962", "time_favorited": "0", "sort_id": 347, "resolved_title": "NVIDIA Develops NVLink Switch: NVSwitch, 18 Ports For DGX-2 & More", "resolved_url": "https://www.anandtech.com/show/12581/nvidia-develops-nvlink-switch-nvswitch-18-ports-for-dgx2-more", "excerpt": "Back in 2016 when NVIDIA launched the Pascal GP100 GPU and associated Tesla cards, one of the consequences of their increased server focus for Pascal was that interconnect bandwidth and latency became an issue.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "923", "lang": "en", "time_to_read": 4, "top_image_url": "https://images.anandtech.com/doci/12581/nvswitch_678x452.jpg", "tags": {"gpus": {"item_id": "2130411125", "tag": "gpus"}, "interconnects": {"item_id": "2130411125", "tag": "interconnects"}, "semiconductors": {"item_id": "2130411125", "tag": "semiconductors"}}, "authors": {"75773780": {"item_id": "2130411125", "author_id": "75773780", "name": "Ryan Smith", "url": "https://www.anandtech.com/Author/85"}}, "image": {"item_id": "2130411125", "src": "https://images.anandtech.com/doci/12581/nvlink20.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "2130411125", "image_id": "1", "src": "https://images.anandtech.com/doci/12581/nvlink20.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "2130411125", "image_id": "2", "src": "https://images.anandtech.com/doci/12581/dgx-2_system.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "2130411125", "image_id": "3", "src": "https://images.anandtech.com/doci/12581/nvidia_nvswitch_diagram.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "AnandTech", "logo": "https://logo.clearbit.com/anandtech.com?size=800", "greyscale_logo": "https://logo.clearbit.com/anandtech.com?size=800&greyscale=true"}, "listen_duration_estimate": 357}, "2202653193": {"item_id": "2202653193", "resolved_id": "2202653193", "given_url": "https://www.anandtech.com/show/12815/cambricon-makers-of-huaweis-kirin-npu-ip-build-a-big-ai-chip-and-pcie-card", "given_title": "Cambricon, Makers of Huawei's Kirin NPU IP, Build A Big AI Chip and PCIe Ca", "favorite": "0", "status": "1", "time_added": "1527371362", "time_updated": "1638708525", "time_read": "1527429756", "time_favorited": "0", "sort_id": 348, "resolved_title": "Cambricon, Makers of Huawei's Kirin NPU IP, Build A Big AI Chip and PCIe Card", "resolved_url": "https://www.anandtech.com/show/12815/cambricon-makers-of-huaweis-kirin-npu-ip-build-a-big-ai-chip-and-pcie-card", "excerpt": "Cambricon Technologies, the company in collaboration with HiSilicon / Huawei for licensing specialist AI silicon intellectual property for the Kirin 970 smartphone chipset, have gone solo and created their own series of chips for the data center.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "741", "lang": "en", "time_to_read": 3, "top_image_url": "https://images.anandtech.com/doci/12815/p-r-s-four3_678x452.jpg", "tags": {"deep-learning": {"item_id": "2202653193", "tag": "deep-learning"}, "semiconductors": {"item_id": "2202653193", "tag": "semiconductors"}}, "authors": {"75813123": {"item_id": "2202653193", "author_id": "75813123", "name": "Ian Cutress", "url": "https://www.anandtech.com/Author/140"}}, "image": {"item_id": "2202653193", "src": "https://images.anandtech.com/doci/12815/p-r-s-four2.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "2202653193", "image_id": "1", "src": "https://images.anandtech.com/doci/12815/p-r-s-four2.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "2202653193", "image_id": "2", "src": "https://images.anandtech.com/doci/12815/p-r-s-four1.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "AnandTech", "logo": "https://logo.clearbit.com/anandtech.com?size=800", "greyscale_logo": "https://logo.clearbit.com/anandtech.com?size=800&greyscale=true"}, "listen_duration_estimate": 287}, "2769193392": {"item_id": "2769193392", "resolved_id": "2769193392", "given_url": "https://www.anandtech.com/show/15009/intels-new-atom-microarchitecture-the-tremont-core", "given_title": "Intel's new Atom Microarchitecture: The Tremont Core in Lakefield", "favorite": "0", "status": "1", "time_added": "1571951857", "time_updated": "1613039250", "time_read": "1572102963", "time_favorited": "0", "sort_id": 349, "resolved_title": "Intel's new Atom Microarchitecture: The Tremont Core in Lakefield", "resolved_url": "https://www.anandtech.com/show/15009/intels-new-atom-microarchitecture-the-tremont-core", "excerpt": "While Intel has been discussing a lot about its mainstream Core microarchitecture, it can become easy to forget that its lower power Atom designs are still prevalent in many commercial verticals.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "4533", "lang": "en", "time_to_read": 21, "top_image_url": "https://images.anandtech.com/doci/15009/Lake_678x452.jpg", "tags": {"cpus": {"item_id": "2769193392", "tag": "cpus"}, "semiconductors": {"item_id": "2769193392", "tag": "semiconductors"}}, "authors": {"113743849": {"item_id": "2769193392", "author_id": "113743849", "name": "Dr. Ian Cutress", "url": "https://www.anandtech.com/Author/140"}}, "image": {"item_id": "2769193392", "src": "https://images.anandtech.com/doci/15009/Lake.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "2769193392", "image_id": "1", "src": "https://images.anandtech.com/doci/15009/Lake.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "2769193392", "image_id": "2", "src": "https://images.anandtech.com/doci/15009/Tremont%20-%20Stephen%20Robinson%20-%20Linley%20-%20Final-page-013.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "2769193392", "image_id": "3", "src": "https://images.anandtech.com/doci/15009/1-Roadmap.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "2769193392", "image_id": "4", "src": "https://images.anandtech.com/doci/15009/Tremont%20-%20Stephen%20Robinson%20-%20Linley%20-%20Final-page-012.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "5": {"item_id": "2769193392", "image_id": "5", "src": "https://images.anandtech.com/doci/15009/Tremont%20-%20Stephen%20Robinson%20-%20Linley%20-%20Final-page-003.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "6": {"item_id": "2769193392", "image_id": "6", "src": "https://images.anandtech.com/doci/15009/Tremont%20-%20Stephen%20Robinson%20-%20Linley%20-%20Final-page-004.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "7": {"item_id": "2769193392", "image_id": "7", "src": "https://images.anandtech.com/doci/15009/Tremont%20-%20Stephen%20Robinson%20-%20Linley%20-%20Final-page-005.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "8": {"item_id": "2769193392", "image_id": "8", "src": "https://images.anandtech.com/doci/15009/Tremont%20-%20Stephen%20Robinson%20-%20Linley%20-%20Final-page-006.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "9": {"item_id": "2769193392", "image_id": "9", "src": "https://images.anandtech.com/doci/15009/Tremont%20-%20Stephen%20Robinson%20-%20Linley%20-%20Final-page-007.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "10": {"item_id": "2769193392", "image_id": "10", "src": "https://images.anandtech.com/doci/15009/Tremont%20-%20Stephen%20Robinson%20-%20Linley%20-%20Final-page-008.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "11": {"item_id": "2769193392", "image_id": "11", "src": "https://images.anandtech.com/doci/15009/Tremont%20-%20Stephen%20Robinson%20-%20Linley%20-%20Final-page-011.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "12": {"item_id": "2769193392", "image_id": "12", "src": "https://images.anandtech.com/doci/15009/Tremont%20-%20Stephen%20Robinson%20-%20Linley%20-%20Final-page-001.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "13": {"item_id": "2769193392", "image_id": "13", "src": "https://images.anandtech.com/doci/15009/Tremont%20-%20Stephen%20Robinson%20-%20Linley%20-%20Final-page-002.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "14": {"item_id": "2769193392", "image_id": "14", "src": "https://images.anandtech.com/doci/15009/Tremont%20-%20Stephen%20Robinson%20-%20Linley%20-%20Final-page-009.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "15": {"item_id": "2769193392", "image_id": "15", "src": "https://images.anandtech.com/doci/15009/Tremont%20-%20Stephen%20Robinson%20-%20Linley%20-%20Final-page-010.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "16": {"item_id": "2769193392", "image_id": "16", "src": "https://images.anandtech.com/doci/15009/Tremont%20-%20Stephen%20Robinson%20-%20Linley%20-%20Final-page-014.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "AnandTech", "logo": "https://logo.clearbit.com/anandtech.com?size=800", "greyscale_logo": "https://logo.clearbit.com/anandtech.com?size=800&greyscale=true"}, "listen_duration_estimate": 1755}, "2803119593": {"item_id": "2803119593", "resolved_id": "2803119593", "given_url": "https://www.anandtech.com/show/15039/the-intel-core-i9-10980xe-review", "given_title": "It’s a Cascade of 14nm CPUs: AnandTech’s Intel Core i9-10980XE Review", "favorite": "1", "status": "1", "time_added": "1574692452", "time_updated": "1613039250", "time_read": "1574693577", "time_favorited": "1574693575", "sort_id": 350, "resolved_title": "It’s a Cascade of 14nm CPUs: AnandTech’s Intel Core i9-10980XE Review", "resolved_url": "https://www.anandtech.com/show/15039/the-intel-core-i9-10980xe-review", "excerpt": "The most profitable process node in the history of Intel has been its 14nm process. Since 2014, the company has been pumping out CPUs built on a variety of configurations of 14nm – slowly optimizing for power and frequency.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "8128", "lang": "en", "time_to_read": 37, "top_image_url": "https://images.anandtech.com/doci/15039/carou_4_678x452.jpg", "tags": {"cpus": {"item_id": "2803119593", "tag": "cpus"}, "semiconductors": {"item_id": "2803119593", "tag": "semiconductors"}}, "authors": {"113743849": {"item_id": "2803119593", "author_id": "113743849", "name": "Dr. Ian Cutress", "url": "https://www.anandtech.com/Author/140"}}, "image": {"item_id": "2803119593", "src": "https://images.anandtech.com/doci/15039/Intel%20Core%20i9-10980XE.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "2803119593", "image_id": "1", "src": "https://images.anandtech.com/doci/15039/Intel%20Core%20i9-10980XE.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "2803119593", "image_id": "2", "src": "https://images.anandtech.com/doci/15039/10980XEPower.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "2803119593", "image_id": "3", "src": "https://images.anandtech.com/graphs/graph15039/113583.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "2803119593", "image_id": "4", "src": "https://images.anandtech.com/doci/13400/GPU%20-%20Sapphire%20RX%20460_575px.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "5": {"item_id": "2803119593", "image_id": "5", "src": "https://images.anandtech.com/doci/13400/GPU%20-%20MSI%20GTX%201080%20Gaming%20X%208G_575px.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "6": {"item_id": "2803119593", "image_id": "6", "src": "https://images.anandtech.com/doci/13400/SSD%20-%20Crucial%20MX200_575px.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "7": {"item_id": "2803119593", "image_id": "7", "src": "https://images.anandtech.com/doci/13400/PSU%20-%20Corsair%20AX1200i_575px.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "8": {"item_id": "2803119593", "image_id": "8", "src": "https://images.anandtech.com/doci/13400/DRAM%20-%20G.Skill_575px.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "9": {"item_id": "2803119593", "image_id": "9", "src": "https://images.anandtech.com/doci/13400/crucial-ballistix-elite-ddr4-kit-4_575px.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "10": {"item_id": "2803119593", "image_id": "10", "src": "https://images.anandtech.com/doci/13400/ar10-115xs-34right-top-1_575px.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "11": {"item_id": "2803119593", "image_id": "11", "src": "https://images.anandtech.com/doci/13400/fhp141-vf-34right_575px.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "12": {"item_id": "2803119593", "image_id": "12", "src": "https://images.anandtech.com/doci/15039/4-Corona.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "13": {"item_id": "2803119593", "image_id": "13", "src": "https://images.anandtech.com/graphs/graph15039/113596.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "14": {"item_id": "2803119593", "image_id": "14", "src": "https://images.anandtech.com/graphs/graph15039/113597.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "15": {"item_id": "2803119593", "image_id": "15", "src": "https://images.anandtech.com/graphs/graph15039/113598.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "16": {"item_id": "2803119593", "image_id": "16", "src": "https://images.anandtech.com/graphs/graph15039/113599.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "17": {"item_id": "2803119593", "image_id": "17", "src": "https://images.anandtech.com/graphs/graph15039/113587.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "18": {"item_id": "2803119593", "image_id": "18", "src": "https://images.anandtech.com/graphs/graph15039/113589.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "19": {"item_id": "2803119593", "image_id": "19", "src": "https://images.anandtech.com/graphs/graph15039/113590.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "20": {"item_id": "2803119593", "image_id": "20", "src": "https://images.anandtech.com/graphs/graph15039/113591.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "21": {"item_id": "2803119593", "image_id": "21", "src": "https://images.anandtech.com/doci/15039/2-DigiCortexLarge_575px.gif", "width": "0", "height": "0", "credit": "", "caption": ""}, "22": {"item_id": "2803119593", "image_id": "22", "src": "https://images.anandtech.com/graphs/graph15039/113592.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "23": {"item_id": "2803119593", "image_id": "23", "src": "https://images.anandtech.com/graphs/graph15039/113593.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "24": {"item_id": "2803119593", "image_id": "24", "src": "https://images.anandtech.com/doci/15039/3-Photoscan.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "25": {"item_id": "2803119593", "image_id": "25", "src": "https://images.anandtech.com/graphs/graph15039/113595.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "26": {"item_id": "2803119593", "image_id": "26", "src": "https://images.anandtech.com/graphs/graph15039/113605.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "27": {"item_id": "2803119593", "image_id": "27", "src": "https://images.anandtech.com/graphs/graph15039/113606.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "28": {"item_id": "2803119593", "image_id": "28", "src": "https://images.anandtech.com/graphs/graph15039/113607.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "29": {"item_id": "2803119593", "image_id": "29", "src": "https://images.anandtech.com/graphs/graph15039/113600.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "30": {"item_id": "2803119593", "image_id": "30", "src": "https://images.anandtech.com/graphs/graph15039/113601.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "31": {"item_id": "2803119593", "image_id": "31", "src": "https://images.anandtech.com/graphs/graph15039/113602.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "32": {"item_id": "2803119593", "image_id": "32", "src": "https://images.anandtech.com/graphs/graph15039/113603.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "33": {"item_id": "2803119593", "image_id": "33", "src": "https://images.anandtech.com/graphs/graph15039/113604.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "34": {"item_id": "2803119593", "image_id": "34", "src": "https://images.anandtech.com/graphs/graph15039/113586.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "35": {"item_id": "2803119593", "image_id": "35", "src": "https://images.anandtech.com/graphs/graph15039/113585.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "36": {"item_id": "2803119593", "image_id": "36", "src": "https://images.anandtech.com/graphs/graph15039/113584.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "37": {"item_id": "2803119593", "image_id": "37", "src": "https://images.anandtech.com/graphs/graph15039/113610.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "38": {"item_id": "2803119593", "image_id": "38", "src": "https://images.anandtech.com/graphs/graph15039/113611.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "39": {"item_id": "2803119593", "image_id": "39", "src": "https://images.anandtech.com/graphs/graph15039/113612.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "40": {"item_id": "2803119593", "image_id": "40", "src": "https://images.anandtech.com/graphs/graph15039/113613.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "41": {"item_id": "2803119593", "image_id": "41", "src": "https://images.anandtech.com/graphs/graph15039/113608.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "42": {"item_id": "2803119593", "image_id": "42", "src": "https://images.anandtech.com/doci/15039/1-World%20of%20Tanks%20enCore%20Image%20%282%29.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "43": {"item_id": "2803119593", "image_id": "43", "src": "http://images.anandtech.com/graphs/graph15039/113614.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "44": {"item_id": "2803119593", "image_id": "44", "src": "http://images.anandtech.com/graphs/graph15039/113616.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "45": {"item_id": "2803119593", "image_id": "45", "src": "http://images.anandtech.com/graphs/graph15039/113618.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "46": {"item_id": "2803119593", "image_id": "46", "src": "http://images.anandtech.com/graphs/graph15039/113620.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "47": {"item_id": "2803119593", "image_id": "47", "src": "http://images.anandtech.com/graphs/graph15039/113615.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "48": {"item_id": "2803119593", "image_id": "48", "src": "http://images.anandtech.com/graphs/graph15039/113617.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "49": {"item_id": "2803119593", "image_id": "49", "src": "http://images.anandtech.com/graphs/graph15039/113619.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "50": {"item_id": "2803119593", "image_id": "50", "src": "http://images.anandtech.com/graphs/graph15039/113621.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "51": {"item_id": "2803119593", "image_id": "51", "src": "https://images.anandtech.com/doci/15039/2-FFXV%20-%20Copy.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "52": {"item_id": "2803119593", "image_id": "52", "src": "http://images.anandtech.com/graphs/graph15039/113622.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "53": {"item_id": "2803119593", "image_id": "53", "src": "http://images.anandtech.com/graphs/graph15039/113624.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "54": {"item_id": "2803119593", "image_id": "54", "src": "http://images.anandtech.com/graphs/graph15039/113626.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "55": {"item_id": "2803119593", "image_id": "55", "src": "http://images.anandtech.com/graphs/graph15039/113628.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "56": {"item_id": "2803119593", "image_id": "56", "src": "http://images.anandtech.com/graphs/graph15039/113623.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "57": {"item_id": "2803119593", "image_id": "57", "src": "http://images.anandtech.com/graphs/graph15039/113625.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "58": {"item_id": "2803119593", "image_id": "58", "src": "http://images.anandtech.com/graphs/graph15039/113627.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "59": {"item_id": "2803119593", "image_id": "59", "src": "http://images.anandtech.com/graphs/graph15039/113629.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "60": {"item_id": "2803119593", "image_id": "60", "src": "https://images.anandtech.com/doci/15039/3-Middle%20Earth%20Shadow%20of%20War%20Gameplay.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "61": {"item_id": "2803119593", "image_id": "61", "src": "http://images.anandtech.com/graphs/graph15039/113630.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "62": {"item_id": "2803119593", "image_id": "62", "src": "http://images.anandtech.com/graphs/graph15039/113632.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "63": {"item_id": "2803119593", "image_id": "63", "src": "http://images.anandtech.com/graphs/graph15039/113634.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "64": {"item_id": "2803119593", "image_id": "64", "src": "http://images.anandtech.com/graphs/graph15039/113636.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "65": {"item_id": "2803119593", "image_id": "65", "src": "https://images.anandtech.com/doci/15039/6-Strange%20Brigade%20Gameplay.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "66": {"item_id": "2803119593", "image_id": "66", "src": "http://images.anandtech.com/graphs/graph15039/113638.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "67": {"item_id": "2803119593", "image_id": "67", "src": "http://images.anandtech.com/graphs/graph15039/113640.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "68": {"item_id": "2803119593", "image_id": "68", "src": "http://images.anandtech.com/graphs/graph15039/113642.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "69": {"item_id": "2803119593", "image_id": "69", "src": "http://images.anandtech.com/graphs/graph15039/113644.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "70": {"item_id": "2803119593", "image_id": "70", "src": "http://images.anandtech.com/graphs/graph15039/113639.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "71": {"item_id": "2803119593", "image_id": "71", "src": "http://images.anandtech.com/graphs/graph15039/113641.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "72": {"item_id": "2803119593", "image_id": "72", "src": "http://images.anandtech.com/graphs/graph15039/113643.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "73": {"item_id": "2803119593", "image_id": "73", "src": "http://images.anandtech.com/graphs/graph15039/113645.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "74": {"item_id": "2803119593", "image_id": "74", "src": "https://images.anandtech.com/doci/15039/7-Games-6-GTA.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "75": {"item_id": "2803119593", "image_id": "75", "src": "http://images.anandtech.com/graphs/graph15039/113654.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "76": {"item_id": "2803119593", "image_id": "76", "src": "http://images.anandtech.com/graphs/graph15039/113656.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "77": {"item_id": "2803119593", "image_id": "77", "src": "http://images.anandtech.com/graphs/graph15039/113658.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "78": {"item_id": "2803119593", "image_id": "78", "src": "http://images.anandtech.com/graphs/graph15039/113660.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "79": {"item_id": "2803119593", "image_id": "79", "src": "http://images.anandtech.com/graphs/graph15039/113655.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "80": {"item_id": "2803119593", "image_id": "80", "src": "http://images.anandtech.com/graphs/graph15039/113657.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "81": {"item_id": "2803119593", "image_id": "81", "src": "http://images.anandtech.com/graphs/graph15039/113659.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "82": {"item_id": "2803119593", "image_id": "82", "src": "http://images.anandtech.com/graphs/graph15039/113661.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "83": {"item_id": "2803119593", "image_id": "83", "src": "https://images.anandtech.com/doci/15039/9-F12018.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "84": {"item_id": "2803119593", "image_id": "84", "src": "http://images.anandtech.com/graphs/graph15039/113662.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "85": {"item_id": "2803119593", "image_id": "85", "src": "http://images.anandtech.com/graphs/graph15039/113664.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "86": {"item_id": "2803119593", "image_id": "86", "src": "http://images.anandtech.com/graphs/graph15039/113666.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "87": {"item_id": "2803119593", "image_id": "87", "src": "http://images.anandtech.com/graphs/graph15039/113668.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "88": {"item_id": "2803119593", "image_id": "88", "src": "http://images.anandtech.com/graphs/graph15039/113663.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "89": {"item_id": "2803119593", "image_id": "89", "src": "http://images.anandtech.com/graphs/graph15039/113665.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "90": {"item_id": "2803119593", "image_id": "90", "src": "http://images.anandtech.com/graphs/graph15039/113667.png", "width": "100", "height": "0", "credit": "", "caption": ""}, "91": {"item_id": "2803119593", "image_id": "91", "src": "http://images.anandtech.com/graphs/graph15039/113669.png", "width": "100", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "AnandTech", "logo": "https://logo.clearbit.com/anandtech.com?size=800", "greyscale_logo": "https://logo.clearbit.com/anandtech.com?size=800&greyscale=true"}, "listen_duration_estimate": 3146}, "2851861852": {"item_id": "2851861852", "resolved_id": "2851861852", "given_url": "https://www.anandtech.com/show/15375/ces-2020-sk-hynix-shows-off-64-gb-ddr54800-rdimm", "given_title": "Here's Some DDR5-4800: Hands-On First Look at Next Gen DRAM", "favorite": "0", "status": "1", "time_added": "1578957521", "time_updated": "1613770090", "time_read": "1578959505", "time_favorited": "0", "sort_id": 351, "resolved_title": "Here's Some DDR5-4800: Hands-On First Look at Next Gen DRAM", "resolved_url": "https://www.anandtech.com/show/15375/ces-2020-sk-hynix-shows-off-64-gb-ddr54800-rdimm", "excerpt": "Just like all major makers of DRAM, SK Hynix produced its first DDR5 memory chips a couple of years ago and has been experimenting with the technology since then.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "270", "lang": "en", "top_image_url": "https://images.anandtech.com/doci/15375/IMGP7931_678x452.jpg", "tags": {"semiconductor-memory": {"item_id": "2851861852", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "2851861852", "tag": "semiconductors"}}, "authors": {"75778526": {"item_id": "2851861852", "author_id": "75778526", "name": "Anton Shilov", "url": "https://www.anandtech.com/Author/191"}}, "image": {"item_id": "2851861852", "src": "https://images.anandtech.com/doci/15375/IMGP7929.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "2851861852", "image_id": "1", "src": "https://images.anandtech.com/doci/15375/IMGP7929.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "2851861852", "image_id": "2", "src": "https://images.anandtech.com/doci/15375/IMGP7930.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "AnandTech", "logo": "https://logo.clearbit.com/anandtech.com?size=800", "greyscale_logo": "https://logo.clearbit.com/anandtech.com?size=800&greyscale=true"}, "listen_duration_estimate": 105}, "2877466294": {"item_id": "2877466294", "resolved_id": "2877466232", "given_url": "https://www.anandtech.com/show/15483/amd-threadripper-3990x-review/3", "given_title": "64 Core Threadripper 3990X CPU Review", "favorite": "0", "status": "1", "time_added": "1581597853", "time_updated": "1613039250", "time_read": "1581855155", "time_favorited": "0", "sort_id": 352, "resolved_title": "The 64 Core Threadripper 3990X CPU Review: In The Midst Of Chaos, AMD Seeks Opportunity", "resolved_url": "https://www.anandtech.com/show/15483/amd-threadripper-3990x-review", "excerpt": "The recent renaissance of AMD as the performance choice in the high-end x86 market has been great for consumers, enabling a second offering at the top-end of the market.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "6305", "lang": "en", "time_to_read": 29, "top_image_url": "https://images.anandtech.com/doci/15483/WM_CPUCaddy_678x452.jpg", "tags": {"cpus": {"item_id": "2877466294", "tag": "cpus"}, "semiconductors": {"item_id": "2877466294", "tag": "semiconductors"}}, "authors": {"76266991": {"item_id": "2877466294", "author_id": "76266991", "name": "Gavin Bonshor", "url": "https://www.anandtech.com/Author/200"}, "113743849": {"item_id": "2877466294", "author_id": "113743849", "name": "Dr. Ian Cutress", "url": "https://www.anandtech.com/Author/140"}}, "image": {"item_id": "2877466294", "src": "https://images.anandtech.com/doci/15483/WM_CPUCase.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "2877466294", "image_id": "1", "src": "https://images.anandtech.com/doci/15483/WM_CPUCase.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "2877466294", "image_id": "2", "src": "https://images.anandtech.com/doci/15483/ASUS%20ROG%20Zenith%20Extreme%20Alpha%202.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "2877466294", "image_id": "3", "src": "https://images.anandtech.com/doci/15483/CPU-Z%20ST%203990X.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "2877466294", "image_id": "4", "src": "https://images.anandtech.com/doci/15483/WM_CPUMB.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "5": {"item_id": "2877466294", "image_id": "5", "src": "https://images.anandtech.com/doci/15483/NAMD%203990X%20Freq.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "6": {"item_id": "2877466294", "image_id": "6", "src": "https://images.anandtech.com/doci/15483/NAMD%203990X.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "7": {"item_id": "2877466294", "image_id": "7", "src": "https://images.anandtech.com/doci/15483/Power.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "8": {"item_id": "2877466294", "image_id": "8", "src": "https://images.anandtech.com/doci/15483/Set%20Affinity%203990X.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "9": {"item_id": "2877466294", "image_id": "9", "src": "https://images.anandtech.com/doci/15483/Set%20Affinity%203990X%20End.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "10": {"item_id": "2877466294", "image_id": "10", "src": "https://images.anandtech.com/doci/15483/Task%20Manager%203990X%20-%20Copy.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "11": {"item_id": "2877466294", "image_id": "11", "src": "https://images.anandtech.com/doci/15483/Task%20Manager%203990X%20SMT%20Off.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "12": {"item_id": "2877466294", "image_id": "12", "src": "https://images.anandtech.com/doci/15483/Windows10%20Editions.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "13": {"item_id": "2877466294", "image_id": "13", "src": "https://images.anandtech.com/graphs/graph15483/114629.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "14": {"item_id": "2877466294", "image_id": "14", "src": "https://images.anandtech.com/graphs/graph15483/114630.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "15": {"item_id": "2877466294", "image_id": "15", "src": "https://images.anandtech.com/graphs/graph15483/114631.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "16": {"item_id": "2877466294", "image_id": "16", "src": "https://images.anandtech.com/graphs/graph15483/114632.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "17": {"item_id": "2877466294", "image_id": "17", "src": "https://images.anandtech.com/graphs/graph15483/114633.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "18": {"item_id": "2877466294", "image_id": "18", "src": "https://images.anandtech.com/graphs/graph15483/114634.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "19": {"item_id": "2877466294", "image_id": "19", "src": "https://images.anandtech.com/graphs/graph15483/114635.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "20": {"item_id": "2877466294", "image_id": "20", "src": "https://images.anandtech.com/graphs/graph15483/114636.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "21": {"item_id": "2877466294", "image_id": "21", "src": "https://images.anandtech.com/graphs/graph15483/114637.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "22": {"item_id": "2877466294", "image_id": "22", "src": "https://images.anandtech.com/graphs/graph15483/114654.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "23": {"item_id": "2877466294", "image_id": "23", "src": "https://images.anandtech.com/graphs/graph15483/114655.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "24": {"item_id": "2877466294", "image_id": "24", "src": "https://images.anandtech.com/graphs/graph15483/114652.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "25": {"item_id": "2877466294", "image_id": "25", "src": "https://images.anandtech.com/graphs/graph15483/114651.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "26": {"item_id": "2877466294", "image_id": "26", "src": "https://images.anandtech.com/graphs/graph15483/114647.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "27": {"item_id": "2877466294", "image_id": "27", "src": "https://images.anandtech.com/graphs/graph15483/114648.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "28": {"item_id": "2877466294", "image_id": "28", "src": "https://images.anandtech.com/graphs/graph15483/114649.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "29": {"item_id": "2877466294", "image_id": "29", "src": "https://images.anandtech.com/graphs/graph15483/114650.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "30": {"item_id": "2877466294", "image_id": "30", "src": "https://images.anandtech.com/graphs/graph15483/114656.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "31": {"item_id": "2877466294", "image_id": "31", "src": "https://images.anandtech.com/graphs/graph15483/114657.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "32": {"item_id": "2877466294", "image_id": "32", "src": "https://images.anandtech.com/graphs/graph15483/114662.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "33": {"item_id": "2877466294", "image_id": "33", "src": "https://images.anandtech.com/graphs/graph15483/114663.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "34": {"item_id": "2877466294", "image_id": "34", "src": "https://images.anandtech.com/graphs/graph15483/114664.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "35": {"item_id": "2877466294", "image_id": "35", "src": "https://images.anandtech.com/graphs/graph15483/114689.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "36": {"item_id": "2877466294", "image_id": "36", "src": "https://images.anandtech.com/graphs/graph15483/114684.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "37": {"item_id": "2877466294", "image_id": "37", "src": "https://images.anandtech.com/graphs/graph15483/114685.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "38": {"item_id": "2877466294", "image_id": "38", "src": "https://images.anandtech.com/graphs/graph15483/114690.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "39": {"item_id": "2877466294", "image_id": "39", "src": "https://images.anandtech.com/graphs/graph15483/114694.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "40": {"item_id": "2877466294", "image_id": "40", "src": "https://images.anandtech.com/graphs/graph15483/114693.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "41": {"item_id": "2877466294", "image_id": "41", "src": "https://images.anandtech.com/graphs/graph15483/114692.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "42": {"item_id": "2877466294", "image_id": "42", "src": "https://images.anandtech.com/graphs/graph15483/114691.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "43": {"item_id": "2877466294", "image_id": "43", "src": "https://images.anandtech.com/graphs/graph15483/114683.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "44": {"item_id": "2877466294", "image_id": "44", "src": "https://images.anandtech.com/doci/15483/LisaTR3.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "45": {"item_id": "2877466294", "image_id": "45", "src": "https://images.anandtech.com/doci/15483/WM_3990XCPU.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "46": {"item_id": "2877466294", "image_id": "46", "src": "https://images.anandtech.com/doci/15483/ezgif-2-6b1c16359fcc_575px.gif", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "AnandTech", "logo": "https://logo.clearbit.com/anandtech.com?size=800", "greyscale_logo": "https://logo.clearbit.com/anandtech.com?size=800&greyscale=true"}, "listen_duration_estimate": 2441}, "2983419011": {"item_id": "2983419011", "resolved_id": "2983419011", "given_url": "https://www.anandtech.com/show/15801/nvidia-announces-ampere-architecture-and-a100-products", "given_title": "NVIDIA Ampere Unleashed: NVIDIA Announces New GPU Architecture, A100 GPU, a", "favorite": "0", "status": "1", "time_added": "1589463387", "time_updated": "1638708872", "time_read": "1589467713", "time_favorited": "0", "sort_id": 353, "resolved_title": "NVIDIA Ampere Unleashed: NVIDIA Announces New GPU Architecture, A100 GPU, and Accelerator", "resolved_url": "https://www.anandtech.com/show/15801/nvidia-announces-ampere-architecture-and-a100-products", "excerpt": "While NVIDIA’s usual presentation efforts for the year were dashed by the current coronavirus outbreak, the company’s march towards developing and releasing newer products has continued unabated.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2971", "lang": "en", "time_to_read": 14, "top_image_url": "https://images.anandtech.com/doci/15801/GA100_Card_678x452.jpg", "tags": {"gpus": {"item_id": "2983419011", "tag": "gpus"}, "semiconductors": {"item_id": "2983419011", "tag": "semiconductors"}}, "authors": {"75773780": {"item_id": "2983419011", "author_id": "75773780", "name": "Ryan Smith", "url": "https://www.anandtech.com/Author/85"}}, "image": {"item_id": "2983419011", "src": "https://images.anandtech.com/doci/15801/GTC_PPB_07.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "2983419011", "image_id": "1", "src": "https://images.anandtech.com/doci/15801/GTC_PPB_07.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "2983419011", "image_id": "2", "src": "https://images.anandtech.com/doci/15801/GTC_PPB_08.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "2983419011", "image_id": "3", "src": "https://images.anandtech.com/doci/15801/GTC_PPB_09.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "2983419011", "image_id": "4", "src": "https://images.anandtech.com/doci/15801/CSP-multi-user-with-MIG-1.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "5": {"item_id": "2983419011", "image_id": "5", "src": "https://images.anandtech.com/doci/15801/MIG-table-FINAL-x1280.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "6": {"item_id": "2983419011", "image_id": "6", "src": "https://images.anandtech.com/doci/15801/NVSwitch.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "7": {"item_id": "2983419011", "image_id": "7", "src": "https://images.anandtech.com/doci/15801/DGX_A100.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "8": {"item_id": "2983419011", "image_id": "8", "src": "https://images.anandtech.com/doci/15801/Argonne_DGX.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "AnandTech", "logo": "https://logo.clearbit.com/anandtech.com?size=800", "greyscale_logo": "https://logo.clearbit.com/anandtech.com?size=800&greyscale=true"}, "listen_duration_estimate": 1150}, "3048829394": {"item_id": "3048829394", "resolved_id": "3048829394", "given_url": "https://www.anandtech.com/show/15912/ddr5-specification-released-setting-the-stage-for-ddr56400-and-beyond", "given_title": "DDR5 Memory Specification Released: Setting the Stage for DDR5-6400 And Bey", "favorite": "0", "status": "1", "time_added": "1594762796", "time_updated": "1613039250", "time_read": "1594764142", "time_favorited": "0", "sort_id": 354, "resolved_title": "DDR5 Memory Specification Released: Setting the Stage for DDR5-6400 And Beyond", "resolved_url": "https://www.anandtech.com/show/15912/ddr5-specification-released-setting-the-stage-for-ddr56400-and-beyond", "excerpt": "Marking an important milestone in computer memory development, today the JEDEC Solid State Technology Association is releasing the final specification for its next mainstream memory standard, DDR5 SDRAM.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2216", "lang": "en", "time_to_read": 10, "top_image_url": "https://images.anandtech.com/doci/15912/1811_SK_hynix_1Ynm_DDR5_DRAM_678x452.jpg", "tags": {"semiconductors": {"item_id": "3048829394", "tag": "semiconductors"}}, "authors": {"75773780": {"item_id": "3048829394", "author_id": "75773780", "name": "Ryan Smith", "url": "https://www.anandtech.com/Author/85"}}, "image": {"item_id": "3048829394", "src": "https://images.anandtech.com/doci/15912/DDR5_07.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3048829394", "image_id": "1", "src": "https://images.anandtech.com/doci/15912/DDR5_07.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3048829394", "image_id": "2", "src": "https://images.anandtech.com/doci/15912/Micron-Channels.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "3048829394", "image_id": "3", "src": "https://images.anandtech.com/doci/15912/DDR5_09.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "3048829394", "image_id": "4", "src": "https://images.anandtech.com/doci/15912/IMGP7929.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "5": {"item_id": "3048829394", "image_id": "5", "src": "https://images.anandtech.com/doci/15912/DDR5_12.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "AnandTech", "logo": "https://logo.clearbit.com/anandtech.com?size=800", "greyscale_logo": "https://logo.clearbit.com/anandtech.com?size=800&greyscale=true"}, "listen_duration_estimate": 858}, "3080061092": {"item_id": "3080061092", "resolved_id": "3080061092", "given_url": "https://www.anandtech.com/show/15978/micron-spills-on-gddr6x-pam4-signaling-for-higher-rates-coming-to-nvidias-rtx-3090", "given_title": "Micron Spills on GDDR6X: PAM4 Signaling For Higher Rates, Coming to NVIDIA’", "favorite": "0", "status": "1", "time_added": "1597428369", "time_updated": "1613039250", "time_read": "1597428677", "time_favorited": "0", "sort_id": 355, "resolved_title": "Micron Spills on GDDR6X: PAM4 Signaling For Higher Rates, Coming to NVIDIA’s RTX 3090", "resolved_url": "https://www.anandtech.com/show/15978/micron-spills-on-gddr6x-pam4-signaling-for-higher-rates-coming-to-nvidias-rtx-3090", "excerpt": "It would seem that Micron this morning has accidentally spilled the beans on the future of graphics card memory technologies – and outed one of NVIDIA’s next-generation RTX video cards in the process.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2460", "lang": "en", "time_to_read": 11, "top_image_url": "https://images.anandtech.com/doci/15978/micron_dram_bare_die_678x452.jpg", "tags": {"semiconductors": {"item_id": "3080061092", "tag": "semiconductors"}}, "authors": {"75773780": {"item_id": "3080061092", "author_id": "75773780", "name": "Ryan Smith", "url": "https://www.anandtech.com/Author/85"}}, "image": {"item_id": "3080061092", "src": "https://images.anandtech.com/doci/14559/NRZ_v_PAM4-Labeled.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3080061092", "image_id": "1", "src": "https://images.anandtech.com/doci/14559/NRZ_v_PAM4-Labeled.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3080061092", "image_id": "2", "src": "https://images.anandtech.com/doci/15978/GDDR6X_Data_Eye.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "3080061092", "image_id": "3", "src": "https://images.anandtech.com/doci/15978/PAM4.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "3080061092", "image_id": "4", "src": "https://images.anandtech.com/doci/15978/MicronPower2.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "5": {"item_id": "3080061092", "image_id": "5", "src": "https://images.anandtech.com/doci/15978/GDDR6X_Power_2b.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "6": {"item_id": "3080061092", "image_id": "6", "src": "https://images.anandtech.com/doci/9266/TFE2011_MemTypes.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "AnandTech", "logo": "https://logo.clearbit.com/anandtech.com?size=800", "greyscale_logo": "https://logo.clearbit.com/anandtech.com?size=800&greyscale=true"}, "listen_duration_estimate": 952}, "3091069274": {"item_id": "3091069274", "resolved_id": "3091069274", "given_url": "https://www.anandtech.com/show/16028/better-yield-on-5nm-than-7nm-tsmc-update-on-defect-rates-for-n5", "given_title": "‘Better Yield on 5nm than 7nm’: TSMC Update on Defect Rates for N5", "favorite": "0", "status": "1", "time_added": "1598383055", "time_updated": "1613039250", "time_read": "1598390258", "time_favorited": "0", "sort_id": 356, "resolved_title": "‘Better Yield on 5nm than 7nm’: TSMC Update on Defect Rates for N5", "resolved_url": "https://www.anandtech.com/show/16028/better-yield-on-5nm-than-7nm-tsmc-update-on-defect-rates-for-n5", "excerpt": "One of the key metrics on how well a semiconductor process is developing is looking at its quantitative chip yield – or rather, its defect density.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "365", "lang": "en", "top_image_url": "https://images.anandtech.com/doci/16028/N5%20caruo_678x452.jpg", "tags": {"semiconductors": {"item_id": "3091069274", "tag": "semiconductors"}}, "authors": {"113743849": {"item_id": "3091069274", "author_id": "113743849", "name": "Dr. Ian Cutress", "url": "https://www.anandtech.com/Author/140"}}, "image": {"item_id": "3091069274", "src": "https://images.anandtech.com/doci/16028/Advanced%20Technology%20Leadership.mkv_snapshot_03.02_%5B2020.08.25_14.15.08%5D.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3091069274", "image_id": "1", "src": "https://images.anandtech.com/doci/16028/Advanced%20Technology%20Leadership.mkv_snapshot_03.02_%5B2020.08.25_14.15.08%5D.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3091069274", "image_id": "2", "src": "https://images.anandtech.com/doci/16028/Manufacturing%20Excellence.mkv_snapshot_02.11_%5B2020.08.25_14.16.22%5D.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "AnandTech", "logo": "https://logo.clearbit.com/anandtech.com?size=800", "greyscale_logo": "https://logo.clearbit.com/anandtech.com?size=800&greyscale=true"}, "listen_duration_estimate": 141}, "3091410768": {"item_id": "3091410768", "resolved_id": "3091410768", "given_url": "https://www.anandtech.com/show/16036/2023-interposers-tsmc-hints-at-2000mm2-12x-hbm-in-one-package", "given_title": "2023 Interposers: TSMC Hints at 3400mm2   12x HBM in one Package", "favorite": "0", "status": "1", "time_added": "1598386430", "time_updated": "1613039250", "time_read": "1598550217", "time_favorited": "0", "sort_id": 357, "resolved_title": "2023 Interposers: TSMC Hints at 3400mm2 + 12x HBM in one Package", "resolved_url": "https://www.anandtech.com/show/16036/2023-interposers-tsmc-hints-at-2000mm2-12x-hbm-in-one-package", "excerpt": "High-performance computing chip designs have been pushing the ultra-high-end packaging technologies to their limits in the recent years.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "210", "lang": "en", "top_image_url": "https://images.anandtech.com/doci/16036/Tsubasa_678x452.jpg", "tags": {"semiconductors": {"item_id": "3091410768", "tag": "semiconductors"}}, "authors": {"76076248": {"item_id": "3091410768", "author_id": "76076248", "name": "Andrei Frumusanu", "url": "https://www.anandtech.com/Author/168"}}, "image": {"item_id": "3091410768", "src": "https://images.anandtech.com/doci/16036/Advanced%20Packaging%20Technology%20Leadership.mkv_snapshot_14.32_%5B2020.08.25_14.14.21%5D.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3091410768", "image_id": "1", "src": "https://images.anandtech.com/doci/16036/Advanced%20Packaging%20Technology%20Leadership.mkv_snapshot_14.32_%5B2020.08.25_14.14.21%5D.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "AnandTech", "logo": "https://logo.clearbit.com/anandtech.com?size=800", "greyscale_logo": "https://logo.clearbit.com/anandtech.com?size=800&greyscale=true"}, "listen_duration_estimate": 81}, "3282585805": {"item_id": "3282585805", "resolved_id": "3282585805", "given_url": "https://www.anandtech.com/show/16558/micron-abandons-3d-xpoint-memory-technology", "given_title": "Micron Abandons 3D XPoint Memory Technology", "favorite": "0", "status": "1", "time_added": "1615934354", "time_updated": "1616073040", "time_read": "1616073040", "time_favorited": "0", "sort_id": 358, "resolved_title": "Micron Abandons 3D XPoint Memory Technology", "resolved_url": "https://www.anandtech.com/show/16558/micron-abandons-3d-xpoint-memory-technology", "excerpt": "In a sudden but perhaps not too surprising announcement, Micron has stated that they are ceasing all R&D of 3D XPoint memory technology. Intel and Micron co-developed 3D XPoint memory, revealed in 2015 as a non-volatile memory technology with higher performance and endurance than NAND flash memory.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "540", "lang": "en", "top_image_url": "https://images.anandtech.com/doci/16558/3D%20XPoint%20Wafer_678x452.jpg", "tags": {"semiconductor-memory": {"item_id": "3282585805", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3282585805", "tag": "semiconductors"}}, "authors": {"75898188": {"item_id": "3282585805", "author_id": "75898188", "name": "Billy Tallis", "url": "https://www.anandtech.com/Author/182"}}, "image": {"item_id": "3282585805", "src": "https://images.anandtech.com/doci/16558/MIcron_QuantX_Logo_Gray.Green_60%25.png", "width": "322", "height": "147"}, "images": {"1": {"item_id": "3282585805", "image_id": "1", "src": "https://images.anandtech.com/doci/16558/MIcron_QuantX_Logo_Gray.Green_60%25.png", "width": "322", "height": "147", "credit": "", "caption": ""}, "2": {"item_id": "3282585805", "image_id": "2", "src": "https://images.anandtech.com/doci/16558/x100-screenshot.png", "width": "335", "height": "182", "credit": "", "caption": ""}, "3": {"item_id": "3282585805", "image_id": "3", "src": "https://images.anandtech.com/doci/16558/intel_micron_flash_semiconductor_im_flash_manufacturing_fab_exterior_2.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "AnandTech", "logo": "https://logo.clearbit.com/anandtech.com?size=800", "greyscale_logo": "https://logo.clearbit.com/anandtech.com?size=800&greyscale=true"}, "listen_duration_estimate": 209}, "3421941333": {"item_id": "3421941333", "resolved_id": "3421941333", "given_url": "https://www.anandtech.com/show/16924/did-ibm-just-preview-the-future-of-caches", "given_title": "Did IBM Just Preview The Future of Caches?", "favorite": "0", "status": "1", "time_added": "1630714952", "time_updated": "1630794888", "time_read": "1630794887", "time_favorited": "0", "sort_id": 359, "resolved_title": "Did IBM Just Preview The Future of Caches?", "resolved_url": "https://www.anandtech.com/show/16924/did-ibm-just-preview-the-future-of-caches", "excerpt": "At Hot Chips last week, IBM announced its new mainframe Z processor. It’s a big interesting piece of kit that I want to do a wider piece on at some point, but there was one feature of that core design that I want to pluck out and focus on specifically.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2568", "lang": "en", "time_to_read": 12, "top_image_url": "https://images.anandtech.com/doci/16924/IBM%20Telum%2021x9_678x452.jpg", "tags": {"cpus": {"item_id": "3421941333", "tag": "cpus"}, "semiconductor-memory": {"item_id": "3421941333", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3421941333", "tag": "semiconductors"}}, "authors": {"113743849": {"item_id": "3421941333", "author_id": "113743849", "name": "Dr. Ian Cutress", "url": "https://www.anandtech.com/Author/140"}}, "image": {"item_id": "3421941333", "src": "https://images.anandtech.com/doci/16924/s3%20Cache.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3421941333", "image_id": "1", "src": "https://images.anandtech.com/doci/16924/s3%20Cache.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3421941333", "image_id": "2", "src": "https://images.anandtech.com/doci/16924/IBM%20Z15.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "3421941333", "image_id": "3", "src": "https://images.anandtech.com/doci/16924/TElumsystems.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "3421941333", "image_id": "4", "src": "https://images.anandtech.com/doci/16924/CoreplusL2.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "AnandTech", "logo": "https://logo.clearbit.com/anandtech.com?size=800", "greyscale_logo": "https://logo.clearbit.com/anandtech.com?size=800&greyscale=true"}, "listen_duration_estimate": 994}, "3426048286": {"item_id": "3426048286", "resolved_id": "3425877335", "given_url": "https://www.anandtech.com/show/16930/does-an-amd-chiplet-have-a-core-count-limit?utm_source=pocket_mylist", "given_title": "Does an AMD Chiplet Have a Core Count Limit?", "favorite": "0", "status": "1", "time_added": "1631034110", "time_updated": "1631037494", "time_read": "1631037494", "time_favorited": "0", "sort_id": 360, "resolved_title": "Does an AMD Chiplet Have a Core Count Limit?", "resolved_url": "https://www.anandtech.com/show/16930/does-an-amd-chiplet-have-a-core-count-limit", "excerpt": "When it was announced that AMD was set to give a presentation at Hot Chips on its newest Zen 3 microarchitecture, I was expecting the usual fare when a company goes through an already announced platform – a series of slides that we had seen before.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2370", "lang": "en", "time_to_read": 11, "top_image_url": "https://images.anandtech.com/doci/16930/1068852593%20-%20WM_678x452.jpg", "tags": {"cpus": {"item_id": "3426048286", "tag": "cpus"}, "interconnects": {"item_id": "3426048286", "tag": "interconnects"}, "semiconductors": {"item_id": "3426048286", "tag": "semiconductors"}}, "authors": {"113743849": {"item_id": "3426048286", "author_id": "113743849", "name": "Dr. Ian Cutress", "url": "https://www.anandtech.com/Author/140"}}, "image": {"item_id": "3426048286", "src": "https://images.anandtech.com/doci/16930/Slide%201%20%20-%20PtP23.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3426048286", "image_id": "1", "src": "https://images.anandtech.com/doci/16930/Slide%201%20%20-%20PtP23.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3426048286", "image_id": "2", "src": "https://images.anandtech.com/doci/16930/Slide%202%20-%204%20Elements%20Ring%20AtA.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "3426048286", "image_id": "3", "src": "https://images.anandtech.com/doci/16930/Slide%203%20-%20Bidirectional%20Ring.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "3426048286", "image_id": "4", "src": "https://images.anandtech.com/doci/16930/Slide%204%20-%206%20Elements.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "5": {"item_id": "3426048286", "image_id": "5", "src": "https://images.anandtech.com/doci/16930/Slide%205%20-%2010%20element%20ring.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "6": {"item_id": "3426048286", "image_id": "6", "src": "https://images.anandtech.com/doci/16930/Slide%207%20-%20Twisted%20Hypercube.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "7": {"item_id": "3426048286", "image_id": "7", "src": "https://images.anandtech.com/doci/16930/Slide%206%20-%20Mesh.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "8": {"item_id": "3426048286", "image_id": "8", "src": "https://images.anandtech.com/doci/16930/Slide%209%20-%20Butterdonut.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "9": {"item_id": "3426048286", "image_id": "9", "src": "https://images.anandtech.com/doci/16930/Slide%2010%20-%20Switching%20Crossbar.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "10": {"item_id": "3426048286", "image_id": "10", "src": "https://images.anandtech.com/doci/16930/AMDSlide.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "11": {"item_id": "3426048286", "image_id": "11", "src": "https://images.anandtech.com/doci/16930/v4_24coresHCC.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "12": {"item_id": "3426048286", "image_id": "12", "src": "https://images.anandtech.com/doci/16930/Slide%2012%20-%20AMD%20EPYC.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "13": {"item_id": "3426048286", "image_id": "13", "src": "https://images.anandtech.com/doci/16930/AMDIODie.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "14": {"item_id": "3426048286", "image_id": "14", "src": "https://images.anandtech.com/doci/16930/Slide%2013%20-%20Bisected%20Rings.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "15": {"item_id": "3426048286", "image_id": "15", "src": "https://images.anandtech.com/doci/16930/Slide%2014%20-%20ChipPlus.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "16": {"item_id": "3426048286", "image_id": "16", "src": "https://images.anandtech.com/doci/16930/Slide%2015%20-%20ChipPlusPlus.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "AnandTech", "logo": "https://logo.clearbit.com/anandtech.com?size=800", "greyscale_logo": "https://logo.clearbit.com/anandtech.com?size=800&greyscale=true"}, "listen_duration_estimate": 917}, "3507198540": {"item_id": "3507198540", "resolved_id": "3507198540", "given_url": "https://www.anandtech.com/show/17123/tsmc-unveils-n4x-node-high-voltages-for-high-clocks", "given_title": "", "favorite": "0", "status": "1", "time_added": "1639789426", "time_updated": "1639847260", "time_read": "1639847260", "time_favorited": "0", "sort_id": 361, "resolved_title": "TSMC Unveils N4X Node: Extreme High-Performance at High Voltages", "resolved_url": "https://www.anandtech.com/show/17123/tsmc-unveils-n4x-node-high-voltages-for-high-clocks", "excerpt": "TSMC this week announced a new fabrication process that is tailored specifically for high-performance computing (HPC) products.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "913", "lang": "en", "time_to_read": 4, "top_image_url": "https://images.anandtech.com/doci/17123/tsmc_wafer_semiconductor_chip_300mm_fab_4_678x452.jpg", "tags": {"semiconductors": {"item_id": "3507198540", "tag": "semiconductors"}}, "authors": {"75778526": {"item_id": "3507198540", "author_id": "75778526", "name": "Anton Shilov", "url": "https://www.anandtech.com/Author/191"}}, "image": {"item_id": "3507198540", "src": "https://images.anandtech.com/doci/17123/N4X_Logo.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3507198540", "image_id": "1", "src": "https://images.anandtech.com/doci/17123/N4X_Logo.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "AnandTech", "logo": "https://logo.clearbit.com/anandtech.com?size=800", "greyscale_logo": "https://logo.clearbit.com/anandtech.com?size=800&greyscale=true"}, "listen_duration_estimate": 353}, "3854302243": {"item_id": "3854302243", "resolved_id": "3854302243", "given_url": "https://www.anandtech.com/show/18833/tsmc-details-3nm-evolution-n3e-on-schedule-n3p-n3x-deliver-five-percent-gains", "given_title": "TSMC Details 3nm Evolution: N3E On Schedule, N3P and N3X To Deliver 5% Perf", "favorite": "0", "status": "1", "time_added": "1682546495", "time_updated": "1682603530", "time_read": "1682603529", "time_favorited": "0", "sort_id": 362, "resolved_title": "TSMC Details 3nm Evolution: N3E On Schedule, N3P and N3X To Deliver 5% Performance Gains", "resolved_url": "https://www.anandtech.com/show/18833/tsmc-details-3nm-evolution-n3e-on-schedule-n3p-n3x-deliver-five-percent-gains", "excerpt": "Alongside some new announcements for their 2nm process node plans, TSMC has also released a progress and roadmap update for their N3 family process technologies at today's 2023 North American Technology Symposium.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1060", "lang": "en", "time_to_read": 5, "top_image_url": "https://images.anandtech.com/doci/18833/tsmc_wafer_semiconductor_chip_300mm_fab_2_678x452.jpg", "tags": {"foundries": {"item_id": "3854302243", "tag": "foundries"}, "semiconductors": {"item_id": "3854302243", "tag": "semiconductors"}}, "authors": {"75778526": {"item_id": "3854302243", "author_id": "75778526", "name": "Anton Shilov", "url": "https://www.anandtech.com/Author/191"}}, "image": {"item_id": "3854302243", "src": "https://images.anandtech.com/doci/18833/tsmc-n3-symposium-2023-1.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3854302243", "image_id": "1", "src": "https://images.anandtech.com/doci/18833/tsmc-n3-symposium-2023-1.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3854302243", "image_id": "2", "src": "https://images.anandtech.com/doci/18833/tsmc-n3-symposium-2023-2_575px.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "AnandTech", "logo": "https://logo.clearbit.com/anandtech.com?size=800", "greyscale_logo": "https://logo.clearbit.com/anandtech.com?size=800&greyscale=true"}, "listen_duration_estimate": 410}, "3855424718": {"item_id": "3855424718", "resolved_id": "3855424718", "given_url": "https://www.anandtech.com/show/18837/tsmc-announces-early-access-nodes-for-car-chips-n4ae-n3ae", "given_title": "TSMC Announces Early Access Nodes for Next-Gen Car Chips: N4AE and N3AE", "favorite": "0", "status": "1", "time_added": "1682698992", "time_updated": "1682711897", "time_read": "1682711896", "time_favorited": "0", "sort_id": 363, "resolved_title": "TSMC Announces Early Access Nodes for Next-Gen Car Chips: N4AE and N3AE", "resolved_url": "https://www.anandtech.com/show/18837/tsmc-announces-early-access-nodes-for-car-chips-n4ae-n3ae", "excerpt": "As the final set of announcements from this week's North American Technology Symposium, TSMC closed out their fab roadmap updates with some fresh news on their automotive-centric processes.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "745", "lang": "en", "time_to_read": 3, "top_image_url": "https://images.anandtech.com/doci/18837/tesla-model-s-red-witcher_678x452.jpg", "tags": {"foundries": {"item_id": "3855424718", "tag": "foundries"}, "semiconductors": {"item_id": "3855424718", "tag": "semiconductors"}}, "authors": {"75778526": {"item_id": "3855424718", "author_id": "75778526", "name": "Anton Shilov", "url": "https://www.anandtech.com/Author/191"}}, "image": {"item_id": "3855424718", "src": "https://images.anandtech.com/doci/18837/tsmc-ae-1.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3855424718", "image_id": "1", "src": "https://images.anandtech.com/doci/18837/tsmc-ae-1.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3855424718", "image_id": "2", "src": "https://images.anandtech.com/doci/18837/Automotive%20Early.PNG", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "3855424718", "image_id": "3", "src": "https://images.anandtech.com/doci/18837/tsmc-ae-2.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "AnandTech", "logo": "https://logo.clearbit.com/anandtech.com?size=800", "greyscale_logo": "https://logo.clearbit.com/anandtech.com?size=800&greyscale=true"}, "listen_duration_estimate": 288}, "3886600596": {"item_id": "3886600596", "resolved_id": "3886600596", "given_url": "https://www.anandtech.com/show/18915/amd-expands-mi300-family-with-mi300x-gpu-only-192gb-memory", "given_title": "AMD Expands AI/HPC Product Lineup With Flagship GPU-only Instinct Mi300X wi", "favorite": "0", "status": "1", "time_added": "1687129122", "time_updated": "1687184674", "time_read": "1687184674", "time_favorited": "0", "sort_id": 364, "resolved_title": "AMD Expands AI/HPC Product Lineup With Flagship GPU-only Instinct Mi300X with 192GB Memory", "resolved_url": "https://www.anandtech.com/show/18915/amd-expands-mi300-family-with-mi300x-gpu-only-192gb-memory", "excerpt": "Alongside their EPYC server CPU updates, as part of today’s AMD Data Center event, the company is also offering an update on the status of their nearly-finished AMD Instinct MI300 accelerator family.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "913", "lang": "en", "time_to_read": 4, "top_image_url": "https://images.anandtech.com/doci/18915/MI300_CES_678x452.jpg", "tags": {"gpus": {"item_id": "3886600596", "tag": "gpus"}, "semiconductors": {"item_id": "3886600596", "tag": "semiconductors"}}, "authors": {"75773780": {"item_id": "3886600596", "author_id": "75773780", "name": "Ryan Smith", "url": "https://www.anandtech.com/Author/85"}}, "image": {"item_id": "3886600596", "src": "https://images.anandtech.com/doci/18915/AMD_MI300_Specs_Teaser.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3886600596", "image_id": "1", "src": "https://images.anandtech.com/doci/18915/AMD_MI300_Specs_Teaser.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3886600596", "image_id": "2", "src": "https://images.anandtech.com/doci/18915/AMD_UMA_2022.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "AnandTech", "logo": "https://logo.clearbit.com/anandtech.com?size=800", "greyscale_logo": "https://logo.clearbit.com/anandtech.com?size=800&greyscale=true"}, "listen_duration_estimate": 353}, "3931393625": {"item_id": "3931393625", "resolved_id": "3931393625", "given_url": "https://www.anandtech.com/show/20044/asml-to-deliver-first-highna-euv-tool-this-year", "given_title": "ASML to Deliver First High-NA EUV Tool This Year", "favorite": "0", "status": "1", "time_added": "1694064366", "time_updated": "1708191409", "time_read": "1694134594", "time_favorited": "0", "sort_id": 365, "resolved_title": "ASML to Deliver First High-NA EUV Tool This Year", "resolved_url": "https://www.anandtech.com/show/20044/asml-to-deliver-first-highna-euv-tool-this-year", "excerpt": "In a promising sign for the development of the next generation of EUV lithography machines, ASML has revealed that the company is set to deliver the industry's first High-NA extreme ultraviolet (EUV) lithography scanner by the end of the year. That machine, the 0.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "533", "lang": "", "top_image_url": "https://images.anandtech.com/doci/20044/asml%20EF%20cleanroom%20engineers%20with%20source_678x452.jpg", "tags": {"semiconductors": {"item_id": "3931393625", "tag": "semiconductors"}}, "authors": {"75778526": {"item_id": "3931393625", "author_id": "75778526", "name": "Anton Shilov", "url": "https://www.anandtech.com/Author/191"}}, "image": {"item_id": "3931393625", "src": "https://images.anandtech.com/doci/20044/ASML-Investor-Day-2021_Business-Line-EUV---Christophe-Fouquet-15.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3931393625", "image_id": "1", "src": "https://images.anandtech.com/doci/20044/ASML-Investor-Day-2021_Business-Line-EUV---Christophe-Fouquet-15.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "AnandTech", "logo": "https://logo.clearbit.com/anandtech.com?size=800", "greyscale_logo": "https://logo.clearbit.com/anandtech.com?size=800&greyscale=true"}, "listen_duration_estimate": 206}, "3713143612": {"item_id": "3713143612", "resolved_id": "3712829811", "given_url": "https://www.angstronomics.com/p/monolithic-sapphire-rapids?publication_id=897746&utm_medium=email&action=share&isFreemail=true", "given_title": "", "favorite": "0", "status": "1", "time_added": "1664409540", "time_updated": "1664412192", "time_read": "1664412192", "time_favorited": "0", "sort_id": 366, "resolved_title": "Monolithic Sapphire Rapids", "resolved_url": "https://www.angstronomics.com/p/monolithic-sapphire-rapids", "excerpt": "At Intel Innovation 2022, Intel presented a wafer labelled “Raptor Lake-S, 34 core“, which Angstronomics immediately identified to be identical to the monolithic 34-core Sapphire Rapids MCC (Mid Core Count) design.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "595", "lang": "en", "time_to_read": 3, "top_image_url": "https://substackcdn.com/image/fetch/w_1200,h_600,c_limit,f_jpg,q_auto:good,fl_progressive:steep/https%3A%2F%2Fbucketeer-e05bbc84-baa3-437e-9518-adb32be77984.s3.amazonaws.com%2Fpublic%2Fimages%2F6c507d69-90d5-4c8a-ab7d-a54e2431c9cb_1920x1440.jpeg", "tags": {"cpus": {"item_id": "3713143612", "tag": "cpus"}, "semiconductors": {"item_id": "3713143612", "tag": "semiconductors"}}, "authors": {"167866787": {"item_id": "3713143612", "author_id": "167866787", "name": "SkyJuice", "url": "https://substack.com/profile/92296058-skyjuice"}}, "listen_duration_estimate": 230}, "2999761470": {"item_id": "2999761470", "resolved_id": "3028747610", "given_url": "https://www.assemblymag.com/articles/94891-shielding-tips-and-tricks", "given_title": "", "favorite": "0", "status": "1", "time_added": "1602585553", "time_updated": "1613039250", "time_read": "1604361134", "time_favorited": "0", "sort_id": 367, "resolved_title": "100 Shielding Tips and Tricks", "resolved_url": "https://www.assemblymag.com/articles/94891-shielding-tips-and-tricks?v=preview", "excerpt": "The principle of shielding is creating a conductive layer completely surrounding the object you want to shield. This was invented by Michael Faraday and this system is known as a Faraday cage.", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "0", "lang": "en", "top_image_url": "https://www.assemblymag.com/ext/resources/issues2/2018/October/IAM/Holland/00a.jpg?height=635&t=1555724442&width=1200", "tags": {"semiconductors": {"item_id": "2999761470", "tag": "semiconductors"}}, "image": {"item_id": "2999761470", "src": "https://www.assemblymag.com/ext/resources/thumb/9781138498730.jpg?1574650991", "width": "0", "height": "0"}, "images": {"1": {"item_id": "2999761470", "image_id": "1", "src": "https://www.assemblymag.com/ext/resources/thumb/9781138498730.jpg?1574650991", "width": "0", "height": "0", "credit": "MCPD", "caption": "Manufacturing Cost Policy Deployment"}}, "listen_duration_estimate": 0}, "2885132821": {"item_id": "2885132821", "resolved_id": "2885132821", "given_url": "https://www.bbvaopenmind.com/en/technology/future/optical-computing-solving-problems-at-the-speed-of-light/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1583008911", "time_updated": "1613039250", "time_read": "1583080413", "time_favorited": "0", "sort_id": 368, "resolved_title": "Optical Computing", "resolved_url": "https://www.bbvaopenmind.com/en/technology/future/optical-computing-solving-problems-at-the-speed-of-light/", "excerpt": "In short, there are reasons for optimism about the development of optical computing, but without overestimating its possibilities: when computer scientist Dror Feitelson published his book (MIT Press) in 1988, there was talk of a new field that was already beginning to reach maturity.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "114", "lang": "en", "amp_url": "https://www.bbvaopenmind.com/en/technology/future/optical-computing-solving-problems-at-the-speed-of-light/amp/", "tags": {"semiconductors": {"item_id": "2885132821", "tag": "semiconductors"}}, "authors": {"93308872": {"item_id": "2885132821", "author_id": "93308872", "name": "Takanori Shibata", "url": "https://www.bbvaopenmind.com/en/authors/takanori-shibata/"}}, "image": {"item_id": "2885132821", "src": "https://www.bbvaopenmind.com/wp-content/uploads/2020/02/BBVAOpenMind_-Computaci%C3%B3n_%C3%93ptica_2.jpg", "width": "570", "height": "340"}, "images": {"1": {"item_id": "2885132821", "image_id": "1", "src": "https://www.bbvaopenmind.com/wp-content/uploads/2020/02/BBVAOpenMind_-Computaci%C3%B3n_%C3%93ptica_2.jpg", "width": "570", "height": "340", "credit": "", "caption": "The overhead view of a new beamsplitter for silicon photonics chips that is the size of one-fiftieth the width of a human hair. Credit: Dan Hixson/University of Utah College of Engineering"}, "2": {"item_id": "2885132821", "image_id": "2", "src": "https://www.bbvaopenmind.com/wp-content/uploads/2020/02/BBVAOpenMind_-Computaci%C3%B3n_%C3%93ptica_3.jpg", "width": "570", "height": "340", "credit": "", "caption": "Graduate students Junyi Wu and Curtis Wang and professor Milton Feng found that light stimulates switching speed in the transistor laser. Credit: L. Brian Stauffer"}, "3": {"item_id": "2885132821", "image_id": "3", "src": "https://www.bbvaopenmind.com/wp-content/uploads/2020/02/BBVAOpenMind_-Computaci%C3%B3n_%C3%93ptica_4.jpg", "width": "570", "height": "340", "credit": "", "caption": "A photonic integrated circuit. Credit: JonathanMarks"}}, "listen_duration_estimate": 44}, "2908760758": {"item_id": "2908760758", "resolved_id": "0", "given_url": "https://www.cattius.com/images/undocumented-cpu-behavior.pdf", "given_title": "Undocumented CPU Behavior: Analyzing Undocumented Opcodes on Intel x86-64 [", "favorite": "0", "status": "1", "time_added": "1583672195", "time_updated": "1613039250", "time_read": "1583784804", "time_favorited": "0", "sort_id": 369, "tags": {"cpus": {"item_id": "2908760758", "tag": "cpus"}, "semiconductors": {"item_id": "2908760758", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "688279645": {"item_id": "688279645", "resolved_id": "688279645", "given_url": "https://www.chipestimate.com/vendorlist.php?s=123", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1654559486", "time_read": "1638826542", "time_favorited": "0", "sort_id": 370, "resolved_title": "Semiconductor IP Vendor List on ChipEstimate.com Chip Planning Portal", "resolved_url": "http://www.chipestimate.com/vendorlist.php?s=123", "excerpt": "Home > Vendor List Vendor List", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "5", "lang": "en", "tags": {"intellectual-property": {"item_id": "688279645", "tag": "intellectual-property"}, "semiconductors": {"item_id": "688279645", "tag": "semiconductors"}}, "listen_duration_estimate": 2}, "3812796478": {"item_id": "3812796478", "resolved_id": "3812796478", "given_url": "https://www.cnbc.com/2023/02/23/nvidias-a100-is-the-10000-chip-powering-the-race-for-ai-.html", "given_title": "", "favorite": "0", "status": "1", "time_added": "1677318816", "time_updated": "1677353633", "time_read": "1677353633", "time_favorited": "0", "sort_id": 371, "resolved_title": "Meet the $10,000 Nvidia chip powering the race for A.I.", "resolved_url": "https://www.cnbc.com/2023/02/23/nvidias-a100-is-the-10000-chip-powering-the-race-for-ai-.html", "excerpt": "Software that can write passages of text or draw pictures that look like a human created them has kicked off a gold rush in the technology industry.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "1483", "lang": "en", "time_to_read": 7, "amp_url": "https://www.cnbc.com/amp/2023/02/23/nvidias-a100-is-the-10000-chip-powering-the-race-for-ai-.html", "top_image_url": "https://image.cnbcfm.com/api/v1/image/107199183-1677187677231-nvidia-a100-sxm4-80gb_mid.jpg?v=1677190225&w=1920&h=1080", "tags": {"gpus": {"item_id": "3812796478", "tag": "gpus"}, "semiconductors": {"item_id": "3812796478", "tag": "semiconductors"}}, "authors": {"110485590": {"item_id": "3812796478", "author_id": "110485590", "name": "Kif Leswing", "url": "https://www.facebook.com/CNBC"}}, "domain_metadata": {"name": "CNBC", "logo": "https://logo.clearbit.com/cnbc.com?size=800", "greyscale_logo": "https://logo.clearbit.com/cnbc.com?size=800&greyscale=true"}, "listen_duration_estimate": 574}, "3283969198": {"item_id": "3283969198", "resolved_id": "3283969198", "given_url": "https://www.coventor.com/blog/overcoming-design-process-challenges-next-generation-sram-cell-architectures/", "given_title": "Overcoming Challenges In Next-Generation SRAM Cell Architectures", "favorite": "0", "status": "1", "time_added": "1616068251", "time_updated": "1616192045", "time_read": "1616192045", "time_favorited": "0", "sort_id": 372, "resolved_title": "Overcoming Design and Process Challenges in Next-Generation SRAM Cell Architectures", "resolved_url": "https://www.coventor.com/blog/overcoming-design-process-challenges-next-generation-sram-cell-architectures/", "excerpt": "Static Random-Access Memory (SRAM) has been a key element for logic circuitry since the early age of the semiconductor industry. The SRAM cell usually consists of six transistors connected to each other in order to perform logic storage and other functions.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "415", "lang": "en", "top_image_url": "https://www.coventor.com/wp-content/uploads/2021/03/Figure-2.png", "tags": {"semiconductor-memory": {"item_id": "3283969198", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3283969198", "tag": "semiconductors"}}, "authors": {"131085950": {"item_id": "3283969198", "author_id": "131085950", "name": "Benjamin Vincent", "url": "https://www.coventor.com/author/bvincentcoventor-com/"}}, "listen_duration_estimate": 161}, "3812458693": {"item_id": "3812458693", "resolved_id": "3812458693", "given_url": "https://www.datacenterdynamics.com/en/opinions/five-key-reasons-to-switch-to-gan/", "given_title": "Five key reasons to switch to GaN - DCD", "favorite": "0", "status": "1", "time_added": "1677363703", "time_updated": "1677363743", "time_read": "1677363743", "time_favorited": "0", "sort_id": 373, "resolved_title": "", "resolved_url": "https://www.datacenterdynamics.com/en/opinions/five-key-reasons-to-switch-to-gan/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"datacenters": {"item_id": "3812458693", "tag": "datacenters"}, "gallium-nitride": {"item_id": "3812458693", "tag": "gallium-nitride"}, "semiconductors": {"item_id": "3812458693", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "1928168205": {"item_id": "1928168205", "resolved_id": "1928168205", "given_url": "https://www.design-reuse.com/sip/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1654559486", "time_read": "1638838937", "time_favorited": "0", "sort_id": 374, "resolved_title": "Search for Silicon IP", "resolved_url": "https://www.design-reuse.com/sip/", "excerpt": "IP Provider: Give the best exposure to your IPs, by listing your products for free in the world's largest Silicon IP catalog (8,000 products from more than 400 companies)", "is_article": "0", "is_index": "1", "has_video": "0", "has_image": "0", "word_count": "27", "lang": "en", "tags": {"intellectual-property": {"item_id": "1928168205", "tag": "intellectual-property"}, "semiconductors": {"item_id": "1928168205", "tag": "semiconductors"}}, "listen_duration_estimate": 10}, "3822162636": {"item_id": "3822162636", "resolved_id": "3822162636", "given_url": "https://www.deusinmachina.net/p/the-basics-of-arm64-assembly", "given_title": "The basics of Arm64 Assembly - by Diego Crespo", "favorite": "0", "status": "1", "time_added": "1678533032", "time_updated": "1678584063", "time_read": "1678584063", "time_favorited": "0", "sort_id": 375, "resolved_title": "The basics of Arm64 Assembly", "resolved_url": "https://www.deusinmachina.net/p/the-basics-of-arm64-assembly", "excerpt": "Programming in assembly is not as hard as it seems. While it’s true that one line of code in a high level language will usually produce many assembly instructions, you’d be surprised at how much you can read once you get the hang of it.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "2413", "lang": "en", "time_to_read": 11, "top_image_url": "https://substackcdn.com/image/fetch/w_1200,h_600,c_limit,f_jpg,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F86a962e7-d536-4195-873f-2da23bf5a682_1280x720.jpeg", "tags": {"cpus": {"item_id": "3822162636", "tag": "cpus"}, "semiconductors": {"item_id": "3822162636", "tag": "semiconductors"}}, "authors": {"176382651": {"item_id": "3822162636", "author_id": "176382651", "name": "Diego Crespo", "url": "https://substack.com/profile/100552464-diego-crespo"}}, "listen_duration_estimate": 934}, "2008301366": {"item_id": "2008301366", "resolved_id": "2008301366", "given_url": "https://www.digikey.com/en/articles/techzone/2017/dec/comparing-low-power-wireless-technologies-part-3", "given_title": "Comparing Low Power Wireless Technologies (Part 3) | DigiKey", "favorite": "0", "status": "1", "time_added": "1522167035", "time_updated": "1638829333", "time_read": "1522187186", "time_favorited": "0", "sort_id": 376, "resolved_title": "Comparing Low Power Wireless Technologies (Part 3)", "resolved_url": "https://www.digikey.com/en/articles/techzone/2017/dec/comparing-low-power-wireless-technologies-part-3", "excerpt": "Editor’s Note: Part 1 and Part 2 of this three-part series described the popular wireless options, their key operating attributes, and design fundamentals. Here in Part 3, we will look at new technologies that have emerged to address the needs of the Internet of Things.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2557", "lang": "en", "time_to_read": 12, "tags": {"circuits-electronics": {"item_id": "2008301366", "tag": "circuits-electronics"}, "semiconductors": {"item_id": "2008301366", "tag": "semiconductors"}}, "authors": {"51151200": {"item_id": "2008301366", "author_id": "51151200", "name": "Digi-Key's North American", "url": ""}}, "image": {"item_id": "2008301366", "src": "https://www.digikey.com/-/media/Images/Article%20Library/TechZone%20Articles/2017/December/Comparing%20Low%20Power%20Wireless%20Technologies%20Part%203/article-2017december-comparing-low-power-part-3-fig1.jpg?ts=8ce79fec-ed18-4ad4-8372-dc89dfcb0c93&la=en-US", "width": "400", "height": "443"}, "images": {"1": {"item_id": "2008301366", "image_id": "1", "src": "https://www.digikey.com/-/media/Images/Article%20Library/TechZone%20Articles/2017/December/Comparing%20Low%20Power%20Wireless%20Technologies%20Part%203/article-2017december-comparing-low-power-part-3-fig1.jpg?ts=8ce79fec-ed18-4ad4-8372-dc89dfcb0c93&la=en-US", "width": "400", "height": "443", "credit": "", "caption": ""}, "2": {"item_id": "2008301366", "image_id": "2", "src": "https://www.digikey.com/-/media/Images/Article%20Library/TechZone%20Articles/2017/December/Comparing%20Low%20Power%20Wireless%20Technologies%20Part%203/article-2017december-comparing-low-power-part-3-fig2.jpg?ts=ea4b6893-33d5-4989-bb7e-8a1f08563d27&la=en-US", "width": "392", "height": "369", "credit": "", "caption": ""}, "3": {"item_id": "2008301366", "image_id": "3", "src": "https://www.digikey.com/-/media/Images/Article%20Library/TechZone%20Articles/2017/December/Comparing%20Low%20Power%20Wireless%20Technologies%20Part%203/article-2017december-comparing-low-power-part-3-fig3.jpg?ts=d61026b1-cb1e-4a3c-95d6-62be4d18f399&la=en-US", "width": "156", "height": "377", "credit": "", "caption": ""}, "4": {"item_id": "2008301366", "image_id": "4", "src": "https://www.digikey.com/-/media/Images/Article%20Library/TechZone%20Articles/2017/December/Comparing%20Low%20Power%20Wireless%20Technologies%20Part%203/article-2017december-comparing-low-power-part-3-fig4_fullsize.jpg?la=en&ts=7f924a7d-736d-422b-a213-26e135cea852", "width": "600", "height": "394", "credit": "", "caption": ""}, "5": {"item_id": "2008301366", "image_id": "5", "src": "https://www.digikey.com/-/media/Images/Article%20Library/TechZone%20Articles/2017/December/Comparing%20Low%20Power%20Wireless%20Technologies%20Part%203/article-2017december-comparing-low-power-part-3-fig5.jpg?ts=81d70e8b-7ea8-4785-b6d3-18c6e4073793&la=en-US", "width": "300", "height": "339", "credit": "", "caption": ""}, "6": {"item_id": "2008301366", "image_id": "6", "src": "https://www.digikey.com/-/media/Images/Article%20Library/TechZone%20Articles/2017/December/Comparing%20Low%20Power%20Wireless%20Technologies%20Part%203/article-2017december-comparing-low-power-part-3-table1.jpg?ts=eaeb6a39-bba2-4b4f-84b9-75b61788b79d&la=en-US", "width": "600", "height": "140", "credit": "", "caption": ""}}, "listen_duration_estimate": 990}, "1940275474": {"item_id": "1940275474", "resolved_id": "1940275474", "given_url": "https://www.digikey.com/en/articles/techzone/2017/oct/comparing-low-power-wireless-technologies", "given_title": "Comparing Low-Power Wireless Technologies (Part 1) | DigiKey", "favorite": "0", "status": "1", "time_added": "1522167026", "time_updated": "1638829333", "time_read": "1522187146", "time_favorited": "0", "sort_id": 377, "resolved_title": "Comparing Low-Power Wireless Technologies (Part 1)", "resolved_url": "https://www.digikey.com/en/articles/techzone/2017/oct/comparing-low-power-wireless-technologies", "excerpt": "Editor’s Note: Part 1 of this three-part series will detail the major low-power wireless options available to designers.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "4003", "lang": "en", "time_to_read": 18, "tags": {"circuits-electronics": {"item_id": "1940275474", "tag": "circuits-electronics"}, "semiconductors": {"item_id": "1940275474", "tag": "semiconductors"}}, "authors": {"861424": {"item_id": "1940275474", "author_id": "861424", "name": "Patrick Mannion", "url": ""}}, "image": {"item_id": "1940275474", "src": "https://www.digikey.com/-/media/Images/Article%20Library/TechZone%20Articles/2017/October/Comparing%20Low-Power%20Wireless%20Technologies/article-2017october-comparing-low-power-fig1.jpg?ts=6a78f78c-d8ca-4d72-982b-82e637fe9a9f&h=367&w=300&la=en-US", "width": "300", "height": "367"}, "images": {"1": {"item_id": "1940275474", "image_id": "1", "src": "https://www.digikey.com/-/media/Images/Article%20Library/TechZone%20Articles/2017/October/Comparing%20Low-Power%20Wireless%20Technologies/article-2017october-comparing-low-power-fig1.jpg?ts=6a78f78c-d8ca-4d72-982b-82e637fe9a9f&h=367&w=300&la=en-US", "width": "300", "height": "367", "credit": "", "caption": ""}, "2": {"item_id": "1940275474", "image_id": "2", "src": "https://www.digikey.com/-/media/Images/Article%20Library/TechZone%20Articles/2017/October/Comparing%20Low-Power%20Wireless%20Technologies/article-2017october-comparing-low-power-fig2.jpg?ts=508932ba-787d-48e1-a183-38d751eb2c37&la=en-US", "width": "500", "height": "527", "credit": "", "caption": ""}, "3": {"item_id": "1940275474", "image_id": "3", "src": "https://www.digikey.com/-/media/Images/Article%20Library/TechZone%20Articles/2017/October/Comparing%20Low-Power%20Wireless%20Technologies/article-2017october-comparing-low-power-fig3.jpg?ts=123ab8ce-6231-4cff-8dc5-6b2a5caf653b&la=en-US", "width": "500", "height": "277", "credit": "", "caption": ""}, "4": {"item_id": "1940275474", "image_id": "4", "src": "https://www.digikey.com/-/media/Images/Article%20Library/TechZone%20Articles/2017/October/Comparing%20Low-Power%20Wireless%20Technologies/article-2017october-comparing-low-power-fig4.jpg?ts=70985334-1f8c-4df1-b478-a0b43f39e612&la=en-US", "width": "500", "height": "482", "credit": "", "caption": ""}, "5": {"item_id": "1940275474", "image_id": "5", "src": "https://www.digikey.com/-/media/Images/Article%20Library/TechZone%20Articles/2017/October/Comparing%20Low-Power%20Wireless%20Technologies/article-2017october-comparing-low-power-fig5.jpg?ts=187d7227-34ae-4d1d-b97c-9eed2cb81404&la=en-US", "width": "600", "height": "285", "credit": "", "caption": ""}}, "listen_duration_estimate": 1550}, "2155628391": {"item_id": "2155628391", "resolved_id": "2155628391", "given_url": "https://www.digikey.com/en/resources/api-solutions", "given_title": "API Solutions | DigiKey", "favorite": "0", "status": "1", "time_added": "1552226376", "time_updated": "1673901528", "time_read": "1552315212", "time_favorited": "0", "sort_id": 378, "resolved_title": "API Solution", "resolved_url": "https://www.digikey.com/en/resources/api-solutions", "excerpt": "Request your free eBook and learn why purchasing and procurement professionals benefit so greatly from implementing APIs (Application Programming Interfaces) and other solutions to be more digital in their processes. Interested in learning more about how you can benefit?", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "50", "lang": "en", "tags": {"apis": {"item_id": "2155628391", "tag": "apis"}, "circuits-electronics": {"item_id": "2155628391", "tag": "circuits-electronics"}, "semiconductors": {"item_id": "2155628391", "tag": "semiconductors"}}, "listen_duration_estimate": 19}, "2847113300": {"item_id": "2847113300", "resolved_id": "2847113300", "given_url": "https://www.digitimes.com/news/a20200109PR200.html", "given_title": "OmniVision unveils 48MP image sensor for 4K video performance", "favorite": "0", "status": "1", "time_added": "1578548730", "time_updated": "1613039250", "time_read": "1578576889", "time_favorited": "0", "sort_id": 379, "resolved_title": "OmniVision unveils 48MP image sensor for 4K video performance", "resolved_url": "https://www.digitimes.com/news/a20200109PR200.html", "excerpt": "OmniVision Technologies has announced at CES 2020 the OV48C, a 48 megapixel (MP) image sensor with a large 1.2 micron pixel size to enable high resolution and low light performance for flagship smartphone cameras.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "51", "lang": "en", "top_image_url": "https://www.digitimes.com/newsshow/20200109pr200_files/2_b.jpg", "tags": {"semiconductors": {"item_id": "2847113300", "tag": "semiconductors"}}, "listen_duration_estimate": 20}, "3090861523": {"item_id": "3090861523", "resolved_id": "3090861523", "given_url": "https://www.digitimes.com/news/a20200825PD201.html", "given_title": "CXMT scaling up 19nm DRAM output with better yield rates", "favorite": "0", "status": "1", "time_added": "1598353238", "time_updated": "1613039250", "time_read": "1598355490", "time_favorited": "0", "sort_id": 380, "resolved_title": "CXMT scaling up 19nm DRAM output with better yield rates", "resolved_url": "https://www.digitimes.com/news/a20200825PD201.html", "excerpt": "China-based DRAM chipmaker ChangXin Memory Technologies (CXMT) is scaling up its 19nm chip output with better yield rates, with the monthly production likely to top 70,000 wafers by the end of 2020, according to industry sources.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "53", "lang": "en", "top_image_url": "https://www.digitimes.com/newsshow/20200825PD201_files/1_b.jpg", "tags": {"semiconductors": {"item_id": "3090861523", "tag": "semiconductors"}}, "listen_duration_estimate": 21}, "3290636756": {"item_id": "3290636756", "resolved_id": "3290636756", "given_url": "https://www.digitimes.com/news/a20210326PD213.html", "given_title": "SaaS for component pricing: Q&A with Lytica chairman Ken Bradley", "favorite": "0", "status": "1", "time_added": "1616752176", "time_updated": "1616770937", "time_read": "1616770905", "time_favorited": "0", "sort_id": 381, "resolved_title": "SaaS for component pricing: Q&A with Lytica chairman Ken Bradley", "resolved_url": "https://www.digitimes.com/news/a20210326PD213.html", "excerpt": "How much should one pay for a chip or a component? Lytica, a Canadian supply-chain pricing analytics company, has the answer.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2095", "lang": "en", "time_to_read": 10, "top_image_url": "https://www.digitimes.com/newsshow/20210326PD213_files/2_b.jpg", "tags": {"pricing": {"item_id": "3290636756", "tag": "pricing"}, "semiconductors": {"item_id": "3290636756", "tag": "semiconductors"}}, "image": {"item_id": "3290636756", "src": "https://www.digitimes.com/NewsShow/20210326PD213_files/2_r.jpg", "width": "336", "height": "224"}, "images": {"1": {"item_id": "3290636756", "image_id": "1", "src": "https://www.digitimes.com/NewsShow/20210326PD213_files/2_r.jpg", "width": "336", "height": "224", "credit": "", "caption": ""}}, "listen_duration_estimate": 811}, "3674482939": {"item_id": "3674482939", "resolved_id": "3674482939", "given_url": "https://www.digitimes.com/news/a20220804VL203/google-silicon.html", "given_title": "GlobalFoundries joins Google's open-source silicon initiative", "favorite": "0", "status": "1", "time_added": "1659611477", "time_updated": "1659642530", "time_read": "1659642529", "time_favorited": "0", "sort_id": 382, "resolved_title": "GlobalFoundries joins Google's open-source silicon initiative", "resolved_url": "https://www.digitimes.com/news/a20220804VL203/google-silicon.html", "excerpt": "Google announced in a blog on August 3 that GlobalFoundries (GF) is participating in its open-source silicon initiative as a new partner, calling the new partnership a milestone in the foundry ecosystem market.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "384", "lang": "en", "top_image_url": "https://img.digitimes.com/newsshow/20220804vl203_files/1_2b.jpg", "tags": {"semiconductors": {"item_id": "3674482939", "tag": "semiconductors"}}, "image": {"item_id": "3674482939", "src": "https://img.digitimes.com/newsshow/20220804vl203_files/1_b.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3674482939", "image_id": "1", "src": "https://img.digitimes.com/newsshow/20220804vl203_files/1_b.jpg", "width": "0", "height": "0", "credit": "DIGITIMES Asia", "caption": ""}}, "listen_duration_estimate": 149}, "3810298546": {"item_id": "3810298546", "resolved_id": "3810298546", "given_url": "https://www.digitimes.com/news/a20230220VL205/eda-tsmc.html", "given_title": "", "favorite": "0", "status": "1", "time_added": "1678710626", "time_updated": "1678711809", "time_read": "1678711809", "time_favorited": "0", "sort_id": 383, "resolved_title": "Meet the 16 members of the EDA Alliance underpinning TSMC dominance", "resolved_url": "https://www.digitimes.com/news/a20230220VL205/eda-tsmc.html", "excerpt": "TSMC's long-standing global dominance in the foundry industry, despite challenges from the likes of Samsung and Intel, is due in large part to its success in building the TSMC Grand Alliance ecosystem.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1211", "lang": "en", "time_to_read": 6, "top_image_url": "https://img.digitimes.com/newsshow/20230220vl205_files/2_2b.jpg", "tags": {"moats": {"item_id": "3810298546", "tag": "moats"}, "prodmgmt": {"item_id": "3810298546", "tag": "prodmgmt"}, "semiconductors": {"item_id": "3810298546", "tag": "semiconductors"}}, "image": {"item_id": "3810298546", "src": "https://img.digitimes.com/newsshow/20230220vl205_files/2_b.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3810298546", "image_id": "1", "src": "https://img.digitimes.com/newsshow/20230220vl205_files/2_b.jpg", "width": "0", "height": "0", "credit": "DIGITIMES", "caption": ""}}, "listen_duration_estimate": 469}, "3824568446": {"item_id": "3824568446", "resolved_id": "3824568465", "given_url": "https://www.digitimes.com/news/a20230313RS400.html?chid=2", "given_title": "Wafer foundry capacity in China, 2023", "favorite": "0", "status": "1", "time_added": "1678700592", "time_updated": "1678754373", "time_read": "1678754373", "time_favorited": "0", "sort_id": 384, "resolved_title": "Wafer foundry capacity in China, 2023", "resolved_url": "https://www.digitimes.com/news/a20230313RS400.html&chid=2", "excerpt": "China-based semiconductor manufacturers, in the wake of geopolitical risks, are expected to keep up with their capacity expansion strategies going into 2023 with a good number of projects already in construction.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "141", "lang": "en", "top_image_url": "https://img.digitimes.com/newsshow/20230313rs400_files/2_2b.jpg", "tags": {"foundries": {"item_id": "3824568446", "tag": "foundries"}, "semiconductors": {"item_id": "3824568446", "tag": "semiconductors"}}, "image": {"item_id": "3824568446", "src": "https://img.digitimes.com/newsshow/20230313rs400_files/2_b.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3824568446", "image_id": "1", "src": "https://img.digitimes.com/newsshow/20230313rs400_files/2_b.jpg", "width": "0", "height": "0", "credit": "DIGITIMES", "caption": ""}}, "listen_duration_estimate": 55}, "3824582044": {"item_id": "3824582044", "resolved_id": "3824582044", "given_url": "https://www.digitimes.com/news/a20230313VL211/capacity-expansion-china-chips+components-ic-manufacturing.html", "given_title": "Wafer foundries in China expected to continue with capacity expansion plans", "favorite": "0", "status": "1", "time_added": "1678703681", "time_updated": "1678754284", "time_read": "1678754284", "time_favorited": "0", "sort_id": 385, "resolved_title": "Wafer foundries in China expected to continue with capacity expansion plans despite geopolitical tensions, says DIGITIMES Research", "resolved_url": "https://www.digitimes.com/news/a20230313VL211/capacity-expansion-china-chips+components-ic-manufacturing.html", "excerpt": "China-based semiconductor manufacturers, in the wake of geopolitical risks, are expected to keep up with their capacity expansion strategies going into 2023 with a good number of projects already in construction, according to DIGITIMES Research's latest...", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "55", "lang": "en", "top_image_url": "https://img.digitimes.com/newsshow/20230313vl211_files/1_2b.jpg", "tags": {"foundries": {"item_id": "3824582044", "tag": "foundries"}, "semiconductors": {"item_id": "3824582044", "tag": "semiconductors"}}, "image": {"item_id": "3824582044", "src": "https://img.digitimes.com/newsshow/20230313vl211_files/1_b.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3824582044", "image_id": "1", "src": "https://img.digitimes.com/newsshow/20230313vl211_files/1_b.jpg", "width": "0", "height": "0", "credit": "DIGITIMES", "caption": ""}}, "listen_duration_estimate": 21}, "3841256460": {"item_id": "3841256460", "resolved_id": "3841256460", "given_url": "https://www.digitimes.com/news/a20230406PD220/fo-wafer-level-packaging-ic-manufacturing-packaging-samsung.html", "given_title": "Samsung steps up fan-out wafer-level packaging deployment", "favorite": "0", "status": "1", "time_added": "1680864907", "time_updated": "1680869697", "time_read": "1680869696", "time_favorited": "0", "sort_id": 386, "resolved_title": "Samsung steps up fan-out wafer-level packaging deployment", "resolved_url": "https://www.digitimes.com/news/a20230406PD220/fo-wafer-level-packaging-ic-manufacturing-packaging-samsung.html", "excerpt": "Samsung Electronics has stepped up its deployment in the fan-out (FO) wafer-level packaging segment with plans to set up related production lines in Japan, according to industry sources.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "378", "lang": "en", "top_image_url": "https://img.digitimes.com/newsshow/20230406pd220_files/2_b.jpg", "tags": {"interconnects": {"item_id": "3841256460", "tag": "interconnects"}, "packaging": {"item_id": "3841256460", "tag": "packaging"}, "semiconductors": {"item_id": "3841256460", "tag": "semiconductors"}}, "image": {"item_id": "3841256460", "src": "https://img.digitimes.com/newsshow/20230406pd220_files/2_b.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3841256460", "image_id": "1", "src": "https://img.digitimes.com/newsshow/20230406pd220_files/2_b.jpg", "width": "0", "height": "0", "credit": "DIGITIMES", "caption": ""}}, "listen_duration_estimate": 146}, "3115271678": {"item_id": "3115271678", "resolved_id": "3115271678", "given_url": "https://www.edn.com/lost-in-the-advanced-ic-packaging-labyrinth-know-these-10-basic-terms/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1608240095", "time_updated": "1613039250", "time_read": "1608290535", "time_favorited": "0", "sort_id": 387, "resolved_title": "Lost in the advanced IC packaging labyrinth? Know these 10 basic terms", "resolved_url": "https://www.edn.com/lost-in-the-advanced-ic-packaging-labyrinth-know-these-10-basic-terms/", "excerpt": "Advanced IC packaging is a prominent technology highlight of the “More than Moore” arena. At a time when chip scaling is becoming more difficult and expensive at each node, engineers are putting multiple chips in advanced packages as an alternative to chip scaling.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1459", "lang": "en", "time_to_read": 7, "top_image_url": "https://www.edn.com/wp-content/uploads/chiplet-Cadence.png?fit=640%2C375", "tags": {"packaging": {"item_id": "3115271678", "tag": "packaging"}, "semiconductors": {"item_id": "3115271678", "tag": "semiconductors"}}, "authors": {"135449597": {"item_id": "3115271678", "author_id": "135449597", "name": "Majeed Ahmad", "url": "https://www.edn.com/author/majeed-ahmad/"}}, "image": {"item_id": "3115271678", "src": "https://www.edn.com/wp-content/uploads/media-1307118-special-projects-logo-square.png?resize=110%2C110", "width": "110", "height": "110"}, "images": {"1": {"item_id": "3115271678", "image_id": "1", "src": "https://www.edn.com/wp-content/uploads/media-1307118-special-projects-logo-square.png?resize=110%2C110", "width": "110", "height": "110", "credit": "", "caption": ""}, "2": {"item_id": "3115271678", "image_id": "2", "src": "https://www.edn.com/wp-content/uploads/2.5D-package-structure-Research-Gate.png?resize=714%2C196", "width": "714", "height": "196", "credit": "", "caption": ""}, "3": {"item_id": "3115271678", "image_id": "3", "src": "https://www.edn.com/wp-content/uploads/3D-IC-package-Research-Gate.png?resize=710%2C348", "width": "710", "height": "348", "credit": "", "caption": ""}, "4": {"item_id": "3115271678", "image_id": "4", "src": "https://www.edn.com/wp-content/uploads/HI-ASE.jpg?resize=950%2C633", "width": "950", "height": "633", "credit": "", "caption": ""}, "5": {"item_id": "3115271678", "image_id": "5", "src": "https://www.edn.com/wp-content/uploads/HBM-Hynix.png?resize=800%2C504", "width": "800", "height": "504", "credit": "", "caption": ""}, "6": {"item_id": "3115271678", "image_id": "6", "src": "https://www.edn.com/wp-content/uploads/TSV-Samsung.jpg?resize=706%2C686", "width": "706", "height": "686", "credit": "", "caption": ""}, "7": {"item_id": "3115271678", "image_id": "7", "src": "https://i1.wp.com/edn.com/wp-content/uploads/hetero.png?resize=150%2C150&ssl=1", "width": "150", "height": "150", "credit": "", "caption": ""}, "8": {"item_id": "3115271678", "image_id": "8", "src": "https://i2.wp.com/edn.com/wp-content/uploads/Mahajan.png?resize=150%2C150&ssl=1", "width": "150", "height": "150", "credit": "", "caption": ""}, "9": {"item_id": "3115271678", "image_id": "9", "src": "https://i0.wp.com/edn.com/wp-content/uploads/Quinnell.png?resize=150%2C150&ssl=1", "width": "150", "height": "150", "credit": "", "caption": ""}, "10": {"item_id": "3115271678", "image_id": "10", "src": "https://i0.wp.com/edn.com/wp-content/uploads/Felton.png?resize=150%2C150&ssl=1", "width": "150", "height": "150", "credit": "", "caption": ""}, "11": {"item_id": "3115271678", "image_id": "11", "src": "https://i1.wp.com/edn.com/wp-content/uploads/Raychowdhury-Arijit-2020-Georgia-Tech.jpg?resize=150%2C150&ssl=1", "width": "150", "height": "150", "credit": "", "caption": ""}}, "listen_duration_estimate": 565}, "3822085133": {"item_id": "3822085133", "resolved_id": "3822085133", "given_url": "https://www.edn.com/tsmcs-3-nm-progress-report-better-than-expected/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1679403299", "time_updated": "1679411840", "time_read": "1679411840", "time_favorited": "0", "sort_id": 388, "resolved_title": "TSMC’s 3-nm progress report: Better than expected", "resolved_url": "https://www.edn.com/tsmcs-3-nm-progress-report-better-than-expected/", "excerpt": "TSMC, which vowed to kickstart its 3-nm process node in the second half of 2022, barely made it by cutting the ribbon on this cutting-edge manufacturing node on December 29 at its expanded fabrication unit in Southern Taiwan Science Park (STSP).", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1150", "lang": "en", "time_to_read": 5, "top_image_url": "https://www.edn.com/wp-content/uploads/Hero-Image-TSMC.jpg", "tags": {"semiconductors": {"item_id": "3822085133", "tag": "semiconductors"}}, "authors": {"135449597": {"item_id": "3822085133", "author_id": "135449597", "name": "Majeed Ahmad", "url": "https://www.edn.com/author/majeed-ahmad/"}}, "image": {"item_id": "3822085133", "src": "https://www.edn.com/wp-content/uploads/Fig-2-N3E-TSMC.png?resize=950%2C459", "width": "950", "height": "459"}, "images": {"1": {"item_id": "3822085133", "image_id": "1", "src": "https://www.edn.com/wp-content/uploads/Fig-2-N3E-TSMC.png?resize=950%2C459", "width": "950", "height": "459", "credit": "", "caption": ""}, "2": {"item_id": "3822085133", "image_id": "2", "src": "https://www.edn.com/wp-content/uploads/Fig-3-Arizona-Fab-TSMC.jpg?resize=950%2C546", "width": "950", "height": "546", "credit": "", "caption": ""}}, "listen_duration_estimate": 445}, "2883864512": {"item_id": "2883864512", "resolved_id": "2883864512", "given_url": "https://www.eejournal.com/article/ultimate-guide-to-switch-debounce-part-4/", "given_title": "Ultimate Guide to Switch Debounce (Part 4) – EEJournal", "favorite": "0", "status": "1", "time_added": "1581617046", "time_updated": "1613039250", "time_read": "1582142562", "time_favorited": "0", "sort_id": 389, "resolved_title": "Ultimate Guide to Switch Debounce (Part 4)", "resolved_url": "https://www.eejournal.com/article/ultimate-guide-to-switch-debounce-part-4/", "excerpt": "Previously, as they used to say at the start of a new episode in a TV series, we discussed the history behind the use of hardware vs. software to debounce our switches.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "3031", "lang": "en", "time_to_read": 14, "top_image_url": "https://www.eejournal.com/wp-content/uploads/2020/02/max-0020-image-for-home-page-2.png", "tags": {"semiconductors": {"item_id": "2883864512", "tag": "semiconductors"}}, "authors": {"2566294": {"item_id": "2883864512", "author_id": "2566294", "name": "Max Maxfield", "url": ""}}, "image": {"item_id": "2883864512", "src": "https://www.eejournal.com/wp-content/uploads/2020/02/max-0020-image-for-home-page-2.png", "width": "574", "height": "574"}, "images": {"1": {"item_id": "2883864512", "image_id": "1", "src": "https://www.eejournal.com/wp-content/uploads/2020/02/max-0020-image-for-home-page-2.png", "width": "574", "height": "574", "credit": "", "caption": ""}, "2": {"item_id": "2883864512", "image_id": "2", "src": "https://www.eejournal.com/wp-content/uploads/2020/02/max-0020-01-rc-debounce-circuit.png", "width": "1153", "height": "914", "credit": "", "caption": ""}, "3": {"item_id": "2883864512", "image_id": "3", "src": "https://www.eejournal.com/wp-content/uploads/2020/02/max-0020-02-symbols-for-toggle-switch-and-pushbutton-switch.png", "width": "669", "height": "213", "credit": "", "caption": ""}, "4": {"item_id": "2883864512", "image_id": "4", "src": "https://www.eejournal.com/wp-content/uploads/2020/02/max-0020-03-monostable-multivibrator-high-level-view.png", "width": "1277", "height": "619", "credit": "", "caption": ""}, "5": {"item_id": "2883864512", "image_id": "5", "src": "https://www.eejournal.com/wp-content/uploads/2020/02/max-0020-04-bad-n-channel-mosfet-based-monostable-multivibrator.png", "width": "1155", "height": "594", "credit": "", "caption": ""}, "6": {"item_id": "2883864512", "image_id": "6", "src": "https://www.eejournal.com/wp-content/uploads/2020/02/max-0020-05-still-bad-n-channel-mosfet-based-monostable-multivibrator.png", "width": "1126", "height": "365", "credit": "", "caption": ""}, "7": {"item_id": "2883864512", "image_id": "7", "src": "https://www.eejournal.com/wp-content/uploads/2020/02/max-0020-06-switch-bounce-and-unrealistic-monostable-multivibrator-waveforms.png", "width": "798", "height": "407", "credit": "", "caption": ""}, "8": {"item_id": "2883864512", "image_id": "8", "src": "https://www.eejournal.com/wp-content/uploads/2020/02/max-0020-07-switch-bounce-and-realistic-monostable-multivibrator-waveforms.png", "width": "1207", "height": "419", "credit": "", "caption": ""}, "9": {"item_id": "2883864512", "image_id": "9", "src": "https://www.eejournal.com/wp-content/uploads/2020/02/max-0020-08-realistic-monostable-multivibrator-switch-bounce-solution.png", "width": "999", "height": "886", "credit": "", "caption": ""}}, "listen_duration_estimate": 1173}, "2423597788": {"item_id": "2423597788", "resolved_id": "3239523987", "given_url": "https://www.eetimes.com/author.asp?section_id=36&doc_id=1334088#", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1639221972", "time_read": "1639221972", "time_favorited": "0", "sort_id": 390, "resolved_title": "The Trouble with SRAM", "resolved_url": "https://www.eetimes.com/the-trouble-with-sram/", "excerpt": "The use of magnetic materials as computer memory goes back to the late 1940s when core memory was invented.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1043", "lang": "en", "time_to_read": 5, "top_image_url": "https://www.eetimes.com/wp-content/uploads/media-1308555-181217-sram-pyramid-1200-min.png?fit=1200%2C900", "tags": {"semiconductor-memory": {"item_id": "2423597788", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "2423597788", "tag": "semiconductors"}}, "authors": {"1532": {"item_id": "2423597788", "author_id": "1532", "name": "Andrew Walker", "url": ""}}, "image": {"item_id": "2423597788", "src": "https://www.eetimes.com/wp-content/uploads/media-1308556-181217-sram-pyramid-2-800-min.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "2423597788", "image_id": "1", "src": "https://www.eetimes.com/wp-content/uploads/media-1308556-181217-sram-pyramid-2-800-min.png", "width": "0", "height": "0", "credit": "top", "caption": "Figure 1: The memory hierarchy showing how the traditional memory types are arranged in terms of speed"}, "2": {"item_id": "2423597788", "image_id": "2", "src": "https://www.eetimes.com/wp-content/uploads/media-1308558-181217-spin3-800-min.jpg", "width": "0", "height": "0", "credit": "", "caption": "Figure 2: The shrinking evolution of 6-transistor SRAM cell size over the past 30 years. Notice the deceleration once FinFET transistors became the foundation for CMOS. Data taken from the International Electron Devices Meeting between 1987 and 2017."}, "3": {"item_id": "2423597788", "image_id": "3", "src": "https://www.eetimes.com/wp-content/uploads/media-1308559-181217-spin2-800.png", "width": "0", "height": "0", "credit": "", "caption": "Figure 3: The projected SRAM leakage current at 50oC with ever-increasing SRAM capacities on-chip. The results are simulations based on transistor leakage data in sub-10nm CMOS."}}, "listen_duration_estimate": 404}, "2703858763": {"item_id": "2703858763", "resolved_id": "2703858763", "given_url": "https://www.eetimes.com/author.asp?section_id=36&doc_id=1335060", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638651006", "time_read": "1638651006", "time_favorited": "0", "sort_id": 391, "resolved_title": "The Gatekeeper of a Successful Design is the Interconnect", "resolved_url": "https://www.eetimes.com/author.asp?section_id=36&doc_id=1335060", "excerpt": "An effective interconnect makes delivering a complex SoC easier, more predictable, and less costly. Systems-on-chips (SoCs) are increasingly becoming networks to which you attach separate blocks of intellectual property (IP).", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1823", "lang": "en", "time_to_read": 8, "top_image_url": "https://m.eet.com/media/1313403/850ArterisIPImage1BlockDiagram.png", "tags": {"interconnects": {"item_id": "2703858763", "tag": "interconnects"}, "semiconductors": {"item_id": "2703858763", "tag": "semiconductors"}}, "authors": {"83033287": {"item_id": "2703858763", "author_id": "83033287", "name": "K Charles Janac", "url": ""}}, "image": {"item_id": "2703858763", "src": "https://m.eet.com/media/1313406/850ArterisIPImage1BlockDiagram.png%E2%80%9Calt=", "width": "850", "height": "0"}, "images": {"1": {"item_id": "2703858763", "image_id": "1", "src": "https://m.eet.com/media/1313406/850ArterisIPImage1BlockDiagram.png%E2%80%9Calt=", "width": "850", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "2703858763", "image_id": "2", "src": "https://m.eet.com/media/1313405/800ArterisIPImage2Slide.png%E2%80%9Calt=", "width": "700", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 706}, "2666526529": {"item_id": "2666526529", "resolved_id": "2666526529", "given_url": "https://www.eetimes.com/document.asp?doc_id=1334947", "given_title": "Startup Runs AI in Novel SRAM", "favorite": "0", "status": "1", "time_added": "1563794338", "time_updated": "1613039250", "time_read": "1563794539", "time_favorited": "0", "sort_id": 392, "resolved_title": "Startup Runs AI in Novel SRAM", "resolved_url": "https://www.eetimes.com/document.asp?doc_id=1334947", "excerpt": "SAN JOSE — In his spare time, an engineer at Tektronix sketched out a novel deep-learning accelerator, and now his two-person startup is the latest example of the groundswell of enthusiasm that deep learning is generating.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "494", "lang": "en", "top_image_url": "https://m.eet.com/media/1312857/BehdadYoussefi-min.jpg", "tags": {"semiconductors": {"item_id": "2666526529", "tag": "semiconductors"}}, "authors": {"76351096": {"item_id": "2666526529", "author_id": "76351096", "name": "Rick Merritt", "url": "https://www.eetimes.com/profile.asp?piddl_userid=13575"}}, "image": {"item_id": "2666526529", "src": "https://m.eet.com/media/1312858/Areannablock-min.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "2666526529", "image_id": "1", "src": "https://m.eet.com/media/1312858/Areannablock-min.png", "width": "0", "height": "0", "credit": "Source: Areanna", "caption": "Areanna manipulates SRAM cells in unique ways to handle deep-learning tasks. Click to enlarge."}, "2": {"item_id": "2666526529", "image_id": "2", "src": "https://m.eet.com/images/eetimages/editors/eetimes/rmerrit_125x125.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 191}, "3168742836": {"item_id": "3168742836", "resolved_id": "3168742836", "given_url": "https://www.eetimes.com/explainer-on-packaging-interposers-bridges-and-chiplets/", "given_title": "Explainer on Packaging: Interposers, Bridges and Chiplets", "favorite": "0", "status": "1", "time_added": "1605010135", "time_updated": "1613039250", "time_read": "1606612818", "time_favorited": "0", "sort_id": 393, "resolved_title": "Explainer on Packaging: Interposers, Bridges and Chiplets", "resolved_url": "https://www.eetimes.com/explainer-on-packaging-interposers-bridges-and-chiplets/", "excerpt": "EE Times recently sat down with Ramune Nagisetty, Intel’s packaging maven, to discuss the progress in advanced packaging technologies in recent years, and where Intel sees them going in the future. Here’s what we learned.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1731", "lang": "en", "time_to_read": 8, "top_image_url": "https://www.eetimes.com/wp-content/uploads/AIB-Intel-concept-art.jpg?fit=640%2C536", "tags": {"packaging": {"item_id": "3168742836", "tag": "packaging"}, "semiconductors": {"item_id": "3168742836", "tag": "semiconductors"}}, "authors": {"124487284": {"item_id": "3168742836", "author_id": "124487284", "name": "Brian Santo", "url": "https://www.eetimes.com/author/brian-santo/"}}, "image": {"item_id": "3168742836", "src": "https://www.eetimes.com/wp-content/uploads/Nagisetty-Ramune-Intel-2020.jpg?w=237&resize=237%2C300", "width": "237", "height": "300"}, "images": {"1": {"item_id": "3168742836", "image_id": "1", "src": "https://www.eetimes.com/wp-content/uploads/Nagisetty-Ramune-Intel-2020.jpg?w=237&resize=237%2C300", "width": "237", "height": "300", "credit": "", "caption": "Ramune Nagisetty"}, "2": {"item_id": "3168742836", "image_id": "2", "src": "https://www.eetimes.com/wp-content/uploads/Intel-Foveros.jpg?w=640&resize=640%2C463", "width": "640", "height": "463", "credit": "", "caption": "Intel’s Foveros technology"}, "3": {"item_id": "3168742836", "image_id": "3", "src": "https://www.eetimes.com/wp-content/uploads/110420-Intel-Interconnect-Chiplets-cost-diagram.jpg?w=640&resize=640%2C396", "width": "640", "height": "396", "credit": "", "caption": "Turning to chiplets can significantly reduce cost, compared to a more complex SoC. This graphic was presented by AMD’s Lisa Su in a paper delivered at the IEDM conference in 2017 and reproduced by the Open Compute Project."}, "4": {"item_id": "3168742836", "image_id": "4", "src": "https://www.eetimes.com/wp-content/uploads/110420-Intel-Interconnect-Chiplets-IHS-Markit.jpg?w=640&resize=640%2C488", "width": "640", "height": "488", "credit": "OCP", "caption": "The Open Compute Project"}}, "listen_duration_estimate": 670}, "3365833939": {"item_id": "3365833939", "resolved_id": "3365833939", "given_url": "https://www.eetimes.com/mythic-resizes-its-analog-ai-chip/", "given_title": "Mythic Resizes its AI Chip", "favorite": "0", "status": "1", "time_added": "1624669750", "time_updated": "1624670602", "time_read": "1624670602", "time_favorited": "0", "sort_id": 394, "resolved_title": "Mythic Resizes its AI Chip", "resolved_url": "https://www.eetimes.com/mythic-resizes-its-analog-ai-chip/", "excerpt": "Mythic, the startup building analog AI chips based on compute-in-memory technology using arrays of Flash transistors, has raised $70 million and launched a second, slightly smaller chip based on the original architecture.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "624", "lang": "en", "time_to_read": 3, "top_image_url": "https://www.eetimes.com/wp-content/uploads/Mythic-M.2-AE.png", "tags": {"gpus": {"item_id": "3365833939", "tag": "gpus"}, "semiconductors": {"item_id": "3365833939", "tag": "semiconductors"}}, "authors": {"124487277": {"item_id": "3365833939", "author_id": "124487277", "name": "Sally Ward-Foxton", "url": "https://www.eetimes.com/author/sally-ward-foxton/"}}, "image": {"item_id": "3365833939", "src": "https://www.eetimes.com/wp-content/uploads/Tim-headshot.jpg", "width": "165", "height": "180"}, "images": {"1": {"item_id": "3365833939", "image_id": "1", "src": "https://www.eetimes.com/wp-content/uploads/Tim-headshot.jpg", "width": "165", "height": "180", "credit": "Source: Mythic", "caption": "Tim Vehling"}}, "listen_duration_estimate": 242}, "3272499112": {"item_id": "3272499112", "resolved_id": "3272499112", "given_url": "https://www.eetimes.com/optical-antennas-promise-unlimited-data-capacity/", "given_title": "Optical Antennas Promise ‘Unlimited’ Data Capacity", "favorite": "0", "status": "1", "time_added": "1614910507", "time_updated": "1638829333", "time_read": "1614966948", "time_favorited": "0", "sort_id": 395, "resolved_title": "Optical Antennas Promise ‘Unlimited’ Data Capacity", "resolved_url": "https://www.eetimes.com/optical-antennas-promise-unlimited-data-capacity/", "excerpt": "Researchers at the University of California, Berkeley have outlined details of an optical antenna they claim could provide almost limitless bandwidth.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "537", "lang": "en", "top_image_url": "https://www.eetimes.com/wp-content/uploads/oam-lasers-1360px.jpg", "tags": {"antennas": {"item_id": "3272499112", "tag": "antennas"}, "circuits-electronics": {"item_id": "3272499112", "tag": "circuits-electronics"}, "optics-photonics": {"item_id": "3272499112", "tag": "optics-photonics"}, "semiconductors": {"item_id": "3272499112", "tag": "semiconductors"}}, "authors": {"125782141": {"item_id": "3272499112", "author_id": "125782141", "name": "John Walko", "url": "https://www.eetimes.com/author/john-walko/"}}, "image": {"item_id": "3272499112", "src": "https://www.eetimes.com/wp-content/uploads/oam-lasers-1360px.jpg?w=640&resize=640%2C360", "width": "640", "height": "360"}, "images": {"1": {"item_id": "3272499112", "image_id": "1", "src": "https://www.eetimes.com/wp-content/uploads/oam-lasers-1360px.jpg?w=640&resize=640%2C360", "width": "640", "height": "360", "credit": "OAM", "caption": "Shown is a schematic of multiplexed antennas emitting coherent light with orbital angular momenta"}}, "listen_duration_estimate": 208}, "2830809651": {"item_id": "2830809651", "resolved_id": "2830809651", "given_url": "https://www.eetimes.com/why-the-memory-subsystem-is-critical-in-inferencing-chips/", "given_title": "Why the Memory Subsystem is Critical in Inferencing Chips", "favorite": "0", "status": "1", "time_added": "1577061633", "time_updated": "1613770090", "time_read": "1577120201", "time_favorited": "0", "sort_id": 396, "resolved_title": "Why the Memory Subsystem is Critical in Inferencing Chips", "resolved_url": "https://www.eetimes.com/why-the-memory-subsystem-is-critical-in-inferencing-chips/", "excerpt": "The number of new inferencing chip companies announced this past year is enough to make your head spin. With so many chips and no lack of any quality benchmarks, the industry often forgets one extremely critical piece: the memory subsystem.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1903", "lang": "en", "time_to_read": 9, "top_image_url": "https://www.eetimes.com/wp-content/uploads/2019/12/Flex-Logix-Object-Detection_s.jpg?fit=1272%2C458", "tags": {"semiconductor-memory": {"item_id": "2830809651", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "2830809651", "tag": "semiconductors"}}, "authors": {"4054116": {"item_id": "2830809651", "author_id": "4054116", "name": "Geoff Tate", "url": ""}}, "image": {"item_id": "2830809651", "src": "https://www.eetimes.com/wp-content/uploads/2019/12/Flex-Logix-Object-Detection_s.jpg", "width": "640", "height": "230"}, "images": {"1": {"item_id": "2830809651", "image_id": "1", "src": "https://www.eetimes.com/wp-content/uploads/2019/12/Flex-Logix-Object-Detection_s.jpg", "width": "640", "height": "230", "credit": "Image: Flex Logix", "caption": "Autonomous driving represents one of the largest opportunities for AI accelerators at the edge"}, "2": {"item_id": "2830809651", "image_id": "2", "src": "https://www.eetimes.com/wp-content/uploads/2019/12/Flex-Logix-memory-subsystem-comparison.png", "width": "640", "height": "379", "credit": "Image: Flex Logix", "caption": "The difference in memory subsystem design for general purpose processors and inference accelerators. Inference accelerators tend to have distributed memory in the form of localized SRAM"}}, "listen_duration_estimate": 737}, "3889861917": {"item_id": "3889861917", "resolved_id": "3889861917", "given_url": "https://www.einnews.com/pr_news/639178132/win-semiconductors-releases-next-generation-mmwave-enhancement-depletion-gaas-technology", "given_title": "WIN Semiconductors Releases Next Generation mmWave Enhancement/Depletion Ga", "favorite": "0", "status": "1", "time_added": "1687172512", "time_updated": "1687184675", "time_read": "1687184675", "time_favorited": "0", "sort_id": 397, "resolved_title": "WIN Semiconductors Releases Next Generation mmWave Enhancement/Depletion GaAs Technology", "resolved_url": "https://www.einnews.com/pr_news/639178132/win-semiconductors-releases-next-generation-mmwave-enhancement-depletion-gaas-technology", "excerpt": "PQG3-0C Integrated mmWave GaAs Platform PQG3-0C platform integrates optimized power and low noise transistors, PN diodes, E/D logic and RF switches on a chip to meet mmWave performance requirements WIN Semiconductors Corp. (TPEx:TPEx:3105) TAOYUAN, TAIWAN, June 13, 2023/EINPresswire.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "568", "lang": "", "amp_url": "https://www.einnews.com/amp/pr_news/639178132/win-semiconductors-releases-next-generation-mmwave-enhancement-depletion-gaas-technology", "top_image_url": "https://img.einnews.com/ampsize/487579/pqg3-0c-pr-image.jpeg", "tags": {"semiconductors": {"item_id": "3889861917", "tag": "semiconductors"}}, "authors": {"888754": {"item_id": "3889861917", "author_id": "888754", "name": "US State", "url": ""}}, "image": {"item_id": "3889861917", "src": "https://img.einnews.com/large/487579/pqg3-0c-pr-image.jpeg#900x900", "width": "300", "height": "300"}, "images": {"1": {"item_id": "3889861917", "image_id": "1", "src": "https://img.einnews.com/large/487579/pqg3-0c-pr-image.jpeg#900x900", "width": "300", "height": "300", "credit": "", "caption": ""}, "2": {"item_id": "3889861917", "image_id": "2", "src": "https://img.einnews.com/large/487121/win-semiconductor-logo.png#514x344", "width": "300", "height": "200", "credit": "", "caption": ""}}, "listen_duration_estimate": 220}, "3214445639": {"item_id": "3214445639", "resolved_id": "3214445639", "given_url": "https://www.electronicproducts.com/10-basic-advanced-ic-packaging-terms-to-know/#", "given_title": "10 basic advanced IC packaging terms to know", "favorite": "0", "status": "1", "time_added": "1609257243", "time_updated": "1613039250", "time_read": "1609257255", "time_favorited": "0", "sort_id": 398, "resolved_title": "10 basic advanced IC packaging terms to know", "resolved_url": "https://www.electronicproducts.com/10-basic-advanced-ic-packaging-terms-to-know/", "excerpt": "Advanced IC packaging is a prominent technology highlight of the “More than Moore” arena. At a time when chip scaling is becoming more difficult and expensive at each node, engineers are putting multiple chips in advanced packages as an alternative to chip scaling.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1432", "lang": "en", "time_to_read": 7, "top_image_url": "https://www.electronicproducts.com/wp-content/uploads/Samsung-Through-silicon-via.jpg?fit=706%2C686", "tags": {"chip-design": {"item_id": "3214445639", "tag": "chip-design"}, "packaging": {"item_id": "3214445639", "tag": "packaging"}, "semiconductors": {"item_id": "3214445639", "tag": "semiconductors"}}, "authors": {"15594045": {"item_id": "3214445639", "author_id": "15594045", "name": "Majeed Ahmad", "url": ""}}, "image": {"item_id": "3214445639", "src": "https://i0.wp.com/www.edn.com/wp-content/uploads/media-1307118-special-projects-logo-square.png?resize=110%2C110&ssl=1", "width": "110", "height": "110"}, "images": {"1": {"item_id": "3214445639", "image_id": "1", "src": "https://i0.wp.com/www.edn.com/wp-content/uploads/media-1307118-special-projects-logo-square.png?resize=110%2C110&ssl=1", "width": "110", "height": "110", "credit": "", "caption": ""}, "2": {"item_id": "3214445639", "image_id": "2", "src": "https://www.electronicproducts.com/wp-content/uploads/Research-Gate-2.5D-package.png?w=714&resize=696%2C191", "width": "696", "height": "191", "credit": "", "caption": "Here is a schematic of a 2.5D package. Image: Research Gate"}, "3": {"item_id": "3214445639", "image_id": "3", "src": "https://www.electronicproducts.com/wp-content/uploads/3D-package-Research-Gate.png?w=710&resize=696%2C341", "width": "696", "height": "341", "credit": "", "caption": "This 3D package cross-section shows the use of Cu TSVs for vertical interconnection between Si chips. Image: Research Gate"}, "4": {"item_id": "3214445639", "image_id": "4", "src": "https://www.electronicproducts.com/wp-content/uploads/Cadence-chiplet-based-system.png?w=640&resize=640%2C375", "width": "640", "height": "375", "credit": "", "caption": "A chiplet-based system is made of multiple chiplets on an interposer. Image: Cadence Design Systems"}, "5": {"item_id": "3214445639", "image_id": "5", "src": "https://www.electronicproducts.com/wp-content/uploads/Samtec-Fan-out-wafer-level-packaging.jpg?w=600&resize=600%2C463", "width": "600", "height": "463", "credit": "", "caption": "In this example of FOWLP, the silicon flip chip is embedded into the glass substrate, and the RDL fans out over the chip to a through-glass via. Image: Samtec"}, "6": {"item_id": "3214445639", "image_id": "6", "src": "https://www.electronicproducts.com/wp-content/uploads/ASE-Group-Heterogeneous-integration.jpg?w=936&resize=696%2C464", "width": "696", "height": "464", "credit": "", "caption": "These are some of the technology building blocks for heterogeneous integration. Image: ASE Group"}, "7": {"item_id": "3214445639", "image_id": "7", "src": "https://www.electronicproducts.com/wp-content/uploads/SK-Hynix-High-bandwidth-memory.png?w=800&resize=696%2C438", "width": "696", "height": "438", "credit": "", "caption": "HBM-based packaging stacks memory dies on top of each other and connects them using TSVs to create more I/Os and bandwidth. Image: SK Hynix"}, "8": {"item_id": "3214445639", "image_id": "8", "src": "https://www.electronicproducts.com/wp-content/uploads/Yole-interposer.jpg?w=679&resize=679%2C290", "width": "679", "height": "290", "credit": "", "caption": "This illustration shows a typical implementation of a system-partitioning interposer. Image: Yole Développement"}, "9": {"item_id": "3214445639", "image_id": "9", "src": "https://www.electronicproducts.com/wp-content/uploads/Fujitsu-redistribution-layer.jpg?w=600&resize=600%2C230", "width": "600", "height": "230", "credit": "", "caption": "These diagrams show an integrated package using a redistribution layer. Image: Fujitsu"}, "10": {"item_id": "3214445639", "image_id": "10", "src": "https://www.electronicproducts.com/wp-content/uploads/Samsung-Through-silicon-via.jpg?w=706&resize=696%2C676", "width": "696", "height": "676", "credit": "", "caption": "In TSV packaging, DRAM chips are ground down, pierced, and connected with electrodes. Image: Samsung Electronics"}, "11": {"item_id": "3214445639", "image_id": "11", "src": "https://www.eetimes.com/wp-content/uploads/hetero.png?w=150&h=150&crop=1", "width": "150", "height": "150", "credit": "", "caption": ""}, "12": {"item_id": "3214445639", "image_id": "12", "src": "https://www.eetimes.com/wp-content/uploads/Mahajan.png?w=150&h=150&crop=1", "width": "150", "height": "150", "credit": "", "caption": ""}, "13": {"item_id": "3214445639", "image_id": "13", "src": "https://www.eetimes.com/wp-content/uploads/Quinnell.png?w=150&h=150&crop=1", "width": "150", "height": "150", "credit": "", "caption": ""}, "14": {"item_id": "3214445639", "image_id": "14", "src": "https://i1.wp.com/www.eetimes.com/wp-content/uploads/Felton.png?resize=150%2C150&ssl=1", "width": "150", "height": "150", "credit": "", "caption": ""}, "15": {"item_id": "3214445639", "image_id": "15", "src": "https://i0.wp.com/www.eetimes.com/wp-content/uploads/Raychowdhury-Arijit-2020-Georgia-Tech.jpg?resize=150%2C150&ssl=1", "width": "150", "height": "150", "credit": "", "caption": ""}, "16": {"item_id": "3214445639", "image_id": "16", "src": "https://www.eetimes.com/wp-content/uploads/IC_pack_glossary.png?w=150&h=150&crop=1", "width": "150", "height": "150", "credit": "", "caption": ""}}, "listen_duration_estimate": 554}, "3047419432": {"item_id": "3047419432", "resolved_id": "3047419432", "given_url": "https://www.evanmiller.org/the-floppy-disk-of-floating-point.html", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1706648249", "time_read": "1638409297", "time_favorited": "0", "sort_id": 399, "resolved_title": "The Floppy Disk of Floating Point", "resolved_url": "https://www.evanmiller.org/the-floppy-disk-of-floating-point.html", "excerpt": "What, old acquaintance! Could not all this flesh Keep in a little life?", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "620", "lang": "en", "time_to_read": 3, "top_image_url": "https://www.evanmiller.org/images/previews/the-floppy-disk-of-floating-point.png", "tags": {"algorithms-math": {"item_id": "3047419432", "tag": "algorithms-math"}, "semiconductors": {"item_id": "3047419432", "tag": "semiconductors"}}, "authors": {"73985896": {"item_id": "3047419432", "author_id": "73985896", "name": "Evan Miller", "url": "https://www.evanmiller.org/"}}, "listen_duration_estimate": 240}, "2958815615": {"item_id": "2958815615", "resolved_id": "2958815615", "given_url": "https://www.extremetech.com/computing/309644-caveat-emptor-counterfeit-intel-cpus-are-popping-up-in-china", "given_title": "Caveat Emptor: Counterfeit Intel CPUs Are Popping Up in China", "favorite": "0", "status": "1", "time_added": "1587578653", "time_updated": "1613039250", "time_read": "1587581585", "time_favorited": "0", "sort_id": 400, "resolved_title": "Caveat Emptor: Counterfeit Intel CPUs Are Popping Up in China", "resolved_url": "https://www.extremetech.com/computing/309644-caveat-emptor-counterfeit-intel-cpus-are-popping-up-in-china", "excerpt": "Fake computer chips have been an ongoing problem Intel and AMD have struggled to deal with for decades. It seems that such behavior is on the rise again, with more fake Intel CPUs showing up on the Chinese market.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "485", "lang": "en", "top_image_url": "https://www.extremetech.com/wp-content/uploads/2018/12/Intel-Feature.jpg", "tags": {"semiconductors": {"item_id": "2958815615", "tag": "semiconductors"}}, "authors": {"38621197": {"item_id": "2958815615", "author_id": "38621197", "name": "Joel Hruska", "url": "https://www.extremetech.com/author/jhruska"}}, "image": {"item_id": "2958815615", "src": "https://www.extremetech.com/wp-content/uploads/2018/12/Intel-Feature-640x353.jpg", "width": "640", "height": "353"}, "images": {"1": {"item_id": "2958815615", "image_id": "1", "src": "https://www.extremetech.com/wp-content/uploads/2018/12/Intel-Feature-640x353.jpg", "width": "640", "height": "353", "credit": "", "caption": ""}, "2": {"item_id": "2958815615", "image_id": "2", "src": "https://www.extremetech.com/wp-content/uploads/2020/04/Fake-Corei7.jpg", "width": "640", "height": "867", "credit": "", "caption": ""}}, "listen_duration_estimate": 188}, "3223191224": {"item_id": "3223191224", "resolved_id": "3223191224", "given_url": "https://www.extremetech.com/computing/318937-report-packaging-issues-ps5-demand-may-be-hurting-tsmc-production", "given_title": "Report: Packaging Issues, PS5 Demand May Be Hurting TSMC Production - Extre", "favorite": "0", "status": "1", "time_added": "1613086019", "time_updated": "1613086030", "time_read": "1613086030", "time_favorited": "0", "sort_id": 401, "resolved_title": "Report: Packaging Issues, PS5 Demand May Be Hurting TSMC Production", "resolved_url": "https://www.extremetech.com/computing/318937-report-packaging-issues-ps5-demand-may-be-hurting-tsmc-production", "excerpt": "Over the past 4-5 months, we’ve discussed repeated product shortages affecting just about every piece of high-end PC or gaming hardware currently on the market.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "700", "lang": "en", "time_to_read": 3, "top_image_url": "https://www.extremetech.com/wp-content/uploads/2020/08/TSMC-Silicon.jpg", "tags": {"semiconductors": {"item_id": "3223191224", "tag": "semiconductors"}, "substrates": {"item_id": "3223191224", "tag": "substrates"}}, "authors": {"38621197": {"item_id": "3223191224", "author_id": "38621197", "name": "Joel Hruska", "url": "https://www.extremetech.com/author/jhruska"}}, "image": {"item_id": "3223191224", "src": "https://www.extremetech.com/wp-content/uploads/2020/08/TSMC-Silicon-640x360.jpg", "width": "640", "height": "360"}, "images": {"1": {"item_id": "3223191224", "image_id": "1", "src": "https://www.extremetech.com/wp-content/uploads/2020/08/TSMC-Silicon-640x360.jpg", "width": "640", "height": "360", "credit": "", "caption": ""}, "2": {"item_id": "3223191224", "image_id": "2", "src": "https://www.extremetech.com/wp-content/uploads/2021/01/build_up_film_03-1.jpg", "width": "640", "height": "241", "credit": "", "caption": "Image by Ajinomoto"}}, "listen_duration_estimate": 271}, "3254631749": {"item_id": "3254631749", "resolved_id": "3254430513", "given_url": "https://www.extremetech.com/computing/319929-amds-reliance-on-tsmc-isnt-harming-the-companys-growth-prospects?utm_source=feedburner&utm_medium=feed&utm_campaign=Feed%3A+ziffdavis%2Fextremetech+%28Extremetech%29", "given_title": "AMD's Reliance on TSMC Isn't Harming the Company's Growth Prospects - Extre", "favorite": "0", "status": "1", "time_added": "1613085868", "time_updated": "1614966971", "time_read": "1613085877", "time_favorited": "0", "sort_id": 402, "resolved_title": "AMD’s Reliance on TSMC Isn’t Harming the Company’s Growth Prospects", "resolved_url": "https://www.extremetech.com/computing/319929-amds-reliance-on-tsmc-isnt-harming-the-companys-growth-prospects", "excerpt": "It has been difficult to buy high-end PC components for nearly six months. There are a number of reasons for this, including pandemic-related impacts, the related surge in demand for all computing hardware, and supply shortages.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1278", "lang": "en", "time_to_read": 6, "top_image_url": "https://www.extremetech.com/wp-content/uploads/2020/11/AMD-Zen-3.jpg", "tags": {"cpus": {"item_id": "3254631749", "tag": "cpus"}, "semiconductors": {"item_id": "3254631749", "tag": "semiconductors"}}, "authors": {"38621197": {"item_id": "3254631749", "author_id": "38621197", "name": "Joel Hruska", "url": "https://www.extremetech.com/author/jhruska"}}, "image": {"item_id": "3254631749", "src": "https://www.extremetech.com/wp-content/uploads/2020/11/AMD-Zen-3-640x360.jpg", "width": "640", "height": "360"}, "images": {"1": {"item_id": "3254631749", "image_id": "1", "src": "https://www.extremetech.com/wp-content/uploads/2020/11/AMD-Zen-3-640x360.jpg", "width": "640", "height": "360", "credit": "", "caption": ""}, "2": {"item_id": "3254631749", "image_id": "2", "src": "https://www.extremetech.com/wp-content/uploads/2019/08/Samsung-Foundry-Forum.png", "width": "640", "height": "367", "credit": "", "caption": "5nm was a full node shrink for TSMC and essentially a quarter-node optimization for Samsung, according to Wikichip. Samsung’s 6LPP, 5LPE and 4LPE are further optimizations and improvements to FinFET technology for companies who do not want to pay the cost of designing for GAAFETs."}}, "listen_duration_estimate": 495}, "3301747087": {"item_id": "3301747087", "resolved_id": "3301747087", "given_url": "https://www.extremetech.com/computing/321658-sapphire-rapids-cpu-leak-up-to-56-cores-64gb-of-onboard-hbm2", "given_title": "Sapphire Rapids CPU Leak: Up to 56 Cores, 64GB of Onboard HBM2", "favorite": "0", "status": "1", "time_added": "1617911397", "time_updated": "1617932683", "time_read": "1617932683", "time_favorited": "0", "sort_id": 403, "resolved_title": "Sapphire Rapids CPU Leak: Up to 56 Cores, 64GB of Onboard HBM2", "resolved_url": "https://www.extremetech.com/computing/321658-sapphire-rapids-cpu-leak-up-to-56-cores-64gb-of-onboard-hbm2", "excerpt": "AMD has spent the last few years challenging Intel across the desktop, server, and mobile markets, but the gap between the two companies is arguably largest in server.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "728", "lang": "en", "time_to_read": 3, "top_image_url": "https://www.extremetech.com/wp-content/uploads/2020/04/Intel-CPU-10th-Gen.jpg", "tags": {"cpus": {"item_id": "3301747087", "tag": "cpus"}, "semiconductors": {"item_id": "3301747087", "tag": "semiconductors"}}, "authors": {"38621197": {"item_id": "3301747087", "author_id": "38621197", "name": "Joel Hruska", "url": "https://www.extremetech.com/author/jhruska"}}, "image": {"item_id": "3301747087", "src": "https://www.extremetech.com/wp-content/uploads/2020/04/Intel-CPU-10th-Gen-640x360.jpg", "width": "640", "height": "360"}, "images": {"1": {"item_id": "3301747087", "image_id": "1", "src": "https://www.extremetech.com/wp-content/uploads/2020/04/Intel-CPU-10th-Gen-640x360.jpg", "width": "640", "height": "360", "credit": "", "caption": ""}, "2": {"item_id": "3301747087", "image_id": "2", "src": "https://www.extremetech.com/wp-content/uploads/2021/04/Intel-Xeon-Sapphire-Rapids-Specifications.jpg", "width": "640", "height": "338", "credit": "", "caption": ""}}, "listen_duration_estimate": 282}, "3313133054": {"item_id": "3313133054", "resolved_id": "3313133054", "given_url": "https://www.extremetech.com/computing/322120-apples-m1-positioning-mocks-every-x86-cpu-amd-and-intel-have-ever-launched", "given_title": "", "favorite": "0", "status": "1", "time_added": "1619194778", "time_updated": "1678841399", "time_read": "1619255669", "time_favorited": "0", "sort_id": 404, "resolved_title": "Apple’s M1 Positioning Mocks the Entire x86 Business Model", "resolved_url": "https://www.extremetech.com/computing/322120-apples-m1-positioning-mocks-every-x86-cpu-amd-and-intel-have-ever-launched", "excerpt": "On Tuesday, Apple updated the iMac with new SKUs, display panels, and various color options. The new systems are powered by Apple’s M1 SoC (System on Chip), which uses the ARMv8 ISA rather than an Intel or AMD x86 CPU. That sentence is a bit more revolutionary than it might seem.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1533", "lang": "en", "time_to_read": 7, "top_image_url": "https://www.extremetech.com/wp-content/uploads/2020/11/Apple-M1-Feature.jpg", "tags": {"cpus": {"item_id": "3313133054", "tag": "cpus"}, "semiconductors": {"item_id": "3313133054", "tag": "semiconductors"}}, "authors": {"38621197": {"item_id": "3313133054", "author_id": "38621197", "name": "Joel Hruska", "url": "https://www.extremetech.com/author/jhruska"}}, "image": {"item_id": "3313133054", "src": "https://www.extremetech.com/wp-content/uploads/2020/11/Apple-M1-Feature-640x353.jpg", "width": "640", "height": "353"}, "images": {"1": {"item_id": "3313133054", "image_id": "1", "src": "https://www.extremetech.com/wp-content/uploads/2020/11/Apple-M1-Feature-640x353.jpg", "width": "640", "height": "353", "credit": "", "caption": ""}, "2": {"item_id": "3313133054", "image_id": "2", "src": "https://www.extremetech.com/wp-content/uploads/2021/04/New-M1-Macs.png", "width": "640", "height": "275", "credit": "", "caption": ""}, "3": {"item_id": "3313133054", "image_id": "3", "src": "https://www.extremetech.com/wp-content/uploads/2020/11/Apple_m1-chip-cpu-power-chart_11102020_big.jpg.large_2x.jpg", "width": "640", "height": "360", "credit": "", "caption": "The implication of slides like this, from the M1’s launch, is that the M1 can address a much larger range of use cases than a conventional x86 CPU, by virtue of being so ideally positioned."}}, "listen_duration_estimate": 593}, "3339991300": {"item_id": "3339991300", "resolved_id": "3339991300", "given_url": "https://www.extremetech.com/computing/323107-new-morpheus-cpu-design-defeats-hundreds-of-hackers-in-darpa-tests", "given_title": "New 'Morpheus' CPU Design Defeats Hundreds of Hackers in DARPA Tests - Extr", "favorite": "0", "status": "1", "time_added": "1621950942", "time_updated": "1621955621", "time_read": "1621955621", "time_favorited": "0", "sort_id": 405, "resolved_title": "New ‘Morpheus’ CPU Design Defeats Hundreds of Hackers in DARPA Tests", "resolved_url": "https://www.extremetech.com/computing/323107-new-morpheus-cpu-design-defeats-hundreds-of-hackers-in-darpa-tests", "excerpt": "A new microprocessor design is being lauded for its security features after nearly 600 experts failed to hack it in a series of tests last summer.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "692", "lang": "en", "time_to_read": 3, "top_image_url": "https://www.extremetech.com/wp-content/uploads/2020/06/Security-Wafer-Feature.jpg", "tags": {"cpus": {"item_id": "3339991300", "tag": "cpus"}, "semiconductors": {"item_id": "3339991300", "tag": "semiconductors"}}, "authors": {"38621197": {"item_id": "3339991300", "author_id": "38621197", "name": "Joel Hruska", "url": "https://www.extremetech.com/author/jhruska"}}, "image": {"item_id": "3339991300", "src": "https://www.extremetech.com/wp-content/uploads/2020/06/Security-Wafer-Feature-640x353.jpg", "width": "640", "height": "353"}, "images": {"1": {"item_id": "3339991300", "image_id": "1", "src": "https://www.extremetech.com/wp-content/uploads/2020/06/Security-Wafer-Feature-640x353.jpg", "width": "640", "height": "353", "credit": "", "caption": ""}, "2": {"item_id": "3339991300", "image_id": "2", "src": "https://www.extremetech.com/wp-content/uploads/2021/05/Morpheus-1.jpg", "width": "640", "height": "391", "credit": "", "caption": ""}, "3": {"item_id": "3339991300", "image_id": "3", "src": "https://www.extremetech.com/wp-content/uploads/2021/05/Xilinx-FPGA-1.jpeg", "width": "640", "height": "480", "credit": "", "caption": "The Morpheus FPGA. Image credit: Todd Austin"}, "4": {"item_id": "3339991300", "image_id": "4", "src": "https://www.extremetech.com/wp-content/uploads/2021/05/Morpheus2-1.jpg", "width": "640", "height": "411", "credit": "", "caption": ""}}, "listen_duration_estimate": 268}, "2181236661": {"item_id": "2181236661", "resolved_id": "2181236661", "given_url": "https://www.extremetech.com/extreme/269008-google-announces-8x-faster-tpu-3-0-for-ai-machine-learning", "given_title": "Google Announces 8x Faster TPU 3.0 For AI, Machine Learning - ExtremeTech", "favorite": "0", "status": "1", "time_added": "1525972806", "time_updated": "1638708525", "time_read": "1525980746", "time_favorited": "0", "sort_id": 406, "resolved_title": "Google Announces 8x Faster TPU 3.0 For AI, Machine Learning", "resolved_url": "https://www.extremetech.com/extreme/269008-google-announces-8x-faster-tpu-3-0-for-ai-machine-learning", "excerpt": "For the past few years, Google has been building its own TPU (Tensor Processing Units) to handle various processing tasks related to artificial intelligence and machine learning. Google first announced the existence of TPUs in 2016, but said it had been using them internally for more than a year.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "429", "lang": "en", "top_image_url": "https://www.extremetech.com/wp-content/uploads/2018/02/Cloud-TPU-Feature.jpg", "tags": {"deep-learning": {"item_id": "2181236661", "tag": "deep-learning"}, "semiconductors": {"item_id": "2181236661", "tag": "semiconductors"}}, "authors": {"38621197": {"item_id": "2181236661", "author_id": "38621197", "name": "Joel Hruska", "url": "https://www.extremetech.com/author/jhruska"}}, "image": {"item_id": "2181236661", "src": "https://www.extremetech.com/wp-content/uploads/2018/02/Cloud-TPU-Feature.jpg", "width": "640", "height": "353"}, "images": {"1": {"item_id": "2181236661", "image_id": "1", "src": "https://www.extremetech.com/wp-content/uploads/2018/02/Cloud-TPU-Feature.jpg", "width": "640", "height": "353", "credit": "", "caption": ""}, "2": {"item_id": "2181236661", "image_id": "2", "src": "https://www.extremetech.com/wp-content/uploads/2018/05/TPU3.jpg", "width": "640", "height": "426", "credit": "", "caption": "Image by TechCrunch"}}, "listen_duration_estimate": 166}, "3803376291": {"item_id": "3803376291", "resolved_id": "3803376291", "given_url": "https://www.extremetech.com/extreme/342959-an-ai-engineer-has-now-designed-100-chips", "given_title": "An AI 'Engineer' Has Now Designed 100 Chips - ExtremeTech", "favorite": "0", "status": "1", "time_added": "1675955235", "time_updated": "1706833159", "time_read": "1675958231", "time_favorited": "0", "sort_id": 407, "resolved_title": "", "resolved_url": "https://www.extremetech.com/extreme/342959-an-ai-engineer-has-now-designed-100-chips", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"chip-design": {"item_id": "3803376291", "tag": "chip-design"}, "programming": {"item_id": "3803376291", "tag": "programming"}, "semiconductors": {"item_id": "3803376291", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3895685025": {"item_id": "3895685025", "resolved_id": "3895685025", "given_url": "https://www.extremetech.com/gaming/micron-announces-gddr7-for-gpus-coming-in-first-half-of-2024", "given_title": "Micron Announces GDDR7 for GPUs Coming in First Half of 2024", "favorite": "0", "status": "1", "time_added": "1688058894", "time_updated": "1688127658", "time_read": "1688127658", "time_favorited": "0", "sort_id": 408, "resolved_title": "", "resolved_url": "https://www.extremetech.com/gaming/micron-announces-gddr7-for-gpus-coming-in-first-half-of-2024", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"gpus": {"item_id": "3895685025", "tag": "gpus"}, "semiconductor-memory": {"item_id": "3895685025", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3895685025", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3098253686": {"item_id": "3098253686", "resolved_id": "3098253686", "given_url": "https://www.extremetech.com/mobile/314461-qualcomm-doubles-range-of-mmwave-5g-to-2-36-miles", "given_title": "Qualcomm Doubles Range of mmWave 5G to 2.36 Miles", "favorite": "0", "status": "1", "time_added": "1598982534", "time_updated": "1613039250", "time_read": "1599059406", "time_favorited": "0", "sort_id": 409, "resolved_title": "Qualcomm Doubles Range of mmWave 5G to 2.36 Miles", "resolved_url": "https://www.extremetech.com/mobile/314461-qualcomm-doubles-range-of-mmwave-5g-to-2-36-miles", "excerpt": "We saw the first consumer 5G devices in 2019, but Qualcomm and carriers put the pedal to the metal in 2020 by designing its Snapdragon 865 chip with a mandatory 5G radio. That’s why phones like the Galaxy S20 and OnePlus 8 have 5G connectivity despite limited network support.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "397", "lang": "en", "top_image_url": "https://www.extremetech.com/wp-content/uploads/2020/08/5g-antenna-640x353.jpg", "tags": {"semiconductors": {"item_id": "3098253686", "tag": "semiconductors"}}, "authors": {"25227558": {"item_id": "3098253686", "author_id": "25227558", "name": "Ryan Whitwam", "url": "https://www.extremetech.com/author/rwhitwam"}}, "image": {"item_id": "3098253686", "src": "https://www.extremetech.com/wp-content/uploads/2020/08/5g-antenna-640x353.jpg", "width": "640", "height": "353"}, "images": {"1": {"item_id": "3098253686", "image_id": "1", "src": "https://www.extremetech.com/wp-content/uploads/2020/08/5g-antenna-640x353.jpg", "width": "640", "height": "353", "credit": "", "caption": ""}, "2": {"item_id": "3098253686", "image_id": "2", "src": "https://extremetechprd.wpengine.com/wp-content/uploads/2019/04/5G-antenna-cell-site.jpg", "width": "640", "height": "353", "credit": "", "caption": "A 5G millimeter wave cell site on a light pole in Minneapolis."}}, "listen_duration_estimate": 154}, "3656174207": {"item_id": "3656174207", "resolved_id": "0", "given_url": "https://www.fabricatedknowledge.com/p/cxl-protocol-for-heterogenous-datacenters", "given_title": "CXL: Protocol for Heterogenous Datacenters", "favorite": "0", "status": "1", "time_added": "1657247413", "time_updated": "1657316975", "time_read": "1657316974", "time_favorited": "0", "sort_id": 410, "tags": {"interconnects": {"item_id": "3656174207", "tag": "interconnects"}, "semiconductors": {"item_id": "3656174207", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3681606026": {"item_id": "3681606026", "resolved_id": "3681606026", "given_url": "https://www.fabricatedknowledge.com/p/industry-structure-fabs-are-in-favor", "given_title": "Industry Structure: Fabs are in Favor - LTAs are the Tell", "favorite": "0", "status": "1", "time_added": "1673631372", "time_updated": "1708049934", "time_read": "1673802285", "time_favorited": "0", "sort_id": 411, "resolved_title": "Industry Structure: Fabs are in Favor - LTAs are the Tell", "resolved_url": "https://www.fabricatedknowledge.com/p/industry-structure-fabs-are-in-favor", "excerpt": "I got a great shoutout from the newsletter I respect the most - Stratechery. He shouted out my Nvidia 40% QoQ decline call. He was right that I expected this to happen in the next quarter, but regardless happy for the recognition!", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "3074", "lang": "en", "time_to_read": 14, "top_image_url": "https://substackcdn.com/image/fetch/w_1200,h_600,c_fill,f_jpg,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fbucketeer-e05bbc84-baa3-437e-9518-adb32be77984.s3.amazonaws.com%2Fpublic%2Fimages%2F178f181b-1b4e-4e3e-9738-ae48ee0d76fd_3482x2250.jpeg", "tags": {"semiconductors": {"item_id": "3681606026", "tag": "semiconductors"}, "supply-chain": {"item_id": "3681606026", "tag": "supply-chain"}}, "authors": {"166159156": {"item_id": "3681606026", "author_id": "166159156", "name": "Doug O'Laughlin", "url": ""}}, "listen_duration_estimate": 1190}, "3681635567": {"item_id": "3681635567", "resolved_id": "0", "given_url": "https://www.fabricatedknowledge.com/p/industry-structure-fabs-are-in-favor?utm_source=email", "given_title": "Industry Structure: Fabs are in Favor - LTAs are the Tell", "favorite": "0", "status": "1", "time_added": "1660499295", "time_updated": "1665449126", "time_read": "1660500298", "time_favorited": "0", "sort_id": 412, "tags": {"semiconductors": {"item_id": "3681635567", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3567910211": {"item_id": "3567910211", "resolved_id": "0", "given_url": "https://www.fabricatedknowledge.com/p/metrology-primer", "given_title": "", "favorite": "0", "status": "1", "time_added": "1670763762", "time_updated": "1670941542", "time_read": "1670941542", "time_favorited": "0", "sort_id": 413, "tags": {"semiconductors": {"item_id": "3567910211", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3448669708": {"item_id": "3448669708", "resolved_id": "0", "given_url": "https://www.fabricatedknowledge.com/p/r2-what-it-means-to-be-1-less-than", "given_title": "R2: What it Means to be 1 Less Than S3 - by Doug (mule) - Fabricated Knowle", "favorite": "0", "status": "1", "time_added": "1638137940", "time_updated": "1638206738", "time_read": "1638206739", "time_favorited": "0", "sort_id": 414, "tags": {"datacenters": {"item_id": "3448669708", "tag": "datacenters"}, "semiconductors": {"item_id": "3448669708", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3487258020": {"item_id": "3487258020", "resolved_id": "3487258020", "given_url": "https://www.fabricatedknowledge.com/p/the-rising-tide-of-semiconductor", "given_title": "The Rising Tide of Semiconductor Cost - by Doug (mule) - Fabricated Knowled", "favorite": "0", "status": "1", "time_added": "1638133741", "time_updated": "1706810268", "time_read": "1638135840", "time_favorited": "0", "sort_id": 415, "resolved_title": "The Rising Tide of Semiconductor Cost", "resolved_url": "https://www.fabricatedknowledge.com/p/the-rising-tide-of-semiconductor", "excerpt": "There’s a quiet upheaval happening in the semiconductor industry. The rules that have always governed the industry are fraying, undoing assumptions that we took for granted, that was pounded into us in school.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "3027", "lang": "en", "time_to_read": 14, "top_image_url": "https://substackcdn.com/image/fetch/w_1200,h_600,c_fill,f_jpg,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fbucketeer-e05bbc84-baa3-437e-9518-adb32be77984.s3.amazonaws.com%2Fpublic%2Fimages%2F505a30e4-733d-49e4-86ea-f074a170373a_684x630.png", "tags": {"semiconductors": {"item_id": "3487258020", "tag": "semiconductors"}}, "authors": {"166159156": {"item_id": "3487258020", "author_id": "166159156", "name": "Doug O'Laughlin", "url": ""}}, "image": {"item_id": "3487258020", "src": "https://substackcdn.com/image/fetch/f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fbucketeer-e05bbc84-baa3-437e-9518-adb32be77984.s3.amazonaws.com%2Fpublic%2Fimages%2F505a30e4-733d-49e4-86ea-f074a170373a_684x630.png", "width": "684", "height": "630"}, "images": {"1": {"item_id": "3487258020", "image_id": "1", "src": "https://substackcdn.com/image/fetch/f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fbucketeer-e05bbc84-baa3-437e-9518-adb32be77984.s3.amazonaws.com%2Fpublic%2Fimages%2F505a30e4-733d-49e4-86ea-f074a170373a_684x630.png", "width": "684", "height": "630", "credit": "", "caption": "Marvell 2020 Investor Day - Slide 43"}}, "listen_duration_estimate": 1172}, "3713243145": {"item_id": "3713243145", "resolved_id": "3713243145", "given_url": "https://www.fabricatedknowledge.com/p/timing-market-primer-and-overview", "given_title": "", "favorite": "0", "status": "1", "time_added": "1664624063", "time_updated": "1706834744", "time_read": "1664711000", "time_favorited": "0", "sort_id": 416, "resolved_title": "What Time is It? A Timing Market Primer and Overview", "resolved_url": "https://www.fabricatedknowledge.com/p/timing-market-primer-and-overview", "excerpt": "Thank you, Tegus, for sponsoring this post. Also, thank you to anyone I had conversations with as I was getting up to speed on the industry. Lastly, I want to thank you — the reader. Without your support, this newsletter wouldn’t be possible. Every day I’m grateful for that.", "is_article": "1", "is_index": "0", "has_video": "1", "has_image": "1", "word_count": "4288", "lang": "en", "time_to_read": 19, "top_image_url": "https://substackcdn.com/image/fetch/w_1200,h_600,c_fill,f_jpg,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fbucketeer-e05bbc84-baa3-437e-9518-adb32be77984.s3.amazonaws.com%2Fpublic%2Fimages%2Fe2970cbe-890b-441f-a5ad-84a707a02406_1012x666.png", "tags": {"circuits-electronics": {"item_id": "3713243145", "tag": "circuits-electronics"}, "semiconductors": {"item_id": "3713243145", "tag": "semiconductors"}}, "authors": {"166159156": {"item_id": "3713243145", "author_id": "166159156", "name": "Doug O'Laughlin", "url": ""}}, "image": {"item_id": "3713243145", "src": "https://substackcdn.com/image/fetch/f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fbucketeer-e05bbc84-baa3-437e-9518-adb32be77984.s3.amazonaws.com%2Fpublic%2Fimages%2Fbd221c29-2df3-4d94-80c6-a360117fd116_1200x1699.jpeg", "width": "254", "height": "360"}, "images": {"1": {"item_id": "3713243145", "image_id": "1", "src": "https://substackcdn.com/image/fetch/f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fbucketeer-e05bbc84-baa3-437e-9518-adb32be77984.s3.amazonaws.com%2Fpublic%2Fimages%2Fbd221c29-2df3-4d94-80c6-a360117fd116_1200x1699.jpeg", "width": "254", "height": "360", "credit": "", "caption": ""}, "2": {"item_id": "3713243145", "image_id": "2", "src": "https://substackcdn.com/image/fetch/f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fbucketeer-e05bbc84-baa3-437e-9518-adb32be77984.s3.amazonaws.com%2Fpublic%2Fimages%2F05f7a52a-c9f4-46f2-9083-e27222cb39ce_1127x794.png", "width": "406", "height": "286", "credit": "", "caption": "https://www.nkg.com.hk/wp-content/uploads/pdf/NKG-TIT_TuningForkCrystals.pdf"}, "3": {"item_id": "3713243145", "image_id": "3", "src": "https://substackcdn.com/image/fetch/w_1456,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fbucketeer-e05bbc84-baa3-437e-9518-adb32be77984.s3.amazonaws.com%2Fpublic%2Fimages%2F097208f0-fc92-46c8-b269-09f8e90c9621_1920x1440.png", "width": "336", "height": "252", "credit": "", "caption": "Lower Q means the oscillation dies out quicker over time."}, "4": {"item_id": "3713243145", "image_id": "4", "src": "https://substackcdn.com/image/fetch/f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fbucketeer-e05bbc84-baa3-437e-9518-adb32be77984.s3.amazonaws.com%2Fpublic%2Fimages%2Fc741ae3c-4047-4575-b867-879ff5e21ce9_1024x518.png", "width": "438", "height": "222", "credit": "", "caption": ""}}, "videos": {"1": {"item_id": "3713243145", "video_id": "1", "src": "https://www.youtube-nocookie.com/embed/8P2oMYlk2UM?rel=0&autoplay=0&showinfo=0&enablejsapi=0", "width": "728", "height": "409", "type": "1", "vid": "8P2oMYlk2UM", "length": "0"}, "2": {"item_id": "3713243145", "video_id": "2", "src": "https://www.youtube-nocookie.com/embed/PsUPRyatjxw?rel=0&autoplay=0&showinfo=0&enablejsapi=0", "width": "728", "height": "409", "type": "1", "vid": "PsUPRyatjxw", "length": "0"}}, "listen_duration_estimate": 1660}, "2933938847": {"item_id": "2933938847", "resolved_id": "2933938847", "given_url": "https://www.fierceelectronics.com/electronics/making-spice-available-for-everyone", "given_title": "", "favorite": "0", "status": "1", "time_added": "1585656650", "time_updated": "1656167906", "time_read": "1585674814", "time_favorited": "0", "sort_id": 417, "resolved_title": "Making SPICE available for everyone", "resolved_url": "https://www.fierceelectronics.com/electronics/making-spice-available-for-everyone", "excerpt": "SPICE (Simulation Program with Integrated Circuit Emphasis) is an open-source analog electronic circuit simulator. It is one of the most popular modeling libraries available, and Japanese e-commerce company MoDeCH is seeking to make the power of SPICE available to everyone.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "290", "lang": "en", "top_image_url": "https://qtxasset.com/fierceelectronics/1581545036/Screen%20Shot%202020-02-12%20at%205.00.32%20PM.png/Screen%20Shot%202020-02-12%20at%205.00.32%20PM.png?xTlIW3.sxTFHbIAIaX9.vVmfbUjBXtAc", "tags": {"chip-design": {"item_id": "2933938847", "tag": "chip-design"}, "semiconductors": {"item_id": "2933938847", "tag": "semiconductors"}}, "authors": {"114324991": {"item_id": "2933938847", "author_id": "114324991", "name": "Spencer Chin", "url": "https://www.fierceelectronics.com/author/spencer-chin"}}, "image": {"item_id": "2933938847", "src": "https://qtxasset.com/styles/breakpoint_sm_default_480px_w/s3/fierceelectronics/1581545036/Screen%20Shot%202020-02-12%20at%205.00.32%20PM.png/Screen%20Shot%202020-02-12%20at%205.00.32%20PM.png?DkmTd5d2u5635gZDxbNwQASM.8CRXzLH&itok=B7C4jTth", "width": "0", "height": "0"}, "images": {"1": {"item_id": "2933938847", "image_id": "1", "src": "https://qtxasset.com/styles/breakpoint_sm_default_480px_w/s3/fierceelectronics/1581545036/Screen%20Shot%202020-02-12%20at%205.00.32%20PM.png/Screen%20Shot%202020-02-12%20at%205.00.32%20PM.png?DkmTd5d2u5635gZDxbNwQASM.8CRXzLH&itok=B7C4jTth", "width": "0", "height": "0", "credit": "MoDeCH", "caption": "MoDeCH is offering a complete library of SPICE models for various parts, including transistors, passive components, and ICs."}}, "listen_duration_estimate": 112}, "2879653614": {"item_id": "2879653614", "resolved_id": "2879653614", "given_url": "https://www.forrestthewoods.com/blog/memory-bandwidth-napkin-math/", "given_title": "Memory Bandwidth Napkin Math", "favorite": "1", "status": "1", "time_added": "1581510053", "time_updated": "1613039250", "time_read": "1581514112", "time_favorited": "1581514111", "sort_id": 418, "resolved_title": "Memory Bandwidth Napkin Math", "resolved_url": "https://www.forrestthewoods.com/blog/memory-bandwidth-napkin-math/", "excerpt": "A few weeks ago I had lunch with a co-worker. He was complaining about some process being slow. He estimated how many bytes of data were generated, how many processing passes were performed, and ultimately how many bytes of RAM needed to be accessed.", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2080", "lang": "en", "time_to_read": 9, "top_image_url": "https://forrestthewoods.b-cdn.net/assets/images/header-memory-bandwidth-napkin-math.jpg", "tags": {"semiconductors": {"item_id": "2879653614", "tag": "semiconductors"}}, "image": {"item_id": "2879653614", "src": "https://forrestthewoods.b-cdn.net/assets/images/header-memory-bandwidth-napkin-math.jpg", "width": "100", "height": "0"}, "images": {"1": {"item_id": "2879653614", "image_id": "1", "src": "https://forrestthewoods.b-cdn.net/assets/images/header-memory-bandwidth-napkin-math.jpg", "width": "100", "height": "0", "credit": "", "caption": "Source: Jonas Bonér"}, "2": {"item_id": "2879653614", "image_id": "2", "src": "https://www.forrestthewoods.com/blog/memory-bandwidth-napkin-math/assets/img/01.png", "width": "0", "height": "0", "credit": "", "caption": "Source: Jonas Bonér"}, "3": {"item_id": "2879653614", "image_id": "3", "src": "https://www.forrestthewoods.com/blog/memory-bandwidth-napkin-math/assets/img/02.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "2879653614", "image_id": "4", "src": "https://www.forrestthewoods.com/blog/memory-bandwidth-napkin-math/assets/img/03.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "5": {"item_id": "2879653614", "image_id": "5", "src": "https://www.forrestthewoods.com/blog/memory-bandwidth-napkin-math/assets/img/04.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "6": {"item_id": "2879653614", "image_id": "6", "src": "https://www.forrestthewoods.com/blog/memory-bandwidth-napkin-math/assets/img/05.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "7": {"item_id": "2879653614", "image_id": "7", "src": "https://www.forrestthewoods.com/blog/memory-bandwidth-napkin-math/assets/img/06.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "8": {"item_id": "2879653614", "image_id": "8", "src": "https://www.forrestthewoods.com/blog/memory-bandwidth-napkin-math/assets/img/07.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "9": {"item_id": "2879653614", "image_id": "9", "src": "https://www.forrestthewoods.com/blog/memory-bandwidth-napkin-math/assets/img/08.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "10": {"item_id": "2879653614", "image_id": "10", "src": "https://www.forrestthewoods.com/blog/memory-bandwidth-napkin-math/assets/img/09.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 805}, "2983303418": {"item_id": "2983303418", "resolved_id": "2810964828", "given_url": "https://www.fujitsu.com/global/about/resources/news/press-releases/2019/1202-01.html?_fsi=q8QhaYU5", "given_title": "", "favorite": "0", "status": "1", "time_added": "1589453221", "time_updated": "1673902033", "time_read": "1589453805", "time_favorited": "0", "sort_id": 419, "resolved_title": "Fujitsu Begins Shipping Supercomputer Fugaku", "resolved_url": "https://www.fujitsu.com/global/about/resources/news/press-releases/2019/1202-01.html", "excerpt": "Fujitsu Limited today announced that it began shipping the supercomputer Fugaku, which is jointly developed with RIKEN and promoted by the Ministry of Education, Culture, Sports, Science and Technology with the aim of starting general operation between 2021 and 2022.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "409", "lang": "en", "tags": {"cpus": {"item_id": "2983303418", "tag": "cpus"}, "hpc": {"item_id": "2983303418", "tag": "hpc"}, "semiconductors": {"item_id": "2983303418", "tag": "semiconductors"}}, "image": {"item_id": "2983303418", "src": "https://www.fujitsu.com/global/Images/20191202-01a_tcm100-4697738.jpg", "width": "255", "height": "338"}, "images": {"1": {"item_id": "2983303418", "image_id": "1", "src": "https://www.fujitsu.com/global/Images/20191202-01a_tcm100-4697738.jpg", "width": "255", "height": "338", "credit": "", "caption": "Image of computer units that make up Fugaku"}}, "listen_duration_estimate": 158}, "2504330372": {"item_id": "2504330372", "resolved_id": "2504330372", "given_url": "https://www.futurity.org/security-physically-unclonable-function-1993382/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638829333", "time_read": "1638409402", "time_favorited": "0", "sort_id": 420, "resolved_title": "‘Unclonable’ digital fingerprints boost IoT device security", "resolved_url": "https://www.futurity.org/security-physically-unclonable-function-1993382/", "excerpt": "New technology is 10 times more reliable than current methods of producing unclonable digital fingerprints for Internet of Things (IoT) devices, researchers report.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "972", "lang": "en", "time_to_read": 4, "top_image_url": "https://www.futurity.org/wp/wp-content/uploads/2019/02/unclonable-IoT-security_1600.jpg", "tags": {"circuits-electronics": {"item_id": "2504330372", "tag": "circuits-electronics"}, "semiconductors": {"item_id": "2504330372", "tag": "semiconductors"}}, "authors": {"85539938": {"item_id": "2504330372", "author_id": "85539938", "name": "Jade Boyd-Rice", "url": "https://www.futurity.org/author/rice-boyd/"}}, "image": {"item_id": "2504330372", "src": "https://www.futurity.org/wp/wp-content/uploads/2019/02/unclonable-IoT-security_1600.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "2504330372", "image_id": "1", "src": "https://www.futurity.org/wp/wp-content/uploads/2019/02/unclonable-IoT-security_1600.jpg", "width": "0", "height": "0", "credit": "PUF", "caption": "A new design for creating security keys with a physically unclonable function"}}, "listen_duration_estimate": 376}, "1587905841": {"item_id": "1587905841", "resolved_id": "2850211824", "given_url": "https://www.graphcore.ai/blog/why-is-so-much-memory-needed-for-deep-neural-networks", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638671748", "time_read": "1638369841", "time_favorited": "0", "sort_id": 421, "resolved_title": "", "resolved_url": "https://www.graphcore.ai/404", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"gpus": {"item_id": "1587905841", "tag": "gpus"}, "semiconductors": {"item_id": "1587905841", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3483877160": {"item_id": "3483877160", "resolved_id": "3483877160", "given_url": "https://www.gwern.net/docs/ai/2021-jouppi.pdf", "given_title": "Ten Lessons From Three Generations Shaped Google’s TPUv4i - 2021-jouppi.pdf", "favorite": "0", "status": "1", "time_added": "1641315042", "time_updated": "1641380223", "time_read": "1641380222", "time_favorited": "0", "sort_id": 422, "resolved_title": "", "resolved_url": "https://www.gwern.net/docs/ai/2021-jouppi.pdf", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"deep-learning": {"item_id": "3483877160", "tag": "deep-learning"}, "semiconductors": {"item_id": "3483877160", "tag": "semiconductors"}, "tpu": {"item_id": "3483877160", "tag": "tpu"}}, "listen_duration_estimate": 0}, "2697284721": {"item_id": "2697284721", "resolved_id": "2697284721", "given_url": "https://www.hpcwire.com/off-the-wire/upmem-puts-cpus-inside-memory-to-allow-applications-to-run-20-times-faster/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638671748", "time_read": "1638561277", "time_favorited": "0", "sort_id": 423, "resolved_title": "UPMEM Puts CPUs Inside Memory to Allow Applications to Run 20 Times Faster", "resolved_url": "https://www.hpcwire.com/off-the-wire/upmem-puts-cpus-inside-memory-to-allow-applications-to-run-20-times-faster/", "excerpt": "PALO ALTO, Calif., August 19, 2019 — UPMEM announced today a Processing-in-Memory (PIM) acceleration solution that allows big data and AI applications to run 20 times faster and with 10 times less energy.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "559", "lang": "en", "time_to_read": 3, "top_image_url": "https://6lli539m39y3hpkelqsm3c2fg-wpengine.netdna-ssl.com/wp-content/uploads/2018/02/HPCwire-logo-square.png", "tags": {"semiconductor-memory": {"item_id": "2697284721", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "2697284721", "tag": "semiconductors"}}, "authors": {"52206482": {"item_id": "2697284721", "author_id": "52206482", "name": "HPCwire Editorial Submissions", "url": "https://www.hpcwire.com/about-hpcwire/editorial-submissions/"}}, "listen_duration_estimate": 216}, "2041310729": {"item_id": "2041310729", "resolved_id": "2041310729", "given_url": "https://www.ifte.de/books/eda/index.html", "given_title": "VLSI Physical Design", "favorite": "0", "status": "1", "time_added": "1695845241", "time_updated": "1695851617", "time_read": "1695851617", "time_favorited": "0", "sort_id": 424, "resolved_title": "VLSI Physical Design:", "resolved_url": "https://www.ifte.de/books/eda/", "excerpt": "Design and optimization of integrated circuits are essential to the creation of new semiconductor chips, and physical optimizations are getting more prominent as a result of semiconductor scaling.", "is_article": "1", "is_index": "1", "has_video": "0", "has_image": "0", "word_count": "1190", "lang": "en", "time_to_read": 5, "tags": {"books": {"item_id": "2041310729", "tag": "books"}, "chip-design": {"item_id": "2041310729", "tag": "chip-design"}, "semiconductors": {"item_id": "2041310729", "tag": "semiconductors"}}, "authors": {"67483060": {"item_id": "2041310729", "author_id": "67483060", "name": "Jens Lienig", "url": ""}}, "listen_duration_estimate": 461}, "3134835770": {"item_id": "3134835770", "resolved_id": "3134835770", "given_url": "https://www.inphi.com/inphi-pam4-dsp-drives-the-future-of-inside-data-center-and-5g-connectivity/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1602090145", "time_updated": "1613039250", "time_read": "1602166922", "time_favorited": "0", "sort_id": 425, "resolved_title": "Inphi PAM4 DSP Drives the Future of Inside Data Center and 5G Connectivity", "resolved_url": "https://www.inphi.com/inphi-pam4-dsp-drives-the-future-of-inside-data-center-and-5g-connectivity/", "excerpt": "As seen from Inphi’s previous blog posts, the exponential increase in bandwidth demand is driving continuous innovations in the deployment of data movement interconnects for cloud and telecom providers.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1552", "lang": "en", "time_to_read": 7, "top_image_url": "https://www.inphi.com/wp-content/uploads/2020/10/inphi-blog-10-2-20-1.png", "tags": {"semiconductors": {"item_id": "3134835770", "tag": "semiconductors"}}, "authors": {"3567929": {"item_id": "3134835770", "author_id": "3567929", "name": "Xi Wang", "url": ""}}, "image": {"item_id": "3134835770", "src": "https://www.inphi.com/wp-content/uploads/2020/10/inphi-blog-10-2-20-1.png", "width": "632", "height": "331"}, "images": {"1": {"item_id": "3134835770", "image_id": "1", "src": "https://www.inphi.com/wp-content/uploads/2020/10/inphi-blog-10-2-20-1.png", "width": "632", "height": "331", "credit": "", "caption": "Figure 1: The comparison of waveforms and eye diagrams between NRZ and PAM4 signals"}, "2": {"item_id": "3134835770", "image_id": "2", "src": "https://www.inphi.com/wp-content/uploads/2020/10/inphi-blog-10-2-20-2-1024x422.png", "width": "640", "height": "264", "credit": "", "caption": "Figure 2: Inphi leads the industry in delivering PAM4 first"}, "3": {"item_id": "3134835770", "image_id": "3", "src": "https://www.inphi.com/wp-content/uploads/2020/10/inphi-blog-10-2-20-3-1024x468.png", "width": "640", "height": "293", "credit": "", "caption": "Figure 3: Typical PAM4 ASIC block diagram for optical module applications"}}, "listen_duration_estimate": 601}, "1384160652": {"item_id": "1384160652", "resolved_id": "1384160652", "given_url": "https://www.intel.com/content/www/us/en/architecture-and-technology/silicon-photonics/silicon-photonics-overview.html", "given_title": "", "favorite": "0", "status": "1", "time_added": "1657284580", "time_updated": "1657309902", "time_read": "1657309902", "time_favorited": "0", "sort_id": 426, "resolved_title": "Intel® Silicon Photonics: How Does It Work? | Intel", "resolved_url": "https://www.intel.com/content/www/us/en/architecture-and-technology/silicon-photonics/silicon-photonics-overview.html", "excerpt": "As a leader in silicon photonics Intel is enabling future data center bandwidth growth and next-generation 5G deployments using smaller form factors and higher speeds, from 100G today to 400G and beyond tomorrow, while providing new platforms for optical integration.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "103", "lang": "en", "top_image_url": "https://www.intel.com/etc.clientlibs/settings/wcm/designs/intel/us/en/images/resources/printlogo.png", "tags": {"optics-photonics": {"item_id": "1384160652", "tag": "optics-photonics"}, "semiconductors": {"item_id": "1384160652", "tag": "semiconductors"}}, "listen_duration_estimate": 40}, "3839545565": {"item_id": "3839545565", "resolved_id": "3839545565", "given_url": "https://www.intel.com/content/www/us/en/corporate/usa-chipmaking/news-and-resources/video-intel-emib-technology-explained.html", "given_title": "", "favorite": "0", "status": "1", "time_added": "1680635259", "time_updated": "1680656912", "time_read": "1680656911", "time_favorited": "0", "sort_id": 427, "resolved_title": "Video: Intel EMIB Technology Explained", "resolved_url": "https://www.intel.com/content/www/us/en/corporate/usa-chipmaking/news-and-resources/video-intel-emib-technology-explained.html", "excerpt": "Intel's multi-die interconnect bridge (EMIB) is an approach to in-package high-density interconnect of heterogeneous chips.", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "top_image_url": "https://www.intel.com/etc.clientlibs/settings/wcm/designs/intel/us/en/images/resources/printlogo.png", "tags": {"chip-design": {"item_id": "3839545565", "tag": "chip-design"}, "interconnects": {"item_id": "3839545565", "tag": "interconnects"}, "semiconductors": {"item_id": "3839545565", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3821305703": {"item_id": "3821305703", "resolved_id": "3821305703", "given_url": "https://www.intel.com/content/www/us/en/corporate/usa-chipmaking/news-and-resources/video-intel-foveros-technology-explained.html", "given_title": "", "favorite": "0", "status": "1", "time_added": "1680635295", "time_updated": "1680656910", "time_read": "1680656909", "time_favorited": "0", "sort_id": 428, "resolved_title": "Video: Intel Foveros Technology Explained", "resolved_url": "https://www.intel.com/content/www/us/en/corporate/usa-chipmaking/news-and-resources/video-intel-foveros-technology-explained.html", "excerpt": "Intel's Foveros technology leverages wafer-level packaging capabilities to provide a first-of-its-kind 3D stacking solution.", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "top_image_url": "https://www.intel.com/etc.clientlibs/settings/wcm/designs/intel/us/en/images/resources/printlogo.png", "tags": {"chip-design": {"item_id": "3821305703", "tag": "chip-design"}, "interconnects": {"item_id": "3821305703", "tag": "interconnects"}, "semiconductors": {"item_id": "3821305703", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "126877842": {"item_id": "126877842", "resolved_id": "126877842", "given_url": "https://www.intel.com/content/www/us/en/processors/processor-numbers.html", "given_title": "Intel Processor Names, Numbers and Generation List", "favorite": "0", "status": "1", "time_added": "1612435103", "time_updated": "1613039250", "time_read": "1612438483", "time_favorited": "0", "sort_id": 429, "resolved_title": "Intel® Processor Names, Numbers and Generation List", "resolved_url": "https://www.intel.com/content/www/us/en/processors/processor-numbers.html", "excerpt": "To learn more about Intel® Core™ processor numbers, refer to the appropriate generation below. 10th and 11th Generation Intel® Core™ processors designed for laptops and 2 in 1s that are generally thin, light, and for everyday usage have two different naming conventions.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "270", "lang": "en", "top_image_url": "https://www.intel.com/etc.clientlibs/settings/wcm/designs/intel/us/en/images/resources/printlogo.png", "tags": {"cpus": {"item_id": "126877842", "tag": "cpus"}, "semiconductors": {"item_id": "126877842", "tag": "semiconductors"}}, "listen_duration_estimate": 105}, "2749835398": {"item_id": "2749835398", "resolved_id": "2749835398", "given_url": "https://www.jameswhanlon.com/new-chips-for-machine-intelligence.html", "given_title": "New chips for machine intelligence", "favorite": "0", "status": "1", "time_added": "1570446967", "time_updated": "1613039250", "time_read": "1570450160", "time_favorited": "0", "sort_id": 430, "resolved_title": "New chips for machine intelligence", "resolved_url": "https://www.jameswhanlon.com/new-chips-for-machine-intelligence.html", "excerpt": "This note summarises details of some of the new silicon chips for machine intelligence. Its aim is to distil the most important implementation and architectural details (at least that are currently available), to highlight the main differences between them.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1986", "lang": "en", "time_to_read": 9, "tags": {"semiconductors": {"item_id": "2749835398", "tag": "semiconductors"}}, "authors": {"118726061": {"item_id": "2749835398", "author_id": "118726061", "name": "James W. Hanlon", "url": ""}}, "image": {"item_id": "2749835398", "src": "https://www.jameswhanlon.com/thumbs/cerebras-wse_220x220.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "2749835398", "image_id": "1", "src": "https://www.jameswhanlon.com/thumbs/cerebras-wse_220x220.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "2749835398", "image_id": "2", "src": "https://www.jameswhanlon.com/thumbs/google-tpu3_220x220.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "2749835398", "image_id": "3", "src": "https://www.jameswhanlon.com/thumbs/google-tpu2_220x220.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "2749835398", "image_id": "4", "src": "https://www.jameswhanlon.com/thumbs/google-tpu1_220x220.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "5": {"item_id": "2749835398", "image_id": "5", "src": "https://www.jameswhanlon.com/thumbs/graphcore-ipu_220x220.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "6": {"item_id": "2749835398", "image_id": "6", "src": "https://www.jameswhanlon.com/thumbs/habana-gaudi_220x220.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "7": {"item_id": "2749835398", "image_id": "7", "src": "https://www.jameswhanlon.com/thumbs/huawei-ascend_220x220.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "8": {"item_id": "2749835398", "image_id": "8", "src": "https://www.jameswhanlon.com/thumbs/intel-nnpt_220x220.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "9": {"item_id": "2749835398", "image_id": "9", "src": "https://www.jameswhanlon.com/thumbs/nvidia-volta_220x220.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "10": {"item_id": "2749835398", "image_id": "10", "src": "https://www.jameswhanlon.com/thumbs/nvidia-turing_220x220.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 769}, "2999320319": {"item_id": "2999320319", "resolved_id": "2999320319", "given_url": "https://www.linkedin.com/pulse/digital-design-leading-zero-counter-using-recursion-verilog-jense/?trackingId=MUrdSG3mWVfrh3HGF5mOuQ%3D%3D", "given_title": "Digital Design of a Leading Zero Counter using Recursion in Verilog | Linke", "favorite": "0", "status": "1", "time_added": "1590713836", "time_updated": "1613039250", "time_read": "1591029781", "time_favorited": "0", "sort_id": 431, "resolved_title": "", "resolved_url": "https://www.linkedin.com/pulse/digital-design-leading-zero-counter-using-recursion-verilog-jense/?trackingId=MUrdSG3mWVfrh3HGF5mOuQ%3D%3D", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"semiconductors": {"item_id": "2999320319", "tag": "semiconductors"}}, "domain_metadata": {"name": "LinkedIn", "logo": "https://logo.clearbit.com/linkedin.com?size=800", "greyscale_logo": "https://logo.clearbit.com/linkedin.com?size=800&greyscale=true"}, "listen_duration_estimate": 0}, "2836504096": {"item_id": "2836504096", "resolved_id": "2836504096", "given_url": "https://www.linleygroup.com/newsletters/newsletter_detail.php?num=6104", "given_title": "The Linley Group - Tomahawk 4 Switch First to 25.6Tbps", "favorite": "0", "status": "1", "time_added": "1577588025", "time_updated": "1613039250", "time_read": "1577634357", "time_favorited": "0", "sort_id": 432, "resolved_title": "Tomahawk 4 Switch First to 25.6Tbps", "resolved_url": "https://www.linleygroup.com/newsletters/newsletter_detail.php?num=6104", "excerpt": "Doubling the performance of a leading data-center chip usually requires breaking some limit, and that’s what Broadcom did in developing its Tomahawk 4 switch. The new chip integrates an unprecedented 512 serdes, doubling the port density of its predecessor.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "331", "lang": "en", "tags": {"semiconductors": {"item_id": "2836504096", "tag": "semiconductors"}}, "image": {"item_id": "2836504096", "src": "https://www.linleygroup.com/uploads/spc22_300x246_std_website-banner_001.jpg", "width": "300", "height": "246"}, "images": {"1": {"item_id": "2836504096", "image_id": "1", "src": "https://www.linleygroup.com/uploads/spc22_300x246_std_website-banner_001.jpg", "width": "300", "height": "246", "credit": "", "caption": ""}, "2": {"item_id": "2836504096", "image_id": "2", "src": "https://www.linleygroup.com/uploads/csmf21-banner-other.png", "width": "300", "height": "246", "credit": "", "caption": ""}, "3": {"item_id": "2836504096", "image_id": "3", "src": "https://www.linleygroup.com/uploads/csms21-banner-other.png", "width": "300", "height": "246", "credit": "", "caption": ""}}, "listen_duration_estimate": 128}, "1720214872": {"item_id": "1720214872", "resolved_id": "1720214872", "given_url": "https://www.mckinsey.com/industries/semiconductors/our-insights/moneyball-for-engineers-what-the-semiconductor-industry-can-learn-from-sports", "given_title": "Moneyball for engineers: What the semiconductor industry can learn from spo", "favorite": "0", "status": "1", "time_added": "1656018824", "time_updated": "1656026025", "time_read": "1656026024", "time_favorited": "0", "sort_id": 433, "resolved_title": "Moneyball for engineers: What the semiconductor industry can learn from sports", "resolved_url": "https://www.mckinsey.com/industries/semiconductors/our-insights/moneyball-for-engineers-what-the-semiconductor-industry-can-learn-from-sports", "excerpt": "R&D leaders can boost productivity by using advanced analytics to create stronger, faster engineering teams. Semiconductor R&D budgets are growing by about 6 percent annually, and the drivers behind the soaring costs are easy to pinpoint.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2076", "lang": "en", "time_to_read": 9, "top_image_url": "https://www.mckinsey.com/~/media/mckinsey/industries/semiconductors/our%20insights/moneyball%20for%20engineers%20what%20the%20semiconductor%20industry%20can%20learn%20from%20sports/insights-mosc-moneyball-for-engineers-1536x1536-700_standard.jpg", "tags": {"prodmgmt": {"item_id": "1720214872", "tag": "prodmgmt"}, "risk": {"item_id": "1720214872", "tag": "risk"}, "semiconductors": {"item_id": "1720214872", "tag": "semiconductors"}}, "authors": {"23425919": {"item_id": "1720214872", "author_id": "23425919", "name": "Bill Wiseman", "url": ""}, "64560055": {"item_id": "1720214872", "author_id": "64560055", "name": "Eoin Leydon", "url": ""}, "85360568": {"item_id": "1720214872", "author_id": "85360568", "name": "Ernest Liu", "url": ""}}, "image": {"item_id": "1720214872", "src": "https://www.mckinsey.com/~/media/mckinsey/industries/semiconductors/our%20insights/moneyball%20for%20engineers%20what%20the%20semiconductor%20industry%20can%20learn%20from%20sports/png_insights_mosc_moneyball-for-engineers_ex1.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "1720214872", "image_id": "1", "src": "https://www.mckinsey.com/~/media/mckinsey/industries/semiconductors/our%20insights/moneyball%20for%20engineers%20what%20the%20semiconductor%20industry%20can%20learn%20from%20sports/png_insights_mosc_moneyball-for-engineers_ex1.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "1720214872", "image_id": "2", "src": "https://www.mckinsey.com/~/media/mckinsey/industries/semiconductors/our%20insights/moneyball%20for%20engineers%20what%20the%20semiconductor%20industry%20can%20learn%20from%20sports/png_insights_mosc_moneyball-for-engineers_ex2.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "McKinsey & Company", "logo": "https://logo.clearbit.com/mckinsey.com?size=800", "greyscale_logo": "https://logo.clearbit.com/mckinsey.com?size=800&greyscale=true"}, "listen_duration_estimate": 804}, "2424253082": {"item_id": "2424253082", "resolved_id": "2424253082", "given_url": "https://www.mckinsey.com/industries/semiconductors/our-insights/right-product-right-time-right-location-quantifying-the-semiconductor-supply-chain", "given_title": "Right product, right time, right location: Quantifying the semiconductor su", "favorite": "0", "status": "1", "time_added": "1545160766", "time_updated": "1613039250", "time_read": "1545364688", "time_favorited": "0", "sort_id": 434, "resolved_title": "Right product, right time, right location: Quantifying the semiconductor supply chain", "resolved_url": "https://www.mckinsey.com/industries/semiconductors/our-insights/right-product-right-time-right-location-quantifying-the-semiconductor-supply-chain", "excerpt": "Problems along the semiconductor supply chain are difficult to diagnose. A new metric can help companies pinpoint performance issues.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1870", "lang": "en", "time_to_read": 9, "top_image_url": "https://www.mckinsey.com/~/media/mckinsey/industries/semiconductors/our%20insights/right%20product%20right%20time%20right%20location%20quantifying%20the%20semiconductor%20supply%20chain/right%20product_1536x1536_200.jpg", "tags": {"semiconductors": {"item_id": "2424253082", "tag": "semiconductors"}, "supply-chain": {"item_id": "2424253082", "tag": "supply-chain"}}, "authors": {"46246908": {"item_id": "2424253082", "author_id": "46246908", "name": "Gaurav Batra", "url": ""}, "47745262": {"item_id": "2424253082", "author_id": "47745262", "name": "Nick Santhanam", "url": ""}, "149411980": {"item_id": "2424253082", "author_id": "149411980", "name": "Rutger Vrijen", "url": ""}, "152341571": {"item_id": "2424253082", "author_id": "152341571", "name": "Kristian Nolde", "url": ""}}, "image": {"item_id": "2424253082", "src": "https://www.mckinsey.com/~/media/mckinsey/industries/semiconductors/our%20insights/right%20product%20right%20time%20right%20location%20quantifying%20the%20semiconductor%20supply%20chain/png-right-product-semiconductor-ex1-inset.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "2424253082", "image_id": "1", "src": "https://www.mckinsey.com/~/media/mckinsey/industries/semiconductors/our%20insights/right%20product%20right%20time%20right%20location%20quantifying%20the%20semiconductor%20supply%20chain/png-right-product-semiconductor-ex1-inset.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "2424253082", "image_id": "2", "src": "https://www.mckinsey.com/~/media/mckinsey/industries/semiconductors/our%20insights/right%20product%20right%20time%20right%20location%20quantifying%20the%20semiconductor%20supply%20chain/png-right-product-semiconductor-ex2-expanded.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "2424253082", "image_id": "3", "src": "https://www.mckinsey.com/~/media/mckinsey/industries/semiconductors/our%20insights/right%20product%20right%20time%20right%20location%20quantifying%20the%20semiconductor%20supply%20chain/png-right-product-semiconductor-ex3.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "2424253082", "image_id": "4", "src": "https://www.mckinsey.com/~/media/mckinsey/industries/semiconductors/our%20insights/right%20product%20right%20time%20right%20location%20quantifying%20the%20semiconductor%20supply%20chain/png-right-product-semiconductor-ex4-expanded.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "5": {"item_id": "2424253082", "image_id": "5", "src": "https://www.mckinsey.com/~/media/mckinsey/industries/semiconductors/our%20insights/right%20product%20right%20time%20right%20location%20quantifying%20the%20semiconductor%20supply%20chain/png-right-product-semiconductor-ex5.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "McKinsey & Company", "logo": "https://logo.clearbit.com/mckinsey.com?size=800", "greyscale_logo": "https://logo.clearbit.com/mckinsey.com?size=800&greyscale=true"}, "listen_duration_estimate": 724}, "3149784332": {"item_id": "3149784332", "resolved_id": "3149784332", "given_url": "https://www.moritz.systems/blog/how-debuggers-work-getting-and-setting-x86-registers-part-1/", "given_title": "How Debuggers Work: Getting and Setting x86 Registers", "favorite": "0", "status": "1", "time_added": "1603469742", "time_updated": "1613039250", "time_read": "1604367438", "time_favorited": "0", "sort_id": 435, "resolved_title": "How Debuggers Work: Getting and Setting x86 Registers, Part 1", "resolved_url": "https://www.moritz.systems/blog/how-debuggers-work-getting-and-setting-x86-registers-part-1/", "excerpt": "In this article, I would like to shortly describe the methods used to dump and restore the different kinds of registers on 32-bit and 64-bit x86 CPUs.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "3301", "lang": "en", "time_to_read": 15, "tags": {"cpus": {"item_id": "3149784332", "tag": "cpus"}, "semiconductors": {"item_id": "3149784332", "tag": "semiconductors"}}, "authors": {"18228802": {"item_id": "3149784332", "author_id": "18228802", "name": "Michał Górny", "url": ""}}, "image": {"item_id": "3149784332", "src": "https://raw.githubusercontent.com/Moritz-Systems/moritz_staticDir/master/cpu-context-switch.svg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3149784332", "image_id": "1", "src": "https://raw.githubusercontent.com/Moritz-Systems/moritz_staticDir/master/cpu-context-switch.svg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 1278}, "3376288842": {"item_id": "3376288842", "resolved_id": "3376288842", "given_url": "https://www.nakedcapitalism.com/2021/07/how-intel-financialized-and-lost-leadership-in-semiconductor-fabrication.html", "given_title": "How Intel Financialized and Lost Leadership in Semiconductor Fabrication | ", "favorite": "0", "status": "1", "time_added": "1625857123", "time_updated": "1625881023", "time_read": "1625881022", "time_favorited": "0", "sort_id": 436, "resolved_title": "How Intel Financialized and Lost Leadership in Semiconductor Fabrication", "resolved_url": "https://www.nakedcapitalism.com/2021/07/how-intel-financialized-and-lost-leadership-in-semiconductor-fabrication.html", "excerpt": "Yves here. Get a cup of coffee. This is an extremely well documented account of how Intel chose pumping up its stock over defending a core business.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "3582", "lang": "en", "time_to_read": 16, "top_image_url": "https://www.nakedcapitalism.com/wp-content/uploads/2021/07/00-Intel-1-1024x219.png", "tags": {"finance": {"item_id": "3376288842", "tag": "finance"}, "semiconductors": {"item_id": "3376288842", "tag": "semiconductors"}}, "authors": {"56615401": {"item_id": "3376288842", "author_id": "56615401", "name": "Yves Smith", "url": "https://www.nakedcapitalism.com/author/yves-smith"}}, "image": {"item_id": "3376288842", "src": "https://www.nakedcapitalism.com/wp-content/uploads/2021/07/00-Intel-2-1024x612.png", "width": "625", "height": "374"}, "images": {"1": {"item_id": "3376288842", "image_id": "1", "src": "https://www.nakedcapitalism.com/wp-content/uploads/2021/07/00-Intel-2-1024x612.png", "width": "625", "height": "374", "credit": "", "caption": ""}}, "domain_metadata": {"name": "Yves Smith", "logo": "https://logo.clearbit.com/nakedcapitalism.com?size=800", "greyscale_logo": "https://logo.clearbit.com/nakedcapitalism.com?size=800&greyscale=true"}, "listen_duration_estimate": 1387}, "1590985594": {"item_id": "1590985594", "resolved_id": "1590985594", "given_url": "https://www.nextplatform.com/2017/02/02/memory-core-new-deep-learning-research-chip/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638671748", "time_read": "1638369874", "time_favorited": "0", "sort_id": 437, "resolved_title": "Memory at the Core of New Deep Learning Research Chip", "resolved_url": "https://www.nextplatform.com/2017/02/02/memory-core-new-deep-learning-research-chip/", "excerpt": "Over the last two years, there has been a push for novel architectures to feed the needs of machine learning and more specifically, deep neural networks.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "871", "lang": "en", "time_to_read": 4, "amp_url": "https://www.nextplatform.com/2017/02/02/memory-core-new-deep-learning-research-chip/amp/", "top_image_url": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2016/06/ab_53434447820.jpe", "tags": {"deep-learning": {"item_id": "1590985594", "tag": "deep-learning"}, "semiconductor-memory": {"item_id": "1590985594", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "1590985594", "tag": "semiconductors"}}, "authors": {"58691955": {"item_id": "1590985594", "author_id": "58691955", "name": "Nicole Hemsoth", "url": "https://www.nextplatform.com/author/nicole/"}}, "image": {"item_id": "1590985594", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2016/06/ab_53434447820.jpe", "width": "0", "height": "0"}, "images": {"1": {"item_id": "1590985594", "image_id": "1", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2016/06/ab_53434447820.jpe", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "1590985594", "image_id": "2", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2017/02/Neurostream1.png", "width": "516", "height": "716", "credit": "", "caption": ""}}, "listen_duration_estimate": 337}, "1652373239": {"item_id": "1652373239", "resolved_id": "1652373239", "given_url": "https://www.nextplatform.com/2017/03/14/3d-stacking-boost-gpu-machine-learning/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1639002104", "time_read": "1639002103", "time_favorited": "0", "sort_id": 438, "resolved_title": "3D Stacking Could Boost GPU Machine Learning", "resolved_url": "https://www.nextplatform.com/2017/03/14/3d-stacking-boost-gpu-machine-learning/", "excerpt": "Nvidia has staked its growth in the datacenter on machine learning.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "816", "lang": "en", "time_to_read": 4, "amp_url": "https://www.nextplatform.com/2017/03/14/3d-stacking-boost-gpu-machine-learning/amp/", "top_image_url": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2015/11/TeslaGPU2.jpg", "tags": {"deep-learning": {"item_id": "1652373239", "tag": "deep-learning"}, "gpus": {"item_id": "1652373239", "tag": "gpus"}, "interconnects": {"item_id": "1652373239", "tag": "interconnects"}, "semiconductor-memory": {"item_id": "1652373239", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "1652373239", "tag": "semiconductors"}}, "authors": {"63639129": {"item_id": "1652373239", "author_id": "63639129", "name": "Jeffrey Burt", "url": "https://www.nextplatform.com/author/jeffrey/"}}, "image": {"item_id": "1652373239", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2015/11/TeslaGPU2.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "1652373239", "image_id": "1", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2015/11/TeslaGPU2.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 316}, "1685729181": {"item_id": "1685729181", "resolved_id": "1685729181", "given_url": "https://www.nextplatform.com/2017/04/05/first-depth-look-googles-tpu-architecture/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638839085", "time_read": "1638839085", "time_favorited": "0", "sort_id": 439, "resolved_title": "First In-Depth Look at Google’s TPU Architecture", "resolved_url": "https://www.nextplatform.com/2017/04/05/first-depth-look-googles-tpu-architecture/", "excerpt": "Four years ago, Google started to see the real potential for deploying neural networks to support a large number of new services.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1532", "lang": "en", "time_to_read": 7, "amp_url": "https://www.nextplatform.com/2017/04/05/first-depth-look-googles-tpu-architecture/amp/", "top_image_url": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2017/04/Google_TPU_2.jpg", "tags": {"deep-learning": {"item_id": "1685729181", "tag": "deep-learning"}, "semiconductors": {"item_id": "1685729181", "tag": "semiconductors"}, "tpu": {"item_id": "1685729181", "tag": "tpu"}}, "authors": {"58691955": {"item_id": "1685729181", "author_id": "58691955", "name": "Nicole Hemsoth", "url": "https://www.nextplatform.com/author/nicole/"}}, "image": {"item_id": "1685729181", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2017/04/Jouppi1.jpg", "width": "501", "height": "377"}, "images": {"1": {"item_id": "1685729181", "image_id": "1", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2017/04/Jouppi1.jpg", "width": "501", "height": "377", "credit": "there is no looping", "caption": "This shows everything on a TPU except for the DDR3 memory that hangs outside, you’ll see the host interface on the left. Instructions are sent from that host in a queue"}, "2": {"item_id": "1685729181", "image_id": "2", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2017/04/JouppiTable2.jpg", "width": "1018", "height": "315", "credit": "", "caption": ""}, "3": {"item_id": "1685729181", "image_id": "3", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2017/04/JouppiTable4.png", "width": "300", "height": "117", "credit": "", "caption": ""}}, "listen_duration_estimate": 593}, "1754138891": {"item_id": "1754138891", "resolved_id": "1754138891", "given_url": "https://www.nextplatform.com/2017/05/22/hood-googles-tpu2-machine-learning-clusters/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1639221794", "time_read": "1639221794", "time_favorited": "0", "sort_id": 440, "resolved_title": "Under The Hood Of Google’s TPU2 Machine Learning Clusters", "resolved_url": "https://www.nextplatform.com/2017/05/22/hood-googles-tpu2-machine-learning-clusters/", "excerpt": "As we previously reported, Google unveiled its second-generation TensorFlow Processing Unit (TPU2) at Google I/O last week.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2884", "lang": "en", "time_to_read": 13, "amp_url": "https://www.nextplatform.com/2017/05/22/hood-googles-tpu2-machine-learning-clusters/amp/", "top_image_url": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2017/05/tpu2.jpg", "tags": {"deep-learning": {"item_id": "1754138891", "tag": "deep-learning"}, "semiconductors": {"item_id": "1754138891", "tag": "semiconductors"}, "tpu": {"item_id": "1754138891", "tag": "tpu"}}, "authors": {"80709507": {"item_id": "1754138891", "author_id": "80709507", "name": "Timothy Prickett Morgan", "url": "https://www.nextplatform.com/author/tpmn/"}}, "image": {"item_id": "1754138891", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2017/05/tpu2-870x438.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "1754138891", "image_id": "1", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2017/05/tpu2-870x438.jpg", "width": "0", "height": "0", "credit": "", "caption": "Google’s first-generation TPU card: A, Without heat sink and B, with heat sink"}, "2": {"item_id": "1754138891", "image_id": "2", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2017/05/image002.jpg", "width": "624", "height": "239", "credit": "blue", "caption": "Google’s TPU2 stamp: A is a CPU rack, B is a TPU2 rack, C is a TPU2 rack, and D is a CPU rack; the solid box"}, "3": {"item_id": "1754138891", "image_id": "3", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2017/05/image003.jpg", "width": "624", "height": "414", "credit": "", "caption": "Three Google TPU2 stamps"}, "4": {"item_id": "1754138891", "image_id": "4", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2017/05/image004.jpg", "width": "624", "height": "275", "credit": "OPA", "caption": "Top view of TPU2 board: A is four TPU2 chips with heat sinks; B is two BlueLink 25GB/s cables per TPU2; C is two Omni-Path Architecture"}, "5": {"item_id": "1754138891", "image_id": "5", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2017/05/image005.jpg", "width": "624", "height": "322", "credit": "", "caption": "TPU2 front panel connections"}, "6": {"item_id": "1754138891", "image_id": "6", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2017/05/image006.jpg", "width": "623", "height": "477", "credit": "", "caption": "Comparing the two CPU racks with rack D flipped"}, "7": {"item_id": "1754138891", "image_id": "7", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2017/05/image007.jpg", "width": "623", "height": "486", "credit": "", "caption": "Comparing the two TPU2 racks with rack C flipped"}, "8": {"item_id": "1754138891", "image_id": "8", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2017/05/image009.jpg", "width": "623", "height": "407", "credit": "", "caption": "Heat sinks on parade: A is quad TPU2 motherboard side view, B is dual IBM Power9 “Zaius” motherboard, C is dual IBM Power8 “Minsky” motherboard, D is Dual Intel Xeon Facebook “Yosemite” motherboard, and E is Nvidia P100 SMX2 module with heat sink and Facebook “Big Basin” motherboard"}}, "listen_duration_estimate": 1116}, "2380143782": {"item_id": "2380143782", "resolved_id": "2380143782", "given_url": "https://www.nextplatform.com/2018/11/07/arm-is-the-nnsas-new-secret-weapon/", "given_title": "https://www.nextplatform.com/2018/11/07/arm-is-the-nnsas-new-secret-weapon/", "favorite": "0", "status": "1", "time_added": "1548626170", "time_updated": "1673902033", "time_read": "1548812931", "time_favorited": "0", "sort_id": 441, "resolved_title": "ARM is the NNSA’s New Secret Weapon", "resolved_url": "https://www.nextplatform.com/2018/11/07/arm-is-the-nnsas-new-secret-weapon/", "excerpt": "It might have been difficult to see this happening a mere few years ago, but the National Nuclear Security Administration and one of its key supercomputing sites are looking past Intel to Arm-based supercomputers in hopes of reaching efficiency and memory bandwidth targets needed for nuclear stockpi", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "885", "lang": "en", "time_to_read": 4, "amp_url": "https://www.nextplatform.com/2018/11/07/arm-is-the-nnsas-new-secret-weapon/amp/", "top_image_url": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2018/11/LANL_distance.png", "tags": {"cpus": {"item_id": "2380143782", "tag": "cpus"}, "semiconductors": {"item_id": "2380143782", "tag": "semiconductors"}}, "authors": {"58691955": {"item_id": "2380143782", "author_id": "58691955", "name": "Nicole Hemsoth", "url": "https://www.nextplatform.com/author/nicole/"}}, "listen_duration_estimate": 343}, "2519343617": {"item_id": "2519343617", "resolved_id": "2519343617", "given_url": "https://www.nextplatform.com/2019/03/11/startup-sheds-some-light-on-optical-processing/", "given_title": "Startup Sheds Some Light On Optical Processing", "favorite": "0", "status": "1", "time_added": "1552396073", "time_updated": "1613039250", "time_read": "1552575366", "time_favorited": "0", "sort_id": 442, "resolved_title": "Startup Sheds Some Light On Optical Processing", "resolved_url": "https://www.nextplatform.com/2019/03/11/startup-sheds-some-light-on-optical-processing/", "excerpt": "Optalysys, a startup based in the United Kingdom, has introduced an entry-level optical coprocessor, the first such system of its kind on the market.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "864", "lang": "en", "time_to_read": 4, "amp_url": "https://www.nextplatform.com/2019/03/11/startup-sheds-some-light-on-optical-processing/amp/", "top_image_url": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2019/01/ab_photonics_connections_light.jpg", "tags": {"optics-photonics": {"item_id": "2519343617", "tag": "optics-photonics"}, "semiconductors": {"item_id": "2519343617", "tag": "semiconductors"}}, "authors": {"102816036": {"item_id": "2519343617", "author_id": "102816036", "name": "Michael Feldman", "url": "https://www.nextplatform.com/author/michael/"}}, "image": {"item_id": "2519343617", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2019/01/ab_photonics_connections_light-1030x438.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "2519343617", "image_id": "1", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2019/01/ab_photonics_connections_light-1030x438.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "2519343617", "image_id": "2", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2019/03/Optalysys-FTX2000.png", "width": "600", "height": "440", "credit": "", "caption": ""}}, "listen_duration_estimate": 334}, "2999315552": {"item_id": "2999315552", "resolved_id": "2999315552", "given_url": "https://www.nextplatform.com/2020/05/28/diving-deep-into-the-nvidia-ampere-gpu-architecture/", "given_title": "Diving Deep Into The Nvidia Ampere GPU Architecture", "favorite": "0", "status": "1", "time_added": "1590744396", "time_updated": "1638708872", "time_read": "1591029781", "time_favorited": "0", "sort_id": 443, "resolved_title": "Diving Deep Into The Nvidia Ampere GPU Architecture", "resolved_url": "https://www.nextplatform.com/2020/05/28/diving-deep-into-the-nvidia-ampere-gpu-architecture/", "excerpt": "When you have 54.2 billion transistors to play with, you can pack a lot of different functionality into a computing device, and this is precisely what Nvidia has done with vigor and enthusiasm with the new “Ampere” GA100 GPU aimed at acceleration in the datacenter.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2867", "lang": "en", "time_to_read": 13, "amp_url": "https://www.nextplatform.com/2020/05/28/diving-deep-into-the-nvidia-ampere-gpu-architecture/amp/", "top_image_url": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2020/05/nvidia-ampere-logo.jpg", "tags": {"gpus": {"item_id": "2999315552", "tag": "gpus"}, "semiconductors": {"item_id": "2999315552", "tag": "semiconductors"}}, "authors": {"80709507": {"item_id": "2999315552", "author_id": "80709507", "name": "Timothy Prickett Morgan", "url": "https://www.nextplatform.com/author/tpmn/"}}, "image": {"item_id": "2999315552", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2020/05/nvidia-ampere-logo-1030x438.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "2999315552", "image_id": "1", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2020/05/nvidia-ampere-logo-1030x438.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "2999315552", "image_id": "2", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2020/05/nvidia-ampere-sp-sm-block-diagram.jpg", "width": "650", "height": "754", "credit": "", "caption": ""}, "3": {"item_id": "2999315552", "image_id": "3", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2020/05/nvidia-volta-sp-sm-block-diagram.jpg", "width": "650", "height": "867", "credit": "", "caption": ""}, "4": {"item_id": "2999315552", "image_id": "4", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2020/05/nvidia-ampere-sparse-matrix.jpg", "width": "727", "height": "405", "credit": "", "caption": ""}, "5": {"item_id": "2999315552", "image_id": "5", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2020/05/nvidia-ampere-ga100-block-diagram.jpg", "width": "2514", "height": "1264", "credit": "", "caption": ""}, "6": {"item_id": "2999315552", "image_id": "6", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2020/05/nvidia-pascal-volta-ampere-comparison-table.jpg", "width": "1029", "height": "720", "credit": "", "caption": ""}, "7": {"item_id": "2999315552", "image_id": "7", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2020/05/nvidia-ampere-compute-capability-table.jpg", "width": "711", "height": "510", "credit": "", "caption": ""}}, "listen_duration_estimate": 1110}, "3143200457": {"item_id": "3143200457", "resolved_id": "3143200457", "given_url": "https://www.nextplatform.com/2020/10/15/intel-networking-not-just-a-bag-of-parts/", "given_title": "Intel Networking: Not Just A Bag Of Parts", "favorite": "0", "status": "1", "time_added": "1602846195", "time_updated": "1613039250", "time_read": "1602871586", "time_favorited": "0", "sort_id": 444, "resolved_title": "Intel Networking: Not Just A Bag Of Parts", "resolved_url": "https://www.nextplatform.com/2020/10/15/intel-networking-not-just-a-bag-of-parts/", "excerpt": "What is the hardest job at Intel, excepting whoever is in charge of the development of chip etching processes and the foundries that implement it? We think it is running its disparate networking business.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2540", "lang": "en", "time_to_read": 12, "amp_url": "https://www.nextplatform.com/2020/10/15/intel-networking-not-just-a-bag-of-parts/amp/", "top_image_url": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2020/03/intel-co-packaged-silicon-photonics-logo.jpg", "tags": {"datacenters": {"item_id": "3143200457", "tag": "datacenters"}, "semiconductors": {"item_id": "3143200457", "tag": "semiconductors"}}, "authors": {"80709507": {"item_id": "3143200457", "author_id": "80709507", "name": "Timothy Prickett Morgan", "url": "https://www.nextplatform.com/author/tpmn/"}}, "image": {"item_id": "3143200457", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2020/03/intel-co-packaged-silicon-photonics-logo-1030x438.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3143200457", "image_id": "1", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2020/03/intel-co-packaged-silicon-photonics-logo-1030x438.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3143200457", "image_id": "2", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2020/10/intel-hong-hou-connectivity-divisions.jpg", "width": "1064", "height": "493", "credit": "", "caption": ""}, "3": {"item_id": "3143200457", "image_id": "3", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2020/10/intel-hong-hou-connectivity-software-stack.jpg", "width": "1008", "height": "461", "credit": "", "caption": ""}, "4": {"item_id": "3143200457", "image_id": "4", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2020/10/intel-hong-hou-connectivity-integration.jpg", "width": "1201", "height": "461", "credit": "", "caption": ""}, "5": {"item_id": "3143200457", "image_id": "5", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2020/10/intel-hong-hou-connectivity-silicon-photonics.jpg", "width": "995", "height": "455", "credit": "", "caption": ""}, "6": {"item_id": "3143200457", "image_id": "6", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2020/10/intel-hong-hou-connectivity-smartnics.jpg", "width": "947", "height": "393", "credit": "", "caption": ""}, "7": {"item_id": "3143200457", "image_id": "7", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2020/10/intel-hong-hou-connectivity-fpga-continuum.jpg", "width": "1127", "height": "414", "credit": "", "caption": ""}, "8": {"item_id": "3143200457", "image_id": "8", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2020/10/intel-hong-hou-connectivity-smartnic-c5020x-features.jpg", "width": "1009", "height": "428", "credit": "", "caption": ""}, "9": {"item_id": "3143200457", "image_id": "9", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2020/10/intel-hong-hou-connectivity-smartnic-c5020x-block-diagram.jpg", "width": "1131", "height": "572", "credit": "", "caption": ""}, "10": {"item_id": "3143200457", "image_id": "10", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2020/10/intel-hong-hou-connectivity-smartnic-n5010-features.jpg", "width": "1013", "height": "422", "credit": "", "caption": ""}, "11": {"item_id": "3143200457", "image_id": "11", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2020/10/intel-hong-hou-connectivity-smartnic-n5010-block-diagram.jpg", "width": "1131", "height": "591", "credit": "", "caption": ""}}, "listen_duration_estimate": 983}, "3169523884": {"item_id": "3169523884", "resolved_id": "3169523884", "given_url": "https://www.nextplatform.com/2020/11/10/176-steps-closer-to-the-mythical-all-flash-datacenter/", "given_title": "176 Steps Closer To The Mythical All-Flash Datacenter", "favorite": "0", "status": "1", "time_added": "1605055363", "time_updated": "1613039250", "time_read": "1605058055", "time_favorited": "0", "sort_id": 445, "resolved_title": "176 Steps Closer To The Mythical All-Flash Datacenter", "resolved_url": "https://www.nextplatform.com/2020/11/10/176-steps-closer-to-the-mythical-all-flash-datacenter/", "excerpt": "We have nothing against disk drives. Seriously.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1203", "lang": "en", "time_to_read": 5, "amp_url": "https://www.nextplatform.com/2020/11/10/176-steps-closer-to-the-mythical-all-flash-datacenter/amp/", "top_image_url": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2020/11/micron-5300-ssd.jpg", "tags": {"semiconductors": {"item_id": "3169523884", "tag": "semiconductors"}}, "authors": {"80709507": {"item_id": "3169523884", "author_id": "80709507", "name": "Timothy Prickett Morgan", "url": "https://www.nextplatform.com/author/tpmn/"}}, "image": {"item_id": "3169523884", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2020/11/micron-5300-ssd.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3169523884", "image_id": "1", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2020/11/micron-5300-ssd.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3169523884", "image_id": "2", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2020/11/micron-nand-trends.jpg", "width": "1094", "height": "463", "credit": "", "caption": ""}, "3": {"item_id": "3169523884", "image_id": "3", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2020/11/micron-nand-roadmap.jpg", "width": "1060", "height": "358", "credit": "", "caption": ""}, "4": {"item_id": "3169523884", "image_id": "4", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2020/11/micron-nand-176l-skyscraper.jpg", "width": "369", "height": "808", "credit": "", "caption": ""}}, "listen_duration_estimate": 466}, "3258579030": {"item_id": "3258579030", "resolved_id": "3258579030", "given_url": "https://www.nextplatform.com/2021/02/16/what-chip-startups-can-learn-from-googles-tpu-design-team/", "given_title": "What Chip Startups Can Learn from Google’s TPU Design Team", "favorite": "0", "status": "1", "time_added": "1613502249", "time_updated": "1613562458", "time_read": "1613562458", "time_favorited": "0", "sort_id": 446, "resolved_title": "What Chip Startups Can Learn from Google’s TPU Design Team", "resolved_url": "https://www.nextplatform.com/2021/02/16/what-chip-startups-can-learn-from-googles-tpu-design-team/", "excerpt": "The inception of Google’s effort to build its own AI chips is quite well known by now but in the interests of review, we’ll note that as early 2013 the company envisioned machine learning could consume the majority of its compute time.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "928", "lang": "en", "time_to_read": 4, "amp_url": "https://www.nextplatform.com/2021/02/16/what-chip-startups-can-learn-from-googles-tpu-design-team/amp/", "top_image_url": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2021/02/TPU_featured_image.png", "tags": {"semiconductors": {"item_id": "3258579030", "tag": "semiconductors"}, "startups": {"item_id": "3258579030", "tag": "startups"}, "tpu": {"item_id": "3258579030", "tag": "tpu"}}, "authors": {"58691955": {"item_id": "3258579030", "author_id": "58691955", "name": "Nicole Hemsoth", "url": "https://www.nextplatform.com/author/nicole/"}}, "image": {"item_id": "3258579030", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2021/02/TPU_featured_image.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3258579030", "image_id": "1", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2021/02/TPU_featured_image.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 359}, "3275557645": {"item_id": "3275557645", "resolved_id": "3275557645", "given_url": "https://www.nextplatform.com/2021/03/08/ladies-and-gentlemen-start-your-compute-engines/", "given_title": "Ladies And Gentlemen, Start Your Compute Engines", "favorite": "0", "status": "1", "time_added": "1615239119", "time_updated": "1621357613", "time_read": "1615241517", "time_favorited": "0", "sort_id": 447, "resolved_title": "Ladies And Gentlemen, Start Your Compute Engines", "resolved_url": "https://www.nextplatform.com/2021/03/08/ladies-and-gentlemen-start-your-compute-engines/", "excerpt": "We have a bad case of the silicon shakes and a worsening deficiency in iron here at The Next Platform, but the good news is that new CPU processors from AMD and Intel are imminent, and more processors are expected later this year from IBM and Ampere Computing, too. There will be others.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1767", "lang": "en", "time_to_read": 8, "amp_url": "https://www.nextplatform.com/2021/03/08/ladies-and-gentlemen-start-your-compute-engines/amp/", "top_image_url": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2018/11/amd-epyc-rome-die-shot.jpg", "tags": {"semiconductors": {"item_id": "3275557645", "tag": "semiconductors"}}, "authors": {"80709507": {"item_id": "3275557645", "author_id": "80709507", "name": "Timothy Prickett Morgan", "url": "https://www.nextplatform.com/author/tpmn/"}}, "image": {"item_id": "3275557645", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2018/11/amd-epyc-rome-die-shot-1030x438.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3275557645", "image_id": "1", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2018/11/amd-epyc-rome-die-shot-1030x438.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3275557645", "image_id": "2", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2021/03/intel-damkroger-sc20-ice-lake-reveal.jpg", "width": "1095", "height": "560", "credit": "", "caption": ""}}, "listen_duration_estimate": 684}, "3283406775": {"item_id": "3283406775", "resolved_id": "3283406775", "given_url": "https://www.nextplatform.com/2021/03/17/can-graviton-win-a-three-way-compute-race-at-aws/", "given_title": "Can Graviton Win A Three-Way Compute Race At AWS?", "favorite": "0", "status": "1", "time_added": "1616029163", "time_updated": "1616072785", "time_read": "1616072786", "time_favorited": "0", "sort_id": 448, "resolved_title": "Can Graviton Win A Three-Way Compute Race At AWS?", "resolved_url": "https://www.nextplatform.com/2021/03/17/can-graviton-win-a-three-way-compute-race-at-aws/", "excerpt": "One of the main tenets of the hyperscalers and cloud builders is that they buy what they can and they only build what they must.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2344", "lang": "en", "time_to_read": 11, "amp_url": "https://www.nextplatform.com/2021/03/17/can-graviton-win-a-three-way-compute-race-at-aws/amp/", "top_image_url": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2019/02/arm-neoverse-n1-64-core-block.jpg", "tags": {"gpus": {"item_id": "3283406775", "tag": "gpus"}, "semiconductors": {"item_id": "3283406775", "tag": "semiconductors"}}, "authors": {"80709507": {"item_id": "3283406775", "author_id": "80709507", "name": "Timothy Prickett Morgan", "url": "https://www.nextplatform.com/author/tpmn/"}}, "image": {"item_id": "3283406775", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2019/02/arm-neoverse-n1-64-core-block.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3283406775", "image_id": "1", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2019/02/arm-neoverse-n1-64-core-block.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3283406775", "image_id": "2", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2021/03/aws-graviton2-versus-xeon-e7.jpg", "width": "809", "height": "469", "credit": "", "caption": ""}, "3": {"item_id": "3283406775", "image_id": "3", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2021/03/aws-graviton2-versus-xeon-sp-8000-platinum.jpg", "width": "809", "height": "858", "credit": "", "caption": ""}}, "listen_duration_estimate": 907}, "3290521459": {"item_id": "3290521459", "resolved_id": "3290521459", "given_url": "https://www.nextplatform.com/2021/03/26/deep-dive-into-amds-milan-epyc-7003-architecture/", "given_title": "Deep Dive Into AMD’s “Milan” Epyc 7003 Architecture", "favorite": "0", "status": "1", "time_added": "1616752373", "time_updated": "1616757444", "time_read": "1616757444", "time_favorited": "0", "sort_id": 449, "resolved_title": "Deep Dive Into AMD’s “Milan” Epyc 7003 Architecture", "resolved_url": "https://www.nextplatform.com/2021/03/26/deep-dive-into-amds-milan-epyc-7003-architecture/", "excerpt": "The “Milan” Epyc 7003 processors, the third generation of AMD’s revitalized server CPUs, is now in the field, and we await the entry of the “Ice Lake” Xeon SPs from Intel for the next jousting match in the datacenter to begin.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2195", "lang": "en", "time_to_read": 10, "amp_url": "https://www.nextplatform.com/2021/03/26/deep-dive-into-amds-milan-epyc-7003-architecture/amp/", "top_image_url": "https://www.nextplatform.com/wp-content/uploads/2021/03/amd-milan-epyc-logo-2.jpg", "tags": {"cpus": {"item_id": "3290521459", "tag": "cpus"}, "semiconductors": {"item_id": "3290521459", "tag": "semiconductors"}}, "authors": {"80709507": {"item_id": "3290521459", "author_id": "80709507", "name": "Timothy Prickett Morgan", "url": "https://www.nextplatform.com/author/tpmn/"}}, "image": {"item_id": "3290521459", "src": "https://www.nextplatform.com/wp-content/uploads/2021/03/amd-milan-epyc-logo-2-1030x438.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3290521459", "image_id": "1", "src": "https://www.nextplatform.com/wp-content/uploads/2021/03/amd-milan-epyc-logo-2-1030x438.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3290521459", "image_id": "2", "src": "http://www.nextplatform.com/wp-content/uploads/2021/03/amd-milan-epyc-ipc-versus-intel-xeon-sp.jpg", "width": "1025", "height": "419", "credit": "", "caption": ""}, "3": {"item_id": "3290521459", "image_id": "3", "src": "http://www.nextplatform.com/wp-content/uploads/2021/03/amd-milan-epyc-zen2-versus-zen3.jpg", "width": "1076", "height": "435", "credit": "", "caption": ""}, "4": {"item_id": "3290521459", "image_id": "4", "src": "http://www.nextplatform.com/wp-content/uploads/2021/03/amd-milan-epyc-front-end.jpg", "width": "1068", "height": "528", "credit": "", "caption": ""}, "5": {"item_id": "3290521459", "image_id": "5", "src": "http://www.nextplatform.com/wp-content/uploads/2021/03/amd-milan-epyc-fetch-decode.jpg", "width": "1025", "height": "533", "credit": "", "caption": ""}, "6": {"item_id": "3290521459", "image_id": "6", "src": "http://www.nextplatform.com/wp-content/uploads/2021/03/amd-milan-epyc-execution-engine.jpg", "width": "1025", "height": "533", "credit": "", "caption": ""}, "7": {"item_id": "3290521459", "image_id": "7", "src": "http://www.nextplatform.com/wp-content/uploads/2021/03/amd-milan-epyc-int-execution.jpg", "width": "1048", "height": "533", "credit": "", "caption": ""}, "8": {"item_id": "3290521459", "image_id": "8", "src": "http://www.nextplatform.com/wp-content/uploads/2021/03/amd-milan-epyc-fp-execution.jpg", "width": "1048", "height": "533", "credit": "", "caption": ""}, "9": {"item_id": "3290521459", "image_id": "9", "src": "http://www.nextplatform.com/wp-content/uploads/2021/03/amd-milan-epyc-load-store.jpg", "width": "1048", "height": "533", "credit": "", "caption": ""}, "10": {"item_id": "3290521459", "image_id": "10", "src": "http://www.nextplatform.com/wp-content/uploads/2021/03/amd-milan-epyc-isa-enhancements.jpg", "width": "989", "height": "346", "credit": "", "caption": ""}}, "listen_duration_estimate": 850}, "3365044321": {"item_id": "3365044321", "resolved_id": "3365044321", "given_url": "https://www.nextplatform.com/2021/06/24/what-happens-when-multiplication-no-longer-defines-ai-accelerators/", "given_title": "What Happens When Multipliers No Longer Define AI Accelerators?", "favorite": "0", "status": "1", "time_added": "1624556210", "time_updated": "1671277463", "time_read": "1624557305", "time_favorited": "0", "sort_id": 450, "resolved_title": "What Happens When Multipliers No Longer Define AI Accelerators?", "resolved_url": "https://www.nextplatform.com/2021/06/24/what-happens-when-multiplication-no-longer-defines-ai-accelerators/", "excerpt": "Current custom AI hardware devices are built around super-efficient, high performance matrix multiplication. This category of accelerators includes the host of AI chip startups and defines what more mainstream accelerators like GPUs bring to the table.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "883", "lang": "en", "time_to_read": 4, "amp_url": "https://www.nextplatform.com/2021/06/24/what-happens-when-multiplication-no-longer-defines-ai-accelerators/amp/", "top_image_url": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2020/02/ab_quantum_general.jpg", "tags": {"deep-learning": {"item_id": "3365044321", "tag": "deep-learning"}, "gpus": {"item_id": "3365044321", "tag": "gpus"}, "linear-algebra": {"item_id": "3365044321", "tag": "linear-algebra"}, "semiconductors": {"item_id": "3365044321", "tag": "semiconductors"}}, "authors": {"58691955": {"item_id": "3365044321", "author_id": "58691955", "name": "Nicole Hemsoth", "url": "https://www.nextplatform.com/author/nicole/"}}, "image": {"item_id": "3365044321", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2020/02/ab_quantum_general-1030x438.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3365044321", "image_id": "1", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2020/02/ab_quantum_general-1030x438.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 342}, "3365845245": {"item_id": "3365845245", "resolved_id": "3365845245", "given_url": "https://www.nextplatform.com/2021/06/25/a-look-at-baidus-industrial-scale-gpu-training-architecture/", "given_title": "A Look at Baidu’s Industrial-Scale GPU Training Architecture", "favorite": "0", "status": "1", "time_added": "1624669850", "time_updated": "1638708525", "time_read": "1624723186", "time_favorited": "0", "sort_id": 451, "resolved_title": "A Look at Baidu’s Industrial-Scale GPU Training Architecture", "resolved_url": "https://www.nextplatform.com/2021/06/25/a-look-at-baidus-industrial-scale-gpu-training-architecture/", "excerpt": "Like its U.S. counterpart, Google, Baidu has made significant investments to build robust, large-scale systems to support global advertising programs. As one might imagine, AL/ML has been playing a central role in how these systems are built.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "809", "lang": "en", "time_to_read": 4, "amp_url": "https://www.nextplatform.com/2021/06/25/a-look-at-baidus-industrial-scale-gpu-training-architecture/amp/", "top_image_url": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2018/04/baidu_front.jpg", "tags": {"deep-learning": {"item_id": "3365845245", "tag": "deep-learning"}, "gpus": {"item_id": "3365845245", "tag": "gpus"}, "semiconductors": {"item_id": "3365845245", "tag": "semiconductors"}}, "authors": {"58691955": {"item_id": "3365845245", "author_id": "58691955", "name": "Nicole Hemsoth", "url": "https://www.nextplatform.com/author/nicole/"}}, "image": {"item_id": "3365845245", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2018/04/baidu_front.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3365845245", "image_id": "1", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2018/04/baidu_front.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3365845245", "image_id": "2", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2021/06/Baidu1.png", "width": "1033", "height": "380", "credit": "", "caption": ""}, "3": {"item_id": "3365845245", "image_id": "3", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2021/06/Baidu2.png", "width": "869", "height": "427", "credit": "", "caption": ""}}, "listen_duration_estimate": 313}, "3379918206": {"item_id": "3379918206", "resolved_id": "3379918206", "given_url": "https://www.nextplatform.com/2021/07/12/gutting-decades-of-architecture-to-build-a-new-kind-of-processor/", "given_title": "Gutting Decades Of Architecture To Build A New Kind Of Processor", "favorite": "0", "status": "1", "time_added": "1626130906", "time_updated": "1626139922", "time_read": "1626139922", "time_favorited": "0", "sort_id": 452, "resolved_title": "Gutting Decades Of Architecture To Build A New Kind Of Processor", "resolved_url": "https://www.nextplatform.com/2021/07/12/gutting-decades-of-architecture-to-build-a-new-kind-of-processor/", "excerpt": "There are some features in any architecture that are essential, foundational, and non-negotiable. Right up to the moment that some clever architect shows us that this is not so.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "3543", "lang": "en", "time_to_read": 16, "amp_url": "https://www.nextplatform.com/2021/07/12/gutting-decades-of-architecture-to-build-a-new-kind-of-processor/amp/", "top_image_url": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2021/02/semiconductor_chip_djfks9.jpg", "tags": {"cpus": {"item_id": "3379918206", "tag": "cpus"}, "semiconductors": {"item_id": "3379918206", "tag": "semiconductors"}, "startups": {"item_id": "3379918206", "tag": "startups"}}, "authors": {"80709507": {"item_id": "3379918206", "author_id": "80709507", "name": "Timothy Prickett Morgan", "url": "https://www.nextplatform.com/author/tpmn/"}}, "image": {"item_id": "3379918206", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2021/02/semiconductor_chip_djfks9-1030x438.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3379918206", "image_id": "1", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2021/02/semiconductor_chip_djfks9-1030x438.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3379918206", "image_id": "2", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2021/07/ascenium-aptos-block-diagram.jpg", "width": "875", "height": "409", "credit": "", "caption": ""}, "3": {"item_id": "3379918206", "image_id": "3", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2021/07/ascenium-aptos-compiler.jpg", "width": "1055", "height": "518", "credit": "", "caption": ""}}, "listen_duration_estimate": 1371}, "3498400168": {"item_id": "3498400168", "resolved_id": "3498400168", "given_url": "https://www.nextplatform.com/2021/12/06/stacking-up-amd-mi200-versus-nvidia-a100-compute-engines/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638834111", "time_updated": "1638835731", "time_read": "1638835730", "time_favorited": "0", "sort_id": 453, "resolved_title": "Stacking Up AMD MI200 Versus Nvidia A100 Compute Engines", "resolved_url": "https://www.nextplatform.com/2021/12/06/stacking-up-amd-mi200-versus-nvidia-a100-compute-engines/", "excerpt": "The modern GPU compute engine is a microcosm of the high performance computing datacenter at large.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2038", "lang": "en", "time_to_read": 9, "amp_url": "https://www.nextplatform.com/2021/12/06/stacking-up-amd-mi200-versus-nvidia-a100-compute-engines/amp/", "top_image_url": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2021/11/amd-mi200-aldebaran-package.jpg", "tags": {"gpus": {"item_id": "3498400168", "tag": "gpus"}, "semiconductors": {"item_id": "3498400168", "tag": "semiconductors"}}, "authors": {"80709507": {"item_id": "3498400168", "author_id": "80709507", "name": "Timothy Prickett Morgan", "url": "https://www.nextplatform.com/author/tpmn/"}}, "image": {"item_id": "3498400168", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2021/11/amd-mi200-aldebaran-package-549x438.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3498400168", "image_id": "1", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2021/11/amd-mi200-aldebaran-package-549x438.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3498400168", "image_id": "2", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2021/12/amd-mi200-gpu-performance-over-time.jpg", "width": "1001", "height": "414", "credit": "", "caption": ""}, "3": {"item_id": "3498400168", "image_id": "3", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2021/12/amd-mi200-versus-nvidia-a100-perf-table.jpg", "width": "621", "height": "357", "credit": "", "caption": ""}, "4": {"item_id": "3498400168", "image_id": "4", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2021/12/amd-mi200-versus-nvidia-a100-tnp-table.jpg", "width": "845", "height": "496", "credit": "", "caption": ""}, "5": {"item_id": "3498400168", "image_id": "5", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2021/12/amd-mi200-versus-nvidia-a100-hpc-app-perf-table.jpg", "width": "1040", "height": "410", "credit": "", "caption": ""}, "6": {"item_id": "3498400168", "image_id": "6", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2021/12/amd-mi200-versus-nvidia-a100-tnp-cost-table.jpg", "width": "843", "height": "236", "credit": "", "caption": ""}}, "listen_duration_estimate": 789}, "3522127192": {"item_id": "3522127192", "resolved_id": "3522127192", "given_url": "https://www.nextplatform.com/2022/01/06/nvidia-research-plots-a-course-to-multiple-multichip-gpu-engines/", "given_title": "Nvidia Research Plots A Course To Multiple Multichip GPU Engines", "favorite": "0", "status": "1", "time_added": "1641501876", "time_updated": "1641505799", "time_read": "1641505799", "time_favorited": "0", "sort_id": 454, "resolved_title": "Nvidia Research Plots A Course To Multiple Multichip GPU Engines", "resolved_url": "https://www.nextplatform.com/2022/01/06/nvidia-research-plots-a-course-to-multiple-multichip-gpu-engines/", "excerpt": "There are two types of packaging that represent the future of computing, and both will have validity in certain domains: Wafer scale integration and multichip module packaging.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2954", "lang": "en", "time_to_read": 13, "amp_url": "https://www.nextplatform.com/2022/01/06/nvidia-research-plots-a-course-to-multiple-multichip-gpu-engines/amp/", "top_image_url": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2020/12/nvidia-dpu-logo.jpg", "tags": {"gpus": {"item_id": "3522127192", "tag": "gpus"}, "semiconductors": {"item_id": "3522127192", "tag": "semiconductors"}}, "authors": {"80709507": {"item_id": "3522127192", "author_id": "80709507", "name": "Timothy Prickett Morgan", "url": "https://www.nextplatform.com/author/tpmn/"}}, "image": {"item_id": "3522127192", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2020/12/nvidia-dpu-logo-714x438.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3522127192", "image_id": "1", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2020/12/nvidia-dpu-logo-714x438.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3522127192", "image_id": "2", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2022/01/nvidia-copa-comparison-table.jpg", "width": "509", "height": "620", "credit": "", "caption": ""}, "3": {"item_id": "3522127192", "image_id": "3", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2022/01/nvidia-copa-ai-hpc-options.jpg", "width": "609", "height": "572", "credit": "", "caption": ""}, "4": {"item_id": "3522127192", "image_id": "4", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2022/01/nvidia-copa-disaggregation-options.jpg", "width": "839", "height": "410", "credit": "", "caption": ""}, "5": {"item_id": "3522127192", "image_id": "5", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2022/01/nvidia-copa-packaging-options.jpg", "width": "998", "height": "384", "credit": "", "caption": ""}}, "listen_duration_estimate": 1143}, "3759840258": {"item_id": "3759840258", "resolved_id": "3759840258", "given_url": "https://www.nextplatform.com/2022/12/05/just-how-bad-is-cxl-memory-latency/", "given_title": "Just How Bad Is CXL Memory Latency?", "favorite": "0", "status": "1", "time_added": "1670267616", "time_updated": "1670330915", "time_read": "1670330915", "time_favorited": "0", "sort_id": 455, "resolved_title": "Just How Bad Is CXL Memory Latency?", "resolved_url": "https://www.nextplatform.com/2022/12/05/just-how-bad-is-cxl-memory-latency/", "excerpt": "Conventional wisdom says that trying to attach system memory to the PCI-Express bus is a bad idea if you care at all about latency. The further the memory is from the CPU, the higher the latency gets, which is why memory DIMMs are usually crammed as close to the socket as possible.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1203", "lang": "en", "time_to_read": 5, "amp_url": "https://www.nextplatform.com/2022/12/05/just-how-bad-is-cxl-memory-latency/amp/", "top_image_url": "http://www.nextplatform.com/wp-content/uploads/2021/10/memory-stricks-logo-scaled.jpg", "tags": {"interconnects": {"item_id": "3759840258", "tag": "interconnects"}, "semiconductor-memory": {"item_id": "3759840258", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3759840258", "tag": "semiconductors"}}, "authors": {"168341981": {"item_id": "3759840258", "author_id": "168341981", "name": "Tobias Mann", "url": "https://www.nextplatform.com/author/tobias/"}}, "image": {"item_id": "3759840258", "src": "https://tpmn.wpenginepowered.com/wp-content/uploads/2021/10/memory-stricks-logo-1030x438.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3759840258", "image_id": "1", "src": "https://tpmn.wpenginepowered.com/wp-content/uploads/2021/10/memory-stricks-logo-1030x438.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 466}, "3790118818": {"item_id": "3790118818", "resolved_id": "3790118818", "given_url": "https://www.nextplatform.com/2023/01/19/more-cpu-cores-isnt-always-better-especially-in-hpc/", "given_title": "More CPU Cores Isn’t Always Better, Especially In HPC", "favorite": "0", "status": "1", "time_added": "1674160687", "time_updated": "1674179544", "time_read": "1674179543", "time_favorited": "0", "sort_id": 456, "resolved_title": "More CPU Cores Isn’t Always Better, Especially In HPC", "resolved_url": "https://www.nextplatform.com/2023/01/19/more-cpu-cores-isnt-always-better-especially-in-hpc/", "excerpt": "If a few cores are good, then a lot of cores ought to be better. But when it comes to HPC this isn’t always the case, despite what the Top500 ranking – which is stacked with 64-core Epycs – would lead you to believe.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1955", "lang": "en", "time_to_read": 9, "amp_url": "https://www.nextplatform.com/2023/01/19/more-cpu-cores-isnt-always-better-especially-in-hpc/amp/", "top_image_url": "http://www.nextplatform.com/wp-content/uploads/2023/01/sea-of-cores-logo-1024x1024.jpg", "tags": {"cpus": {"item_id": "3790118818", "tag": "cpus"}, "hpc": {"item_id": "3790118818", "tag": "hpc"}, "interconnects": {"item_id": "3790118818", "tag": "interconnects"}, "semiconductors": {"item_id": "3790118818", "tag": "semiconductors"}}, "authors": {"168341981": {"item_id": "3790118818", "author_id": "168341981", "name": "Tobias Mann", "url": "https://www.nextplatform.com/author/tobias/"}}, "image": {"item_id": "3790118818", "src": "https://www.nextplatform.com/wp-content/uploads/2023/01/sea-of-cores-logo-1030x438.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3790118818", "image_id": "1", "src": "https://www.nextplatform.com/wp-content/uploads/2023/01/sea-of-cores-logo-1030x438.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 757}, "3820996830": {"item_id": "3820996830", "resolved_id": "3820996830", "given_url": "https://www.nextplatform.com/2023/03/07/setting-the-stage-for-1-6t-ethernet-and-driving-800g-now/", "given_title": "Setting The Stage For 1.6T Ethernet, And Driving 800G Now", "favorite": "0", "status": "1", "time_added": "1678223035", "time_updated": "1678226628", "time_read": "1678226627", "time_favorited": "0", "sort_id": 457, "resolved_title": "Setting The Stage For 1.6T Ethernet, And Driving 800G Now", "resolved_url": "https://www.nextplatform.com/2023/03/07/setting-the-stage-for-1-6t-ethernet-and-driving-800g-now/", "excerpt": "Marvell has had a large and profitable I/O and networking silicon business for a long time, but with the acquisitions of Inphi in October 2020 and of Innovium in August 2021, the company is building a credible networking stack that can take on Broadcom, Cisco Systems, and Nvidia for the $1.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1606", "lang": "en", "time_to_read": 7, "amp_url": "https://www.nextplatform.com/2023/03/07/setting-the-stage-for-1-6t-ethernet-and-driving-800g-now/amp/", "top_image_url": "http://www.nextplatform.com/wp-content/uploads/2023/03/marvell-datacenter-switch-logo.jpg", "tags": {"datacenters": {"item_id": "3820996830", "tag": "datacenters"}, "semiconductors": {"item_id": "3820996830", "tag": "semiconductors"}}, "authors": {"80709507": {"item_id": "3820996830", "author_id": "80709507", "name": "Timothy Prickett Morgan", "url": "https://www.nextplatform.com/author/tpmn/"}}, "image": {"item_id": "3820996830", "src": "https://www.nextplatform.com/wp-content/uploads/2023/03/marvell-datacenter-switch-logo.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3820996830", "image_id": "1", "src": "https://www.nextplatform.com/wp-content/uploads/2023/03/marvell-datacenter-switch-logo.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3820996830", "image_id": "2", "src": "http://www.nextplatform.com/wp-content/uploads/2023/03/marvell-cloud-optimized.jpg", "width": "1032", "height": "422", "credit": "", "caption": ""}, "3": {"item_id": "3820996830", "image_id": "3", "src": "http://www.nextplatform.com/wp-content/uploads/2023/03/marvell-teralynx-10-specs.jpg", "width": "1019", "height": "510", "credit": "", "caption": ""}, "4": {"item_id": "3820996830", "image_id": "4", "src": "http://www.nextplatform.com/wp-content/uploads/2023/03/marvell-pam-4-dsp-roadmap.jpg", "width": "758", "height": "351", "credit": "", "caption": ""}}, "listen_duration_estimate": 622}, "3839643862": {"item_id": "3839643862", "resolved_id": "3839643862", "given_url": "https://www.nextplatform.com/2023/04/04/risc-v-in-the-datacenter-is-no-risky-proposition/", "given_title": "RISC-V In The Datacenter Is No Risky Proposition", "favorite": "0", "status": "1", "time_added": "1680687422", "time_updated": "1680712817", "time_read": "1680712817", "time_favorited": "0", "sort_id": 458, "resolved_title": "RISC-V In The Datacenter Is No Risky Proposition", "resolved_url": "https://www.nextplatform.com/2023/04/04/risc-v-in-the-datacenter-is-no-risky-proposition/", "excerpt": "It was only a matter of time, perhaps, but the skyrocketing costs of designing chips is colliding with the ever-increasing need for performance, price/performance, and performance per watt. Something has got to give, and that thing might be the architectures currently used in the datacenter.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2267", "lang": "en", "time_to_read": 10, "amp_url": "https://www.nextplatform.com/2023/04/04/risc-v-in-the-datacenter-is-no-risky-proposition/amp/", "top_image_url": "http://www.nextplatform.com/wp-content/uploads/2023/02/ventana-square_chip_1-logo-1024x1024.png", "tags": {"cpus": {"item_id": "3839643862", "tag": "cpus"}, "datacenters": {"item_id": "3839643862", "tag": "datacenters"}, "riscv": {"item_id": "3839643862", "tag": "riscv"}, "semiconductors": {"item_id": "3839643862", "tag": "semiconductors"}}, "authors": {"80709507": {"item_id": "3839643862", "author_id": "80709507", "name": "Timothy Prickett Morgan", "url": "https://www.nextplatform.com/author/tpmn/"}}, "image": {"item_id": "3839643862", "src": "https://www.nextplatform.com/wp-content/uploads/2023/02/ventana-square_chip_1-logo-1030x438.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3839643862", "image_id": "1", "src": "https://www.nextplatform.com/wp-content/uploads/2023/02/ventana-square_chip_1-logo-1030x438.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 878}, "3839438782": {"item_id": "3839438782", "resolved_id": "3839438782", "given_url": "https://www.nextplatform.com/2023/04/04/the-most-complex-chip-ever-made/", "given_title": "The Most Complex Chip Ever Made?", "favorite": "0", "status": "1", "time_added": "1680629450", "time_updated": "1680656923", "time_read": "1680656923", "time_favorited": "0", "sort_id": 459, "resolved_title": "The Most Complex Chip Ever Made?", "resolved_url": "https://www.nextplatform.com/2023/04/04/the-most-complex-chip-ever-made/", "excerpt": "Historically Intel put all its cumulative chip knowledge to work advancing Moore’s Law and applying those learnings to its future CPUs. Today, some of those advanced processors are destined for the forthcoming “Aurora” supercomputer at Argonne National Laboratory.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "980", "lang": "en", "time_to_read": 4, "amp_url": "https://www.nextplatform.com/2023/04/04/the-most-complex-chip-ever-made/amp/", "top_image_url": "http://www.nextplatform.com/wp-content/uploads/2021/06/Intel-Ponte-Vecchio-1024x1024.png", "tags": {"chip-design": {"item_id": "3839438782", "tag": "chip-design"}, "interconnects": {"item_id": "3839438782", "tag": "interconnects"}, "semiconductors": {"item_id": "3839438782", "tag": "semiconductors"}}, "authors": {"80709507": {"item_id": "3839438782", "author_id": "80709507", "name": "Timothy Prickett Morgan", "url": "https://www.nextplatform.com/author/tpmn/"}}, "image": {"item_id": "3839438782", "src": "https://www.nextplatform.com/wp-content/uploads/2021/06/Intel-Ponte-Vecchio-1030x438.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3839438782", "image_id": "1", "src": "https://www.nextplatform.com/wp-content/uploads/2021/06/Intel-Ponte-Vecchio-1030x438.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3839438782", "image_id": "2", "src": "http://www.nextplatform.com/wp-content/uploads/2023/04/intel-pvc-team.jpg", "width": "800", "height": "498", "credit": "", "caption": ""}}, "listen_duration_estimate": 379}, "3886870964": {"item_id": "3886870964", "resolved_id": "3886870964", "given_url": "https://www.nextplatform.com/2023/06/14/the-third-time-charm-of-amds-instinct-gpu/", "given_title": "The Third Time Charm Of AMD’s Instinct GPU", "favorite": "0", "status": "1", "time_added": "1686740398", "time_updated": "1686764687", "time_read": "1686764687", "time_favorited": "0", "sort_id": 460, "resolved_title": "The Third Time Charm Of AMD’s Instinct GPU", "resolved_url": "https://www.nextplatform.com/2023/06/14/the-third-time-charm-of-amds-instinct-gpu/", "excerpt": "The great thing about the Cambrian explosion in compute that has been forced by the end of Dennard scaling of clock frequencies and Moore’s Law lowering in the cost of transistors is not only that we are getting an increasing diversity of highly tuned compute engines and broadening SKU stacks acro", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1513", "lang": "en", "time_to_read": 7, "amp_url": "https://www.nextplatform.com/2023/06/14/the-third-time-charm-of-amds-instinct-gpu/amp/", "top_image_url": "http://www.nextplatform.com/wp-content/uploads/2023/06/amd-mi300a-die-package-shot-updated.jpg", "tags": {"gpus": {"item_id": "3886870964", "tag": "gpus"}, "semiconductors": {"item_id": "3886870964", "tag": "semiconductors"}}, "authors": {"80709507": {"item_id": "3886870964", "author_id": "80709507", "name": "Timothy Prickett Morgan", "url": "https://www.nextplatform.com/author/tpmn/"}}, "image": {"item_id": "3886870964", "src": "https://www.nextplatform.com/wp-content/uploads/2023/06/amd-mi300a-die-package-shot-updated-999x438.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3886870964", "image_id": "1", "src": "https://www.nextplatform.com/wp-content/uploads/2023/06/amd-mi300a-die-package-shot-updated-999x438.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3886870964", "image_id": "2", "src": "http://www.nextplatform.com/wp-content/uploads/2023/06/amd-mi-300-lisa-su.jpg", "width": "854", "height": "474", "credit": "", "caption": ""}, "3": {"item_id": "3886870964", "image_id": "3", "src": "http://www.nextplatform.com/wp-content/uploads/2021/03/llnl-el-capitan-compute-storage-block-diagram.jpg", "width": "1009", "height": "772", "credit": "", "caption": ""}, "4": {"item_id": "3886870964", "image_id": "4", "src": "http://www.nextplatform.com/wp-content/uploads/2023/06/amd-mi-300a-3d-integration.jpg", "width": "1161", "height": "501", "credit": "", "caption": ""}, "5": {"item_id": "3886870964", "image_id": "5", "src": "http://www.nextplatform.com/wp-content/uploads/2023/06/amd-mi-300a-die-shot-specs.jpg", "width": "1044", "height": "558", "credit": "", "caption": ""}, "6": {"item_id": "3886870964", "image_id": "6", "src": "http://www.nextplatform.com/wp-content/uploads/2023/01/amd-instinct-mi300-render-zoom.jpg", "width": "971", "height": "828", "credit": "", "caption": ""}, "7": {"item_id": "3886870964", "image_id": "7", "src": "http://www.nextplatform.com/wp-content/uploads/2023/06/amd-mi300a-die-package-shot-updated.jpg", "width": "999", "height": "731", "credit": "", "caption": ""}, "8": {"item_id": "3886870964", "image_id": "8", "src": "http://www.nextplatform.com/wp-content/uploads/2023/06/amd-mi-300x-specs.jpg", "width": "1044", "height": "558", "credit": "", "caption": ""}, "9": {"item_id": "3886870964", "image_id": "9", "src": "http://www.nextplatform.com/wp-content/uploads/2023/06/amd-mi-300-vs-other-gpu-specs.jpg", "width": "1051", "height": "497", "credit": "", "caption": ""}, "10": {"item_id": "3886870964", "image_id": "10", "src": "http://www.nextplatform.com/wp-content/uploads/2023/06/amd-mi-300x-versus-nvidia-ai-inference.jpg", "width": "761", "height": "525", "credit": "", "caption": ""}}, "listen_duration_estimate": 586}, "3609218254": {"item_id": "3609218254", "resolved_id": "3609218254", "given_url": "https://www.nytimes.com/2022/05/02/technology/google-fires-ai-researchers.html", "given_title": "", "favorite": "0", "status": "1", "time_added": "1651493319", "time_updated": "1656167906", "time_read": "1651496130", "time_favorited": "0", "sort_id": 461, "resolved_title": "Another Firing Among Google’s A.I. Brain Trust, and More Discord", "resolved_url": "https://www.nytimes.com/2022/05/02/technology/google-fires-ai-researchers.html", "excerpt": "Less than two years after Google dismissed two researchers who criticized the biases built into artificial intelligence systems, the company has fired a researcher who questioned a paper it published on the abilities of a specialized type of artificial intelligence used in making computer chips.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1373", "lang": "en", "time_to_read": 6, "top_image_url": "https://static01.nyt.com/images/2022/04/25/business/00aiexodus1/00aiexodus1-facebookJumbo.jpg?year=2022&h=550&w=1050&s=04b9a6403606dfe18eed4b6d3fa17795aa738498fba759d59bbca6e5e03b5696&k=ZQJBKqZ0VN", "tags": {"arxiv": {"item_id": "3609218254", "tag": "arxiv"}, "chip-design": {"item_id": "3609218254", "tag": "chip-design"}, "deep-learning": {"item_id": "3609218254", "tag": "deep-learning"}, "semiconductors": {"item_id": "3609218254", "tag": "semiconductors"}}, "authors": {"82689593": {"item_id": "3609218254", "author_id": "82689593", "name": "Cade Metz", "url": "https://www.nytimes.com/by/cade-metz"}, "89773737": {"item_id": "3609218254", "author_id": "89773737", "name": "Daisuke Wakabayashi", "url": "https://www.nytimes.com/by/daisuke-wakabayashi"}}, "image": {"item_id": "3609218254", "src": "https://static01.nyt.com/images/2022/04/25/business/00aiexodus1/merlin_178423734_12da72a6-6b6b-495e-b905-a3c7cba1d7a4-articleLarge.jpg?quality=75&auto=webp&disable=upscale", "width": "600", "height": "400"}, "images": {"1": {"item_id": "3609218254", "image_id": "1", "src": "https://static01.nyt.com/images/2022/04/25/business/00aiexodus1/merlin_178423734_12da72a6-6b6b-495e-b905-a3c7cba1d7a4-articleLarge.jpg?quality=75&auto=webp&disable=upscale", "width": "600", "height": "400", "credit": "", "caption": ""}, "2": {"item_id": "3609218254", "image_id": "2", "src": "https://static01.nyt.com/images/2018/07/30/multimedia/author-daisuke-wakabayashi/author-daisuke-wakabayashi-thumbLarge.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "3609218254", "image_id": "3", "src": "https://static01.nyt.com/images/2018/11/26/multimedia/author-cade-metz/author-cade-metz-thumbLarge.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "The New York Times", "logo": "https://logo.clearbit.com/nytimes.com?size=800", "greyscale_logo": "https://logo.clearbit.com/nytimes.com?size=800&greyscale=true"}, "listen_duration_estimate": 531}, "3728966316": {"item_id": "3728966316", "resolved_id": "3728966316", "given_url": "https://www.nytimes.com/2022/10/20/opinion/biden-china-semiconductor-chip.html", "given_title": "Biden Just Clobbered China’s Chip Industry", "favorite": "0", "status": "1", "time_added": "1666353570", "time_updated": "1671277929", "time_read": "1666370348", "time_favorited": "0", "sort_id": 462, "resolved_title": "Biden Just Clobbered China’s Chip Industry", "resolved_url": "https://www.nytimes.com/2022/10/20/opinion/biden-china-semiconductor-chip.html", "excerpt": "Semiconductors are among the most intricate tools that human beings have ever invented. They are also among the most expensive to make. The latest chips — the sort that power supercomputers and high-end smartphones — are densely packed with transistors so small they’re measured in nanometers.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1259", "lang": "en", "time_to_read": 6, "top_image_url": "https://static01.nyt.com/images/2022/10/22/opinion/21manjoo-image1/merlin_215169381_2188c86a-9171-47fe-a6d7-700a56fa24fe-facebookJumbo.jpg?year=2022&h=550&w=1050&s=5592d9a272728244fe82074a2f6d9208c031e73ed6609e328feec87cce481dbc&k=ZQJBKqZ0VN", "tags": {"china": {"item_id": "3728966316", "tag": "china"}, "public-policy": {"item_id": "3728966316", "tag": "public-policy"}, "semiconductors": {"item_id": "3728966316", "tag": "semiconductors"}}, "authors": {"62339313": {"item_id": "3728966316", "author_id": "62339313", "name": "Farhad Manjoo", "url": "https://www.nytimes.com/by/farhad-manjoo"}}, "image": {"item_id": "3728966316", "src": "https://static01.nyt.com/images/2022/10/22/opinion/21manjoo-image1/merlin_215169381_2188c86a-9171-47fe-a6d7-700a56fa24fe-articleLarge.jpg?quality=75&auto=webp&disable=upscale", "width": "600", "height": "400"}, "images": {"1": {"item_id": "3728966316", "image_id": "1", "src": "https://static01.nyt.com/images/2022/10/22/opinion/21manjoo-image1/merlin_215169381_2188c86a-9171-47fe-a6d7-700a56fa24fe-articleLarge.jpg?quality=75&auto=webp&disable=upscale", "width": "600", "height": "400", "credit": "", "caption": ""}, "2": {"item_id": "3728966316", "image_id": "2", "src": "https://static01.nyt.com/images/2019/01/08/opinion/farhad-manjoo-opinion/farhad-manjoo-opinion-thumbLarge.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "The New York Times", "logo": "https://logo.clearbit.com/nytimes.com?size=800", "greyscale_logo": "https://logo.clearbit.com/nytimes.com?size=800&greyscale=true"}, "listen_duration_estimate": 487}, "3902265365": {"item_id": "3902265365", "resolved_id": "3902265365", "given_url": "https://www.nytimes.com/2023/07/12/magazine/semiconductor-chips-us-china.html", "given_title": "‘An Act of War’: Inside America’s Silicon Blockade Against China", "favorite": "1", "status": "1", "time_added": "1689241356", "time_updated": "1689763762", "time_read": "1689763762", "time_favorited": "1689249987", "sort_id": 463, "resolved_title": "‘An Act of War’: Inside America’s Silicon Blockade Against China", "resolved_url": "https://www.nytimes.com/2023/07/12/magazine/semiconductor-chips-us-china.html", "excerpt": "Last October, the United States Bureau of Industry and Security issued a document that — underneath its 139 pages of dense bureaucratic jargon and minute technical detail — amounted to a declaration of economic war on China.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "4207", "lang": "en", "time_to_read": 19, "top_image_url": "https://static01.nyt.com/images/2023/07/16/magazine/16mag-chips/16mag-chips-facebookJumbo.jpg", "tags": {"public-policy": {"item_id": "3902265365", "tag": "public-policy"}, "semiconductors": {"item_id": "3902265365", "tag": "semiconductors"}}, "authors": {"47900689": {"item_id": "3902265365", "author_id": "47900689", "name": "ALEX W. PALMER", "url": ""}}, "image": {"item_id": "3902265365", "src": "https://static01.nyt.com/images/2023/07/16/magazine/16mag-chips/16mag-chips-articleLarge.jpg?quality=75&auto=webp&disable=upscale", "width": "600", "height": "368"}, "images": {"1": {"item_id": "3902265365", "image_id": "1", "src": "https://static01.nyt.com/images/2023/07/16/magazine/16mag-chips/16mag-chips-articleLarge.jpg?quality=75&auto=webp&disable=upscale", "width": "600", "height": "368", "credit": "", "caption": ""}}, "domain_metadata": {"name": "The New York Times", "logo": "https://logo.clearbit.com/nytimes.com?size=800", "greyscale_logo": "https://logo.clearbit.com/nytimes.com?size=800&greyscale=true"}, "listen_duration_estimate": 1629}, "4000550317": {"item_id": "4000550317", "resolved_id": "4000550317", "given_url": "https://www.nytimes.com/2024/01/29/technology/ai-chips-nvidia-amazon-google-microsoft-meta.html", "given_title": "Nvidia’s Big Tech Rivals Put Their Own A.I. Chips on the Table - The New Yo", "favorite": "0", "status": "1", "time_added": "1707244586", "time_updated": "1707271542", "time_read": "1707271542", "time_favorited": "0", "sort_id": 464, "resolved_title": "Nvidia’s Big Tech Rivals Put Their Own A.I. Chips on the Table", "resolved_url": "https://www.nytimes.com/2024/01/29/technology/ai-chips-nvidia-amazon-google-microsoft-meta.html", "excerpt": "In September, Amazon said it would invest up to $4 billion in Anthropic, a San Francisco start-up working on artificial intelligence. Soon after, an Amazon executive sent a private message to an executive at another company. He said Anthropic had won the deal because it agreed to build its A.I.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1320", "lang": "en", "time_to_read": 6, "top_image_url": "https://static01.nyt.com/images/2023/12/07/business/00ai-bigtech-chips/00ai-bigtech-chips-facebookJumbo.jpg", "tags": {"gpus": {"item_id": "4000550317", "tag": "gpus"}, "semiconductors": {"item_id": "4000550317", "tag": "semiconductors"}}, "authors": {"62338833": {"item_id": "4000550317", "author_id": "62338833", "name": "MIKE ISAAC", "url": "https://www.nytimes.com/by/mike-isaac"}, "96693736": {"item_id": "4000550317", "author_id": "96693736", "name": "Karen Weise", "url": "https://www.nytimes.com/by/karen-weise"}, "148883367": {"item_id": "4000550317", "author_id": "148883367", "name": "Cade Metz, ", "url": ""}}, "image": {"item_id": "4000550317", "src": "https://static01.nyt.com/images/2023/12/07/business/00ai-bigtech-chips/00ai-bigtech-chips-articleLarge.jpg?quality=75&auto=webp&disable=upscale", "width": "600", "height": "358"}, "images": {"1": {"item_id": "4000550317", "image_id": "1", "src": "https://static01.nyt.com/images/2023/12/07/business/00ai-bigtech-chips/00ai-bigtech-chips-articleLarge.jpg?quality=75&auto=webp&disable=upscale", "width": "600", "height": "358", "credit": "", "caption": ""}, "2": {"item_id": "4000550317", "image_id": "2", "src": "https://static01.nyt.com/images/2018/11/26/multimedia/author-cade-metz/author-cade-metz-thumbLarge.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "4000550317", "image_id": "3", "src": "https://static01.nyt.com/images/2019/04/11/multimedia/author-karen-weise/author-karen-weise-thumbLarge-v2.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "4000550317", "image_id": "4", "src": "https://static01.nyt.com/images/2018/02/16/multimedia/author-mike-isaac/author-mike-isaac-thumbLarge-v3.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "The New York Times", "logo": "https://logo.clearbit.com/nytimes.com?size=800", "greyscale_logo": "https://logo.clearbit.com/nytimes.com?size=800&greyscale=true"}, "listen_duration_estimate": 511}, "2402793640": {"item_id": "2402793640", "resolved_id": "2402793640", "given_url": "https://www.phoronix.com/scan.php?page=article&item=ec2-graviton-performance&num=1", "given_title": "https://www.phoronix.com/scan.php?page=article&item=ec2-graviton-performanc", "favorite": "0", "status": "1", "time_added": "1548626109", "time_updated": "1673902033", "time_read": "1548815085", "time_favorited": "0", "sort_id": 465, "resolved_title": "Benchmarking Amazon's ARM Graviton CPU With EC2's A1 Instances", "resolved_url": "https://www.phoronix.com/scan.php?page=article&item=ec2-graviton-performance&num=1", "excerpt": "Monday night Amazon announced the new \"A1\" instance type for the Elastic Compute Cloud (EC2) that is powered by their own \"Graviton\" ARMv8 processors.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "1805", "lang": "en", "time_to_read": 8, "top_image_url": "https://www.phoronix.net/image.php?id=ec2-graviton-performance&image=amazon_graviton_1", "tags": {"cpus": {"item_id": "2402793640", "tag": "cpus"}, "semiconductors": {"item_id": "2402793640", "tag": "semiconductors"}}, "authors": {"159666303": {"item_id": "2402793640", "author_id": "159666303", "name": "Michael Larabel", "url": "https://www.michaellarabel.com/"}}, "domain_metadata": {"name": "Phoronix", "logo": "https://logo.clearbit.com/phoronix.com?size=800", "greyscale_logo": "https://logo.clearbit.com/phoronix.com?size=800&greyscale=true"}, "listen_duration_estimate": 699}, "3148884840": {"item_id": "3148884840", "resolved_id": "3148884840", "given_url": "https://www.phoronix.com/scan.php?page=news_item&px=Linux-Intel-Undervolt-Kernel", "given_title": "Linux Developers Discussing Possible Kernel Driver for Intel CPU Undervolti", "favorite": "0", "status": "1", "time_added": "1603450958", "time_updated": "1613039250", "time_read": "1603463229", "time_favorited": "0", "sort_id": 466, "resolved_title": "Linux Developers Discussing Possible Kernel Driver For Intel CPU Undervolting", "resolved_url": "https://www.phoronix.com/scan.php?page=news_item&px=Linux-Intel-Undervolt-Kernel", "excerpt": "While the Intel Extreme Tuning Utility (XTU) on Windows allows for undervolting laptop processors, currently on Linux there isn't any Intel-endorsed way for undervolting your CPU should you be interested in better thermal/power efficiency and other factors.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "386", "lang": "en", "tags": {"linux": {"item_id": "3148884840", "tag": "linux"}, "semiconductors": {"item_id": "3148884840", "tag": "semiconductors"}}, "authors": {"80370663": {"item_id": "3148884840", "author_id": "80370663", "name": "Michael Larabel", "url": "https://www.phoronix.com/scan.php?page=michaellarabel"}}, "image": {"item_id": "3148884840", "src": "https://www.phoronix.com/assets/categories/intel.jpg", "width": "100", "height": "100"}, "images": {"1": {"item_id": "3148884840", "image_id": "1", "src": "https://www.phoronix.com/assets/categories/intel.jpg", "width": "100", "height": "100", "credit": "", "caption": ""}}, "domain_metadata": {"name": "Phoronix", "logo": "https://logo.clearbit.com/phoronix.com?size=800", "greyscale_logo": "https://logo.clearbit.com/phoronix.com?size=800&greyscale=true"}, "listen_duration_estimate": 149}, "2517847579": {"item_id": "2517847579", "resolved_id": "2517847579", "given_url": "https://www.programmableweb.com/api/arrow-electronics", "given_title": "Arrow Electronics API | ProgrammableWeb", "favorite": "0", "status": "1", "time_added": "1552226411", "time_updated": "1613039250", "time_read": "1552315220", "time_favorited": "0", "sort_id": 467, "resolved_title": "Arrow Electronics", "resolved_url": "https://www.programmableweb.com/api/arrow-electronics", "excerpt": "The Arrow Electronics API provides product resources such as manufacturer's information and order details. The API uses XML and JSON for responses. Arrow Electronics is a marketplace for electrical engineers with a variety of quality components. Arrow Electronics serves as a supply channel for more than 150,000 original equipment manufacturers, value-added resellers, contract", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "top_image_url": "https://www.programmableweb.com/sites/default/files/styles/facebook_scale_width_200/public/Arrow.png?itok=PheXWLki", "tags": {"semiconductors": {"item_id": "2517847579", "tag": "semiconductors"}}, "authors": {"43701153": {"item_id": "2517847579", "author_id": "43701153", "name": "David Berlind", "url": "https://www.programmableweb.com/profile/davidberlind"}}, "listen_duration_estimate": 0}, "3664423707": {"item_id": "3664423707", "resolved_id": "3664423707", "given_url": "https://www.protocol.com/enterprise/amd-intel-chiplets-moores-law", "given_title": "", "favorite": "0", "status": "1", "time_added": "1658404859", "time_updated": "1658404880", "time_read": "1658404879", "time_favorited": "0", "sort_id": 468, "resolved_title": "Chiplets helped save AMD. They might also help save Moore’s law and head off an energy crisis.", "resolved_url": "https://www.protocol.com/enterprise/amd-intel-chiplets-moores-law", "excerpt": "In 2015, CEO Lisa Su had only been the top boss at boom-and-bust chip company AMD for a few months.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1979", "lang": "en", "time_to_read": 9, "amp_url": "https://www.protocol.com/amp/amd-intel-chiplets-moores-law-2657696449", "top_image_url": "https://www.protocol.com/media-library/chiplets.png?id=30159328&width=1200&coordinates=0%2C60%2C0%2C60&height=600", "tags": {"interconnects": {"item_id": "3664423707", "tag": "interconnects"}, "semiconductors": {"item_id": "3664423707", "tag": "semiconductors"}}, "authors": {"8479584": {"item_id": "3664423707", "author_id": "8479584", "name": "Max A. Cherney", "url": ""}}, "image": {"item_id": "3664423707", "src": "https://www.protocol.com/media-library/chiplets.png?id=30159328&width=1245&quality=85&coordinates=0%2C0%2C0%2C0&height=700", "width": "1245", "height": "700"}, "images": {"1": {"item_id": "3664423707", "image_id": "1", "src": "https://www.protocol.com/media-library/chiplets.png?id=30159328&width=1245&quality=85&coordinates=0%2C0%2C0%2C0&height=700", "width": "1245", "height": "700", "credit": "Illustration: Christopher T. Fong/Protocol", "caption": "Chiplet-making is likely to become a dominant form of chip design in the coming years."}, "2": {"item_id": "3664423707", "image_id": "2", "src": "https://www.protocol.com/media-library/image.png?id=29977561&width=600&coordinates=157%2C0%2C53%2C0&height=600", "width": "0", "height": "0", "credit": "CEO, Soul Machines", "caption": "GREG CROSS"}, "3": {"item_id": "3664423707", "image_id": "3", "src": "https://www.protocol.com/media-library/image.jpg?id=29977612&width=980", "width": "0", "height": "0", "credit": "", "caption": "Nicklaus meets and chats online with his Digital Twin in May 2022."}, "4": {"item_id": "3664423707", "image_id": "4", "src": "https://www.protocol.com/media-library/image.jpg?id=30019123&width=980", "width": "0", "height": "0", "credit": "", "caption": "Extensive capture technology maps Nicklaus’ facial expressions."}, "5": {"item_id": "3664423707", "image_id": "5", "src": "https://www.protocol.com/media-library/caplight-co-founders-javier-avalos-and-justin-moore.jpg?id=30343890&width=980", "width": "0", "height": "0", "credit": "Photo: Caplight", "caption": "Javier Avalos and Justin Moore co-founded Caplight, a private-market derivatives marketplace."}, "6": {"item_id": "3664423707", "image_id": "6", "src": "https://www.protocol.com/media-library/natalie-hwang.png?id=30343901&width=980", "width": "0", "height": "0", "credit": "Photo: Apeira Capital", "caption": "Apeira Capital founder Natalie Hwang."}}, "listen_duration_estimate": 766}, "3799837049": {"item_id": "3799837049", "resolved_id": "3799837049", "given_url": "https://www.pugetsystems.com/blog/2023/02/02/update-on-samsung-ssd-reliability/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1675516334", "time_updated": "1675517126", "time_read": "1675517126", "time_favorited": "0", "sort_id": 469, "resolved_title": "Update on Samsung SSD Reliability", "resolved_url": "https://www.pugetsystems.com/blog/2023/02/02/update-on-samsung-ssd-reliability/", "excerpt": "For many years, Samsung solid-state drives (SSDs) were among the most reliable components in our workstations. We wrote about this and praised their incredibly low failure rates many times, but something changed in the last year.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "535", "lang": "en", "top_image_url": "https://www.pugetsystems.com/wp-content/uploads/2023/01/990-Pro-SSD-Question-Marks.png", "tags": {"semiconductors": {"item_id": "3799837049", "tag": "semiconductors"}}, "authors": {"174178222": {"item_id": "3799837049", "author_id": "174178222", "name": "William George", "url": "https://www.pugetsystems.com/bios/williamgeorge/"}}, "listen_duration_estimate": 207}, "2583575658": {"item_id": "2583575658", "resolved_id": "2583575658", "given_url": "https://www.pyimagesearch.com/2019/05/06/getting-started-with-the-nvidia-jetson-nano/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1583862570", "time_updated": "1638708872", "time_read": "1583928172", "time_favorited": "0", "sort_id": 470, "resolved_title": "Getting started with the NVIDIA Jetson Nano", "resolved_url": "https://www.pyimagesearch.com/2019/05/06/getting-started-with-the-nvidia-jetson-nano/", "excerpt": "I’ll also provide my commentary along the way, including what tripped me up when I set up my Jetson Nano, ensuring you avoid the same mistakes I made. By the time you’re done with this tutorial, your NVIDIA Jetson Nano will be configured and ready for deep learning!", "is_article": "1", "is_index": "0", "has_video": "1", "has_image": "1", "word_count": "3177", "lang": "en", "time_to_read": 14, "top_image_url": "https://pyimagesearch.com/wp-content/uploads/2019/05/jetson_nano_geting_started_header.jpg", "tags": {"deep-learning": {"item_id": "2583575658", "tag": "deep-learning"}, "gpus": {"item_id": "2583575658", "tag": "gpus"}, "semiconductors": {"item_id": "2583575658", "tag": "semiconductors"}}, "authors": {"163714234": {"item_id": "2583575658", "author_id": "163714234", "name": "Adrian Rosebrock", "url": "https://pyimagesearch.com/author/adrian/"}}, "image": {"item_id": "2583575658", "src": "https://pyimagesearch.com/wp-content/uploads/2019/05/jetson_nano_geting_started_header.jpg", "width": "600", "height": "436"}, "images": {"1": {"item_id": "2583575658", "image_id": "1", "src": "https://pyimagesearch.com/wp-content/uploads/2019/05/jetson_nano_geting_started_header.jpg", "width": "600", "height": "436", "credit": "", "caption": ""}, "2": {"item_id": "2583575658", "image_id": "2", "src": "https://pyimagesearch.com/wp-content/uploads/2019/05/jetson_nano_getting_started_board.jpg", "width": "600", "height": "490", "credit": "image source", "caption": "Figure 1: In this blog post, we’ll get started with the NVIDIA Jetson Nano, an AI edge device capable of 472 GFLOPS of computation. At around $100 USD, the device is packed with capability including a Maxwell architecture 128 CUDA core GPU covered up by the massive heatsink shown in the image."}, "3": {"item_id": "2583575658", "image_id": "3", "src": "https://pyimagesearch.com/wp-content/uploads/2019/05/jetson_nano_getting_started_sd_slot.jpg", "width": "450", "height": "600", "credit": "", "caption": "Figure 2: Where is the microSD card slot on the NVIDIA Jetson Nano? The microSD receptacle is hidden under the heatsink as shown in the image."}, "4": {"item_id": "2583575658", "image_id": "4", "src": "https://pyimagesearch.com/wp-content/uploads/2019/05/jetson_nano_getting_started_boot_up.jpg", "width": "600", "height": "450", "credit": "preconfigured with Jetpack", "caption": "Figure 3: To get started with the NVIDIA Jetson Nano AI device, just flash the .img"}}, "videos": {"1": {"item_id": "2583575658", "video_id": "1", "src": "https://www.youtube.com/embed/vnpUmI0xy0g?feature=oembed", "width": "630", "height": "354", "type": "1", "vid": "vnpUmI0xy0g", "length": "0"}, "2": {"item_id": "2583575658", "video_id": "2", "src": "https://www.youtube.com/embed/wHoZC2qQE3A?feature=oembed", "width": "630", "height": "354", "type": "1", "vid": "wHoZC2qQE3A", "length": "0"}}, "listen_duration_estimate": 1230}, "2979414339": {"item_id": "2979414339", "resolved_id": "2972897580", "given_url": "https://www.qualcomm.com/news/onq/2020/05/04/open-sourcing-ai-model-efficiency-toolkit?cmpid=oofyus201", "given_title": "", "favorite": "0", "status": "1", "time_added": "1589162582", "time_updated": "1613039250", "time_read": "1589542192", "time_favorited": "0", "sort_id": 471, "resolved_title": "Open sourcing the AI Model Efficiency Toolkit", "resolved_url": "https://www.qualcomm.com/news/onq/2020/05/04/open-sourcing-ai-model-efficiency-toolkit", "excerpt": "References to \"Qualcomm\" may mean Qualcomm Incorporated, or subsidiaries or business units within the Qualcomm corporate structure, as applicable. Qualcomm Incorporated includes Qualcomm's licensing business, QTL, and the vast majority of its patent portfolio. Qualcomm Technologies, Inc.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "128", "lang": "en", "top_image_url": "https://www.qualcomm.com/sites/ember/files/blog/managed-images/qc_aimet_graphic1_linkedin.png", "tags": {"machine-learning": {"item_id": "2979414339", "tag": "machine-learning"}, "semiconductors": {"item_id": "2979414339", "tag": "semiconductors"}}, "image": {"item_id": "2979414339", "src": "https://www.qualcomm.com/sites/ember/files/styles/optimize/public/blog/managed-images/image-1_688_0.jpg?itok=91BPcwj_", "width": "688", "height": "430"}, "images": {"1": {"item_id": "2979414339", "image_id": "1", "src": "https://www.qualcomm.com/sites/ember/files/styles/optimize/public/blog/managed-images/image-1_688_0.jpg?itok=91BPcwj_", "width": "688", "height": "430", "credit": "", "caption": ""}, "2": {"item_id": "2979414339", "image_id": "2", "src": "https://www.qualcomm.com/sites/ember/files/styles/optimize/public/blog/managed-images/image-2_688_1.jpg?itok=5wQJcTaf", "width": "688", "height": "208", "credit": "", "caption": ""}, "3": {"item_id": "2979414339", "image_id": "3", "src": "https://www.qualcomm.com/sites/ember/files/styles/optimize/public/person/headshot/small/akula-headshot_400.jpg?itok=DNdNEfJV", "width": "400", "height": "400", "credit": "", "caption": ""}, "4": {"item_id": "2979414339", "image_id": "4", "src": "https://www.qualcomm.com/sites/ember/files/styles/scale_480/public/person/headshot/small/abhijit_headshot_0.jpg?itok=cM_rjPWX", "width": "480", "height": "366", "credit": "", "caption": ""}}, "listen_duration_estimate": 50}, "2780052291": {"item_id": "2780052291", "resolved_id": "2779855701", "given_url": "https://www.reddit.com/r/hardware/comments/dr59gg/part_1_an_overview_of_amds_gpu_architectures/?utm_source=share&utm_medium=ios_app&utm_name=iossmf", "given_title": "", "favorite": "0", "status": "1", "time_added": "1572826942", "time_updated": "1638708872", "time_read": "1577120208", "time_favorited": "0", "sort_id": 472, "resolved_title": "Part 1 - An Overview of AMD's GPU Architectures", "resolved_url": "https://www.reddit.com/r/hardware/comments/dr59gg/part_1_an_overview_of_amds_gpu_architectures/", "excerpt": "This post has been split into a two-part series to work around Reddit’s per-post character limit. Please find Part 2 in the following post: An Architectural Deep-dive into TeraScale, GCN & RDNA here:", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "2216", "lang": "en", "time_to_read": 10, "top_image_url": "https://external-preview.redd.it/OTHaD6v6vQclhcz-31u2_zX1XwOzqBCv_wzqH8aMUoQ.jpg?auto=webp&s=dec708f51d7717f9eb677a9260498e24adc29c2e", "tags": {"gpus": {"item_id": "2780052291", "tag": "gpus"}, "semiconductors": {"item_id": "2780052291", "tag": "semiconductors"}}, "domain_metadata": {"name": "Reddit", "logo": "https://logo.clearbit.com/reddit.com?size=800", "greyscale_logo": "https://logo.clearbit.com/reddit.com?size=800&greyscale=true"}, "listen_duration_estimate": 858}, "3825795161": {"item_id": "3825795161", "resolved_id": "3825795161", "given_url": "https://www.sciencedirect.com/science/article/pii/S0026269222001148", "given_title": "ASAP5: A predictive PDK for the 5 nm node", "favorite": "0", "status": "1", "time_added": "1708716466", "time_updated": "1708800260", "time_read": "1708800260", "time_favorited": "0", "sort_id": 473, "resolved_title": "ASAP5: A predictive PDK for the 5 nm node", "resolved_url": "https://www.sciencedirect.com/science/article/pii/S0026269222001148", "excerpt": "We present a predictive process design kit (PDK) for the 5 nm technology node, the ASAP5 PDK. ASAP5 is not related to a particular foundry and the assumptions are derived from literature.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "156", "lang": "en", "top_image_url": "https://ars.els-cdn.com/content/image/1-s2.0-S0026269222X00074-cov150h.gif", "tags": {"semiconductors": {"item_id": "3825795161", "tag": "semiconductors"}}, "authors": {"709642": {"item_id": "3825795161", "author_id": "709642", "name": "Elsevier Ltd.", "url": ""}}, "domain_metadata": {"name": "ScienceDirect", "logo": "https://logo.clearbit.com/sciencedirect.com?size=800", "greyscale_logo": "https://logo.clearbit.com/sciencedirect.com?size=800&greyscale=true"}, "listen_duration_estimate": 60}, "3828384964": {"item_id": "3828384964", "resolved_id": "3828384964", "given_url": "https://www.scmp.com/tech/tech-war/article/3213889/tech-war-chinas-flagship-cpu-designer-loongson-puts-brave-face-amid-us-sanctions", "given_title": "", "favorite": "0", "status": "1", "time_added": "1679222291", "time_updated": "1679226587", "time_read": "1679226586", "time_favorited": "0", "sort_id": 474, "resolved_title": "Tech war: China’s flagship CPU designer Loongson puts on a brave face amid US sanctions", "resolved_url": "https://www.scmp.com/tech/tech-war/article/3213889/tech-war-chinas-flagship-cpu-designer-loongson-puts-brave-face-amid-us-sanctions", "excerpt": "Loongson Technology Corp, whose founder Hu Weiwu used to cite Mao Zedong to express his aspirations, is evaluating the advanced 7-nanometre process from a number of foundries to manufacture its future chips, according to a response from the company this week to investor questions.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "890", "lang": "en", "time_to_read": 4, "amp_url": "https://amp.scmp.com/tech/tech-war/article/3213889/tech-war-chinas-flagship-cpu-designer-loongson-puts-brave-face-amid-us-sanctions", "top_image_url": "https://cdn.i-scmp.com/sites/default/files/styles/og_image_scmp_generic/public/d8/images/canvas/2023/03/17/3e4c349f-6c36-4dc1-a3de-16cf9a8e577a_e8716a81.jpg?itok=PLISNiPp&v=1679040321", "tags": {"china": {"item_id": "3828384964", "tag": "china"}, "cpus": {"item_id": "3828384964", "tag": "cpus"}, "moats": {"item_id": "3828384964", "tag": "moats"}, "semiconductors": {"item_id": "3828384964", "tag": "semiconductors"}}, "authors": {"128754265": {"item_id": "3828384964", "author_id": "128754265", "name": "Che Pan", "url": ""}}, "image": {"item_id": "3828384964", "src": "https://img.i-scmp.com/cdn-cgi/image/fit=contain,width=1098,format=auto/sites/default/files/styles/1200x800/public/d8/images/canvas/2023/03/17/3e4c349f-6c36-4dc1-a3de-16cf9a8e577a_e8716a81.jpg?itok=OSez6iGQ&v=1679040321", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3828384964", "image_id": "1", "src": "https://img.i-scmp.com/cdn-cgi/image/fit=contain,width=1098,format=auto/sites/default/files/styles/1200x800/public/d8/images/canvas/2023/03/17/3e4c349f-6c36-4dc1-a3de-16cf9a8e577a_e8716a81.jpg?itok=OSez6iGQ&v=1679040321", "width": "0", "height": "0", "credit": "", "caption": "Loongson is China’s home-grown designer of central processing units, reducing the country’s reliance on Intel and AMD. Photo: Shutterstock"}}, "domain_metadata": {"name": "South China Morning Post", "logo": "https://logo.clearbit.com/scmp.com?size=800", "greyscale_logo": "https://logo.clearbit.com/scmp.com?size=800&greyscale=true"}, "listen_duration_estimate": 345}, "3898921999": {"item_id": "3898921999", "resolved_id": "3898921999", "given_url": "https://www.semianalysis.com/p/ai-capacity-constraints-cowos-and", "given_title": "AI Capacity Constraints - CoWoS and HBM Supply Chain", "favorite": "0", "status": "1", "time_added": "1688745234", "time_updated": "1708326203", "time_read": "1688916768", "time_favorited": "0", "sort_id": 475, "resolved_title": "AI Capacity Constraints - CoWoS and HBM Supply Chain", "resolved_url": "https://www.semianalysis.com/p/ai-capacity-constraints-cowos-and", "excerpt": "Generative AI is upon us and it will change the world.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2688", "lang": "en", "time_to_read": 12, "top_image_url": "https://substackcdn.com/image/fetch/w_1200,h_600,c_fill,f_jpg,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F7200eed5-4750-42ef-9709-755af8ec5f0e_2387x2025.png", "tags": {"gpus": {"item_id": "3898921999", "tag": "gpus"}, "semiconductor-memory": {"item_id": "3898921999", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3898921999", "tag": "semiconductors"}}, "authors": {"181239820": {"item_id": "3898921999", "author_id": "181239820", "name": "Gerald Wong", "url": "https://substack.com/profile/135179316-gerald-wong"}, "183040576": {"item_id": "3898921999", "author_id": "183040576", "name": "Myron Xie", "url": "https://substack.com/profile/152214948-myron-xie"}}, "image": {"item_id": "3898921999", "src": "https://substackcdn.com/image/fetch/f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F8e06f96d-a715-4d5b-a6d9-017eecdf00fe_500x387.jpeg", "width": "500", "height": "387"}, "images": {"1": {"item_id": "3898921999", "image_id": "1", "src": "https://substackcdn.com/image/fetch/f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F8e06f96d-a715-4d5b-a6d9-017eecdf00fe_500x387.jpeg", "width": "500", "height": "387", "credit": "", "caption": ""}, "2": {"item_id": "3898921999", "image_id": "2", "src": "https://substackcdn.com/image/fetch/f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F4feecb9f-7add-4af9-b4ce-650e13473c98_602x268.png", "width": "602", "height": "268", "credit": "", "caption": ""}}, "listen_duration_estimate": 1041}, "3890823353": {"item_id": "3890823353", "resolved_id": "0", "given_url": "https://www.semianalysis.com/p/ai-server-cost-analysis-memory-is?utm_medium=web", "given_title": "", "favorite": "0", "status": "1", "time_added": "1687306228", "time_updated": "1687471179", "time_read": "1687471179", "time_favorited": "0", "sort_id": 476, "tags": {"cpus": {"item_id": "3890823353", "tag": "cpus"}, "gpus": {"item_id": "3890823353", "tag": "gpus"}, "semiconductor-memory": {"item_id": "3890823353", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3890823353", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "4011090301": {"item_id": "4011090301", "resolved_id": "4011090301", "given_url": "https://www.semianalysis.com/p/groq-inference-tokenomics-speed-but", "given_title": "Groq Inference Tokenomics: Speed, But At What Cost?", "favorite": "0", "status": "1", "time_added": "1708532322", "time_updated": "1708566367", "time_read": "1708566367", "time_favorited": "0", "sort_id": 477, "resolved_title": "Groq Inference Tokenomics: Speed, But At What Cost?", "resolved_url": "https://www.semianalysis.com/p/groq-inference-tokenomics-speed-but", "excerpt": "Groq, an AI hardware startup, has been making the rounds recently because of their extremely impressive demos showcasing the leading open-source model, Mistral Mixtral 8x7b on their inference API.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1647", "lang": "en", "time_to_read": 7, "top_image_url": "https://substackcdn.com/image/fetch/w_1200,h_600,c_fill,f_jpg,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F4aad86a5-7fda-444f-9179-7912e9196547_2156x1100.png", "tags": {"inference": {"item_id": "4011090301", "tag": "inference"}, "llms": {"item_id": "4011090301", "tag": "llms"}, "semiconductors": {"item_id": "4011090301", "tag": "semiconductors"}}, "authors": {"185369951": {"item_id": "4011090301", "author_id": "185369951", "name": "Daniel Nishball", "url": "https://substack.com/profile/160965795-daniel-nishball"}}, "image": {"item_id": "4011090301", "src": "https://substackcdn.com/image/fetch/w_474,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Ffea52d37-f371-4feb-b6e4-16897425def7_2072x1040.png", "width": "474", "height": "0"}, "images": {"1": {"item_id": "4011090301", "image_id": "1", "src": "https://substackcdn.com/image/fetch/w_474,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Ffea52d37-f371-4feb-b6e4-16897425def7_2072x1040.png", "width": "474", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "4011090301", "image_id": "2", "src": "https://substackcdn.com/image/fetch/w_474,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fe784c52f-6ea5-4832-a718-93b8643cc5f1_2116x1020.png", "width": "474", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "4011090301", "image_id": "3", "src": "https://substackcdn.com/image/fetch/w_474,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F2aca79a1-1f57-47b1-83a2-44425b3165b2_2156x1100.png", "width": "474", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 638}, "3811266502": {"item_id": "3811266502", "resolved_id": "3811266502", "given_url": "https://www.semianalysis.com/p/the-future-of-the-transistor", "given_title": "The Future of the Transistor", "favorite": "0", "status": "1", "time_added": "1680823250", "time_updated": "1708853353", "time_read": "1680982270", "time_favorited": "0", "sort_id": 478, "resolved_title": "The Future of the Transistor", "resolved_url": "https://www.semianalysis.com/p/the-future-of-the-transistor", "excerpt": "This report was written in conjunction with Shan Kutagulla & Anand Chamarthy of Lab 91, Inc, an Austin, TX-based semiconductor equipment company developing the process technology and equipment required for integrating 2D materials in semiconductor fabrication.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "3637", "lang": "en", "time_to_read": 17, "top_image_url": "https://substackcdn.com/image/fetch/w_1200,h_600,c_fill,f_jpg,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F44e4e3df-897f-45a3-955a-f7434ec401d3_936x368.png", "tags": {"chip-design": {"item_id": "3811266502", "tag": "chip-design"}, "semiconductors": {"item_id": "3811266502", "tag": "semiconductors"}}, "authors": {"178732286": {"item_id": "3811266502", "author_id": "178732286", "name": "Afzal Ahmad", "url": "https://substack.com/profile/112610384-afzal-ahmad"}}, "image": {"item_id": "3811266502", "src": "https://substackcdn.com/image/fetch/f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F8ffde20c-c267-414e-80a7-9a993d7a4391_635x558.png", "width": "635", "height": "558"}, "images": {"1": {"item_id": "3811266502", "image_id": "1", "src": "https://substackcdn.com/image/fetch/f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F8ffde20c-c267-414e-80a7-9a993d7a4391_635x558.png", "width": "635", "height": "558", "credit": "", "caption": ""}, "2": {"item_id": "3811266502", "image_id": "2", "src": "https://substackcdn.com/image/fetch/f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fcac067e6-c533-4e8e-ba68-7f0fc99f0795_524x429.jpeg", "width": "524", "height": "429", "credit": "", "caption": "https://www.asml.com/en/news/stories/2022/what-is-a-gate-all-around-transistor"}, "3": {"item_id": "3811266502", "image_id": "3", "src": "https://substackcdn.com/image/fetch/f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F607ed5b7-fa49-464d-9f93-5fc38819ae87_457x374.jpeg", "width": "457", "height": "374", "credit": "", "caption": "https://www.asml.com/en/news/stories/2022/what-is-a-gate-all-around-transistor"}, "4": {"item_id": "3811266502", "image_id": "4", "src": "https://substackcdn.com/image/fetch/f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Ff505729a-7ec0-49fc-8321-20424ada969c_575x470.jpeg", "width": "575", "height": "470", "credit": "", "caption": "https://www.asml.com/en/news/stories/2022/what-is-a-gate-all-around-transistor"}, "5": {"item_id": "3811266502", "image_id": "5", "src": "https://substackcdn.com/image/fetch/f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F8624bf51-944e-40b3-b519-692425fddcbf_318x319.jpeg", "width": "318", "height": "319", "credit": "", "caption": "Example of “grain boundaries” that occur during CVD growth of graphene. Such growth is referred to as “polycrystalline”"}, "6": {"item_id": "3811266502", "image_id": "6", "src": "https://substackcdn.com/image/fetch/f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F2565c33e-8003-404d-bbdc-a71add9b7345_624x309.png", "width": "624", "height": "309", "credit": "", "caption": "Ann Kelleher’s Keynote at IEDM, “Celebrating 75 years of the transistor! A Look Ahead Towards the Next Generation of Innovation Opportunities”"}}, "listen_duration_estimate": 1408}, "3954895269": {"item_id": "3954895269", "resolved_id": "0", "given_url": "https://www.semianalysis.com/p/wafer-wars-deciphering-latest-restrictions?publication_id=329241&utm_medium=email&utm_campaign=email-share&triggerShare=true&r=oc5d", "given_title": "", "favorite": "0", "status": "1", "time_added": "1698153740", "time_updated": "1698709863", "time_read": "1698709863", "time_favorited": "0", "sort_id": 479, "tags": {"china": {"item_id": "3954895269", "tag": "china"}, "semiconductors": {"item_id": "3954895269", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3272374541": {"item_id": "3272374541", "resolved_id": "3272374541", "given_url": "https://www.semiconductor-digest.com/revenue-per-wafer-climbs-as-demand-surges-for-5nm-7nm-ic-processes/?utm_source=rss&utm_medium=rss&utm_campaign=revenue-per-wafer-climbs-as-demand-surges-for-5nm-7nm-ic-processes", "given_title": "Revenue per Wafer Climbs As Demand Surges for 5nm/7nm IC Processes", "favorite": "0", "status": "1", "time_added": "1614897234", "time_updated": "1614966971", "time_read": "1614898331", "time_favorited": "0", "sort_id": 480, "resolved_title": "", "resolved_url": "https://www.semiconductor-digest.com/revenue-per-wafer-climbs-as-demand-surges-for-5nm-7nm-ic-processes/?utm_source=rss&utm_medium=rss&utm_campaign=revenue-per-wafer-climbs-as-demand-surges-for-5nm-7nm-ic-processes", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"semiconductors": {"item_id": "3272374541", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3825930370": {"item_id": "3825930370", "resolved_id": "3825930370", "given_url": "https://www.semiconductor-today.com/news_items/2023/mar/aehr-150323.shtml", "given_title": "Aehr receives $6.7m order for FOX WaferPak full-wafer contactors", "favorite": "0", "status": "1", "time_added": "1678874090", "time_updated": "1678882047", "time_read": "1678882047", "time_favorited": "0", "sort_id": 481, "resolved_title": "Aehr receives $6.7m order for FOX WaferPak full-wafer contactors", "resolved_url": "https://www.semiconductor-today.com/news_items/2023/mar/aehr-150323.shtml", "excerpt": "Semiconductor production test and reliability qualification equipment supplier Aehr Test Systems of Fremont, CA, USA has received a $6.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "534", "lang": "en", "tags": {"semiconductors": {"item_id": "3825930370", "tag": "semiconductors"}, "supply-chain": {"item_id": "3825930370", "tag": "supply-chain"}}, "listen_duration_estimate": 207}, "168178389": {"item_id": "168178389", "resolved_id": "168178389", "given_url": "https://www.silvaco.com/content/kbase/cell_char_intro_090508.pdf", "given_title": "accucell_cell_char_intro.ppt - cell_char_intro_090508.pdf", "favorite": "1", "status": "1", "time_added": "1507844061", "time_updated": "1706824399", "time_read": "1517595762", "time_favorited": "1509635437", "sort_id": 482, "resolved_title": "", "resolved_url": "https://www.silvaco.com/content/kbase/cell_char_intro_090508.pdf", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"chip-design": {"item_id": "168178389", "tag": "chip-design"}, "semiconductors": {"item_id": "168178389", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "1187175696": {"item_id": "1187175696", "resolved_id": "1187175696", "given_url": "https://www.silvaco.com/tech_lib/index.html", "given_title": "SILVACO Technical Library", "favorite": "0", "status": "1", "time_added": "1570643605", "time_updated": "1613039250", "time_read": "1577120468", "time_favorited": "0", "sort_id": 483, "resolved_title": "SILVACO Technical Library", "resolved_url": "http://www.silvaco.com/tech_lib/index.html", "excerpt": "Presentation Materials Application Notes Published Papers                            Books", "is_article": "0", "is_index": "1", "has_video": "0", "has_image": "1", "word_count": "7", "lang": "en", "tags": {"semiconductors": {"item_id": "1187175696", "tag": "semiconductors"}}, "image": {"item_id": "1187175696", "src": "http://www.silvaco.com/images/productHeaders/technicalLibSplash.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "1187175696", "image_id": "1", "src": "http://www.silvaco.com/images/productHeaders/technicalLibSplash.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 3}, "3324334447": {"item_id": "3324334447", "resolved_id": "3324334447", "given_url": "https://www.tangramvision.com/blog/the-2021-perception-sensor-industry-map", "given_title": "", "favorite": "0", "status": "1", "time_added": "1621254854", "time_updated": "1621282287", "time_read": "1621282288", "time_favorited": "0", "sort_id": 484, "resolved_title": "75 Companies Powering Vision-Enabled Platforms", "resolved_url": "https://www.tangramvision.com/blog/the-2021-perception-sensor-industry-map", "excerpt": "Over the past decade, the perception industry has exploded with new companies, new technologies, and the deployments of millions of sensors in industries ranging from the traditional (automobiles) to the cutting-edge (space travel).", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "1511", "lang": "en", "time_to_read": 7, "top_image_url": "https://uploads-ssl.webflow.com/5fff85e7f613e35edb5806ed/6092e3cd392aa573250f80d4_PERCEPTION%20SENSOR%20MARKET%20MAP%20%E2%80%A2%202021%20(4).png", "tags": {"semiconductors": {"item_id": "3324334447", "tag": "semiconductors"}, "sensors": {"item_id": "3324334447", "tag": "sensors"}}, "authors": {"60172057": {"item_id": "3324334447", "author_id": "60172057", "name": "Adam Rodnitzky", "url": ""}}, "listen_duration_estimate": 585}, "3835004861": {"item_id": "3835004861", "resolved_id": "3835004861", "given_url": "https://www.techmeme.com/230328/p37", "given_title": "Cerebras open sources seven GPT-based LLMs, ranging from 111M to 13B parame", "favorite": "0", "status": "1", "time_added": "1680049296", "time_updated": "1680049767", "time_read": "1680049766", "time_favorited": "0", "sort_id": 485, "resolved_title": "Techmeme", "resolved_url": "https://www.techmeme.com/230328/p37", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"deep-learning": {"item_id": "3835004861", "tag": "deep-learning"}, "semiconductors": {"item_id": "3835004861", "tag": "semiconductors"}}, "domain_metadata": {"name": "Techmeme", "logo": "https://logo.clearbit.com/techmeme.com?size=800", "greyscale_logo": "https://logo.clearbit.com/techmeme.com?size=800&greyscale=true"}, "listen_duration_estimate": 0}, "3892208143": {"item_id": "3892208143", "resolved_id": "3892208143", "given_url": "https://www.technologyreview.com/2023/06/23/1074321/chip-patterning-machines-shape-future/", "given_title": "The chip patterning machines that will shape computing’s next act", "favorite": "0", "status": "1", "time_added": "1687537177", "time_updated": "1687542342", "time_read": "1687542342", "time_favorited": "0", "sort_id": 486, "resolved_title": "The chip patterning machines that will shape computing’s next act", "resolved_url": "https://www.technologyreview.com/2023/06/23/1074321/chip-patterning-machines-shape-future/", "excerpt": "When we talk about computing these days, we tend to talk about software and the engineers who write it. But we wouldn’t be anywhere without the hardware and the physical sciences that have enabled it to be created—disciplines like optics, materials science, and mechanical engineering.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2581", "lang": "en", "time_to_read": 12, "amp_url": "https://www.technologyreview.com/2023/06/23/1074321/chip-patterning-machines-shape-future/amp/", "top_image_url": "https://wp.technologyreview.com/wp-content/uploads/2023/06/Lithography-elements-Silicon-wafer-with-mask-or-reticle-on-top.jpeg?resize=1200,600", "tags": {"semiconductors": {"item_id": "3892208143", "tag": "semiconductors"}}, "authors": {"2733434": {"item_id": "3892208143", "author_id": "2733434", "name": "Chris Miller", "url": ""}}, "image": {"item_id": "3892208143", "src": "https://wp.technologyreview.com/wp-content/uploads/2023/06/Lithography-elements-Silicon-wafer-with-mask-or-reticle-on-top.jpeg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3892208143", "image_id": "1", "src": "https://wp.technologyreview.com/wp-content/uploads/2023/06/Lithography-elements-Silicon-wafer-with-mask-or-reticle-on-top.jpeg", "width": "0", "height": "0", "credit": "ASML", "caption": "A silicon wafer is shown beneath a reticle, a special type of photomask that holds patterns used to manufacture integrated circuits."}, "2": {"item_id": "3892208143", "image_id": "2", "src": "https://wp.technologyreview.com/wp-content/uploads/2023/06/Screenshot-2023-04-12-at-2.58.15-edge-e1686699759261.jpeg?w=2801", "width": "0", "height": "0", "credit": "SMU LIBRARIES", "caption": "Jay Lathrop spent summers throughout the 1970s and 1980s working with his friend Jack Kilby on solar technologies."}, "3": {"item_id": "3892208143", "image_id": "3", "src": "https://wp.technologyreview.com/wp-content/uploads/2023/06/GettyImages-50699995.jpeg?w=1336", "width": "0", "height": "0", "credit": "TED STRESHINSKY/GETTY IMAGES", "caption": "Robert Noyce, who later cofounded Intel, launched Fairchild Semiconductor’s lithography program with lenses purchased from a Bay Area camera shop."}, "4": {"item_id": "3892208143", "image_id": "4", "src": "https://wp.technologyreview.com/wp-content/uploads/2023/06/lm_GCA_mann-4800_1970_intro.jpeg?w=369", "width": "0", "height": "0", "credit": "GCA CORPORATION", "caption": "GCA’s Mann 4800 stepper was a big step forward in resolution for lithography machines. But the Boston based firm ultimately lost the chip market to Japanese and Dutch rivals."}}, "domain_metadata": {"name": "MIT Technology Review", "logo": "https://logo.clearbit.com/technologyreview.com?size=800", "greyscale_logo": "https://logo.clearbit.com/technologyreview.com?size=800&greyscale=true"}, "listen_duration_estimate": 999}, "2754998011": {"item_id": "2754998011", "resolved_id": "2754888520", "given_url": "https://www.technologyreview.com/f/614551/ai-computer-vision-algorithms-on-your-phone-mit-ibm/?utm_medium=tr_social&utm_campaign=site_visitor.unpaid.engagement&utm_source=LinkedIn#Echobox=1586193065", "given_title": "", "favorite": "0", "status": "1", "time_added": "1586216092", "time_updated": "1638708525", "time_read": "1589542127", "time_favorited": "0", "sort_id": 487, "resolved_title": "Powerful computer vision algorithms are now small enough to run on your phone", "resolved_url": "https://www.technologyreview.com/f/614551/ai-computer-vision-algorithms-on-your-phone-mit-ibm/", "excerpt": "Researchers have shrunk state-of-the-art computer vision models to run on low-power devices. Growing pains: Visual recognition is deep learning’s strongest skill. Computer vision algorithms are analyzing medical images, enabling self-driving cars, and powering face recognition.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "359", "lang": "en", "top_image_url": "https://cdn.technologyreview.com/i/images/tinymachinevision-01-01.png?sw=1200&cx=0&cy=0&cw=3200&ch=1800", "tags": {"deep-learning": {"item_id": "2754998011", "tag": "deep-learning"}, "semiconductors": {"item_id": "2754998011", "tag": "semiconductors"}, "vision": {"item_id": "2754998011", "tag": "vision"}}, "authors": {"96772099": {"item_id": "2754998011", "author_id": "96772099", "name": "Karen Hao", "url": "https://www.technologyreview.com/profile/karen-hao/"}}, "domain_metadata": {"name": "MIT Technology Review", "logo": "https://logo.clearbit.com/technologyreview.com?size=800", "greyscale_logo": "https://logo.clearbit.com/technologyreview.com?size=800&greyscale=true"}, "listen_duration_estimate": 139}, "3033157268": {"item_id": "3033157268", "resolved_id": "3033157268", "given_url": "https://www.techspot.com/article/2043-amd-rise-fall-revival-history/", "given_title": "The Rise, Fall and Revival of AMD (2020)", "favorite": "0", "status": "1", "time_added": "1616168673", "time_updated": "1616191174", "time_read": "1616191174", "time_favorited": "0", "sort_id": 488, "resolved_title": "The Rise, Fall and Revival of AMD", "resolved_url": "https://www.techspot.com/article/2043-amd-rise-fall-revival-history/", "excerpt": "AMD is one of the oldest designers of large scale microprocessors and has been the subject of polarizing debate among technology enthusiasts for nearly 50 years. Its story makes for a thrilling tale -- filled with heroic successes, foolhardy errors, and a close shave with rack and ruin.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "6640", "lang": "en", "time_to_read": 30, "top_image_url": "https://static.techspot.com/articles-info/2043/images/2020-06-29-image.jpg", "tags": {"amd": {"item_id": "3033157268", "tag": "amd"}, "cpus": {"item_id": "3033157268", "tag": "cpus"}, "gpus": {"item_id": "3033157268", "tag": "gpus"}, "semiconductors": {"item_id": "3033157268", "tag": "semiconductors"}}, "authors": {"105895743": {"item_id": "3033157268", "author_id": "105895743", "name": "Graham Singer", "url": "https://www.techspot.com/about/#editors"}, "112753975": {"item_id": "3033157268", "author_id": "112753975", "name": "Nick Evanson", "url": "https://www.techspot.com/community/staff/neeyik.431367/"}}, "image": {"item_id": "3033157268", "src": "https://static.techspot.com/articles-info/2043/images/2021-03-19-image.jpg", "width": "2000", "height": "1420"}, "images": {"1": {"item_id": "3033157268", "image_id": "1", "src": "https://static.techspot.com/articles-info/2043/images/2021-03-19-image.jpg", "width": "2000", "height": "1420", "credit": "", "caption": ""}, "2": {"item_id": "3033157268", "image_id": "2", "src": "https://static.techspot.com/articles-info/2043/images/2020-06-23-image-2.jpg", "width": "1377", "height": "693", "credit": "", "caption": ""}, "3": {"item_id": "3033157268", "image_id": "3", "src": "https://static.techspot.com/articles-info/2043/images/2020-06-23-image-9.jpg", "width": "1102", "height": "1024", "credit": "", "caption": ""}, "4": {"item_id": "3033157268", "image_id": "4", "src": "https://static.techspot.com/articles-info/2043/images/2020-06-23-image-3.jpg", "width": "1280", "height": "854", "credit": "", "caption": ""}, "5": {"item_id": "3033157268", "image_id": "5", "src": "https://static.techspot.com/articles-info/2043/images/2020-06-23-image-10.jpg", "width": "1280", "height": "800", "credit": "", "caption": ""}, "6": {"item_id": "3033157268", "image_id": "6", "src": "https://static.techspot.com/articles-info/2043/images/2020-06-28-image.jpg", "width": "1800", "height": "912", "credit": "", "caption": ""}, "7": {"item_id": "3033157268", "image_id": "7", "src": "https://static.techspot.com/articles-info/2043/images/2020-06-23-image-4.jpg", "width": "1024", "height": "1024", "credit": "", "caption": ""}, "8": {"item_id": "3033157268", "image_id": "8", "src": "https://static.techspot.com/articles-info/2043/images/2020-06-28-image-3.jpg", "width": "1800", "height": "1641", "credit": "", "caption": ""}, "9": {"item_id": "3033157268", "image_id": "9", "src": "https://static.techspot.com/articles-info/2043/images/2020-06-23-image-5.jpg", "width": "1024", "height": "1024", "credit": "", "caption": ""}, "10": {"item_id": "3033157268", "image_id": "10", "src": "https://static.techspot.com/articles-info/2043/images/2020-06-28-image-7.jpg", "width": "1446", "height": "1317", "credit": "", "caption": ""}, "11": {"item_id": "3033157268", "image_id": "11", "src": "https://static.techspot.com/articles-info/2043/images/2020-06-28-image-5.jpg", "width": "1062", "height": "1105", "credit": "", "caption": ""}, "12": {"item_id": "3033157268", "image_id": "12", "src": "https://static.techspot.com/articles-info/2043/images/2020-06-23-image-11.jpg", "width": "600", "height": "524", "credit": "", "caption": ""}, "13": {"item_id": "3033157268", "image_id": "13", "src": "https://static.techspot.com/articles-info/2043/images/2020-06-23-image.png", "width": "1213", "height": "1000", "credit": "", "caption": ""}, "14": {"item_id": "3033157268", "image_id": "14", "src": "https://static.techspot.com/articles-info/2043/images/2020-06-23-image-12.jpg", "width": "1280", "height": "880", "credit": "", "caption": ""}, "15": {"item_id": "3033157268", "image_id": "15", "src": "https://static.techspot.com/articles-info/2043/images/2020-06-23-image-8.jpg", "width": "1280", "height": "857", "credit": "", "caption": ""}, "16": {"item_id": "3033157268", "image_id": "16", "src": "https://static.techspot.com/articles-info/2043/images/2020-06-24-image-2.jpg", "width": "1600", "height": "1074", "credit": "", "caption": ""}, "17": {"item_id": "3033157268", "image_id": "17", "src": "https://static.techspot.com/articles-info/2043/images/2020-06-23-image-13.jpg", "width": "2000", "height": "1125", "credit": "", "caption": ""}, "18": {"item_id": "3033157268", "image_id": "18", "src": "https://static.techspot.com/articles-info/2043/images/2020-06-28-image-8.jpg", "width": "1920", "height": "1076", "credit": "", "caption": ""}, "19": {"item_id": "3033157268", "image_id": "19", "src": "https://static.techspot.com/articles-info/2043/images/2020-06-28-image-4.jpg", "width": "1281", "height": "562", "credit": "", "caption": ""}, "20": {"item_id": "3033157268", "image_id": "20", "src": "https://static.techspot.com/articles-info/2043/images/2020-06-23-image-15.jpg", "width": "1920", "height": "1080", "credit": "", "caption": ""}, "21": {"item_id": "3033157268", "image_id": "21", "src": "https://static.techspot.com/articles-info/2043/images/2020-06-24-image.jpg", "width": "2326", "height": "1018", "credit": "", "caption": ""}, "22": {"item_id": "3033157268", "image_id": "22", "src": "https://static.techspot.com/articles-info/2043/images/2020-06-24-image-6.jpg", "width": "901", "height": "900", "credit": "", "caption": ""}, "23": {"item_id": "3033157268", "image_id": "23", "src": "https://static.techspot.com/articles-info/2043/images/2020-06-28-image-6.jpg", "width": "2148", "height": "675", "credit": "", "caption": ""}, "24": {"item_id": "3033157268", "image_id": "24", "src": "https://static.techspot.com/articles-info/2043/images/2020-06-24-image-5.jpg", "width": "2000", "height": "1500", "credit": "", "caption": ""}, "25": {"item_id": "3033157268", "image_id": "25", "src": "https://static.techspot.com/articles-info/2043/images/2020-06-25-image.png", "width": "2003", "height": "876", "credit": "", "caption": ""}, "26": {"item_id": "3033157268", "image_id": "26", "src": "https://static.techspot.com/articles-info/2043/images/2020-06-29-image-2.png", "width": "1598", "height": "974", "credit": "", "caption": ""}}, "domain_metadata": {"name": "TechSpot", "logo": "https://logo.clearbit.com/techspot.com?size=800", "greyscale_logo": "https://logo.clearbit.com/techspot.com?size=800&greyscale=true"}, "listen_duration_estimate": 2570}, "3853993479": {"item_id": "3853993479", "resolved_id": "3853993479", "given_url": "https://www.theceomagazine.com/business/innovation-technology/ai-salience-chip-design/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1682508654", "time_updated": "1682540039", "time_read": "1682540038", "time_favorited": "0", "sort_id": 489, "resolved_title": "Salience Labs pushing AI forward with new chip design", "resolved_url": "https://www.theceomagazine.com/business/innovation-technology/ai-salience-chip-design/", "excerpt": "Developments in AI have advanced rapidly in the last few years. For the lightning-speed growth needed for the future, however, a revolution in chip technology must occur.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1124", "lang": "en", "time_to_read": 5, "amp_url": "https://amp.theceomagazine.com/business/innovation-technology/ai-salience-chip-design/", "top_image_url": "https://static.theceomagazine.net/wp-content/uploads/2023/04/21101537/salience-chip-design-1-1100x733.png", "tags": {"optics-photonics": {"item_id": "3853993479", "tag": "optics-photonics"}, "semiconductors": {"item_id": "3853993479", "tag": "semiconductors"}, "startups": {"item_id": "3853993479", "tag": "startups"}}, "authors": {"34778016": {"item_id": "3853993479", "author_id": "34778016", "name": "Caroline Blight", "url": ""}}, "image": {"item_id": "3853993479", "src": "https://static.theceomagazine.net/wp-content/uploads/2023/04/21101546/salience-chip-design-3.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3853993479", "image_id": "1", "src": "https://static.theceomagazine.net/wp-content/uploads/2023/04/21101546/salience-chip-design-3.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3853993479", "image_id": "2", "src": "https://static.theceomagazine.net/wp-content/uploads/2023/04/21101541/salience-chip-design-2.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 435}, "3642524617": {"item_id": "3642524617", "resolved_id": "3642524617", "given_url": "https://www.theregister.com/2022/06/18/optical_interconnect_future/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1655760328", "time_updated": "1655771115", "time_read": "1655771115", "time_favorited": "0", "sort_id": 490, "resolved_title": "Will optics ever replace copper interconnects? We asked this silicon photonics startup", "resolved_url": "https://www.theregister.com/2022/06/18/optical_interconnect_future/", "excerpt": "Science fiction is littered with fantastic visions of computing. One of the more pervasive is the idea that one day computers will run on light. After all, what’s faster than the speed of light?", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "1153", "lang": "en", "time_to_read": 5, "amp_url": "https://www.theregister.com/AMP/2022/06/18/optical_interconnect_future/", "top_image_url": "https://regmedia.co.uk/2015/02/04/fiber_optics.jpg", "tags": {"interconnects": {"item_id": "3642524617", "tag": "interconnects"}, "optics-photonics": {"item_id": "3642524617", "tag": "optics-photonics"}, "semiconductors": {"item_id": "3642524617", "tag": "semiconductors"}}, "listen_duration_estimate": 446}, "2983257059": {"item_id": "2983257059", "resolved_id": "2983257059", "given_url": "https://www.theverge.com/2020/5/14/21258403/sony-image-sensor-integrated-ai-chip-imx500-specs-price", "given_title": "Sony’s first AI image sensor will make cameras everywhere smarter", "favorite": "0", "status": "1", "time_added": "1589455817", "time_updated": "1613039250", "time_read": "1589456195", "time_favorited": "0", "sort_id": 491, "resolved_title": "Sony’s first AI image sensor will make cameras everywhere smarter", "resolved_url": "https://www.theverge.com/2020/5/14/21258403/sony-image-sensor-integrated-ai-chip-imx500-specs-price", "excerpt": "Sony has announced the world’s first image sensor with integrated AI smarts. The new IMX500 sensor incorporates both processing power and memory, allowing it to perform machine learning-powered computer vision tasks without extra hardware.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "934", "lang": "en", "time_to_read": 4, "amp_url": "https://www.theverge.com/platform/amp/2020/5/14/21258403/sony-image-sensor-integrated-ai-chip-imx500-specs-price", "top_image_url": "https://cdn.vox-cdn.com/thumbor/nKA3S7hGOdMLK823KV2QPlUgZYM=/0x146:2040x1214/fit-in/1200x630/cdn.vox-cdn.com/uploads/chorus_asset/file/12162773/akrales_180816_2793_0073.jpg", "tags": {"semiconductors": {"item_id": "2983257059", "tag": "semiconductors"}, "vision": {"item_id": "2983257059", "tag": "vision"}}, "authors": {"97592195": {"item_id": "2983257059", "author_id": "97592195", "name": "James Vincent", "url": "https://www.theverge.com/authors/james-vincent"}}, "image": {"item_id": "2983257059", "src": "https://cdn.vox-cdn.com/uploads/chorus_image/image/66795902/akrales_180816_2793_0073.0.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "2983257059", "image_id": "1", "src": "https://cdn.vox-cdn.com/uploads/chorus_image/image/66795902/akrales_180816_2793_0073.0.jpg", "width": "0", "height": "0", "credit": "Amelia Holowaty Krales / The Verge", "caption": "Sony’s new image sensor could one day appear in cameras like this one."}, "2": {"item_id": "2983257059", "image_id": "2", "src": "https://cdn.vox-cdn.com/uploads/chorus_asset/file/19970186/1.jpeg", "width": "0", "height": "0", "credit": "Sony Electronics Inc", "caption": "From left to right: the IMX500 as a bare chip and IMX501 as a package product."}, "3": {"item_id": "2983257059", "image_id": "3", "src": "https://cdn.vox-cdn.com/uploads/chorus_asset/file/19970164/908824086.jpg.jpg", "width": "0", "height": "0", "credit": "Stephen Brashear/Getty Images", "caption": "Many applications of AI computer vision, like Amazon Go, require lots of expensive cameras."}, "4": {"item_id": "2983257059", "image_id": "4", "src": "https://cdn.vox-cdn.com/uploads/chorus_asset/file/19970165/977013452.jpg.jpg", "width": "0", "height": "0", "credit": "Julian Stratenschulte/picture alliance via Getty Images", "caption": "AI cameras are also useful for keeping robots designed to work alongside humans safe."}}, "domain_metadata": {"name": "The Verge", "logo": "https://logo.clearbit.com/theverge.com?size=800", "greyscale_logo": "https://logo.clearbit.com/theverge.com?size=800&greyscale=true"}, "listen_duration_estimate": 362}, "3745149571": {"item_id": "3745149571", "resolved_id": "3745149571", "given_url": "https://www.tomshardware.com/news/cerebras-reveals-andromeda-a-135-million-core-ai-supercomputer", "given_title": "", "favorite": "0", "status": "1", "time_added": "1668509944", "time_updated": "1668511464", "time_read": "1668511464", "time_favorited": "0", "sort_id": 492, "resolved_title": "Cerebras Reveals Andromeda, a 13.5 Million Core AI Supercomputer", "resolved_url": "https://www.tomshardware.com/news/cerebras-reveals-andromeda-a-135-million-core-ai-supercomputer", "excerpt": "Cerebras, the company that builds the world's largest chip, the Wafer Scale Engine 2 (WSE-2), unveiled its Andromeda supercomputer today. Andromeda combines 16 of the wafer-sized WSE-2 chips into one cluster with 13.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "482", "lang": "en", "top_image_url": "https://cdn.mos.cms.futurecdn.net/QDGHobTS56GF94GsXHu2PV-1200-80.jpg", "tags": {"deep-learning": {"item_id": "3745149571", "tag": "deep-learning"}, "hpc": {"item_id": "3745149571", "tag": "hpc"}, "interconnects": {"item_id": "3745149571", "tag": "interconnects"}, "semiconductors": {"item_id": "3745149571", "tag": "semiconductors"}}, "authors": {"121060879": {"item_id": "3745149571", "author_id": "121060879", "name": "Paul Alcorn", "url": "https://www.tomshardware.com/author/paul-alcorn"}}, "domain_metadata": {"name": "Tom's Hardware", "logo": "https://logo.clearbit.com/tomshardware.com?size=800", "greyscale_logo": "https://logo.clearbit.com/tomshardware.com?size=800&greyscale=true"}, "listen_duration_estimate": 187}, "3895480510": {"item_id": "3895480510", "resolved_id": "3895480510", "given_url": "https://www.tomshardware.com/news/micron-to-introduce-gddr7-memory-in-1h-2024", "given_title": "Micron to Introduce GDDR7 Memory in 1H 2024", "favorite": "0", "status": "1", "time_added": "1688072831", "time_updated": "1688158814", "time_read": "1688158814", "time_favorited": "0", "sort_id": 493, "resolved_title": "Micron to Introduce GDDR7 Memory in 1H 2024", "resolved_url": "https://www.tomshardware.com/news/micron-to-introduce-gddr7-memory-in-1h-2024", "excerpt": "Micron said on Wednesday that it would introduce its first GDDR7 memory chips in the first half of next year. The new type of memory promises to offer higher performance than GDDR6 and GDDR6X, but it will require brand-new memory controllers and therefore GPUs.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "326", "lang": "en", "top_image_url": "https://cdn.mos.cms.futurecdn.net/Dwk4v483zJSHF7iD4kp7R-1200-80.png", "tags": {"gpus": {"item_id": "3895480510", "tag": "gpus"}, "semiconductor-memory": {"item_id": "3895480510", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3895480510", "tag": "semiconductors"}}, "authors": {"139311000": {"item_id": "3895480510", "author_id": "139311000", "name": "Anton Shilov", "url": "https://www.tomshardware.com/author/anton-shilov"}}, "domain_metadata": {"name": "Tom's Hardware", "logo": "https://logo.clearbit.com/tomshardware.com?size=800", "greyscale_logo": "https://logo.clearbit.com/tomshardware.com?size=800&greyscale=true"}, "listen_duration_estimate": 126}, "3830048336": {"item_id": "3830048336", "resolved_id": "3830048336", "given_url": "https://www.tomshardware.com/news/nvidia-tackles-chipmaking-process-claims-40x-speed-up-with-culitho", "given_title": "", "favorite": "0", "status": "1", "time_added": "1679419487", "time_updated": "1679424710", "time_read": "1679424709", "time_favorited": "0", "sort_id": 494, "resolved_title": "Nvidia Tackles Chipmaking Process, Claims 40X Speed Up with cuLitho", "resolved_url": "https://www.tomshardware.com/news/nvidia-tackles-chipmaking-process-claims-40x-speed-up-with-culitho", "excerpt": "At GTC 2023, Nvidia announced its new cuLitho software library for speeding up a critical bottleneck in the semiconductor manufacturing workflow. The new library speeds computational lithography, a technique used to create photomasks for chip production.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "710", "lang": "en", "time_to_read": 3, "top_image_url": "https://cdn.mos.cms.futurecdn.net/Vu6N9RDjut8Yy6FiGKNSCB-1200-80.png", "tags": {"gpus": {"item_id": "3830048336", "tag": "gpus"}, "lithography": {"item_id": "3830048336", "tag": "lithography"}, "machine-vision": {"item_id": "3830048336", "tag": "machine-vision"}, "semiconductors": {"item_id": "3830048336", "tag": "semiconductors"}}, "authors": {"121060879": {"item_id": "3830048336", "author_id": "121060879", "name": "Paul Alcorn", "url": "https://www.tomshardware.com/author/paul-alcorn"}}, "domain_metadata": {"name": "Tom's Hardware", "logo": "https://logo.clearbit.com/tomshardware.com?size=800", "greyscale_logo": "https://logo.clearbit.com/tomshardware.com?size=800&greyscale=true"}, "listen_duration_estimate": 275}, "3784789041": {"item_id": "3784789041", "resolved_id": "3784789041", "given_url": "https://www.tomshardware.com/news/tsmc-might-cut-3nm-prices-to-lure-amd-nvidia", "given_title": "", "favorite": "0", "status": "1", "time_added": "1673651208", "time_updated": "1673710510", "time_read": "1673710509", "time_favorited": "0", "sort_id": 495, "resolved_title": "TSMC Might Cut 3nm Prices to Lure AMD, Nvidia", "resolved_url": "https://www.tomshardware.com/news/tsmc-might-cut-3nm-prices-to-lure-amd-nvidia", "excerpt": "Although TSMC's N3 (3nm-class) family of fabrication processes brings a number of benefits in terms of performance and power, the very high costs of the foundry's initial N3 node hampers widespread adoption.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "603", "lang": "en", "time_to_read": 3, "top_image_url": "https://cdn.mos.cms.futurecdn.net/iiBPT3tVuXkSdD4xCKSR9m-1200-80.png", "tags": {"pricing": {"item_id": "3784789041", "tag": "pricing"}, "semiconductors": {"item_id": "3784789041", "tag": "semiconductors"}}, "authors": {"139311000": {"item_id": "3784789041", "author_id": "139311000", "name": "Anton Shilov", "url": "https://www.tomshardware.com/author/anton-shilov"}}, "domain_metadata": {"name": "Tom's Hardware", "logo": "https://logo.clearbit.com/tomshardware.com?size=800", "greyscale_logo": "https://logo.clearbit.com/tomshardware.com?size=800&greyscale=true"}, "listen_duration_estimate": 233}, "3114714564": {"item_id": "3114714564", "resolved_id": "3114714564", "given_url": "https://www.tomshardware.com/news/tsmcs-wafer-prices-revealed-300mm-wafer-at-5nm-is-nearly-dollar17000", "given_title": "TSMC’s Wafer Prices Revealed: 300mm Wafer at 5nm Is Nearly $17,000 | Tom's ", "favorite": "0", "status": "1", "time_added": "1673567761", "time_updated": "1673637171", "time_read": "1673637171", "time_favorited": "0", "sort_id": 496, "resolved_title": "TSMC’s Estimated Wafer Prices Revealed: 300mm Wafer at 5nm Is Nearly $17,000", "resolved_url": "https://www.tomshardware.com/news/tsmcs-wafer-prices-revealed-300mm-wafer-at-5nm-is-nearly-dollar17000", "excerpt": "A blogger has published estimates of TSMC’s wafer costs and prices. Quite unsurprisingly, processing of wafers is getting more expensive with each new manufacturing technology as nodes tend to get more capital intensive.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "613", "lang": "en", "time_to_read": 3, "amp_url": "https://www.tomshardware.com/amp/news/tsmcs-wafer-prices-revealed-300mm-wafer-at-5nm-is-nearly-dollar17000", "top_image_url": "https://cdn.mos.cms.futurecdn.net/BueuEFFESMHpkrbvGQapCU-1200-80.jpg", "tags": {"pricing": {"item_id": "3114714564", "tag": "pricing"}, "semiconductors": {"item_id": "3114714564", "tag": "semiconductors"}}, "authors": {"139311000": {"item_id": "3114714564", "author_id": "139311000", "name": "Anton Shilov", "url": "https://www.tomshardware.com/author/anton-shilov"}}, "domain_metadata": {"name": "Tom's Hardware", "logo": "https://logo.clearbit.com/tomshardware.com?size=800", "greyscale_logo": "https://logo.clearbit.com/tomshardware.com?size=800&greyscale=true"}, "listen_duration_estimate": 237}, "3673262164": {"item_id": "3673262164", "resolved_id": "3673262164", "given_url": "https://www.washingtonpost.com/technology/2022/08/02/why-gadgets-die/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1659873334", "time_updated": "1659918309", "time_read": "1659918309", "time_favorited": "0", "sort_id": 497, "resolved_title": "Electronics are built with death dates. Let’s not keep them a secret.", "resolved_url": "https://www.washingtonpost.com/technology/2022/08/02/why-gadgets-die/", "excerpt": "Our analysis of 14 popular consumer devices found most could stop working in 3 to 4 years because of irreplaceable batteries. Here’s how we get the tech industry to design products that last longer — and do less damage to the environment.", "is_article": "0", "is_index": "0", "has_video": "1", "has_image": "1", "word_count": "0", "lang": "en", "top_image_url": "https://www.washingtonpost.com/wp-apps/imrs.php?src=https://arc-anglerfish-washpost-prod-washpost.s3.amazonaws.com/public/H4NQ5H3X6FFONL3CJHBWX7JS7A.jpg&w=1440", "tags": {"circuits-electronics": {"item_id": "3673262164", "tag": "circuits-electronics"}, "semiconductors": {"item_id": "3673262164", "tag": "semiconductors"}}, "authors": {"78146130": {"item_id": "3673262164", "author_id": "78146130", "name": "Geoffrey A. Fowler", "url": "https://www.washingtonpost.com/people/geoffrey-a-fowler/"}}, "image": {"item_id": "3673262164", "src": "http://img.youtube.com/vi/SuTcavAzopg/0.jpg", "width": "480", "height": "360"}, "images": {"1": {"item_id": "3673262164", "image_id": "1", "src": "http://img.youtube.com/vi/SuTcavAzopg/0.jpg", "width": "480", "height": "360", "credit": "", "caption": ""}}, "videos": {"1": {"item_id": "3673262164", "video_id": "1", "src": "https://www.youtube.com/embed/SuTcavAzopg?feature=oembed", "width": "200", "height": "113", "type": "1", "vid": "SuTcavAzopg", "length": "0"}}, "domain_metadata": {"name": "The Washington Post", "logo": "https://logo.clearbit.com/washingtonpost.com?size=800", "greyscale_logo": "https://logo.clearbit.com/washingtonpost.com?size=800&greyscale=true"}, "listen_duration_estimate": 0}, "3836950524": {"item_id": "3836950524", "resolved_id": "3836950527", "given_url": "https://www.wcjb.com/2023/02/21/tech-tuesday-silicon-assurance/?outputType=amp", "given_title": "", "favorite": "0", "status": "1", "time_added": "1680282886", "time_updated": "1682945900", "time_read": "1682945900", "time_favorited": "0", "sort_id": 498, "resolved_title": "Tech Tuesday: Silicon Assurance", "resolved_url": "https://www.wcjb.com/2023/02/21/tech-tuesday-silicon-assurance/", "excerpt": "GAINESVILLE, Fla. (WCJB) - Happy Tech Tuesday. I’m Melanie Moron with UF Innovate, and today I am joined by Raj Dutta with Silicon Assurance and he’s going to give us an inside scoop on hardware technologies. Raj, thanks so much for joining us today. Thank you for having me, Melanie.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "548", "lang": "en", "amp_url": "https://www.wcjb.com/2023/02/21/tech-tuesday-silicon-assurance/?outputType=amp", "top_image_url": "https://gray-wcjb-prod.cdn.arcpublishing.com/resizer/dFBvdCyyo4VtuLqKghgWAi9pB1E=/1200x600/smart/filters:quality(85)/cloudfront-us-east-1.images.arcpublishing.com/gray/VNZIIQ2ODRAG5HWOE6E3PSZ45I.png", "tags": {"semiconductors": {"item_id": "3836950524", "tag": "semiconductors"}}, "authors": {"136075956": {"item_id": "3836950524", "author_id": "136075956", "name": "WCJB Staff", "url": "https://www.wcjb.com/authors/WCJB/"}}, "listen_duration_estimate": 212}, "3829863114": {"item_id": "3829863114", "resolved_id": "3829863114", "given_url": "https://www.wired.com/story/i-saw-the-face-of-god-in-a-tsmc-factory/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1679491587", "time_updated": "1679499707", "time_read": "1679499706", "time_favorited": "0", "sort_id": 499, "resolved_title": "I Saw the Face of God in a Semiconductor Factory", "resolved_url": "https://www.wired.com/story/i-saw-the-face-of-god-in-a-tsmc-factory/", "excerpt": "I arrive in Taiwan brooding morbidly on the fate of democracy. My luggage is lost. This is my pilgrimage to the Sacred Mountain of Protection.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "8749", "lang": "en", "time_to_read": 40, "top_image_url": "https://media.wired.com/photos/6414974c413564e54490fe19/191:100/w_1280,c_limit/BF_WIRED_EXPORT_STILL_LEAD_IMAGE_Backchannel.jpg", "tags": {"semiconductors": {"item_id": "3829863114", "tag": "semiconductors"}}, "authors": {"76523185": {"item_id": "3829863114", "author_id": "76523185", "name": "Virginia Heffernan", "url": "https://www.wired.com/author/virginia-heffernan"}}, "image": {"item_id": "3829863114", "src": "https://media.wired.com/photos/6414ca0c059d1955323a2f3a/master/w_1600%2Cc_limit/1-a-quitillion-miniature-masterpieces-a.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3829863114", "image_id": "1", "src": "https://media.wired.com/photos/6414ca0c059d1955323a2f3a/master/w_1600%2Cc_limit/1-a-quitillion-miniature-masterpieces-a.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3829863114", "image_id": "2", "src": "https://media.wired.com/photos/643dbbd6ccab20835732aeca/master/w_1600%2Cc_limit/WIRED_3105_cover.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "3829863114", "image_id": "3", "src": "https://media.wired.com/photos/64123d1a50a2c32c8d5d28aa/master/w_1600%2Cc_limit/MarkLui_SML_Backchannel.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "3829863114", "image_id": "4", "src": "https://media.wired.com/photos/6414c1ce42b1ec1a227edd68/master/w_1600%2Cc_limit/2-innocent-eyes.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "5": {"item_id": "3829863114", "image_id": "5", "src": "https://media.wired.com/photos/6414974bfd989ed72a05dc42/master/w_1600%2Cc_limit/2_BF_WIRED_EXPORT_STILL_SECONDARY_IMAGE_Backchannel.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "6": {"item_id": "3829863114", "image_id": "6", "src": "https://media.wired.com/photos/6414c2cd5842f211652a9f70/master/w_1600%2Cc_limit/3-freestyle-diplomacy.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "7": {"item_id": "3829863114", "image_id": "7", "src": "https://media.wired.com/photos/6414c2df460e919c88554735/master/w_1600%2Cc_limit/4-how-to-make-computer.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "8": {"item_id": "3829863114", "image_id": "8", "src": "https://media.wired.com/photos/6414974bfd989ed72a05dc44/master/w_1600%2Cc_limit/BF_WIRED_EXPORT_STILL_SECONDARY_IMAGE_Backchannel.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "9": {"item_id": "3829863114", "image_id": "9", "src": "https://media.wired.com/photos/6414c2f4c3ec48ee40adb9ef/master/w_1600%2Cc_limit/5-zero-defects.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "10": {"item_id": "3829863114", "image_id": "10", "src": "https://media.wired.com/photos/64123d0557db3e0d5a2fa8e6/master/w_1600%2Cc_limit/BurnLin_SML_Backchannel.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "11": {"item_id": "3829863114", "image_id": "11", "src": "https://media.wired.com/photos/6414c304059d1955323a2f36/master/w_1600%2Cc_limit/6-the-face-of-god.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "WIRED", "logo": "https://logo.clearbit.com/wired.com?size=800", "greyscale_logo": "https://logo.clearbit.com/wired.com?size=800&greyscale=true"}, "listen_duration_estimate": 3387}, "3341424842": {"item_id": "3341424842", "resolved_id": "3341424842", "given_url": "https://www.wired.com/story/rowhammer-half-double-attack-bit-flips", "given_title": "", "favorite": "0", "status": "1", "time_added": "1622304096", "time_updated": "1622339982", "time_read": "1622339982", "time_favorited": "0", "sort_id": 500, "resolved_title": "As Chips Shrink, Rowhammer Attacks Get Harder to Stop", "resolved_url": "https://www.wired.com/story/rowhammer-half-double-attack-bit-flips", "excerpt": "In 2015, Researchers at Google made a troubling discovery: The data theft technique known as “Rowhammer,” previously thought of as a theoretical concern, could be exploited in real-world conditions.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "770", "lang": "en", "time_to_read": 4, "top_image_url": "https://media.wired.com/photos/60ad5de00744ea4218d0e6be/191:100/w_1280,c_limit/GettyImages-812951392.jpg", "tags": {"semiconductor-memory": {"item_id": "3341424842", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3341424842", "tag": "semiconductors"}}, "authors": {"69838348": {"item_id": "3341424842", "author_id": "69838348", "name": "Lily Hay Newman", "url": "https://www.wired.com/author/lily-hay-newman"}}, "image": {"item_id": "3341424842", "src": "https://media.wired.com/photos/60ad5de00744ea4218d0e6be/master/w_2560%2Cc_limit/GettyImages-812951392.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3341424842", "image_id": "1", "src": "https://media.wired.com/photos/60ad5de00744ea4218d0e6be/master/w_2560%2Cc_limit/GettyImages-812951392.jpg", "width": "0", "height": "0", "credit": "Illustration: MirageC/Getty Images", "caption": "Even as chipmakers work to protect against Rowhammer attacks, other advances have made DRAM even more vulnerable."}}, "domain_metadata": {"name": "WIRED", "logo": "https://logo.clearbit.com/wired.com?size=800", "greyscale_logo": "https://logo.clearbit.com/wired.com?size=800&greyscale=true"}, "listen_duration_estimate": 298}, "3386831804": {"item_id": "3386831804", "resolved_id": "3383555738", "given_url": "https://www.wsj.com/articles/the-novel-material-thats-shrinking-phone-chargers-powering-up-electric-cars-and-making-5g-possible-11626494445?mod=djemalertNEWS", "given_title": "", "favorite": "0", "status": "1", "time_added": "1626957787", "time_updated": "1627178905", "time_read": "1627178905", "time_favorited": "0", "sort_id": 501, "resolved_title": "", "resolved_url": "https://www.wsj.com/articles/the-novel-material-thats-shrinking-phone-chargers-powering-up-electric-cars-and-making-5g-possible-11626494445", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"semiconductors": {"item_id": "3386831804", "tag": "semiconductors"}}, "domain_metadata": {"name": "The Wall Street Journal", "logo": "https://logo.clearbit.com/wsj.com?size=800", "greyscale_logo": "https://logo.clearbit.com/wsj.com?size=800&greyscale=true"}, "listen_duration_estimate": 0}, "2839749328": {"item_id": "2839749328", "resolved_id": "2839749328", "given_url": "https://x86.lol/generic/2020/01/01/riscv-intro.html", "given_title": "RISC-V Stumbling Blocks", "favorite": "0", "status": "1", "time_added": "1577962984", "time_updated": "1613039250", "time_read": "1582143051", "time_favorited": "0", "sort_id": 502, "resolved_title": "RISC-V Stumbling Blocks", "resolved_url": "https://x86.lol/generic/2020/01/01/riscv-intro.html", "excerpt": "Recently, I’ve started to explore RISC-V. I experienced the journey as pretty refreshing, particularly because I’ve been working on x86 low-level software almost exclusively for about 10 years.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "837", "lang": "en", "time_to_read": 4, "tags": {"semiconductors": {"item_id": "2839749328", "tag": "semiconductors"}}, "authors": {"2525236": {"item_id": "2839749328", "author_id": "2525236", "name": "Julian", "url": ""}}, "listen_duration_estimate": 324}, "3330392140": {"item_id": "3330392140", "resolved_id": "3330392140", "given_url": "https://youtube.com/watch?v=wZrBQZDSxd0&feature=share", "given_title": "", "favorite": "0", "status": "1", "time_added": "1620864960", "time_updated": "1706454292", "time_read": "1620954777", "time_favorited": "0", "sort_id": 503, "resolved_title": "Untether AI: At Memory Computation  A Transformative Compute Architecture for Inference Acceleration", "resolved_url": "https://youtube.com/watch?v=wZrBQZDSxd0&feature=share", "excerpt": "Presented by Robert Beachler, VP of Product, Untether AI.\n\nTraditional processor architectures are failing to keep up with the exploding compute demands of AI workloads. They are limited by the power-hungry weight-fetch of von Neumann architectures and limitations of transistor and frequency scaling", "is_article": "0", "is_index": "0", "has_video": "2", "has_image": "1", "word_count": "0", "lang": "en", "tags": {"semiconductors": {"item_id": "3330392140", "tag": "semiconductors"}, "startups": {"item_id": "3330392140", "tag": "startups"}}, "authors": {"35983100": {"item_id": "3330392140", "author_id": "35983100", "name": "The Linley Group", "url": "https://www.youtube.com/channel/UCFdVMVFTBD4pQZfxteCeWsw"}}, "image": {"item_id": "3330392140", "src": "https://i.ytimg.com/vi/wZrBQZDSxd0/maxresdefault.jpg", "width": "1280", "height": "720"}, "images": {"1": {"item_id": "3330392140", "image_id": "1", "src": "https://i.ytimg.com/vi/wZrBQZDSxd0/maxresdefault.jpg", "width": "1280", "height": "720", "credit": "", "caption": ""}}, "videos": {"1": {"item_id": "3330392140", "video_id": "1", "src": "http://www.youtube.com/watch?v=wZrBQZDSxd0", "width": "0", "height": "0", "type": "1", "vid": "wZrBQZDSxd0", "length": "1056"}}, "domain_metadata": {"name": "YouTube", "logo": "https://logo.clearbit.com/youtube.com?size=800", "greyscale_logo": "https://logo.clearbit.com/youtube.com?size=800&greyscale=true"}, "listen_duration_estimate": 0}}, "error": nil, "search_meta": {"search_type": "normal"}, "since": 1709419637}