{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1976@200.9.176.227 " "Can't contact license server \"1976@200.9.176.227\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1693844002086 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693844002090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693844002092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 04 11:13:19 2023 " "Processing started: Mon Sep 04 11:13:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693844002092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693844002092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test_Entrada_Salidas -c Test_Entrada_Salidas " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test_Entrada_Salidas -c Test_Entrada_Salidas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693844002092 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693844002311 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693844002311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/antirebote_ms2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/antirebote_ms2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Antirebote_ms2-Behavioral " "Found design unit 1: Antirebote_ms2-Behavioral" {  } { { "Bloques/Antirebote_ms2.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/Antirebote_ms2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006278 ""} { "Info" "ISGN_ENTITY_NAME" "1 Antirebote_ms2 " "Found entity 1: Antirebote_ms2" {  } { { "Bloques/Antirebote_ms2.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/Antirebote_ms2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693844006278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/registrosostenimiento4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/registrosostenimiento4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistroSostenimiento4Bits-Behavioral " "Found design unit 1: RegistroSostenimiento4Bits-Behavioral" {  } { { "Bloques/RegistroSostenimiento4Bits.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/RegistroSostenimiento4Bits.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006278 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistroSostenimiento4Bits " "Found entity 1: RegistroSostenimiento4Bits" {  } { { "Bloques/RegistroSostenimiento4Bits.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/RegistroSostenimiento4Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693844006278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/registro_sostenimiento4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/registro_sostenimiento4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registro_Sostenimiento4-Behavioral " "Found design unit 1: Registro_Sostenimiento4-Behavioral" {  } { { "Bloques/Registro_Sostenimiento4.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/Registro_Sostenimiento4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006279 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registro_Sostenimiento4 " "Found entity 1: Registro_Sostenimiento4" {  } { { "Bloques/Registro_Sostenimiento4.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/Registro_Sostenimiento4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693844006279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/act_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/act_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Act_Display-behavioral " "Found design unit 1: Act_Display-behavioral" {  } { { "Bloques/Act_Display.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/Act_Display.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006280 ""} { "Info" "ISGN_ENTITY_NAME" "1 Act_Display " "Found entity 1: Act_Display" {  } { { "Bloques/Act_Display.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/Act_Display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693844006280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/teclado_matricial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/teclado_matricial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teclado_matricial-desarrollo " "Found design unit 1: teclado_matricial-desarrollo" {  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006281 ""} { "Info" "ISGN_ENTITY_NAME" "1 teclado_matricial " "Found entity 1: teclado_matricial" {  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693844006281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/mss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/mss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mss-solucion " "Found design unit 1: mss-solucion" {  } { { "Bloques/mss.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/mss.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006281 ""} { "Info" "ISGN_ENTITY_NAME" "1 mss " "Found entity 1: mss" {  } { { "Bloques/mss.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/mss.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693844006281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/clock_div_10_mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/clock_div_10_mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK_DIV_10_MHz-a " "Found design unit 1: CLOCK_DIV_10_MHz-a" {  } { { "Bloques/CLOCK_DIV_10_MHz.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/CLOCK_DIV_10_MHz.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006282 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DIV_10_MHz " "Found entity 1: CLOCK_DIV_10_MHz" {  } { { "Bloques/CLOCK_DIV_10_MHz.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/CLOCK_DIV_10_MHz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693844006282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/reloj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/reloj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RELOJ-a " "Found design unit 1: RELOJ-a" {  } { { "Bloques/RELOJ.VHD" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/RELOJ.VHD" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006283 ""} { "Info" "ISGN_ENTITY_NAME" "1 RELOJ " "Found entity 1: RELOJ" {  } { { "Bloques/RELOJ.VHD" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/RELOJ.VHD" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693844006283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/antirebote.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/antirebote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANTIREBOTE-a " "Found design unit 1: ANTIREBOTE-a" {  } { { "Bloques/ANTIREBOTE.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/ANTIREBOTE.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006284 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANTIREBOTE " "Found entity 1: ANTIREBOTE" {  } { { "Bloques/ANTIREBOTE.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/ANTIREBOTE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693844006284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyecto_test1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file proyecto_test1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Proyecto_Test1 " "Found entity 1: Proyecto_Test1" {  } { { "Proyecto_Test1.bdf" "" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693844006284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-desarrollo " "Found design unit 1: contador-desarrollo" {  } { { "Bloques/contador.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/contador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006285 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "Bloques/contador.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/contador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693844006285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-desarrollo " "Found design unit 1: comparador-desarrollo" {  } { { "output_files/comparador.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/output_files/comparador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006286 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "output_files/comparador.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/output_files/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693844006286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/clock_div_50_mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/clock_div_50_mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div_50_mhz-rtl " "Found design unit 1: clock_div_50_mhz-rtl" {  } { { "output_files/clock_div_50_mhz.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/output_files/clock_div_50_mhz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006286 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div_50_mhz " "Found entity 1: clock_div_50_mhz" {  } { { "output_files/clock_div_50_mhz.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/output_files/clock_div_50_mhz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693844006286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/flipflopjk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/flipflopjk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopJK-Behavioral " "Found design unit 1: FlipFlopJK-Behavioral" {  } { { "Bloques/FlipFlopJK.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/FlipFlopJK.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006287 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopJK " "Found entity 1: FlipFlopJK" {  } { { "Bloques/FlipFlopJK.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/FlipFlopJK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693844006287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/contador1min.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/contador1min.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador1min-desarrollo " "Found design unit 1: contador1min-desarrollo" {  } { { "Bloques/contador1min.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/contador1min.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006288 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador1min " "Found entity 1: contador1min" {  } { { "Bloques/contador1min.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/contador1min.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693844006288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/comparador1min.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/comparador1min.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador1min-desarrollo " "Found design unit 1: comparador1min-desarrollo" {  } { { "Bloques/comparador1min.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/comparador1min.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006288 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador1min " "Found entity 1: comparador1min" {  } { { "Bloques/comparador1min.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/comparador1min.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693844006288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/contador10min.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/contador10min.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador10min-desarrollo " "Found design unit 1: contador10min-desarrollo" {  } { { "Bloques/contador10min.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/contador10min.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006289 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador10min " "Found entity 1: contador10min" {  } { { "Bloques/contador10min.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/contador10min.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693844006289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/comparador10min.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/comparador10min.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador10min-desarrollo " "Found design unit 1: comparador10min-desarrollo" {  } { { "Bloques/comparador10min.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/comparador10min.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006290 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador10min " "Found entity 1: comparador10min" {  } { { "Bloques/comparador10min.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/comparador10min.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693844006290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/validacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/validacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Validacion-Behavioral " "Found design unit 1: Validacion-Behavioral" {  } { { "Bloques/Validacion.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/Validacion.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006290 ""} { "Info" "ISGN_ENTITY_NAME" "1 Validacion " "Found entity 1: Validacion" {  } { { "Bloques/Validacion.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/Validacion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693844006290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/num_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/num_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 num_Display-behavioral " "Found design unit 1: num_Display-behavioral" {  } { { "Bloques/num_Display.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/num_Display.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006291 ""} { "Info" "ISGN_ENTITY_NAME" "1 num_Display " "Found entity 1: num_Display" {  } { { "Bloques/num_Display.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/num_Display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693844006291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/delay1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/delay1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Delay1-Behavioral " "Found design unit 1: Delay1-Behavioral" {  } { { "Bloques/Delay1.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/Delay1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006292 ""} { "Info" "ISGN_ENTITY_NAME" "1 Delay1 " "Found entity 1: Delay1" {  } { { "Bloques/Delay1.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/Delay1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693844006292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/delay2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/delay2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Delay2-Behavioral " "Found design unit 1: Delay2-Behavioral" {  } { { "Bloques/Delay2.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/Delay2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006292 ""} { "Info" "ISGN_ENTITY_NAME" "1 Delay2 " "Found entity 1: Delay2" {  } { { "Bloques/Delay2.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/Delay2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693844006292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693844006292 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proyecto_Test1 " "Elaborating entity \"Proyecto_Test1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693844006308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div_50_mhz clock_div_50_mhz:inst10 " "Elaborating entity \"clock_div_50_mhz\" for hierarchy \"clock_div_50_mhz:inst10\"" {  } { { "Proyecto_Test1.bdf" "inst10" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 584 16 184 664 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693844006308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistroSostenimiento4Bits RegistroSostenimiento4Bits:inst29 " "Elaborating entity \"RegistroSostenimiento4Bits\" for hierarchy \"RegistroSostenimiento4Bits:inst29\"" {  } { { "Proyecto_Test1.bdf" "inst29" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 1288 -56 152 1432 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693844006309 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetn RegistroSostenimiento4Bits.vhd(28) " "VHDL Process Statement warning at RegistroSostenimiento4Bits.vhd(28): signal \"resetn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bloques/RegistroSostenimiento4Bits.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/RegistroSostenimiento4Bits.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693844006309 "|RegistroSostenimiento4Bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mss mss:inst3 " "Elaborating entity \"mss\" for hierarchy \"mss:inst3\"" {  } { { "Proyecto_Test1.bdf" "inst3" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 216 608 824 424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693844006310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANTIREBOTE ANTIREBOTE:inst " "Elaborating entity \"ANTIREBOTE\" for hierarchy \"ANTIREBOTE:inst\"" {  } { { "Proyecto_Test1.bdf" "inst" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 248 160 408 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693844006310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlopJK FlipFlopJK:inst23 " "Elaborating entity \"FlipFlopJK\" for hierarchy \"FlipFlopJK:inst23\"" {  } { { "Proyecto_Test1.bdf" "inst23" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 872 1576 1744 984 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693844006311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:inst9 " "Elaborating entity \"comparador\" for hierarchy \"comparador:inst9\"" {  } { { "Proyecto_Test1.bdf" "inst9" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 664 1056 1240 776 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693844006311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:inst7 " "Elaborating entity \"contador\" for hierarchy \"contador:inst7\"" {  } { { "Proyecto_Test1.bdf" "inst7" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 664 728 888 808 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693844006312 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetn contador.vhd(18) " "VHDL Process Statement warning at contador.vhd(18): signal \"resetn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bloques/contador.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/contador.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693844006312 "|contador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock contador.vhd(19) " "VHDL Process Statement warning at contador.vhd(19): signal \"clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bloques/contador.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/contador.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693844006312 "|contador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador1min comparador1min:inst19 " "Elaborating entity \"comparador1min\" for hierarchy \"comparador1min:inst19\"" {  } { { "Proyecto_Test1.bdf" "inst19" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 656 1896 2080 768 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693844006312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador1min contador1min:inst18 " "Elaborating entity \"contador1min\" for hierarchy \"contador1min:inst18\"" {  } { { "Proyecto_Test1.bdf" "inst18" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 656 1576 1736 800 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693844006313 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetn contador1min.vhd(18) " "VHDL Process Statement warning at contador1min.vhd(18): signal \"resetn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bloques/contador1min.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/contador1min.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693844006313 "|contador1min"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock contador1min.vhd(19) " "VHDL Process Statement warning at contador1min.vhd(19): signal \"clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bloques/contador1min.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/contador1min.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693844006313 "|contador1min"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador10min comparador10min:inst35 " "Elaborating entity \"comparador10min\" for hierarchy \"comparador10min:inst35\"" {  } { { "Proyecto_Test1.bdf" "inst35" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 1080 1832 2016 1192 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693844006313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador10min contador10min:inst34 " "Elaborating entity \"contador10min\" for hierarchy \"contador10min:inst34\"" {  } { { "Proyecto_Test1.bdf" "inst34" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 1080 1504 1664 1224 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693844006313 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetn contador10min.vhd(18) " "VHDL Process Statement warning at contador10min.vhd(18): signal \"resetn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bloques/contador10min.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/contador10min.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693844006313 "|contador10min"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock contador10min.vhd(19) " "VHDL Process Statement warning at contador10min.vhd(19): signal \"clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bloques/contador10min.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/contador10min.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693844006313 "|contador10min"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Validacion Validacion:inst39 " "Elaborating entity \"Validacion\" for hierarchy \"Validacion:inst39\"" {  } { { "Proyecto_Test1.bdf" "inst39" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 1288 288 432 1400 "inst39" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693844006314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay1 Delay1:inst37 " "Elaborating entity \"Delay1\" for hierarchy \"Delay1:inst37\"" {  } { { "Proyecto_Test1.bdf" "inst37" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 384 -376 -224 496 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693844006314 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetn Delay1.vhd(20) " "VHDL Process Statement warning at Delay1.vhd(20): signal \"resetn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bloques/Delay1.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/Delay1.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693844006315 "|Delay1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay2 Delay2:inst42 " "Elaborating entity \"Delay2\" for hierarchy \"Delay2:inst42\"" {  } { { "Proyecto_Test1.bdf" "inst42" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 520 -376 -224 632 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693844006315 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetn Delay2.vhd(20) " "VHDL Process Statement warning at Delay2.vhd(20): signal \"resetn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bloques/Delay2.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/Delay2.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693844006315 "|Delay2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Antirebote_ms2 Antirebote_ms2:inst30 " "Elaborating entity \"Antirebote_ms2\" for hierarchy \"Antirebote_ms2:inst30\"" {  } { { "Proyecto_Test1.bdf" "inst30" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 1304 -368 -168 1416 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693844006316 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetn Antirebote_ms2.vhd(22) " "VHDL Process Statement warning at Antirebote_ms2.vhd(22): signal \"resetn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bloques/Antirebote_ms2.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/Antirebote_ms2.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693844006316 "|Antirebote_ms2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "teclado_matricial teclado_matricial:inst15 " "Elaborating entity \"teclado_matricial\" for hierarchy \"teclado_matricial:inst15\"" {  } { { "Proyecto_Test1.bdf" "inst15" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 944 16 200 1056 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693844006316 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp teclado_matricial.vhd(45) " "VHDL Process Statement warning at teclado_matricial.vhd(45): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693844006317 "|Proyecto_Test1|teclado_matricial:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp teclado_matricial.vhd(58) " "VHDL Process Statement warning at teclado_matricial.vhd(58): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693844006317 "|Proyecto_Test1|teclado_matricial:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp teclado_matricial.vhd(71) " "VHDL Process Statement warning at teclado_matricial.vhd(71): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693844006317 "|Proyecto_Test1|teclado_matricial:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp teclado_matricial.vhd(84) " "VHDL Process Statement warning at teclado_matricial.vhd(84): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693844006317 "|Proyecto_Test1|teclado_matricial:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "band teclado_matricial.vhd(100) " "VHDL Process Statement warning at teclado_matricial.vhd(100): signal \"band\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693844006317 "|Proyecto_Test1|teclado_matricial:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "band teclado_matricial.vhd(108) " "VHDL Process Statement warning at teclado_matricial.vhd(108): signal \"band\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693844006317 "|Proyecto_Test1|teclado_matricial:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n teclado_matricial.vhd(109) " "VHDL Process Statement warning at teclado_matricial.vhd(109): signal \"n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693844006317 "|Proyecto_Test1|teclado_matricial:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n teclado_matricial.vhd(110) " "VHDL Process Statement warning at teclado_matricial.vhd(110): signal \"n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693844006317 "|Proyecto_Test1|teclado_matricial:inst15"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tempTecla teclado_matricial.vhd(42) " "VHDL Process Statement warning at teclado_matricial.vhd(42): inferring latch(es) for signal or variable \"tempTecla\", which holds its previous value in one or more paths through the process" {  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1693844006317 "|Proyecto_Test1|teclado_matricial:inst15"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "band teclado_matricial.vhd(42) " "VHDL Process Statement warning at teclado_matricial.vhd(42): inferring latch(es) for signal or variable \"band\", which holds its previous value in one or more paths through the process" {  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1693844006317 "|Proyecto_Test1|teclado_matricial:inst15"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "n teclado_matricial.vhd(42) " "VHDL Process Statement warning at teclado_matricial.vhd(42): inferring latch(es) for signal or variable \"n\", which holds its previous value in one or more paths through the process" {  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1693844006317 "|Proyecto_Test1|teclado_matricial:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempTecla\[0\] teclado_matricial.vhd(42) " "Inferred latch for \"tempTecla\[0\]\" at teclado_matricial.vhd(42)" {  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693844006317 "|Proyecto_Test1|teclado_matricial:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempTecla\[1\] teclado_matricial.vhd(42) " "Inferred latch for \"tempTecla\[1\]\" at teclado_matricial.vhd(42)" {  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693844006317 "|Proyecto_Test1|teclado_matricial:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempTecla\[2\] teclado_matricial.vhd(42) " "Inferred latch for \"tempTecla\[2\]\" at teclado_matricial.vhd(42)" {  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693844006317 "|Proyecto_Test1|teclado_matricial:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempTecla\[3\] teclado_matricial.vhd(42) " "Inferred latch for \"tempTecla\[3\]\" at teclado_matricial.vhd(42)" {  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693844006317 "|Proyecto_Test1|teclado_matricial:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Act_Display Act_Display:inst17 " "Elaborating entity \"Act_Display\" for hierarchy \"Act_Display:inst17\"" {  } { { "Proyecto_Test1.bdf" "inst17" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 1144 24 160 1224 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693844006317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_Display num_Display:inst57 " "Elaborating entity \"num_Display\" for hierarchy \"num_Display:inst57\"" {  } { { "Proyecto_Test1.bdf" "inst57" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 1704 240 424 1784 "inst57" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693844006318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teclado_matricial:inst15\|tempTecla\[3\] " "Latch teclado_matricial:inst15\|tempTecla\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Ent\[3\] " "Ports D and ENA on the latch are fed by the same signal Ent\[3\]" {  } { { "Proyecto_Test1.bdf" "" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 984 -296 -128 1000 "Ent\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693844006701 ""}  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693844006701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teclado_matricial:inst15\|tempTecla\[2\] " "Latch teclado_matricial:inst15\|tempTecla\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Ent\[3\] " "Ports D and ENA on the latch are fed by the same signal Ent\[3\]" {  } { { "Proyecto_Test1.bdf" "" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 984 -296 -128 1000 "Ent\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693844006701 ""}  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693844006701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teclado_matricial:inst15\|tempTecla\[1\] " "Latch teclado_matricial:inst15\|tempTecla\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Ent\[3\] " "Ports D and ENA on the latch are fed by the same signal Ent\[3\]" {  } { { "Proyecto_Test1.bdf" "" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 984 -296 -128 1000 "Ent\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693844006701 ""}  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693844006701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teclado_matricial:inst15\|tempTecla\[0\] " "Latch teclado_matricial:inst15\|tempTecla\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado_matricial:inst15\|Sal\[3\] " "Ports D and ENA on the latch are fed by the same signal teclado_matricial:inst15\|Sal\[3\]" {  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693844006701 ""}  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693844006701 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Hex0\[3\] VCC " "Pin \"Hex0\[3\]\" is stuck at VCC" {  } { { "Proyecto_Test1.bdf" "" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 1168 208 384 1184 "Hex0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693844006777 "|Proyecto_Test1|Hex0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex1\[3\] VCC " "Pin \"Hex1\[3\]\" is stuck at VCC" {  } { { "Proyecto_Test1.bdf" "" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 1184 208 384 1200 "Hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693844006777 "|Proyecto_Test1|Hex1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex1\[2\] VCC " "Pin \"Hex1\[2\]\" is stuck at VCC" {  } { { "Proyecto_Test1.bdf" "" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 1184 208 384 1200 "Hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693844006777 "|Proyecto_Test1|Hex1[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1693844006777 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1693844006829 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693844007050 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693844007050 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "419 " "Implemented 419 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693844007083 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693844007083 ""} { "Info" "ICUT_CUT_TM_LCELLS" "355 " "Implemented 355 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693844007083 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693844007083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4941 " "Peak virtual memory: 4941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693844007090 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 04 11:13:27 2023 " "Processing ended: Mon Sep 04 11:13:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693844007090 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693844007090 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693844007090 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693844007090 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1976@200.9.176.227 " "Can't contact license server \"1976@200.9.176.227\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1693844010674 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1693844010791 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693844010792 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 04 11:13:27 2023 " "Processing started: Mon Sep 04 11:13:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693844010792 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1693844010792 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Test_Entrada_Salidas -c Test_Entrada_Salidas " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Test_Entrada_Salidas -c Test_Entrada_Salidas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1693844010792 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1693844010839 ""}
{ "Info" "0" "" "Project  = Test_Entrada_Salidas" {  } {  } 0 0 "Project  = Test_Entrada_Salidas" 0 0 "Fitter" 0 0 1693844010840 ""}
{ "Info" "0" "" "Revision = Test_Entrada_Salidas" {  } {  } 0 0 "Revision = Test_Entrada_Salidas" 0 0 "Fitter" 0 0 1693844010840 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1693844010917 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1693844010918 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Test_Entrada_Salidas 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"Test_Entrada_Salidas\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1693844010922 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1693844010951 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1693844010952 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1693844011165 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1693844011174 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1693844011228 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 64 " "No exact pin location assignment(s) for 2 pins of 64 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1693844011396 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1693844017353 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock_50_AF14~inputCLKENA0 238 global CLKCTRL_G6 " "clock_50_AF14~inputCLKENA0 with 238 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1693844017427 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1693844017427 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693844017427 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1693844017429 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1693844017430 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1693844017431 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1693844017431 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1693844017431 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1693844017432 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1693844017799 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Test_Entrada_Salidas.sdc " "Synopsys Design Constraints File file not found: 'Test_Entrada_Salidas.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1693844017800 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1693844017800 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1693844017803 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1693844017803 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1693844017803 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1693844017825 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1693844017825 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1693844017825 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUZZER " "Node \"BUZZER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUZZER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1693844017866 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Boton_Stop_AA14 " "Node \"Boton_Stop_AA14\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Boton_Stop_AA14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1693844017866 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Led_Out_AA24 " "Node \"Led_Out_AA24\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Led_Out_AA24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1693844017866 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Led_Out_AB23 " "Node \"Led_Out_AB23\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Led_Out_AB23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1693844017866 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Led_Out_AC23 " "Node \"Led_Out_AC23\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Led_Out_AC23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1693844017866 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Tecla " "Node \"Tecla\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Tecla" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1693844017866 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "botonDisplay " "Node \"botonDisplay\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "botonDisplay" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1693844017866 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1693844017866 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693844017866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1693844020661 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1693844020821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693844023910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1693844026176 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1693844027543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693844027543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1693844028224 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1693844030026 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1693844030026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1693844031383 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1693844031383 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693844031387 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.52 " "Total time spent on timing analysis during the Fitter is 0.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1693844032233 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1693844032256 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1693844032517 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1693844032517 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1693844032775 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693844035028 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1693844035200 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/output_files/Test_Entrada_Salidas.fit.smsg " "Generated suppressed messages file C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/output_files/Test_Entrada_Salidas.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1693844035244 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7419 " "Peak virtual memory: 7419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693844035521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 04 11:13:55 2023 " "Processing ended: Mon Sep 04 11:13:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693844035521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693844035521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:53 " "Total CPU time (on all processors): 00:01:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693844035521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1693844035521 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1976@200.9.176.227 " "Can't contact license server \"1976@200.9.176.227\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Fitter" 0 -1 1693844039153 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1693844039162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693844039163 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 04 11:13:56 2023 " "Processing started: Mon Sep 04 11:13:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693844039163 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1693844039163 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Test_Entrada_Salidas -c Test_Entrada_Salidas " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Test_Entrada_Salidas -c Test_Entrada_Salidas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1693844039163 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1693844039551 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1693844041897 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693844042172 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 04 11:14:02 2023 " "Processing ended: Mon Sep 04 11:14:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693844042172 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693844042172 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693844042172 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1693844042172 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1693844042730 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1976@200.9.176.227 " "Can't contact license server \"1976@200.9.176.227\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Assembler" 0 -1 1693844045758 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1693844045859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693844045860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 04 11:14:02 2023 " "Processing started: Mon Sep 04 11:14:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693844045860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1693844045860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Test_Entrada_Salidas -c Test_Entrada_Salidas " "Command: quartus_sta Test_Entrada_Salidas -c Test_Entrada_Salidas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1693844045860 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1693844045908 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1693844046200 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1693844046201 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693844046230 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693844046230 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1693844046523 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Test_Entrada_Salidas.sdc " "Synopsys Design Constraints File file not found: 'Test_Entrada_Salidas.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1693844046547 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1693844046547 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_50_AF14 clock_50_AF14 " "create_clock -period 1.000 -name clock_50_AF14 clock_50_AF14" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693844046548 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Ent\[0\] Ent\[0\] " "create_clock -period 1.000 -name Ent\[0\] Ent\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693844046548 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693844046548 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1693844046550 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693844046550 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1693844046551 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1693844046555 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1693844046571 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693844046571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.917 " "Worst-case setup slack is -3.917" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844046572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844046572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.917            -715.820 clock_50_AF14  " "   -3.917            -715.820 clock_50_AF14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844046572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.722             -14.403 Ent\[0\]  " "   -3.722             -14.403 Ent\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844046572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693844046572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.217 " "Worst-case hold slack is 0.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844046574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844046574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 clock_50_AF14  " "    0.217               0.000 clock_50_AF14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844046574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.252               0.000 Ent\[0\]  " "    1.252               0.000 Ent\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844046574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693844046574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.415 " "Worst-case recovery slack is -2.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844046575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844046575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.415            -183.974 clock_50_AF14  " "   -2.415            -183.974 clock_50_AF14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844046575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693844046575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.868 " "Worst-case removal slack is 0.868" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844046577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844046577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.868               0.000 clock_50_AF14  " "    0.868               0.000 clock_50_AF14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844046577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693844046577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844046578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844046578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -150.817 clock_50_AF14  " "   -0.394            -150.817 clock_50_AF14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844046578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 Ent\[0\]  " "    0.308               0.000 Ent\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844046578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693844046578 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1693844046584 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1693844046602 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1693844047152 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693844047192 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1693844047197 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693844047197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.825 " "Worst-case setup slack is -3.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.825             -14.806 Ent\[0\]  " "   -3.825             -14.806 Ent\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.665            -687.090 clock_50_AF14  " "   -3.665            -687.090 clock_50_AF14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693844047198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.265 " "Worst-case hold slack is 0.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 clock_50_AF14  " "    0.265               0.000 clock_50_AF14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.113               0.000 Ent\[0\]  " "    1.113               0.000 Ent\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693844047200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.367 " "Worst-case recovery slack is -2.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.367            -178.041 clock_50_AF14  " "   -2.367            -178.041 clock_50_AF14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693844047201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.780 " "Worst-case removal slack is 0.780" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.780               0.000 clock_50_AF14  " "    0.780               0.000 clock_50_AF14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693844047202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -162.384 clock_50_AF14  " "   -0.394            -162.384 clock_50_AF14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 Ent\[0\]  " "    0.305               0.000 Ent\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693844047203 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1693844047210 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1693844047308 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1693844047774 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693844047811 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1693844047813 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693844047813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.278 " "Worst-case setup slack is -2.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.278              -8.474 Ent\[0\]  " "   -2.278              -8.474 Ent\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.824            -300.561 clock_50_AF14  " "   -1.824            -300.561 clock_50_AF14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693844047814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 clock_50_AF14  " "    0.140               0.000 clock_50_AF14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.669               0.000 Ent\[0\]  " "    0.669               0.000 Ent\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693844047816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.990 " "Worst-case recovery slack is -0.990" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.990             -68.929 clock_50_AF14  " "   -0.990             -68.929 clock_50_AF14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693844047817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.444 " "Worst-case removal slack is 0.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 clock_50_AF14  " "    0.444               0.000 clock_50_AF14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693844047818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.093 " "Worst-case minimum pulse width slack is -0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093             -20.502 clock_50_AF14  " "   -0.093             -20.502 clock_50_AF14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.031               0.000 Ent\[0\]  " "    0.031               0.000 Ent\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693844047819 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1693844047827 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693844047918 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1693844047919 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693844047919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.080 " "Worst-case setup slack is -2.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.080              -7.776 Ent\[0\]  " "   -2.080              -7.776 Ent\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.577            -251.693 clock_50_AF14  " "   -1.577            -251.693 clock_50_AF14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693844047920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.145 " "Worst-case hold slack is 0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 clock_50_AF14  " "    0.145               0.000 clock_50_AF14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.585               0.000 Ent\[0\]  " "    0.585               0.000 Ent\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693844047922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.808 " "Worst-case recovery slack is -0.808" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.808             -55.466 clock_50_AF14  " "   -0.808             -55.466 clock_50_AF14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693844047923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.395 " "Worst-case removal slack is 0.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 clock_50_AF14  " "    0.395               0.000 clock_50_AF14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693844047925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.092 " "Worst-case minimum pulse width slack is -0.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.092             -22.362 clock_50_AF14  " "   -0.092             -22.362 clock_50_AF14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 Ent\[0\]  " "    0.033               0.000 Ent\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693844047925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693844047925 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1693844048847 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1693844048847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5256 " "Peak virtual memory: 5256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693844048874 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 04 11:14:08 2023 " "Processing ended: Mon Sep 04 11:14:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693844048874 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693844048874 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693844048874 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1693844048874 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 61 s " "Quartus Prime Full Compilation was successful. 0 errors, 61 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1693844049480 ""}
