#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13c80aeb0 .scope module, "matrix_tb" "matrix_tb" 2 61;
 .timescale -9 -11;
v0x13c834d10_0 .var "clk", 0 0;
v0x13c834db0_0 .var/i "clock_count", 31 0;
v0x13c834e50_0 .var/s "data_inA", 511 0;
v0x13c834f20_0 .var/s "data_inB", 511 0;
v0x13c834fd0_0 .var/s "data_out", 1215 0;
v0x13c8350a0_0 .net "done0", 0 0, v0x13c8301f0_0;  1 drivers
v0x13c835150_0 .net "done1", 0 0, v0x13c831320_0;  1 drivers
v0x13c835200_0 .net "done2", 0 0, v0x13c832470_0;  1 drivers
v0x13c8352b0_0 .net "done3", 0 0, v0x13c833530_0;  1 drivers
v0x13c8353e0_0 .var/i "i", 31 0;
v0x13c835470_0 .var/i "j", 31 0;
v0x13c835500_0 .var/i "k", 31 0;
v0x13c835590_0 .net/s "mac_out0", 18 0, v0x13c830670_0;  1 drivers
v0x13c835620_0 .net/s "mac_out1", 18 0, v0x13c831780_0;  1 drivers
v0x13c8356d0_0 .net/s "mac_out2", 18 0, v0x13c8328c0_0;  1 drivers
v0x13c835780_0 .net/s "mac_out3", 18 0, v0x13c8339a0_0;  1 drivers
v0x13c835830_0 .var "macc_clear", 0 0;
v0x13c835ac0 .array/s "matA", 63 0, 7 0;
v0x13c835b50 .array/s "matB", 63 0, 7 0;
v0x13c835be0 .array/s "matrixC", 63 0, 18 0;
v0x13c835c70 .array/s "result_matrix", 63 0, 18 0;
v0x13c835d00_0 .var "rst", 0 0;
v0x13c835d90_0 .var "start", 0 0;
L_0x13c836360 .part v0x13c834e50_0, 0, 8;
L_0x13c836440 .part v0x13c834f20_0, 0, 8;
L_0x13c836a60 .part v0x13c834e50_0, 8, 8;
L_0x13c836b00 .part v0x13c834f20_0, 8, 8;
L_0x13c837120 .part v0x13c834e50_0, 16, 8;
L_0x13c837270 .part v0x13c834f20_0, 16, 8;
L_0x13c837890 .part v0x13c834e50_0, 24, 8;
L_0x13c837970 .part v0x13c834f20_0, 24, 8;
S_0x13c80b020 .scope module, "MAC0" "MAC" 2 101, 2 13 0, S_0x13c80aeb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "inA";
    .port_info 1 /INPUT 8 "inB";
    .port_info 2 /INPUT 1 "macc_clear";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "start";
    .port_info 5 /OUTPUT 19 "out";
    .port_info 6 /OUTPUT 1 "done";
v0x13c82ff30_0 .net/s *"_ivl_0", 18 0, L_0x13c835e20;  1 drivers
v0x13c82fff0_0 .net/s *"_ivl_2", 18 0, L_0x13c835ec0;  1 drivers
v0x13c830090_0 .net/s "add_out", 18 0, L_0x13c8360c0;  1 drivers
v0x13c830160_0 .net "clk", 0 0, v0x13c834d10_0;  1 drivers
v0x13c8301f0_0 .var "done", 0 0;
v0x13c8302c0_0 .net/s "inA", 7 0, L_0x13c836360;  1 drivers
v0x13c830370_0 .net/s "inB", 7 0, L_0x13c836440;  1 drivers
v0x13c830420_0 .net "macc_clear", 0 0, v0x13c835830_0;  1 drivers
v0x13c8304b0_0 .net/s "mult_out", 18 0, L_0x13c835f60;  1 drivers
v0x13c8305e0_0 .net/s "mux_out", 18 0, L_0x13c836200;  1 drivers
v0x13c830670_0 .var/s "out", 18 0;
v0x13c830700_0 .net "start", 0 0, v0x13c835d90_0;  1 drivers
E_0x13c80ebf0 .event posedge, v0x13c830160_0;
L_0x13c835e20 .extend/s 19, L_0x13c836360;
L_0x13c835ec0 .extend/s 19, L_0x13c836440;
L_0x13c835f60 .arith/mult 19, L_0x13c835e20, L_0x13c835ec0;
L_0x13c8360c0 .arith/sum 19, L_0x13c835f60, v0x13c830670_0;
S_0x13c8091e0 .scope module, "mux0" "mux2x1" 2 28, 2 3 0, S_0x13c80b020;
 .timescale -9 -11;
    .port_info 0 /INPUT 19 "a";
    .port_info 1 /INPUT 19 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 19 "muxout";
v0x13c8216e0_0 .net/s "a", 18 0, L_0x13c8360c0;  alias, 1 drivers
v0x13c82fcc0_0 .net/s "b", 18 0, L_0x13c835f60;  alias, 1 drivers
v0x13c82fd70_0 .net/s "muxout", 18 0, L_0x13c836200;  alias, 1 drivers
v0x13c82fe30_0 .net "sel", 0 0, v0x13c835830_0;  alias, 1 drivers
L_0x13c836200 .functor MUXZ 19, L_0x13c8360c0, L_0x13c835f60, v0x13c835830_0, C4<>;
S_0x13c830840 .scope module, "MAC1" "MAC" 2 111, 2 13 0, S_0x13c80aeb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "inA";
    .port_info 1 /INPUT 8 "inB";
    .port_info 2 /INPUT 1 "macc_clear";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "start";
    .port_info 5 /OUTPUT 19 "out";
    .port_info 6 /OUTPUT 1 "done";
v0x13c831040_0 .net/s *"_ivl_0", 18 0, L_0x13c836560;  1 drivers
v0x13c831100_0 .net/s *"_ivl_2", 18 0, L_0x13c836600;  1 drivers
v0x13c8311a0_0 .net/s "add_out", 18 0, L_0x13c8367c0;  1 drivers
v0x13c831270_0 .net "clk", 0 0, v0x13c834d10_0;  alias, 1 drivers
v0x13c831320_0 .var "done", 0 0;
v0x13c8313f0_0 .net/s "inA", 7 0, L_0x13c836a60;  1 drivers
v0x13c831480_0 .net/s "inB", 7 0, L_0x13c836b00;  1 drivers
v0x13c831530_0 .net "macc_clear", 0 0, v0x13c835830_0;  alias, 1 drivers
v0x13c8315c0_0 .net/s "mult_out", 18 0, L_0x13c8366a0;  1 drivers
v0x13c8316f0_0 .net/s "mux_out", 18 0, L_0x13c836900;  1 drivers
v0x13c831780_0 .var/s "out", 18 0;
v0x13c831810_0 .net "start", 0 0, v0x13c835d90_0;  alias, 1 drivers
L_0x13c836560 .extend/s 19, L_0x13c836a60;
L_0x13c836600 .extend/s 19, L_0x13c836b00;
L_0x13c8366a0 .arith/mult 19, L_0x13c836560, L_0x13c836600;
L_0x13c8367c0 .arith/sum 19, L_0x13c8366a0, v0x13c831780_0;
S_0x13c830ac0 .scope module, "mux0" "mux2x1" 2 28, 2 3 0, S_0x13c830840;
 .timescale -9 -11;
    .port_info 0 /INPUT 19 "a";
    .port_info 1 /INPUT 19 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 19 "muxout";
v0x13c830d00_0 .net/s "a", 18 0, L_0x13c8367c0;  alias, 1 drivers
v0x13c830dc0_0 .net/s "b", 18 0, L_0x13c8366a0;  alias, 1 drivers
v0x13c830e70_0 .net/s "muxout", 18 0, L_0x13c836900;  alias, 1 drivers
v0x13c830f30_0 .net "sel", 0 0, v0x13c835830_0;  alias, 1 drivers
L_0x13c836900 .functor MUXZ 19, L_0x13c8367c0, L_0x13c8366a0, v0x13c835830_0, C4<>;
S_0x13c831940 .scope module, "MAC2" "MAC" 2 121, 2 13 0, S_0x13c80aeb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "inA";
    .port_info 1 /INPUT 8 "inB";
    .port_info 2 /INPUT 1 "macc_clear";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "start";
    .port_info 5 /OUTPUT 19 "out";
    .port_info 6 /OUTPUT 1 "done";
v0x13c8321b0_0 .net/s *"_ivl_0", 18 0, L_0x13c836be0;  1 drivers
v0x13c832240_0 .net/s *"_ivl_2", 18 0, L_0x13c836c80;  1 drivers
v0x13c8322d0_0 .net/s "add_out", 18 0, L_0x13c836e80;  1 drivers
v0x13c8323a0_0 .net "clk", 0 0, v0x13c834d10_0;  alias, 1 drivers
v0x13c832470_0 .var "done", 0 0;
v0x13c832540_0 .net/s "inA", 7 0, L_0x13c837120;  1 drivers
v0x13c8325d0_0 .net/s "inB", 7 0, L_0x13c837270;  1 drivers
v0x13c832670_0 .net "macc_clear", 0 0, v0x13c835830_0;  alias, 1 drivers
v0x13c832700_0 .net/s "mult_out", 18 0, L_0x13c836d20;  1 drivers
v0x13c832830_0 .net/s "mux_out", 18 0, L_0x13c836fc0;  1 drivers
v0x13c8328c0_0 .var/s "out", 18 0;
v0x13c832950_0 .net "start", 0 0, v0x13c835d90_0;  alias, 1 drivers
L_0x13c836be0 .extend/s 19, L_0x13c837120;
L_0x13c836c80 .extend/s 19, L_0x13c837270;
L_0x13c836d20 .arith/mult 19, L_0x13c836be0, L_0x13c836c80;
L_0x13c836e80 .arith/sum 19, L_0x13c836d20, v0x13c8328c0_0;
S_0x13c831bd0 .scope module, "mux0" "mux2x1" 2 28, 2 3 0, S_0x13c831940;
 .timescale -9 -11;
    .port_info 0 /INPUT 19 "a";
    .port_info 1 /INPUT 19 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 19 "muxout";
v0x13c831e10_0 .net/s "a", 18 0, L_0x13c836e80;  alias, 1 drivers
v0x13c831ed0_0 .net/s "b", 18 0, L_0x13c836d20;  alias, 1 drivers
v0x13c831f80_0 .net/s "muxout", 18 0, L_0x13c836fc0;  alias, 1 drivers
v0x13c832040_0 .net "sel", 0 0, v0x13c835830_0;  alias, 1 drivers
L_0x13c836fc0 .functor MUXZ 19, L_0x13c836e80, L_0x13c836d20, v0x13c835830_0, C4<>;
S_0x13c832ab0 .scope module, "MAC3" "MAC" 2 131, 2 13 0, S_0x13c80aeb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "inA";
    .port_info 1 /INPUT 8 "inB";
    .port_info 2 /INPUT 1 "macc_clear";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "start";
    .port_info 5 /OUTPUT 19 "out";
    .port_info 6 /OUTPUT 1 "done";
v0x13c833270_0 .net/s *"_ivl_0", 18 0, L_0x13c837390;  1 drivers
v0x13c833330_0 .net/s *"_ivl_2", 18 0, L_0x13c837430;  1 drivers
v0x13c8333d0_0 .net/s "add_out", 18 0, L_0x13c8375f0;  1 drivers
v0x13c8334a0_0 .net "clk", 0 0, v0x13c834d10_0;  alias, 1 drivers
v0x13c833530_0 .var "done", 0 0;
v0x13c833600_0 .net/s "inA", 7 0, L_0x13c837890;  1 drivers
v0x13c8336a0_0 .net/s "inB", 7 0, L_0x13c837970;  1 drivers
v0x13c833750_0 .net "macc_clear", 0 0, v0x13c835830_0;  alias, 1 drivers
v0x13c8337e0_0 .net/s "mult_out", 18 0, L_0x13c8374d0;  1 drivers
v0x13c833910_0 .net/s "mux_out", 18 0, L_0x13c837730;  1 drivers
v0x13c8339a0_0 .var/s "out", 18 0;
v0x13c833a30_0 .net "start", 0 0, v0x13c835d90_0;  alias, 1 drivers
L_0x13c837390 .extend/s 19, L_0x13c837890;
L_0x13c837430 .extend/s 19, L_0x13c837970;
L_0x13c8374d0 .arith/mult 19, L_0x13c837390, L_0x13c837430;
L_0x13c8375f0 .arith/sum 19, L_0x13c8374d0, v0x13c8339a0_0;
S_0x13c832d20 .scope module, "mux0" "mux2x1" 2 28, 2 3 0, S_0x13c832ab0;
 .timescale -9 -11;
    .port_info 0 /INPUT 19 "a";
    .port_info 1 /INPUT 19 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 19 "muxout";
v0x13c832f60_0 .net/s "a", 18 0, L_0x13c8375f0;  alias, 1 drivers
v0x13c833010_0 .net/s "b", 18 0, L_0x13c8374d0;  alias, 1 drivers
v0x13c8330c0_0 .net/s "muxout", 18 0, L_0x13c837730;  alias, 1 drivers
v0x13c833180_0 .net "sel", 0 0, v0x13c835830_0;  alias, 1 drivers
L_0x13c837730 .functor MUXZ 19, L_0x13c8375f0, L_0x13c8374d0, v0x13c835830_0, C4<>;
S_0x13c833b50 .scope module, "RAM0" "matrix_RAM" 2 79, 2 44 0, S_0x13c80aeb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 512 "data_in";
    .port_info 3 /OUTPUT 512 "data_out";
P_0x13c833d10 .param/l "WIDTH" 0 2 44, +C4<00000000000000000000000000001000>;
v0x13c833e90_0 .net "clk", 0 0, v0x13c834d10_0;  alias, 1 drivers
v0x13c833f30_0 .net/s "data_in", 511 0, v0x13c834e50_0;  1 drivers
v0x13c833fd0_0 .var/s "data_out", 511 0;
v0x13c834060_0 .net "rst", 0 0, v0x13c835d00_0;  1 drivers
S_0x13c834160 .scope module, "RAM1" "matrix_RAM" 2 86, 2 44 0, S_0x13c80aeb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 512 "data_in";
    .port_info 3 /OUTPUT 512 "data_out";
P_0x13c834320 .param/l "WIDTH" 0 2 44, +C4<00000000000000000000000000001000>;
v0x13c8344a0_0 .net "clk", 0 0, v0x13c834d10_0;  alias, 1 drivers
v0x13c834540_0 .net/s "data_in", 511 0, v0x13c834f20_0;  1 drivers
v0x13c8345e0_0 .var/s "data_out", 511 0;
v0x13c834670_0 .net "rst", 0 0, v0x13c835d00_0;  alias, 1 drivers
S_0x13c834730 .scope module, "RAM2" "matrix_RAM" 2 93, 2 44 0, S_0x13c80aeb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1216 "data_in";
    .port_info 3 /OUTPUT 1216 "data_out";
P_0x13c8348f0 .param/l "WIDTH" 0 2 44, +C4<00000000000000000000000000010011>;
v0x13c834a70_0 .net "clk", 0 0, v0x13c834d10_0;  alias, 1 drivers
v0x13c834b10_0 .net/s "data_in", 1215 0, v0x13c834fd0_0;  1 drivers
v0x13c834bb0_0 .var/s "data_out", 1215 0;
v0x13c834c40_0 .net "rst", 0 0, v0x13c835d00_0;  alias, 1 drivers
    .scope S_0x13c833b50;
T_0 ;
    %wait E_0x13c80ebf0;
    %load/vec4 v0x13c834060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0x13c833fd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x13c833f30_0;
    %assign/vec4 v0x13c833fd0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13c834160;
T_1 ;
    %wait E_0x13c80ebf0;
    %load/vec4 v0x13c834670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0x13c8345e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x13c834540_0;
    %assign/vec4 v0x13c8345e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13c834730;
T_2 ;
    %wait E_0x13c80ebf0;
    %load/vec4 v0x13c834c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1216;
    %assign/vec4 v0x13c834bb0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x13c834b10_0;
    %assign/vec4 v0x13c834bb0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13c80b020;
T_3 ;
    %wait E_0x13c80ebf0;
    %load/vec4 v0x13c830420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x13c830670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13c8301f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x13c830700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x13c8305e0_0;
    %assign/vec4 v0x13c830670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13c8301f0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13c8301f0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13c830840;
T_4 ;
    %wait E_0x13c80ebf0;
    %load/vec4 v0x13c831530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x13c831780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13c831320_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x13c831810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x13c8316f0_0;
    %assign/vec4 v0x13c831780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13c831320_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13c831320_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13c831940;
T_5 ;
    %wait E_0x13c80ebf0;
    %load/vec4 v0x13c832670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x13c8328c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13c832470_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x13c832950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x13c832830_0;
    %assign/vec4 v0x13c8328c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13c832470_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13c832470_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13c832ab0;
T_6 ;
    %wait E_0x13c80ebf0;
    %load/vec4 v0x13c833750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x13c8339a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13c833530_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x13c833a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x13c833910_0;
    %assign/vec4 v0x13c8339a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13c833530_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13c833530_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13c80aeb0;
T_7 ;
    %delay 500, 0;
    %load/vec4 v0x13c834d10_0;
    %inv;
    %store/vec4 v0x13c834d10_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x13c80aeb0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c834d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c835830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c835d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c835d90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13c834db0_0, 0, 32;
    %vpi_call 2 152 "$readmemb", "ram_a_init.txt", v0x13c835ac0 {0 0 0};
    %vpi_call 2 153 "$readmemb", "ram_b_init.txt", v0x13c835b50 {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c835d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c835830_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13c8353e0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x13c8353e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13c835470_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x13c835470_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0x13c8353e0_0;
    %muli 8, 0, 32;
    %load/vec4 v0x13c835470_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x13c835be0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13c835500_0, 0, 32;
T_8.4 ;
    %load/vec4 v0x13c835500_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.5, 5;
    %load/vec4 v0x13c8353e0_0;
    %muli 8, 0, 32;
    %load/vec4 v0x13c835470_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13c835be0, 4;
    %load/vec4 v0x13c835500_0;
    %muli 8, 0, 32;
    %load/vec4 v0x13c8353e0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13c835ac0, 4;
    %pad/s 19;
    %load/vec4 v0x13c835470_0;
    %muli 8, 0, 32;
    %load/vec4 v0x13c835500_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13c835b50, 4;
    %pad/s 19;
    %mul;
    %add;
    %load/vec4 v0x13c8353e0_0;
    %muli 8, 0, 32;
    %load/vec4 v0x13c835470_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x13c835be0, 4, 0;
    %load/vec4 v0x13c835500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13c835500_0, 0, 32;
    %jmp T_8.4;
T_8.5 ;
    %load/vec4 v0x13c835470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13c835470_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %load/vec4 v0x13c8353e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13c8353e0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c835d90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13c835470_0, 0, 32;
T_8.6 ;
    %load/vec4 v0x13c835470_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.7, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13c8353e0_0, 0, 32;
T_8.8 ;
    %load/vec4 v0x13c8353e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.9, 5;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0x13c8353e0_0;
    %muli 8, 0, 32;
    %load/vec4 v0x13c835470_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x13c835c70, 4, 0;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0x13c8353e0_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %load/vec4 v0x13c835470_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x13c835c70, 4, 0;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0x13c8353e0_0;
    %addi 2, 0, 32;
    %muli 8, 0, 32;
    %load/vec4 v0x13c835470_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x13c835c70, 4, 0;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0x13c8353e0_0;
    %addi 3, 0, 32;
    %muli 8, 0, 32;
    %load/vec4 v0x13c835470_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x13c835c70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13c835500_0, 0, 32;
T_8.10 ;
    %load/vec4 v0x13c835500_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.11, 5;
    %load/vec4 v0x13c835500_0;
    %muli 8, 0, 32;
    %load/vec4 v0x13c8353e0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13c835ac0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c834e50_0, 4, 8;
    %load/vec4 v0x13c835470_0;
    %muli 8, 0, 32;
    %load/vec4 v0x13c835500_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13c835b50, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c834f20_0, 4, 8;
    %load/vec4 v0x13c835500_0;
    %muli 8, 0, 32;
    %load/vec4 v0x13c8353e0_0;
    %addi 1, 0, 32;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13c835ac0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c834e50_0, 4, 8;
    %load/vec4 v0x13c835470_0;
    %muli 8, 0, 32;
    %load/vec4 v0x13c835500_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13c835b50, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c834f20_0, 4, 8;
    %load/vec4 v0x13c835500_0;
    %muli 8, 0, 32;
    %load/vec4 v0x13c8353e0_0;
    %addi 2, 0, 32;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13c835ac0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c834e50_0, 4, 8;
    %load/vec4 v0x13c835470_0;
    %muli 8, 0, 32;
    %load/vec4 v0x13c835500_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13c835b50, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c834f20_0, 4, 8;
    %load/vec4 v0x13c835500_0;
    %muli 8, 0, 32;
    %load/vec4 v0x13c8353e0_0;
    %addi 3, 0, 32;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13c835ac0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c834e50_0, 4, 8;
    %load/vec4 v0x13c835470_0;
    %muli 8, 0, 32;
    %load/vec4 v0x13c835500_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13c835b50, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c834f20_0, 4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c835830_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c835830_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x13c8350a0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_8.16, 11;
    %load/vec4 v0x13c835150_0;
    %and;
T_8.16;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.15, 10;
    %load/vec4 v0x13c835200_0;
    %and;
T_8.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.14, 9;
    %load/vec4 v0x13c8352b0_0;
    %and;
T_8.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %load/vec4 v0x13c8353e0_0;
    %muli 8, 0, 32;
    %load/vec4 v0x13c835470_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13c835c70, 4;
    %load/vec4 v0x13c835590_0;
    %add;
    %load/vec4 v0x13c8353e0_0;
    %muli 8, 0, 32;
    %load/vec4 v0x13c835470_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x13c835c70, 4, 0;
    %load/vec4 v0x13c8353e0_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %load/vec4 v0x13c835470_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13c835c70, 4;
    %load/vec4 v0x13c835620_0;
    %add;
    %load/vec4 v0x13c8353e0_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %load/vec4 v0x13c835470_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x13c835c70, 4, 0;
    %load/vec4 v0x13c8353e0_0;
    %addi 2, 0, 32;
    %muli 8, 0, 32;
    %load/vec4 v0x13c835470_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13c835c70, 4;
    %load/vec4 v0x13c8356d0_0;
    %add;
    %load/vec4 v0x13c8353e0_0;
    %addi 2, 0, 32;
    %muli 8, 0, 32;
    %load/vec4 v0x13c835470_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x13c835c70, 4, 0;
    %load/vec4 v0x13c8353e0_0;
    %addi 3, 0, 32;
    %muli 8, 0, 32;
    %load/vec4 v0x13c835470_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13c835c70, 4;
    %load/vec4 v0x13c835780_0;
    %add;
    %load/vec4 v0x13c8353e0_0;
    %addi 3, 0, 32;
    %muli 8, 0, 32;
    %load/vec4 v0x13c835470_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x13c835c70, 4, 0;
T_8.12 ;
    %load/vec4 v0x13c834db0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13c834db0_0, 0, 32;
    %load/vec4 v0x13c835500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13c835500_0, 0, 32;
    %jmp T_8.10;
T_8.11 ;
    %load/vec4 v0x13c8353e0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x13c8353e0_0, 0, 32;
    %jmp T_8.8;
T_8.9 ;
    %load/vec4 v0x13c835470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13c835470_0, 0, 32;
    %jmp T_8.6;
T_8.7 ;
    %vpi_call 2 214 "$display", "\012Expected Result:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13c8353e0_0, 0, 32;
T_8.17 ;
    %load/vec4 v0x13c8353e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.18, 5;
    %load/vec4 v0x13c8353e0_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x13c835be0, 4;
    %load/vec4 v0x13c8353e0_0;
    %muli 8, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x13c835be0, 4;
    %load/vec4 v0x13c8353e0_0;
    %muli 8, 0, 32;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x13c835be0, 4;
    %load/vec4 v0x13c8353e0_0;
    %muli 8, 0, 32;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x13c835be0, 4;
    %load/vec4 v0x13c8353e0_0;
    %muli 8, 0, 32;
    %addi 4, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x13c835be0, 4;
    %load/vec4 v0x13c8353e0_0;
    %muli 8, 0, 32;
    %addi 5, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x13c835be0, 4;
    %load/vec4 v0x13c8353e0_0;
    %muli 8, 0, 32;
    %addi 6, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x13c835be0, 4;
    %load/vec4 v0x13c8353e0_0;
    %muli 8, 0, 32;
    %addi 7, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x13c835be0, 4;
    %vpi_call 2 216 "$display", S<7,vec4,s19>, S<6,vec4,s19>, S<5,vec4,s19>, S<4,vec4,s19>, S<3,vec4,s19>, S<2,vec4,s19>, S<1,vec4,s19>, S<0,vec4,s19> {8 0 0};
    %load/vec4 v0x13c8353e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13c8353e0_0, 0, 32;
    %jmp T_8.17;
T_8.18 ;
    %vpi_call 2 220 "$display", "\012Generated Result:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13c8353e0_0, 0, 32;
T_8.19 ;
    %load/vec4 v0x13c8353e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.20, 5;
    %load/vec4 v0x13c8353e0_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x13c835c70, 4;
    %load/vec4 v0x13c8353e0_0;
    %muli 8, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x13c835c70, 4;
    %load/vec4 v0x13c8353e0_0;
    %muli 8, 0, 32;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x13c835c70, 4;
    %load/vec4 v0x13c8353e0_0;
    %muli 8, 0, 32;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x13c835c70, 4;
    %load/vec4 v0x13c8353e0_0;
    %muli 8, 0, 32;
    %addi 4, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x13c835c70, 4;
    %load/vec4 v0x13c8353e0_0;
    %muli 8, 0, 32;
    %addi 5, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x13c835c70, 4;
    %load/vec4 v0x13c8353e0_0;
    %muli 8, 0, 32;
    %addi 6, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x13c835c70, 4;
    %load/vec4 v0x13c8353e0_0;
    %muli 8, 0, 32;
    %addi 7, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x13c835c70, 4;
    %vpi_call 2 222 "$display", S<7,vec4,s19>, S<6,vec4,s19>, S<5,vec4,s19>, S<4,vec4,s19>, S<3,vec4,s19>, S<2,vec4,s19>, S<1,vec4,s19>, S<0,vec4,s19> {8 0 0};
    %load/vec4 v0x13c8353e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13c8353e0_0, 0, 32;
    %jmp T_8.19;
T_8.20 ;
    %vpi_call 2 226 "$display", "\012Total Clock Cycles: %d", v0x13c834db0_0 {0 0 0};
    %vpi_call 2 228 "$display", "Status of MACs: MAC0 = %d, MAC1 = %d, MAC2 = %d, MAC3 = %d, [1 = done with calculations]", v0x13c8350a0_0, v0x13c835150_0, v0x13c835200_0, v0x13c8352b0_0 {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c835830_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 234 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "tb4.v";
