#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
    position: left # position of the sidebar : left or right
    about: False # set to False or comment line if you want to remove the "how to use?" in the sidebar
    education: False # set to False if you want education in main section instead of in sidebar

    # Profile information
    name: Jongchan Woo
    tagline: Micro-Architecture ASIC Design Engineer
    avatar: photo_new_resize.jpg  #place a 100x100 picture inside /assets/images/ folder and provide the name of the file below

    # Sidebar links
    email: wjongchan93@gmail.com
    phone: 413 404 7495
    timezone: Pacific Time (PT)
    citizenship: Korean
    google_scholar: Publication
    website: wjongchan.github.io #do not add http://
    linkedin: wjongchan
    xing: 
    github: 
    telegram: # add your nickname without '@' sign
    gitlab:
    bitbucket:
    twitter: 
    stack-overflow: # Number/Username, e.g. 123456/alandoe
    codewars:
    goodreads: # Number-Username, e.g. 123456-alandoe
    pdf: https://drive.google.com/file/d/1Wsc7ktQWSlRrbsxz-5SEW2eUg8iXEx9_/view?usp=sharing
    
    languages:
      title: Languages
      info:
        - idiom: English
          level: Fluent

        - idiom: Korean
          level: Native

#    interests:
#      title: Interests
#      info:
#        - item: Climbing
#          link:

#        - item: Snowboarding
#          link:

#       - item: Cooking
#          link:

career-profile:
  title: Profile
  summary: |
Silicon Architect with a strong foundation in GPU micro-architecture, digital circuit design, and secure communication systems. Experienced in hardware optimization for advanced performance and efficiency, with a focus on cutting-edge GPU features and innovative silicon engineering. Proven track record in academic research and industry contributions, pushing the boundaries of hardware security and scalability.
      

education:
  title: Education
  info:
    - degree: Ph.D. Candidate in Electrical Engineering & Computer Science
      university: Massachusetts Institute of Technology (MIT)
      time: 2021 - 2024
      details: |
        Focused on the development of energy-efficient hardware architectures for enhanced secure communication systems. 
        Thesis explores innovative design and optimization strategies for secure, reliable communication in IoT and beyond, under the guidance of Prof. Muriel Médard.
        - Thesis Title: Energy-Efficient Hardware Architectures for Enhanced Secure Communication Systems
        - Advisor: Prof. Muriel Médard
        - Minor: Machine Learning & Artificial Intelligence
#       - Achievements: Led groundbreaking research in hardware synthesis of AES for error correction, significantly enhancing IoT system reliability and efficiency. Developed the first hardware implementation of the Hybrid Universal Network-Coding Cryptosystem (HUNCC), achieving substantial reductions in energy consumption and circuit area.
        
    - degree: M.S. in Electrical Engineering & Computer Science
      university: Massachusetts Institute of Technology (MIT)
      time: 2018 - 2021
      details: |
        Master's thesis focused on addressing physical layer security challenges in wireless communication through the innovative use of Orbital Angular Momentum (OAM) waves, 
        under the guidance of Prof. Anantha P. Chandrakasan and Prof. Rabia T. Yazicigil.
        - Thesis Title: Physical-Security for Wireless with Orbital Angular Momentum Wave
        - Advisor: Prof. Anantha P. Chandrakasan, Prof. Rabia T. Yazicigil (Boston University)
#       - Contributions: Pioneered research on leveraging OAM waves for enhancing physical-layer security in wireless communication systems. This work has implications for secure data transmission and defense against eavesdropping and signal tampering.

    - degree: B.S. in Electrical Engineering
      university: Korea Advanced Institute of Science and Technology (KAIST)
      time: 2018
      details: |
        Excelled in electrical engineering with a specialization in digital circuit design, laying a solid foundation in hardware engineering.
        - GPA: Overall 4.09/4.3, Major 4.23/4.3
        - Distinction: Summa Cum Laude


experiences:
  title: Experiences
  info:
    - role: ASIC Design Engineer, GPU Team
      time: June 2024 - Present
      company: Qualcomm Technologies, Inc., San Diego, CA
      details: |
        - Designed micro-architecture for shader processor ray tracing unit (RTU) features, enabling advanced efficiency and scalability.
        - Developed RTL for optimized hardware designs, achieving enhanced performance through higher operating frequencies.
        - Proposed innovative micro-architecture enhancements to boost GPU shader processor capabilities.
        - Conducted rigorous verification and debugging throughout design cycles to ensure robust implementation.
        
    - role: Graduate Researcher
      time: Aug 2018 - May 2024
      company: Massachusetts Institute of Technology, Cambridge, MA
      details: |
        - Implemented AES for error correction in IoT, boosting reliability by 3 dB in BLER with minimal power overhead.
        - Designed the Hybrid Universal Network-Coding Cryptosystem (HUNCC), achieving 15× energy savings per bit.
        - Developed secure communication systems for THz frequencies using OAM modulation.    

projects:
  title: Projects
  intro: >
    The following projects highlight my expertise in GPU micro-architecture, digital circuit design, hardware security, and energy-efficient communication systems. 
    These works underscore my ability to address complex engineering challenges with innovative and scalable solutions.

  assignments:
    - title: Ray Tracing Optimization for GPU Shader Processors
      #link: "#"
      tagline: "Led the design and implementation of RTU micro-architecture features to enhance ray tracing capabilities in Adreno GPUs. 
      Achieved improvements in graphics performance through optimized pipeline integration and efficient shader processor design. 
      Contributed to feature enablement that supports advanced visual effects, solidifying Adreno GPUs' competitiveness in high-performance graphics."

    - title: Hardware Implementation of AES as Error Correcting Code for IoT Systems
      #link: "#"
      tagline: "Pioneered a novel application of AES by integrating error correction into encryption padding bits, 
      effectively merging security with forward error correction. Utilizing the Guessing Random Additive Noise Decoder (GRAND) for joint decoding and decryption, 
      our approach significantly improves IoT communication reliability in noisy environments—achieving over 3 dB gain in Block Error Rate (BLER) with minimal power overhead. 
      This dual-functional method marks a strategic advancement in IoT system design, offering a seamless, 
      efficient solution for achieving both encryption and error correction without compromising on energy efficiency or system performance."

    - title: An Energy-Efficient Cryptosystem Architecture
      link: "https://arxiv.org/abs/2308.05063"
      tagline: "Introduced hardware implmentation of the Hybrid Universal Network-Coding Cryptosystem (HUNCC), an innovative architecture for energy-efficient cryptosystems, 
      leveraging network coding for enhanced security and performance. 
      Demonstrated significant energy reductions and area optimization for AES-256 and ECC-based systems, 
      achieving groundbreaking efficiency with less than 1 pJ/bit for AES and remarkable area and energy savings for ECC, 
      setting new standards in secure and efficient cryptographic hardware design."

    - title: FPGA Integration of HUNCC with AES
      #link: "#"
      tagline: "Implemented the integration of HUNCC with AES error correction on FPGA, 
      enhancing secure and reliable communication and showcasing system flexibility in coding scheme selection. 
      Developed Python scripts for seamless interfacing between FPGA and MATLAB, 
      enabling clear end-to-end system visualization through a MATLAB GUI. 
      This approach significantly boosts system reliability and upholds HUNCC's efficiency in energy and area."
      demo: "[Demo link]"
      demo_link: "https://drive.google.com/file/d/1AirNXH2J8O74vJmSgGPLbPLGJSnBaKl-/view"

    - title: Security Analysis of OAM Modulation in THz Systems
      link: "https://ieeexplore.ieee.org/document/9919249"
      tagline: "Developed a groundbreaking secure wireless communication system at 0.31 THz using OAM waves. 
      Introduced a reliable key distribution method for symmetric cryptography by leveraging orthogonal OAM wave modes and phases with dynamic hopping. 
      Implemented a Keccak-f[400] based pseudorandom number generator to ensure the randomness of OAM-wave mode phase distribution, significantly bolstering the system's security. 
      Conducted a comprehensive evaluation of the system's vulnerability to security threats at the physical layer, considering a range of attack models and attacker complexities. 
      This work not only advances the physical security of THz communication systems but also establishes a novel approach for secure key distribution in high-frequency wireless networks."

    - title: FPGA-based AES Cryptographic Processor for OAM Systems
      link: "https://ieeexplore.ieee.org/document/9690578"
      tagline: "Pioneered a unique one-way key exchanging protocol using orbital angular momentum (OAM) wave for heightened physical security in private-key cryptography; 
      led to the creation and FPGA-based testing of an AES algorithm-backed cryptographic processor."
    
    - title: AI Text Generation and Detection System
      #link: "#"
      tagline: "From the '6.3952 AI, Decision Making, and Society' MIT course, 
      this project reflects my interest in applying ML and AI to create advanced systems. 
      It involved developing an AI model for text generation alongside a detection system to discern AI-generated content. 
      This work underscores my capabilities in ML and AI, demonstrating my approach to enhancing digital content's integrity and reliability, 
      aligned with the course's exploration of AI's societal impacts."

publications:
    title: Publications
    #intro: |
    #  Below is a list of my publications, showcasing my research contributions across various aspects of electrical engineering, hardware circuits, and hardware security in communication. 
    #  These works highlight my commitment to advancing the field through innovative research and development.
    papers:
      - title: "Leveraging AES Padding: dBs for Nothing and FEC for Free in IoT Systems"
        #link: "#"
        authors: Jongchan Woo, Vipindev Adat Vasudevan, Benjamin D. Kim, Rafael G. L. D’Oliveira, Alejandro Cohen, Thomas Stahlbuhk, Ken R. Duffy, Muriel Médard
        conference: "Submitted to IEEE Internet of Things Journal, 2024"

      - title: "CERMET: Coding for Energy Reduction with Multiple Encryption Techniques - It's easy being green"
        link: "https://arxiv.org/abs/2308.05063"
        authors: Jongchan Woo, Vipindev Adat Vasudevan, Benjamin Kim, Alejandro Cohen, Rafael G. L. D'Oliveira, Thomas Stahlbuhk, Muriel Médard
        conference: "Submitted to IEEE Transactions on Network and Service Management, 2024"

      - title: "CRYPTO-MINE: Cryptanalysis via Mutual Information Neural Estimation"
        link: "https://arxiv.org/abs/2309.08019"
        authors: Benjamin D. Kim, Vipindev Adat Vasudevan, Jongchan Woo, Alejandro Cohen, Rafael G. L. D'Oliveira, Thomas Stahlbuhk, Muriel Médard
        conference: "ICASSP 2023 - IEEE International Conference on Acoustics, Speech and Signal Processing, Seoul, Korea, 2024"

      - title: "AES as Error Correction: Cryptosystems for Reliable Communication"
        link: "https://ieeexplore.ieee.org/document/10149008"
        authors: A. Cohen, R. G. L. D’Oliveira, K. R. Duffy, J. Woo, et al.
        conference: "IEEE Communications Letters, Vol. 27, No. 8, pp. 1964-1968, Aug. 2023"

      - title: "Physical-Layer Security for THz Communications via Orbital Angular Momentum Waves"
        link: "https://ieeexplore.ieee.org/document/9919249"
        authors: Jongchan Woo, Muhammad Ibrahim Wasiq Khan, Mohamed I. Ibrahim, Ruonan Han, Anantha P. Chandrakasan, Rabia Tugce Yazicigil
        conference: "2022 IEEE Workshop on Signal Processing Systems (SiPS), Rennes, France, 2022"

      - title: "A 0.31-THz Orbital-Angular-Momentum (OAM) Wave Transceiver in CMOS With Bits-to-OAM Mode Mapping"
        link: "https://ieeexplore.ieee.org/document/9690578"
        authors: Muhammad Ibrahim Wasiq Khan, Jongchan Woo, Xiang Yi, Mohamed I. Ibrahim, Rabia Tugce Yazicigil, Anantha P. Chandrakasan, Ruonan Han
        conference: "IEEE Journal of Solid-State Circuits, Vol. 57, No. 5, pp. 1344-1357, May 2022"

      - title: "A 0.31THz CMOS Uniform Circular Antenna Array Enabling Generation/Detection of Waves with Orbital-Angular Momentum"
        link: "https://ieeexplore.ieee.org/document/9490402"
        authors: Muhammad Ibrahim Wasiq Khan, Jongchan Woo, Xiang Yi, Mohamed I. Ibrahim, Rabia Tugce Yazicigil, Anantha P. Chandrakasan, Ruonan Han
        conference: "2021 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), Atlanta, GA, USA, 2021"

      - title: "CompAcc: Efficient Hardware Realization for Processing Compressed Neural Networks Using Accumulator Arrays"
        link: "https://ieeexplore.ieee.org/document/9336148"
        authors: Zexi Ji, Wanyeong Jung, Jongchan Woo, Khushal Sethi, Shih-Lien Lu, Anantha P. Chandrakasan
        conference: "2020 IEEE Asian Solid-State Circuits Conference (A-SSCC), Hiroshima, Japan, 2020"


skills_mine:
    title: Skills &amp; Proficiency
    #intro: >
    #  You can list your open source software contributions in this
    #  section. Lorem ipsum dolor sit amet, consectetur adipiscing elit.
    #  Vestibulum et ligula in nunc bibendum fringilla a eu lectus.
    contributions:
      - title: Hardware Design
        #link: "#"
        tagline: "ASIC design, GPU micro-architecture, RTL development"

      - title: Software Tools
        #link: "#"
        tagline: "Cadence, Synopsys, Xilinx Vivado"

      - title: Programming Languages
        #link: "#"
        tagline: "Verilog, System Verilog, MATLAB, Python, C++"



leadership_service:
      title: Leadership &amp; Service
      list:
        - name: MIT Korean Graduate Students Association
          start: 2019
          end: 2020
          organization: Even Planning Team Member
          credentialname: MIT
          details: |
            - Volunteered as an event planning member for MIT KGSA, coordinating key community events including a welcoming reception for new graduate students and the MIT-Harvard GALA.
            - Organized regular coffee hours and other engagement activities, fostering connectivity and camaraderie among MIT's Korean graduate student community.

awards:
      title: Awards
      list:
        - name: Kwanjeong Educational Foundation Scholarship 
          start: 2018
          end: 2022
          organization: Kwanjeong Educational Foundation
          details: |
            - Awarded for outstanding academic achievement as one of the select Ph.D. students across the country in 2018.

#skills:
#    title: Skills &amp; Proficiency

#    contributions:
#     - title: Tempo
#        link: "#"
#        tagline: "A responsive website template designed to help startups promote their products or services and to attract users &amp; investors"


footer: >
    Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
