// Seed: 1071158602
module module_0 (
    output wor   id_0,
    output uwire id_1,
    output wor   id_2,
    output wor   id_3
);
  wire id_5;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output logic id_3,
    output wire id_4
);
  parameter id_6 = -1 >> -1 && 1;
  final id_3 = -1'h0;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign modCall_1.id_3 = 0;
  localparam id_7 = -1'd0;
endmodule
program module_2 (
    output supply0 id_0,
    output uwire id_1,
    input supply1 id_2,
    input tri0 id_3,
    output wire id_4,
    input tri id_5,
    output wand id_6,
    input tri id_7,
    input wand id_8,
    input tri0 id_9
);
  always assign id_4[1] = id_2;
  wire id_11;
  localparam id_12 = 1;
  logic id_13;
  ;
  assign id_0 = 1;
  assign id_6 = id_13;
  assign id_6 = id_3;
  wire id_14;
  wire id_15;
  ;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_4,
      id_4
  );
endprogram
