<!-- KEYWORD_LINKING_METADATA:
{
  "processed_timestamp": "2025-09-24T15:24:18.488680",
  "vocabulary_version": "1.0",
  "selected_keywords": [
    "msf-CNN",
    "Neural Network",
    "Microcontrollers",
    "Directed Acyclic Graph"
  ],
  "rejected_keywords": [],
  "similarity_scores": {
    "msf-CNN": 0.78,
    "Neural Network": 0.85,
    "Microcontrollers": 0.7,
    "Directed Acyclic Graph": 0.72
  },
  "extraction_method": "AI_prompt_based",
  "budget_applied": true,
  "candidates_json": {
    "candidates": [
      {
        "surface": "msf-CNN",
        "canonical": "msf-CNN",
        "aliases": [
          "Multi-Stage Fusion CNN",
          "Patch-based CNN"
        ],
        "category": "unique_technical",
        "rationale": "msf-CNN is a novel technique specific to this paper, offering unique insights into CNN optimization for microcontrollers.",
        "novelty_score": 0.85,
        "connectivity_score": 0.65,
        "specificity_score": 0.9,
        "link_intent_score": 0.78
      },
      {
        "surface": "Convolutional Neural Networks",
        "canonical": "Neural Network",
        "aliases": [
          "CNN",
          "ConvNet"
        ],
        "category": "broad_technical",
        "rationale": "Convolutional Neural Networks are a fundamental concept in deep learning, essential for linking with related neural network topics.",
        "novelty_score": 0.3,
        "connectivity_score": 0.9,
        "specificity_score": 0.6,
        "link_intent_score": 0.85
      },
      {
        "surface": "Microcontrollers",
        "canonical": "Microcontrollers",
        "aliases": [
          "MCU",
          "Embedded Systems"
        ],
        "category": "specific_connectable",
        "rationale": "Microcontrollers are crucial for understanding the hardware constraints discussed in the paper.",
        "novelty_score": 0.55,
        "connectivity_score": 0.75,
        "specificity_score": 0.8,
        "link_intent_score": 0.7
      },
      {
        "surface": "Directed Acyclic Graph",
        "canonical": "Directed Acyclic Graph",
        "aliases": [
          "DAG"
        ],
        "category": "specific_connectable",
        "rationale": "Directed Acyclic Graphs are key to understanding the fusion solution space described in the paper.",
        "novelty_score": 0.65,
        "connectivity_score": 0.7,
        "specificity_score": 0.75,
        "link_intent_score": 0.72
      }
    ],
    "ban_list_suggestions": [
      "TinyML",
      "real-time constraints"
    ]
  },
  "decisions": [
    {
      "candidate_surface": "msf-CNN",
      "resolved_canonical": "msf-CNN",
      "decision": "linked",
      "scores": {
        "novelty": 0.85,
        "connectivity": 0.65,
        "specificity": 0.9,
        "link_intent": 0.78
      }
    },
    {
      "candidate_surface": "Convolutional Neural Networks",
      "resolved_canonical": "Neural Network",
      "decision": "linked",
      "scores": {
        "novelty": 0.3,
        "connectivity": 0.9,
        "specificity": 0.6,
        "link_intent": 0.85
      }
    },
    {
      "candidate_surface": "Microcontrollers",
      "resolved_canonical": "Microcontrollers",
      "decision": "linked",
      "scores": {
        "novelty": 0.55,
        "connectivity": 0.75,
        "specificity": 0.8,
        "link_intent": 0.7
      }
    },
    {
      "candidate_surface": "Directed Acyclic Graph",
      "resolved_canonical": "Directed Acyclic Graph",
      "decision": "linked",
      "scores": {
        "novelty": 0.65,
        "connectivity": 0.7,
        "specificity": 0.75,
        "link_intent": 0.72
      }
    }
  ]
}
-->

# msf-CNN: Patch-based Multi-Stage Fusion with Convolutional Neural Networks for TinyML

## ğŸ“‹ ë©”íƒ€ë°ì´í„°

**Links**: [[daily_digest_20250924|20250924]] [[categories/cs.LG|cs.LG]]
**PDF**: [Download](https://arxiv.org/pdf/2505.11483.pdf)
**Category**: cs.LG
**Published**: 2025-09-24
**ArXiv ID**: [2505.11483](https://arxiv.org/abs/2505.11483)

## ğŸ”— ìœ ì‚¬í•œ ë…¼ë¬¸
- [[2025-09-23/Evaluating the Energy Efficiency of NPU-Accelerated Machine Learning Inference on Embedded Microcontrollers_20250923|Evaluating the Energy Efficiency of NPU-Accelerated Machine Learning Inference on Embedded Microcontrollers]] (84.9% similar)
- [[2025-09-23/MO R-CNN_ Multispectral Oriented R-CNN for Object Detection in Remote Sensing Image_20250923|MO R-CNN: Multispectral Oriented R-CNN for Object Detection in Remote Sensing Image]] (83.7% similar)
- [[2025-09-19/MaRVIn_ A Cross-Layer Mixed-Precision RISC-V Framework for DNN Inference, from ISA Extension to Hardware Acceleration_20250919|MaRVIn: A Cross-Layer Mixed-Precision RISC-V Framework for DNN Inference, from ISA Extension to Hardware Acceleration]] (82.3% similar)
- [[2025-09-23/MPIC_ Position-Independent Multimodal Context Caching System for Efficient MLLM Serving_20250923|MPIC: Position-Independent Multimodal Context Caching System for Efficient MLLM Serving]] (81.3% similar)
- [[2025-09-22/Automating Versatile Time-Series Analysis with Tiny Transformers on Embedded FPGAs_20250922|Automating Versatile Time-Series Analysis with Tiny Transformers on Embedded FPGAs]] (81.2% similar)

## ğŸ·ï¸ ì¹´í…Œê³ ë¦¬í™”ëœ í‚¤ì›Œë“œ
**ğŸ§  Broad Technical**: [[keywords/Neural Network|Neural Network]]
**ğŸ”— Specific Connectable**: [[keywords/Microcontrollers|Microcontrollers]], [[keywords/Directed Acyclic Graph|Directed Acyclic Graph]]
**âš¡ Unique Technical**: [[keywords/msf-CNN|msf-CNN]]

## ğŸ“‹ ì €ì ì •ë³´

**Authors:** 

## ğŸ“„ Abstract (ì›ë¬¸)

arXiv:2505.11483v2 Announce Type: replace 
Abstract: AI spans from large language models to tiny models running on microcontrollers (MCUs). Extremely memory-efficient model architectures are decisive to fit within an MCU's tiny memory budget e.g., 128kB of RAM. However, inference latency must remain small to fit real-time constraints. An approach to tackle this is patch-based fusion, which aims to optimize data flows across neural network layers. In this paper, we introduce msf-CNN, a novel technique that efficiently finds optimal fusion settings for convolutional neural networks (CNNs) by walking through the fusion solution space represented as a directed acyclic graph. Compared to previous work on CNN fusion for MCUs, msf-CNN identifies a wider set of solutions. We published an implementation of msf-CNN running on various microcontrollers (ARM Cortex-M, RISC-V, ESP32). We show that msf-CNN can achieve inference using 50% less RAM compared to the prior art (MCUNetV2 and StreamNet). We thus demonstrate how msf-CNN offers additional flexibility for system designers.

## ğŸ“ ìš”ì•½

ì´ ë…¼ë¬¸ì€ ë§ˆì´í¬ë¡œì»¨íŠ¸ë¡¤ëŸ¬(MCU)ì—ì„œ ì‹¤í–‰ë˜ëŠ” ë©”ëª¨ë¦¬ íš¨ìœ¨ì ì¸ AI ëª¨ë¸ ì•„í‚¤í…ì²˜ë¥¼ ì œì•ˆí•©ë‹ˆë‹¤. ì œì•ˆëœ msf-CNN ê¸°ë²•ì€ íŒ¨ì¹˜ ê¸°ë°˜ ìœµí•©ì„ í†µí•´ ì‹ ê²½ë§ ë ˆì´ì–´ ê°„ ë°ì´í„° íë¦„ì„ ìµœì í™”í•˜ì—¬ ì‹¤ì‹œê°„ ì œì•½ì„ ì¶©ì¡±ì‹œí‚¤ë©´ì„œë„ ë©”ëª¨ë¦¬ ì‚¬ìš©ì„ ìµœì†Œí™”í•©ë‹ˆë‹¤. msf-CNNì€ ìœµí•© ì†”ë£¨ì…˜ ê³µê°„ì„ ìœ í–¥ ë¹„ìˆœí™˜ ê·¸ë˜í”„ë¡œ í‘œí˜„í•˜ì—¬ ìµœì ì˜ ìœµí•© ì„¤ì •ì„ ì°¾ìŠµë‹ˆë‹¤. ê¸°ì¡´ì˜ MCUìš© CNN ìœµí•© ì—°êµ¬ë³´ë‹¤ ë” ë‹¤ì–‘í•œ ì†”ë£¨ì…˜ì„ ì‹ë³„í•˜ë©°, ARM Cortex-M, RISC-V, ESP32 ë“±ì˜ ë‹¤ì–‘í•œ ë§ˆì´í¬ë¡œì»¨íŠ¸ë¡¤ëŸ¬ì—ì„œ êµ¬í˜„ë˜ì—ˆìŠµë‹ˆë‹¤. msf-CNNì€ ì´ì „ ê¸°ìˆ  ëŒ€ë¹„ ìµœëŒ€ 50% ì ì€ RAMìœ¼ë¡œ ì¶”ë¡ ì„ ìˆ˜í–‰í•  ìˆ˜ ìˆì–´ ì‹œìŠ¤í…œ ì„¤ê³„ìì—ê²Œ ì¶”ê°€ì ì¸ ìœ ì—°ì„±ì„ ì œê³µí•©ë‹ˆë‹¤.

## ğŸ¯ ì£¼ìš” í¬ì¸íŠ¸

- 1. msf-CNNì€ ë§ˆì´í¬ë¡œì»¨íŠ¸ë¡¤ëŸ¬ì˜ ì œí•œëœ ë©”ëª¨ë¦¬ í™˜ê²½ì—ì„œ ìµœì ì˜ CNN ìœµí•© ì„¤ì •ì„ íš¨ìœ¨ì ìœ¼ë¡œ ì°¾ëŠ” ìƒˆë¡œìš´ ê¸°ìˆ ì…ë‹ˆë‹¤.
- 2. msf-CNNì€ ê¸°ì¡´ì˜ CNN ìœµí•© ì—°êµ¬ë³´ë‹¤ ë” ë„“ì€ ì†”ë£¨ì…˜ ì„¸íŠ¸ë¥¼ ì‹ë³„í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.
- 3. msf-CNNì€ ì´ì „ ê¸°ìˆ  ëŒ€ë¹„ 50% ì ì€ RAMì„ ì‚¬ìš©í•˜ì—¬ ì¶”ë¡ ì„ ìˆ˜í–‰í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.
- 4. ë‹¤ì–‘í•œ ë§ˆì´í¬ë¡œì»¨íŠ¸ë¡¤ëŸ¬(ARM Cortex-M, RISC-V, ESP32)ì—ì„œ msf-CNNì˜ êµ¬í˜„ì„ ê³µê°œí–ˆìŠµë‹ˆë‹¤.
- 5. msf-CNNì€ ì‹œìŠ¤í…œ ì„¤ê³„ìì—ê²Œ ì¶”ê°€ì ì¸ ìœ ì—°ì„±ì„ ì œê³µí•©ë‹ˆë‹¤.


---

*Generated on 2025-09-24 15:24:18*