$comment
	File created using the following command:
		vcd file HDL_TP2_EX1_compteur.msim.vcd -direction
$end
$date
	Thu Sep 18 12:28:06 2025
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module compteur_vlg_vec_tst $end
$var reg 1 ! Clk $end
$var wire 1 " Q [3] $end
$var wire 1 # Q [2] $end
$var wire 1 $ Q [1] $end
$var wire 1 % Q [0] $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , Q[0]~output_o $end
$var wire 1 - Q[1]~output_o $end
$var wire 1 . Q[2]~output_o $end
$var wire 1 / Q[3]~output_o $end
$var wire 1 0 Clk~input_o $end
$var wire 1 1 Clk~inputclkctrl_outclk $end
$var wire 1 2 Mod0|auto_generated|divider|divider|StageOut[121]~12_combout $end
$var wire 1 3 Add0~1_combout $end
$var wire 1 4 Mod0|auto_generated|divider|divider|op_23~1 $end
$var wire 1 5 Mod0|auto_generated|divider|divider|op_23~2_combout $end
$var wire 1 6 Mod0|auto_generated|divider|divider|StageOut[121]~5_combout $end
$var wire 1 7 Mod0|auto_generated|divider|divider|StageOut[120]~6_combout $end
$var wire 1 8 Mod0|auto_generated|divider|divider|op_24~1_cout $end
$var wire 1 9 Mod0|auto_generated|divider|divider|op_24~3 $end
$var wire 1 : Mod0|auto_generated|divider|divider|op_24~4_combout $end
$var wire 1 ; Mod0|auto_generated|divider|divider|StageOut[126]~10_combout $end
$var wire 1 < Q[2]~reg0_q $end
$var wire 1 = Add0~0_combout $end
$var wire 1 > Mod0|auto_generated|divider|divider|op_23~3 $end
$var wire 1 ? Mod0|auto_generated|divider|divider|op_23~5 $end
$var wire 1 @ Mod0|auto_generated|divider|divider|op_23~7_cout $end
$var wire 1 A Mod0|auto_generated|divider|divider|op_23~8_combout $end
$var wire 1 B Mod0|auto_generated|divider|divider|op_23~0_combout $end
$var wire 1 C Mod0|auto_generated|divider|divider|StageOut[120]~7_combout $end
$var wire 1 D Mod0|auto_generated|divider|divider|op_24~2_combout $end
$var wire 1 E Mod0|auto_generated|divider|divider|StageOut[125]~9_combout $end
$var wire 1 F Q[1]~reg0_q $end
$var wire 1 G Mod0|auto_generated|divider|divider|StageOut[122]~11_combout $end
$var wire 1 H Mod0|auto_generated|divider|divider|op_23~4_combout $end
$var wire 1 I Mod0|auto_generated|divider|divider|StageOut[122]~4_combout $end
$var wire 1 J Mod0|auto_generated|divider|divider|op_24~5 $end
$var wire 1 K Mod0|auto_generated|divider|divider|op_24~7_cout $end
$var wire 1 L Mod0|auto_generated|divider|divider|op_24~8_combout $end
$var wire 1 M Mod0|auto_generated|divider|divider|StageOut[124]~8_combout $end
$var wire 1 N Q[0]~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0%
0$
0#
0"
0&
1'
x(
1)
1*
1+
0,
0-
0.
0/
00
01
02
03
14
15
16
07
18
09
0:
0;
0<
0=
0>
1?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
1J
0K
0L
0M
0N
$end
#40000
1!
10
11
#80000
0!
00
01
#120000
1!
10
11
#160000
0!
00
01
#200000
1!
10
11
#240000
0!
00
01
#280000
1!
10
11
#320000
0!
00
01
#360000
1!
10
11
#400000
0!
00
01
#440000
1!
10
11
#480000
0!
00
01
#520000
1!
10
11
#560000
0!
00
01
#600000
1!
10
11
#640000
0!
00
01
#680000
1!
10
11
#720000
0!
00
01
#760000
1!
10
11
#800000
0!
00
01
#840000
1!
10
11
#880000
0!
00
01
#920000
1!
10
11
#960000
0!
00
01
#1000000
