// Seed: 2708570023
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    output wor id_2,
    input wor id_3
);
endmodule
module module_1 #(
    parameter id_2 = 32'd26
) (
    input  wand  id_0,
    output uwire id_1,
    input  uwire _id_2
);
  logic [id_2 : id_2] id_4;
  string id_5;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_0
  );
  assign modCall_1.id_1 = 0;
  assign id_5 = "";
  assign id_5 = id_4;
endmodule
module module_2;
  assign module_3.id_2 = 0;
  wire [1 : -1] id_1;
endmodule
module module_3 #(
    parameter id_0  = 32'd24,
    parameter id_1  = 32'd58,
    parameter id_11 = 32'd54,
    parameter id_2  = 32'd9,
    parameter id_4  = 32'd58
) (
    input supply1 _id_0,
    input tri0 _id_1,
    output wand _id_2,
    input supply1 id_3,
    output tri _id_4,
    input wire id_5,
    input wor id_6,
    input wor id_7
    , id_9
);
  logic [id_2  ==  -1 : id_0  #  (
      .  id_4(  1 'b0 &  1  ),
      .  id_1(  1  ),
      .  id_1(  -1 'd0 )
)] id_10 = -1'd0;
  logic _id_11;
  ;
  module_2 modCall_1 ();
  wire [id_11 : -1] id_12;
  wire [id_11 : ""] id_13;
  assign id_9 = 1;
endmodule
