<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="microblaze_top_axi_timer_0_0_synth_1" LaunchDir="D:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.runs/microblaze_top_axi_timer_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="microblaze_top_rst_mig_7series_0_81M_0_synth_1" LaunchDir="D:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.runs/microblaze_top_rst_mig_7series_0_81M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="microblaze_top_ilmb_v10_0_synth_1" LaunchDir="D:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.runs/microblaze_top_ilmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="microblaze_top_dlmb_bram_if_cntlr_0_synth_1" LaunchDir="D:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.runs/microblaze_top_dlmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="microblaze_top_axi_uartlite_0_1_synth_1" LaunchDir="D:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.runs/microblaze_top_axi_uartlite_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="microblaze_top_rst_clk_wiz_0_100M_0_synth_1" LaunchDir="D:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.runs/microblaze_top_rst_clk_wiz_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="microblaze_top_clk_wiz_0_1_synth_1" LaunchDir="D:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.runs/microblaze_top_clk_wiz_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="microblaze_top_ilmb_bram_if_cntlr_0_synth_1" LaunchDir="D:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.runs/microblaze_top_ilmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="microblaze_top_lmb_bram_0_synth_1" LaunchDir="D:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.runs/microblaze_top_lmb_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="microblaze_top_axi_sd_0_0_synth_1" LaunchDir="D:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.runs/microblaze_top_axi_sd_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="microblaze_top_axi_smc_0_synth_1" LaunchDir="D:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.runs/microblaze_top_axi_smc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="microblaze_top_axi_fifo_mm_s_0_0_synth_1" LaunchDir="D:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.runs/microblaze_top_axi_fifo_mm_s_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="microblaze_top_axi_fifo_mm_s_1_0_synth_1" LaunchDir="D:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.runs/microblaze_top_axi_fifo_mm_s_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="microblaze_top_dlmb_v10_0_synth_1" LaunchDir="D:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.runs/microblaze_top_dlmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="microblaze_top_ilmb_v10_0_synth_1"/>
	</Run>
	<Run Id="microblaze_top_axi_quad_spi_0_0_synth_1" LaunchDir="D:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.runs/microblaze_top_axi_quad_spi_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="microblaze_top_microblaze_0_axi_intc_0_synth_1" LaunchDir="D:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.runs/microblaze_top_microblaze_0_axi_intc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="microblaze_top_microblaze_0_1_synth_1" LaunchDir="D:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.runs/microblaze_top_microblaze_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="microblaze_top_mdm_1_0_synth_1" LaunchDir="D:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.runs/microblaze_top_mdm_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="microblaze_top_mig_7series_0_1_synth_1" LaunchDir="D:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.runs/microblaze_top_mig_7series_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="microblaze_top_axi_ethernetlite_0_1_synth_1" LaunchDir="D:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.runs/microblaze_top_axi_ethernetlite_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="microblaze_top_xbar_0_synth_1" LaunchDir="D:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.runs/microblaze_top_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="microblaze_top_axi_timer_0_0_synth_1"/>
		<Parent Id="microblaze_top_rst_mig_7series_0_81M_0_synth_1"/>
		<Parent Id="microblaze_top_ilmb_v10_0_synth_1"/>
		<Parent Id="microblaze_top_dlmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="microblaze_top_axi_uartlite_0_1_synth_1"/>
		<Parent Id="microblaze_top_rst_clk_wiz_0_100M_0_synth_1"/>
		<Parent Id="microblaze_top_clk_wiz_0_1_synth_1"/>
		<Parent Id="microblaze_top_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="microblaze_top_lmb_bram_0_synth_1"/>
		<Parent Id="microblaze_top_axi_sd_0_0_synth_1"/>
		<Parent Id="microblaze_top_axi_smc_0_synth_1"/>
		<Parent Id="microblaze_top_axi_fifo_mm_s_0_0_synth_1"/>
		<Parent Id="microblaze_top_axi_fifo_mm_s_1_0_synth_1"/>
		<Parent Id="microblaze_top_dlmb_v10_0_synth_1"/>
		<Parent Id="microblaze_top_axi_quad_spi_0_0_synth_1"/>
		<Parent Id="microblaze_top_microblaze_0_axi_intc_0_synth_1"/>
		<Parent Id="microblaze_top_microblaze_0_1_synth_1"/>
		<Parent Id="microblaze_top_mdm_1_0_synth_1"/>
		<Parent Id="microblaze_top_mig_7series_0_1_synth_1"/>
		<Parent Id="microblaze_top_axi_ethernetlite_0_1_synth_1"/>
		<Parent Id="microblaze_top_xbar_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="D:/fpga_projects/xilinx/nexys_sdcard/nexys_lin_true_sd19/nexys_lin.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="microblaze_top_axi_timer_0_0_synth_1"/>
		<Parent Id="microblaze_top_rst_mig_7series_0_81M_0_synth_1"/>
		<Parent Id="microblaze_top_ilmb_v10_0_synth_1"/>
		<Parent Id="microblaze_top_dlmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="microblaze_top_axi_uartlite_0_1_synth_1"/>
		<Parent Id="microblaze_top_rst_clk_wiz_0_100M_0_synth_1"/>
		<Parent Id="microblaze_top_clk_wiz_0_1_synth_1"/>
		<Parent Id="microblaze_top_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="microblaze_top_lmb_bram_0_synth_1"/>
		<Parent Id="microblaze_top_axi_sd_0_0_synth_1"/>
		<Parent Id="microblaze_top_axi_smc_0_synth_1"/>
		<Parent Id="microblaze_top_axi_fifo_mm_s_0_0_synth_1"/>
		<Parent Id="microblaze_top_axi_fifo_mm_s_1_0_synth_1"/>
		<Parent Id="microblaze_top_dlmb_v10_0_synth_1"/>
		<Parent Id="microblaze_top_axi_quad_spi_0_0_synth_1"/>
		<Parent Id="microblaze_top_microblaze_0_axi_intc_0_synth_1"/>
		<Parent Id="microblaze_top_microblaze_0_1_synth_1"/>
		<Parent Id="microblaze_top_mdm_1_0_synth_1"/>
		<Parent Id="microblaze_top_mig_7series_0_1_synth_1"/>
		<Parent Id="microblaze_top_axi_ethernetlite_0_1_synth_1"/>
		<Parent Id="microblaze_top_xbar_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

