{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 10:48:49 2019 " "Info: Processing started: Tue Jun 25 10:48:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cpuVERILOG -c cpuVERILOG --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpuVERILOG -c cpuVERILOG --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "outp\[0\]\$latch " "Warning: Node \"outp\[0\]\$latch\" is a latch" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 10 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outp\[1\]\$latch " "Warning: Node \"outp\[1\]\$latch\" is a latch" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 10 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outp\[2\]\$latch " "Warning: Node \"outp\[2\]\$latch\" is a latch" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 10 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outp\[3\]\$latch " "Warning: Node \"outp\[3\]\$latch\" is a latch" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 10 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "stat\$latch " "Warning: Node \"stat\$latch\" is a latch" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 10 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "tula\[1\] " "Info: Assuming node \"tula\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "tula\[2\] " "Info: Assuming node \"tula\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "tula\[0\] " "Info: Assuming node \"tula\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux6~0 " "Info: Detected gated clock \"Mux6~0\" as buffer" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 10 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus9/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "outp\[0\]\$latch a\[0\] tula\[0\] 3.618 ns register " "Info: tsu for register \"outp\[0\]\$latch\" (data pin = \"a\[0\]\", clock pin = \"tula\[0\]\") is 3.618 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.100 ns + Longest pin register " "Info: + Longest pin to register delay is 8.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns a\[0\] 1 PIN PIN_U13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_U13; Fanout = 6; PIN Node = 'a\[0\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } } { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.203 ns) + CELL(0.592 ns) 5.622 ns Add0~1 2 COMB LCCOMB_X9_Y13_N0 1 " "Info: 2: + IC(4.203 ns) + CELL(0.592 ns) = 5.622 ns; Loc. = LCCOMB_X9_Y13_N0; Fanout = 1; COMB Node = 'Add0~1'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.795 ns" { a[0] Add0~1 } "NODE_NAME" } } { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.053 ns) 6.525 ns Mux2~0 3 COMB LCCOMB_X5_Y11_N28 1 " "Info: 3: + IC(0.850 ns) + CELL(0.053 ns) = 6.525 ns; Loc. = LCCOMB_X5_Y11_N28; Fanout = 1; COMB Node = 'Mux2~0'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.903 ns" { Add0~1 Mux2~0 } "NODE_NAME" } } { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.154 ns) 8.100 ns outp\[0\]\$latch 4 REG LCCOMB_X9_Y23_N16 1 " "Info: 4: + IC(1.421 ns) + CELL(0.154 ns) = 8.100 ns; Loc. = LCCOMB_X9_Y23_N16; Fanout = 1; REG Node = 'outp\[0\]\$latch'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.575 ns" { Mux2~0 outp[0]$latch } "NODE_NAME" } } { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.626 ns ( 20.07 % ) " "Info: Total cell delay = 1.626 ns ( 20.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.474 ns ( 79.93 % ) " "Info: Total interconnect delay = 6.474 ns ( 79.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "8.100 ns" { a[0] Add0~1 Mux2~0 outp[0]$latch } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "8.100 ns" { a[0] {} a[0]~combout {} Add0~1 {} Mux2~0 {} outp[0]$latch {} } { 0.000ns 0.000ns 4.203ns 0.850ns 1.421ns } { 0.000ns 0.827ns 0.592ns 0.053ns 0.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.570 ns + " "Info: + Micro setup delay of destination is 0.570 ns" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 10 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "tula\[0\] destination 5.052 ns - Shortest register " "Info: - Shortest clock path from clock \"tula\[0\]\" to destination register is 5.052 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns tula\[0\] 1 CLK PIN_P20 7 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P20; Fanout = 7; CLK Node = 'tula\[0\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tula[0] } "NODE_NAME" } } { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.228 ns) 2.126 ns Mux6~0 2 COMB LCCOMB_X5_Y11_N24 1 " "Info: 2: + IC(1.078 ns) + CELL(0.228 ns) = 2.126 ns; Loc. = LCCOMB_X5_Y11_N24; Fanout = 1; COMB Node = 'Mux6~0'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.306 ns" { tula[0] Mux6~0 } "NODE_NAME" } } { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.977 ns) + CELL(0.000 ns) 4.103 ns Mux6~0clkctrl 3 COMB CLKCTRL_G14 5 " "Info: 3: + IC(1.977 ns) + CELL(0.000 ns) = 4.103 ns; Loc. = CLKCTRL_G14; Fanout = 5; COMB Node = 'Mux6~0clkctrl'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.977 ns" { Mux6~0 Mux6~0clkctrl } "NODE_NAME" } } { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.053 ns) 5.052 ns outp\[0\]\$latch 4 REG LCCOMB_X9_Y23_N16 1 " "Info: 4: + IC(0.896 ns) + CELL(0.053 ns) = 5.052 ns; Loc. = LCCOMB_X9_Y23_N16; Fanout = 1; REG Node = 'outp\[0\]\$latch'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.949 ns" { Mux6~0clkctrl outp[0]$latch } "NODE_NAME" } } { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.101 ns ( 21.79 % ) " "Info: Total cell delay = 1.101 ns ( 21.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.951 ns ( 78.21 % ) " "Info: Total interconnect delay = 3.951 ns ( 78.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.052 ns" { tula[0] Mux6~0 Mux6~0clkctrl outp[0]$latch } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "5.052 ns" { tula[0] {} tula[0]~combout {} Mux6~0 {} Mux6~0clkctrl {} outp[0]$latch {} } { 0.000ns 0.000ns 1.078ns 1.977ns 0.896ns } { 0.000ns 0.820ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "8.100 ns" { a[0] Add0~1 Mux2~0 outp[0]$latch } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "8.100 ns" { a[0] {} a[0]~combout {} Add0~1 {} Mux2~0 {} outp[0]$latch {} } { 0.000ns 0.000ns 4.203ns 0.850ns 1.421ns } { 0.000ns 0.827ns 0.592ns 0.053ns 0.154ns } "" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.052 ns" { tula[0] Mux6~0 Mux6~0clkctrl outp[0]$latch } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "5.052 ns" { tula[0] {} tula[0]~combout {} Mux6~0 {} Mux6~0clkctrl {} outp[0]$latch {} } { 0.000ns 0.000ns 1.078ns 1.977ns 0.896ns } { 0.000ns 0.820ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "tula\[1\] outp\[1\] outp\[1\]\$latch 10.307 ns register " "Info: tco from clock \"tula\[1\]\" to destination pin \"outp\[1\]\" through register \"outp\[1\]\$latch\" is 10.307 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "tula\[1\] source 5.503 ns + Longest register " "Info: + Longest clock path from clock \"tula\[1\]\" to source register is 5.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.877 ns) 0.877 ns tula\[1\] 1 CLK PIN_AB18 7 " "Info: 1: + IC(0.000 ns) + CELL(0.877 ns) = 0.877 ns; Loc. = PIN_AB18; Fanout = 7; CLK Node = 'tula\[1\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tula[1] } "NODE_NAME" } } { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.611 ns) + CELL(0.053 ns) 2.541 ns Mux6~0 2 COMB LCCOMB_X5_Y11_N24 1 " "Info: 2: + IC(1.611 ns) + CELL(0.053 ns) = 2.541 ns; Loc. = LCCOMB_X5_Y11_N24; Fanout = 1; COMB Node = 'Mux6~0'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.664 ns" { tula[1] Mux6~0 } "NODE_NAME" } } { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.977 ns) + CELL(0.000 ns) 4.518 ns Mux6~0clkctrl 3 COMB CLKCTRL_G14 5 " "Info: 3: + IC(1.977 ns) + CELL(0.000 ns) = 4.518 ns; Loc. = CLKCTRL_G14; Fanout = 5; COMB Node = 'Mux6~0clkctrl'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.977 ns" { Mux6~0 Mux6~0clkctrl } "NODE_NAME" } } { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.053 ns) 5.503 ns outp\[1\]\$latch 4 REG LCCOMB_X9_Y13_N10 1 " "Info: 4: + IC(0.932 ns) + CELL(0.053 ns) = 5.503 ns; Loc. = LCCOMB_X9_Y13_N10; Fanout = 1; REG Node = 'outp\[1\]\$latch'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.985 ns" { Mux6~0clkctrl outp[1]$latch } "NODE_NAME" } } { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.983 ns ( 17.86 % ) " "Info: Total cell delay = 0.983 ns ( 17.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.520 ns ( 82.14 % ) " "Info: Total interconnect delay = 4.520 ns ( 82.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.503 ns" { tula[1] Mux6~0 Mux6~0clkctrl outp[1]$latch } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "5.503 ns" { tula[1] {} tula[1]~combout {} Mux6~0 {} Mux6~0clkctrl {} outp[1]$latch {} } { 0.000ns 0.000ns 1.611ns 1.977ns 0.932ns } { 0.000ns 0.877ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 10 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.804 ns + Longest register pin " "Info: + Longest register to pin delay is 4.804 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns outp\[1\]\$latch 1 REG LCCOMB_X9_Y13_N10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X9_Y13_N10; Fanout = 1; REG Node = 'outp\[1\]\$latch'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outp[1]$latch } "NODE_NAME" } } { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(1.932 ns) 4.804 ns outp\[1\] 2 PIN PIN_R9 0 " "Info: 2: + IC(2.872 ns) + CELL(1.932 ns) = 4.804 ns; Loc. = PIN_R9; Fanout = 0; PIN Node = 'outp\[1\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.804 ns" { outp[1]$latch outp[1] } "NODE_NAME" } } { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.932 ns ( 40.22 % ) " "Info: Total cell delay = 1.932 ns ( 40.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.872 ns ( 59.78 % ) " "Info: Total interconnect delay = 2.872 ns ( 59.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.804 ns" { outp[1]$latch outp[1] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "4.804 ns" { outp[1]$latch {} outp[1] {} } { 0.000ns 2.872ns } { 0.000ns 1.932ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.503 ns" { tula[1] Mux6~0 Mux6~0clkctrl outp[1]$latch } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "5.503 ns" { tula[1] {} tula[1]~combout {} Mux6~0 {} Mux6~0clkctrl {} outp[1]$latch {} } { 0.000ns 0.000ns 1.611ns 1.977ns 0.932ns } { 0.000ns 0.877ns 0.053ns 0.000ns 0.053ns } "" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.804 ns" { outp[1]$latch outp[1] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "4.804 ns" { outp[1]$latch {} outp[1] {} } { 0.000ns 2.872ns } { 0.000ns 1.932ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "outp\[1\]\$latch tula\[1\] tula\[1\] 0.029 ns register " "Info: th for register \"outp\[1\]\$latch\" (data pin = \"tula\[1\]\", clock pin = \"tula\[1\]\") is 0.029 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "tula\[1\] destination 5.503 ns + Longest register " "Info: + Longest clock path from clock \"tula\[1\]\" to destination register is 5.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.877 ns) 0.877 ns tula\[1\] 1 CLK PIN_AB18 7 " "Info: 1: + IC(0.000 ns) + CELL(0.877 ns) = 0.877 ns; Loc. = PIN_AB18; Fanout = 7; CLK Node = 'tula\[1\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tula[1] } "NODE_NAME" } } { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.611 ns) + CELL(0.053 ns) 2.541 ns Mux6~0 2 COMB LCCOMB_X5_Y11_N24 1 " "Info: 2: + IC(1.611 ns) + CELL(0.053 ns) = 2.541 ns; Loc. = LCCOMB_X5_Y11_N24; Fanout = 1; COMB Node = 'Mux6~0'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.664 ns" { tula[1] Mux6~0 } "NODE_NAME" } } { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.977 ns) + CELL(0.000 ns) 4.518 ns Mux6~0clkctrl 3 COMB CLKCTRL_G14 5 " "Info: 3: + IC(1.977 ns) + CELL(0.000 ns) = 4.518 ns; Loc. = CLKCTRL_G14; Fanout = 5; COMB Node = 'Mux6~0clkctrl'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.977 ns" { Mux6~0 Mux6~0clkctrl } "NODE_NAME" } } { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.053 ns) 5.503 ns outp\[1\]\$latch 4 REG LCCOMB_X9_Y13_N10 1 " "Info: 4: + IC(0.932 ns) + CELL(0.053 ns) = 5.503 ns; Loc. = LCCOMB_X9_Y13_N10; Fanout = 1; REG Node = 'outp\[1\]\$latch'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.985 ns" { Mux6~0clkctrl outp[1]$latch } "NODE_NAME" } } { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.983 ns ( 17.86 % ) " "Info: Total cell delay = 0.983 ns ( 17.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.520 ns ( 82.14 % ) " "Info: Total interconnect delay = 4.520 ns ( 82.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.503 ns" { tula[1] Mux6~0 Mux6~0clkctrl outp[1]$latch } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "5.503 ns" { tula[1] {} tula[1]~combout {} Mux6~0 {} Mux6~0clkctrl {} outp[1]$latch {} } { 0.000ns 0.000ns 1.611ns 1.977ns 0.932ns } { 0.000ns 0.877ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 10 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.474 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.877 ns) 0.877 ns tula\[1\] 1 CLK PIN_AB18 7 " "Info: 1: + IC(0.000 ns) + CELL(0.877 ns) = 0.877 ns; Loc. = PIN_AB18; Fanout = 7; CLK Node = 'tula\[1\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tula[1] } "NODE_NAME" } } { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.113 ns) + CELL(0.053 ns) 5.043 ns Mux3~1 2 COMB LCCOMB_X9_Y13_N24 1 " "Info: 2: + IC(4.113 ns) + CELL(0.053 ns) = 5.043 ns; Loc. = LCCOMB_X9_Y13_N24; Fanout = 1; COMB Node = 'Mux3~1'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.166 ns" { tula[1] Mux3~1 } "NODE_NAME" } } { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.225 ns) 5.474 ns outp\[1\]\$latch 3 REG LCCOMB_X9_Y13_N10 1 " "Info: 3: + IC(0.206 ns) + CELL(0.225 ns) = 5.474 ns; Loc. = LCCOMB_X9_Y13_N10; Fanout = 1; REG Node = 'outp\[1\]\$latch'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.431 ns" { Mux3~1 outp[1]$latch } "NODE_NAME" } } { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.155 ns ( 21.10 % ) " "Info: Total cell delay = 1.155 ns ( 21.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.319 ns ( 78.90 % ) " "Info: Total interconnect delay = 4.319 ns ( 78.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.474 ns" { tula[1] Mux3~1 outp[1]$latch } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "5.474 ns" { tula[1] {} tula[1]~combout {} Mux3~1 {} outp[1]$latch {} } { 0.000ns 0.000ns 4.113ns 0.206ns } { 0.000ns 0.877ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.503 ns" { tula[1] Mux6~0 Mux6~0clkctrl outp[1]$latch } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "5.503 ns" { tula[1] {} tula[1]~combout {} Mux6~0 {} Mux6~0clkctrl {} outp[1]$latch {} } { 0.000ns 0.000ns 1.611ns 1.977ns 0.932ns } { 0.000ns 0.877ns 0.053ns 0.000ns 0.053ns } "" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.474 ns" { tula[1] Mux3~1 outp[1]$latch } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "5.474 ns" { tula[1] {} tula[1]~combout {} Mux3~1 {} outp[1]$latch {} } { 0.000ns 0.000ns 4.113ns 0.206ns } { 0.000ns 0.877ns 0.053ns 0.225ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "289 " "Info: Peak virtual memory: 289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 10:48:49 2019 " "Info: Processing ended: Tue Jun 25 10:48:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
