// Seed: 4076229481
module module_0 (
    output supply0 id_0,
    output wor id_1,
    input wor id_2,
    input wor id_3,
    input wor id_4
);
  generate
    assign id_0 = id_3 ? id_4#(1, 1) : id_2;
  endgenerate
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    input wor id_2,
    input tri id_3,
    input uwire id_4,
    input supply0 id_5,
    input supply0 id_6,
    inout supply1 id_7,
    input wor id_8,
    input wand id_9,
    output supply1 id_10,
    output tri1 id_11,
    output uwire id_12
    , id_22,
    output wand id_13,
    input tri1 id_14,
    input wor id_15,
    output uwire id_16,
    input supply0 id_17,
    input tri1 id_18,
    input supply1 id_19
    , id_23,
    output tri1 id_20
);
  wire id_24;
  module_0 modCall_1 (
      id_7,
      id_12,
      id_2,
      id_5,
      id_19
  );
  assign modCall_1.id_1 = 0;
endmodule
