{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752271487991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752271487992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 11 18:04:47 2025 " "Processing started: Fri Jul 11 18:04:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752271487992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271487992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SCOMP -c SCOMP " "Command: quartus_map --read_settings_files=on --write_settings_files=off SCOMP -c SCOMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271487992 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1752271488246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adv_hex_disp_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adv_hex_disp_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADV_HEX_DISP_CTRL-arch " "Found design unit 1: ADV_HEX_DISP_CTRL-arch" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752271492442 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADV_HEX_DISP_CTRL " "Found entity 1: ADV_HEX_DISP_CTRL" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752271492442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_disp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX_DISP-a " "Found design unit 1: HEX_DISP-a" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/HEX_DISP.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752271492443 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEX_DISP " "Found entity 1: HEX_DISP" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/HEX_DISP.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752271492443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dig_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dig_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIG_OUT-a " "Found design unit 1: DIG_OUT-a" {  } { { "DIG_OUT.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_OUT.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752271492444 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIG_OUT " "Found entity 1: DIG_OUT" {  } { { "DIG_OUT.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_OUT.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752271492444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dig_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dig_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIG_IN-a " "Found design unit 1: DIG_IN-a" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752271492444 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIG_IN " "Found entity 1: DIG_IN" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752271492444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "clk_div.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/clk_div.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752271492445 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/clk_div.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752271492445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIMER-a " "Found design unit 1: TIMER-a" {  } { { "TIMER.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/TIMER.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752271492446 ""} { "Info" "ISGN_ENTITY_NAME" "1 TIMER " "Found entity 1: TIMER" {  } { { "TIMER.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/TIMER.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752271492446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scomp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCOMP-a " "Found design unit 1: SCOMP-a" {  } { { "SCOMP.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/SCOMP.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752271492447 ""} { "Info" "ISGN_ENTITY_NAME" "1 SCOMP " "Found entity 1: SCOMP" {  } { { "SCOMP.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/SCOMP.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752271492447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scomp_system.bdf 1 1 " "Found 1 design units, including 1 entities, in source file scomp_system.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SCOMP_System " "Found entity 1: SCOMP_System" {  } { { "SCOMP_System.bdf" "" { Schematic "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/SCOMP_System.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752271492448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_disp_6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hex_disp_6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_DISP_6 " "Found entity 1: HEX_DISP_6" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/HEX_DISP_6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752271492449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_main-rtl " "Found design unit 1: PLL_main-rtl" {  } { { "PLL_main.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/PLL_main.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752271492450 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_main " "Found entity 1: PLL_main" {  } { { "PLL_main.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/PLL_main.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752271492450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_main/pll_main_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_main/pll_main_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_main_0002 " "Found entity 1: PLL_main_0002" {  } { { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/PLL_main/PLL_main_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752271492451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492451 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SCOMP_System " "Elaborating entity \"SCOMP_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1752271492502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADV_HEX_DISP_CTRL ADV_HEX_DISP_CTRL:inst3 " "Elaborating entity \"ADV_HEX_DISP_CTRL\" for hierarchy \"ADV_HEX_DISP_CTRL:inst3\"" {  } { { "SCOMP_System.bdf" "inst3" { Schematic "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/SCOMP_System.bdf" { { 664 848 1064 776 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752271492503 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segments_mem ADV_HEX_DISP_CTRL.vhd(41) " "VHDL Process Statement warning at ADV_HEX_DISP_CTRL.vhd(41): signal \"segments_mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752271492504 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "segments ADV_HEX_DISP_CTRL.vhd(36) " "VHDL Process Statement warning at ADV_HEX_DISP_CTRL.vhd(36): inferring latch(es) for signal or variable \"segments\", which holds its previous value in one or more paths through the process" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1752271492504 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "segments_mem ADV_HEX_DISP_CTRL.vhd(46) " "VHDL Process Statement warning at ADV_HEX_DISP_CTRL.vhd(46): inferring latch(es) for signal or variable \"segments_mem\", which holds its previous value in one or more paths through the process" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1752271492504 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[0\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[0\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492505 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[1\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[1\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492505 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[2\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[2\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492505 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[3\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[3\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492505 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[4\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[4\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492505 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[5\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[5\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492505 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[6\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[6\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492505 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[7\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[7\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492505 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[8\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[8\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492505 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[9\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[9\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492505 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[10\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[10\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492505 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[11\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[11\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492505 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[12\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[12\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492505 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[13\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[13\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492505 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[14\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[14\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492505 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[15\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[15\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492505 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[16\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[16\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492505 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[17\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[17\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492505 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[18\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[18\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492505 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[19\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[19\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492505 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[20\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[20\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492505 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[21\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[21\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492505 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[22\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[22\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492505 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[23\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[23\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492505 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[24\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[24\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492505 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[25\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[25\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492505 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[26\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[26\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492505 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[27\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[27\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492505 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[28\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[28\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492505 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[29\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[29\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492506 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[30\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[30\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492506 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[31\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[31\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492506 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[32\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[32\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492506 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[33\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[33\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492506 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[34\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[34\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492506 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[35\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[35\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492506 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[36\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[36\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492506 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[37\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[37\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492506 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[38\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[38\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492506 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[39\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[39\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492506 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[40\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[40\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492506 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments_mem\[41\] ADV_HEX_DISP_CTRL.vhd(46) " "Inferred latch for \"segments_mem\[41\]\" at ADV_HEX_DISP_CTRL.vhd(46)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492506 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[0\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[0\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492506 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[1\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[1\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492506 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[2\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[2\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492506 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[3\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[3\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492506 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[4\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[4\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492506 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[5\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[5\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492506 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[6\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[6\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492506 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[7\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[7\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492506 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[8\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[8\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492506 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[9\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[9\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492506 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[10\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[10\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492506 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[11\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[11\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492506 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[12\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[12\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492506 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[13\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[13\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492506 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[14\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[14\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492506 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[15\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[15\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492506 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[16\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[16\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492506 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[17\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[17\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492506 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[18\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[18\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492506 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[19\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[19\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492506 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[20\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[20\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492506 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[21\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[21\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492506 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[22\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[22\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492506 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[23\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[23\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492507 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[24\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[24\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492507 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[25\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[25\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492507 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[26\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[26\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492507 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[27\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[27\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492507 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[28\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[28\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492507 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[29\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[29\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492507 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[30\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[30\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492507 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[31\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[31\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492507 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[32\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[32\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492507 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[33\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[33\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492507 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[34\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[34\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492507 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[35\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[35\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492507 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[36\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[36\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492507 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[37\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[37\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492507 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[38\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[38\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492507 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[39\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[39\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492507 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[40\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[40\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492507 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[41\] ADV_HEX_DISP_CTRL.vhd(36) " "Inferred latch for \"segments\[41\]\" at ADV_HEX_DISP_CTRL.vhd(36)" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492507 "|SCOMP_System|ADV_HEX_DISP_CTRL:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCOMP SCOMP:inst " "Elaborating entity \"SCOMP\" for hierarchy \"SCOMP:inst\"" {  } { { "SCOMP_System.bdf" "inst" { Schematic "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/SCOMP_System.bdf" { { 248 312 504 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752271492514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SCOMP:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SCOMP:inst\|altsyncram:altsyncram_component\"" {  } { { "SCOMP.vhd" "altsyncram_component" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/SCOMP.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752271492537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SCOMP:inst\|altsyncram:altsyncram_component\"" {  } { { "SCOMP.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/SCOMP.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752271492545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"SCOMP:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONE V " "Parameter \"intended_device_family\" = \"CYCLONE V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MyRandomLSBGame.mif " "Parameter \"init_file\" = \"MyRandomLSBGame.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492545 ""}  } { { "SCOMP.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/SCOMP.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752271492545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q934.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q934.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q934 " "Found entity 1: altsyncram_q934" {  } { { "db/altsyncram_q934.tdf" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/db/altsyncram_q934.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752271492571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271492571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q934 SCOMP:inst\|altsyncram:altsyncram_component\|altsyncram_q934:auto_generated " "Elaborating entity \"altsyncram_q934\" for hierarchy \"SCOMP:inst\|altsyncram:altsyncram_component\|altsyncram_q934:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752271492571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CLSHIFT SCOMP:inst\|LPM_CLSHIFT:shifter " "Elaborating entity \"LPM_CLSHIFT\" for hierarchy \"SCOMP:inst\|LPM_CLSHIFT:shifter\"" {  } { { "SCOMP.vhd" "shifter" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/SCOMP.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752271492580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst\|LPM_CLSHIFT:shifter " "Elaborated megafunction instantiation \"SCOMP:inst\|LPM_CLSHIFT:shifter\"" {  } { { "SCOMP.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/SCOMP.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752271492581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst\|LPM_CLSHIFT:shifter " "Instantiated megafunction \"SCOMP:inst\|LPM_CLSHIFT:shifter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHDIST 4 " "Parameter \"LPM_WIDTHDIST\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHIFTTYPE arithmetic " "Parameter \"LPM_SHIFTTYPE\" = \"arithmetic\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CLSHIFT " "Parameter \"LPM_TYPE\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492581 ""}  } { { "SCOMP.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/SCOMP.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752271492581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_BUSTRI SCOMP:inst\|LPM_BUSTRI:io_bus " "Elaborating entity \"LPM_BUSTRI\" for hierarchy \"SCOMP:inst\|LPM_BUSTRI:io_bus\"" {  } { { "SCOMP.vhd" "io_bus" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/SCOMP.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752271492587 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst\|LPM_BUSTRI:io_bus " "Elaborated megafunction instantiation \"SCOMP:inst\|LPM_BUSTRI:io_bus\"" {  } { { "SCOMP.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/SCOMP.vhd" 114 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752271492588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst\|LPM_BUSTRI:io_bus " "Instantiated megafunction \"SCOMP:inst\|LPM_BUSTRI:io_bus\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492588 ""}  } { { "SCOMP.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/SCOMP.vhd" 114 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752271492588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_main PLL_main:inst1 " "Elaborating entity \"PLL_main\" for hierarchy \"PLL_main:inst1\"" {  } { { "SCOMP_System.bdf" "inst1" { Schematic "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/SCOMP_System.bdf" { { 16 344 504 160 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752271492588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_main_0002 PLL_main:inst1\|PLL_main_0002:pll_main_inst " "Elaborating entity \"PLL_main_0002\" for hierarchy \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\"" {  } { { "PLL_main.vhd" "pll_main_inst" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/PLL_main.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752271492589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_main/PLL_main_0002.v" "altera_pll_i" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/PLL_main/PLL_main_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752271492604 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1752271492605 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/PLL_main/PLL_main_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752271492605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 10.000000 MHz " "Parameter \"output_clock_frequency0\" = \"10.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752271492605 ""}  } { { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/PLL_main/PLL_main_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752271492605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIMER TIMER:inst4 " "Elaborating entity \"TIMER\" for hierarchy \"TIMER:inst4\"" {  } { { "SCOMP_System.bdf" "inst4" { Schematic "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/SCOMP_System.bdf" { { 512 304 544 656 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752271492606 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_WRITE TIMER.vhd(48) " "VHDL Process Statement warning at TIMER.vhd(48): signal \"IO_WRITE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TIMER.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/TIMER.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752271492607 "|SCOMP_System|TIMER:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst5 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst5\"" {  } { { "SCOMP_System.bdf" "inst5" { Schematic "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/SCOMP_System.bdf" { { 16 752 960 160 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752271492607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_IN DIG_IN:inst7 " "Elaborating entity \"DIG_IN\" for hierarchy \"DIG_IN:inst7\"" {  } { { "SCOMP_System.bdf" "inst7" { Schematic "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/SCOMP_System.bdf" { { 472 824 1080 584 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752271492608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_OUT DIG_OUT:inst6 " "Elaborating entity \"DIG_OUT\" for hierarchy \"DIG_OUT:inst6\"" {  } { { "SCOMP_System.bdf" "inst6" { Schematic "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/SCOMP_System.bdf" { { 248 832 1088 360 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752271492609 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[15\]\" " "Converted tri-state node \"IO_DATA\[15\]\" into a selector" {  } { { "SCOMP.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/SCOMP.vhd" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1752271492813 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[14\]\" " "Converted tri-state node \"IO_DATA\[14\]\" into a selector" {  } { { "SCOMP.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/SCOMP.vhd" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1752271492813 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[13\]\" " "Converted tri-state node \"IO_DATA\[13\]\" into a selector" {  } { { "SCOMP.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/SCOMP.vhd" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1752271492813 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[12\]\" " "Converted tri-state node \"IO_DATA\[12\]\" into a selector" {  } { { "SCOMP.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/SCOMP.vhd" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1752271492813 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[11\]\" " "Converted tri-state node \"IO_DATA\[11\]\" into a selector" {  } { { "SCOMP.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/SCOMP.vhd" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1752271492813 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[10\]\" " "Converted tri-state node \"IO_DATA\[10\]\" into a selector" {  } { { "SCOMP.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/SCOMP.vhd" 132 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1752271492813 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[9\]\" " "Converted tri-state node \"IO_DATA\[9\]\" into a selector" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 50 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1752271492813 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[8\]\" " "Converted tri-state node \"IO_DATA\[8\]\" into a selector" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 50 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1752271492813 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[7\]\" " "Converted tri-state node \"IO_DATA\[7\]\" into a selector" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 50 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1752271492813 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[6\]\" " "Converted tri-state node \"IO_DATA\[6\]\" into a selector" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 50 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1752271492813 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[5\]\" " "Converted tri-state node \"IO_DATA\[5\]\" into a selector" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 50 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1752271492813 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[4\]\" " "Converted tri-state node \"IO_DATA\[4\]\" into a selector" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 50 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1752271492813 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[3\]\" " "Converted tri-state node \"IO_DATA\[3\]\" into a selector" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 50 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1752271492813 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[2\]\" " "Converted tri-state node \"IO_DATA\[2\]\" into a selector" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 50 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1752271492813 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[1\]\" " "Converted tri-state node \"IO_DATA\[1\]\" into a selector" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 50 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1752271492813 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[0\]\" " "Converted tri-state node \"IO_DATA\[0\]\" into a selector" {  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 50 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1752271492813 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1752271492813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[6\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493013 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[5\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493013 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[4\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493013 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[3\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493013 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[2\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493013 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[1\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493013 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[0\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493013 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[13\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493013 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[12\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493013 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[11\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493013 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[10\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493013 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[9\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493013 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[8\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493013 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[7\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493013 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[20\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493013 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[19\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493013 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[18\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493013 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[17\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493013 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[16\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493013 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[15\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493013 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[14\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493013 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[27\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493013 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[26\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493014 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[25\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493014 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[24\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493014 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[23\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493014 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[22\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493014 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[21\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493014 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[34\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493014 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[33\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493014 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[32\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493014 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[31\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493014 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[30\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493014 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[29\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493014 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[28\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493014 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[41\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493014 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[40\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493014 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[39\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493014 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[38\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493014 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[37\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493014 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[36\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493014 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADV_HEX_DISP_CTRL:inst3\|segments_mem\[35\] " "Latch ADV_HEX_DISP_CTRL:inst3\|segments_mem\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752271493014 ""}  } { { "ADV_HEX_DISP_CTRL.vhd" "" { Text "C:/Users/klaed/Desktop/ECE2031-Peripheral-Project/ADV_HEX_DISP_CTRL.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752271493014 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1752271493161 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1752271493372 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1752271493490 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752271493490 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "659 " "Implemented 659 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1752271493541 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1752271493541 ""} { "Info" "ICUT_CUT_TM_LCELLS" "578 " "Implemented 578 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1752271493541 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1752271493541 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1752271493541 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1752271493541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5025 " "Peak virtual memory: 5025 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752271493554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 11 18:04:53 2025 " "Processing ended: Fri Jul 11 18:04:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752271493554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752271493554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752271493554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271493554 ""}
