module module_0 (
    output id_1,
    input logic id_2
);
  id_3 id_4 (
      .id_2(id_2),
      .id_2(id_1)
  );
  id_5 id_6 (
      .id_1(id_2),
      .id_4(id_4),
      .id_2(id_1),
      .id_2(id_1),
      .id_1(1),
      .id_2(id_2)
  );
  id_7 id_8 (
      .id_4(id_6),
      .id_6(1)
  );
endmodule
