-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                al3515@EEWS104A-014                                 
-- Generated date:              Fri May 06 15:35:10 +0100 2016                      

Solution Settings: MemBlock.v2
  Current state: schedule
  Project: MemoryTesterv2
  
  Design Input Files Specified
    $PROJECT_HOME/src2/NewMemory.cpp
      $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/src2/NewMemory.h
    $PROJECT_HOME/src2/NewMemory.h
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process        Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------- ----------------------- ------- ---------- ------------ -- --------
    /MemBlock/core                      17       2          3         9601  0          
    Design Total:                       17       2          3         9601  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 20.000             20.00    0.000000 /MemBlock/core           
    
  I/O Data Ranges
    Port               Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ------------------ ---- -------- --------- --------- ------- -------- --------
    row:rsc.z          IN   Unsigned         6                                     
    col:rsc.z          IN   Unsigned         7                                     
    bit_in:rsc.z       IN   Unsigned         1                                     
    write_enable:rsc.z IN   Unsigned         1                                     
    clk                IN   Unsigned         1                                     
    rst                IN   Unsigned         1                                     
    bits_out:rsc.z     OUT  Unsigned        30                                     
    
  Memory Resources
    Resource Name: /MemBlock/row:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 6
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable      Indices Phys Memory Address     
      ------------- ------- -----------------------
      /MemBlock/row     0:5 00000000-00000000 (0-0) 
      
    Resource Name: /MemBlock/col:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 7
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable      Indices Phys Memory Address     
      ------------- ------- -----------------------
      /MemBlock/col     0:6 00000000-00000000 (0-0) 
      
    Resource Name: /MemBlock/bit_in:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable         Indices Phys Memory Address     
      ---------------- ------- -----------------------
      /MemBlock/bit_in     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /MemBlock/write_enable:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable               Indices Phys Memory Address     
      ---------------------- ------- -----------------------
      /MemBlock/write_enable     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /MemBlock/bits_out:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 30
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable           Indices Phys Memory Address     
      ------------------ ------- -----------------------
      /MemBlock/bits_out    0:29 00000000-00000000 (0-0) 
      
    Resource Name: /MemBlock/core/data:rsc
      Memory Component: singleport                   Size:         4800 x 1
      External:         false                        Packing Mode: absolute
      Memory Map:
      Variable            Indices Phys Memory Address        
      ------------------- ------- --------------------------
      /MemBlock/core/data     0:0 000012bf-00000000 (4799-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process        Loop             Iterations C-Steps Total Cycles    Duration  Unroll Init     Comments 
    -------------- ---------------- ---------- ------- ------------- ----------- ------ ---- ------------
    /MemBlock/core core:rlp           Infinite       1         9604   192.08 us                           
    /MemBlock/core   data:vinit           4800       2        (9600) (192.00 us)             reset action 
    /MemBlock/core   main             Infinite       3            3    60.00 ns                           
    
  Loop Execution Profile
    Process        Loop             Total Cycles % of Overall Design Cycles Throughput Cycles     Comments 
    -------------- ---------------- ------------ -------------------------- ----------------- ------------
    /MemBlock/core core:rlp                   1                        0.01                3               
    /MemBlock/core   data:vinit           (9600)                       0.00            (9600) reset action 
    /MemBlock/core   main                     3                        0.03                3               
    
  End of Report
