# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/spraz/Desktop/MAC_RTL_Designs/8-bit_MAC/Vedic_Mult2.v
