library verilog;
use verilog.vl_types.all;
entity Module_Top is
    port(
        CLK             : in     vl_logic;
        RSTn            : in     vl_logic;
        SMG_Data        : out    vl_logic_vector(7 downto 0);
        Scan_Sig        : out    vl_logic_vector(5 downto 0)
    );
end Module_Top;
