--------------------------------------------------------------------------------
Release 13.1 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/afs/cern.ch/project/parc/elec/xilinx131/ISE_DS/ISE/bin/lin64/unwrapped/trce -u
par_tdc.ncd syn_tdc.pcf

Design file:              par_tdc.ncd
Physical constraint file: syn_tdc.pcf
Device,package,speed:     xc6slx45t,fgg484,C,-2 (PRODUCTION 1.17 2011-02-03)
Report level:             summary report, limited to 0 items per constraint
                          unconstrained path report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TIMEGRP "data_bus_io___" OFFSET = OUT 6 n | MAXDELAY    |    -2.661ns|     8.661ns|      32|       84244
  s AFTER COMP "tdc_clk_p_i"                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* Unconstrained path analysis               | SETUP       |         N/A|    12.693ns|     N/A|           0
                                            | HOLD        |    -1.184ns|            |     233|      115618
----------------------------------------------------------------------------------------------------------
* TS_gnum_interface_block_cmp_clk_in_rx_pll | SETUP       |    -0.727ns|     5.727ns|       1|         727
  out_x1_0 = PERIOD TIMEGRP         "gnum_i | HOLD        |     0.297ns|            |       0|           0
  nterface_block_cmp_clk_in_rx_pllout_x1_0" |             |            |            |        |            
           TS_gnum_interface_block_cmp_clk_ |             |            |            |        |            
  in_buf_P_clk PHASE 1.25 ns HIGH 50%       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_rx_error_o_gnum_interface_block_cmp_cl | MAXDELAY    |    -0.351ns|     3.351ns|       2|         702
  k_in_rx_pllout_x1 = MAXDELAY FROM         |             |            |            |        |            
   TIMEGRP "gnum_interface_block_cmp_clk_in |             |            |            |        |            
  _rx_pllout_x1" TO TIMEGRP         "rx_err |             |            |            |        |            
  or_o" 3 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_l2p_rdy_i_gnum_interface_block_cmp_clk | SETUP       |    -0.201ns|     3.201ns|       1|         201
  _in_rx_pllout_x1 = MAXDELAY FROM          | HOLD        |     1.159ns|            |       0|           0
  TIMEGRP "l2p_rdy_i" TO TIMEGRP         "g |             |            |            |        |            
  num_interface_block_cmp_clk_in_rx_pllout_ |             |            |            |        |            
  x1" 3 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_tdc_clk_p_i = PERIOD TIMEGRP "tdc_clk_ | SETUP       |     0.330ns|     7.670ns|       0|           0
  p_i" 8 ns HIGH 50%                        | HOLD        |     0.390ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_gnum_interface_block_cmp_clk_in_rx_pll | MINPERIOD   |     1.430ns|     3.570ns|       0|           0
  out_x1 = PERIOD TIMEGRP         "gnum_int |             |            |            |        |            
  erface_block_cmp_clk_in_rx_pllout_x1" 5 n |             |            |            |        |            
  s HIGH 50%                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gnum_interface_block_cmp_clk_in_buf_P_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  clk = PERIOD TIMEGRP         "gnum_interf |             |            |            |        |            
  ace_block_cmp_clk_in_buf_P_clk" 5 ns HIGH |             |            |            |        |            
   50%                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "acam_refclk_i" OFFSET = IN 6 ns  | SETUP       |     2.364ns|     3.636ns|       0|           0
  BEFORE COMP "tdc_clk_p_i"                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "pll_cs_o" OFFSET = OUT 48 ns AFT | MAXDELAY    |    31.505ns|    16.495ns|       0|           0
  ER COMP "spec_clk_i"                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_spec_clk_i = PERIOD TIMEGRP "spec_clk_ | SETUP       |    41.329ns|     8.671ns|       0|           0
  i" 50 ns HIGH 50%                         | HOLD        |     0.417ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Unconstrained OFFSET OUT AFTER analysis f | MAXDELAY    |         N/A|     9.954ns|     N/A|           0
  or clock "gnum_interface_block.io_clk"    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  Unconstrained OFFSET IN BEFORE analysis f | SETUP       |         N/A|     0.195ns|     N/A|           0
  or clock "gnum_interface_block.io_clk"    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  Unconstrained OFFSET IN BEFORE analysis f | SETUP       |         N/A|    11.488ns|     N/A|           0
  or clock "spec_clk"                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  Unconstrained OFFSET OUT AFTER analysis f | MAXDELAY    |         N/A|    17.162ns|     N/A|           0
  or clock "gnum_interface_block.sys_clk"   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  Unconstrained OFFSET IN BEFORE analysis f | SETUP       |         N/A|    14.908ns|     N/A|           0
  or clock "gnum_interface_block.sys_clk"   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gnum_interface_block_cmp_clk_in_buf_pl | N/A         |         N/A|         N/A|     N/A|         N/A
  l_fb_clk = PERIOD TIMEGRP         "gnum_i |             |            |            |        |            
  nterface_block_cmp_clk_in_buf_pll_fb_clk" |             |            |            |        |            
   5 ns HIGH 50%                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gnum_interface_block_un1_cmp_clk_in =  | N/A         |         N/A|         N/A|     N/A|         N/A
  PERIOD TIMEGRP         "gnum_interface_bl |             |            |            |        |            
  ock_un1_cmp_clk_in"         TS_gnum_inter |             |            |            |        |            
  face_block_cmp_clk_in_buf_P_clk / 2 HIGH  |             |            |            |        |            
  50%                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_1054_0_path" TIG                 | MAXDELAY    |         N/A|     3.809ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_1053_0_path" TIG                 | MAXDELAY    |         N/A|     3.860ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_1048_0_path" TIG                 | MAXDELAY    |         N/A|     3.809ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_1047_0_path" TIG                 | MAXDELAY    |         N/A|     3.860ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_1046_0_path" TIG                 | MAXDELAY    |         N/A|    12.366ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_1043_0_path" TIG                 | MAXDELAY    |         N/A|     6.791ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_1042_0_path" TIG                 | MAXDELAY    |         N/A|     3.711ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_1041_0_path" TIG                 | SETUP       |         N/A|    16.958ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_1040_0_path" TIG                 | MAXDELAY    |         N/A|     7.556ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_1039_0_path" TIG                 | MAXDELAY    |         N/A|     7.107ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_1038_0_path" TIG                 | MAXDELAY    |         N/A|     7.050ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_1037_0_path" TIG                 | MAXDELAY    |         N/A|     7.988ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_gnum_interface_block_cmp_clk_in_buf_P_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_gnum_interface_block_cmp_clk|      5.000ns|      2.800ns|      5.727ns|            0|            1|            0|        23176|
|_in_buf_P_clk                  |             |             |             |             |             |             |             |
| TS_gnum_interface_block_un1_cm|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| p_clk_in                      |             |             |             |             |             |             |             |
| TS_gnum_interface_block_cmp_cl|      5.000ns|      5.727ns|          N/A|            1|            0|        23176|            0|
| k_in_rx_pllout_x1_0           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

5 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.

Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock p2l_clk_n_i
---------------+------------+------------+------------+------------+----------------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                            | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)           | Phase  |
---------------+------------+------------+------------+------------+----------------------------+--------+
l2p_rdy_i      |   -0.284(R)|      FAST  |    3.372(R)|      SLOW  |gnum_interface_block.sys_clk|   1.250|
l_wr_rdy_i(0)  |   -0.001(R)|      FAST  |    3.697(R)|      SLOW  |gnum_interface_block.sys_clk|   1.250|
l_wr_rdy_i(1)  |   -0.037(R)|      FAST  |    3.863(R)|      SLOW  |gnum_interface_block.sys_clk|   1.250|
p2l_data_i(0)  |   -0.652(R)|      FAST  |    4.777(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(1)  |   -0.683(R)|      FAST  |    4.938(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(2)  |   -0.652(R)|      FAST  |    4.777(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(3)  |   -0.683(R)|      FAST  |    4.938(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(4)  |   -0.652(R)|      FAST  |    4.777(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(5)  |   -0.673(R)|      FAST  |    4.928(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(6)  |   -0.642(R)|      FAST  |    4.767(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(7)  |   -0.673(R)|      FAST  |    4.928(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(8)  |   -0.642(R)|      FAST  |    4.767(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(9)  |   -0.673(R)|      FAST  |    4.928(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(10) |   -0.642(R)|      FAST  |    4.767(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(11) |   -0.673(R)|      FAST  |    4.928(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(12) |   -0.642(R)|      FAST  |    4.767(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(13) |   -0.662(R)|      FAST  |    4.917(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(14) |   -0.631(R)|      FAST  |    4.756(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(15) |   -0.662(R)|      FAST  |    4.917(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_dframe_i   |   -0.683(R)|      FAST  |    4.938(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_valid_i    |   -0.683(R)|      FAST  |    4.938(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p_rd_d_rdy_i(0)|    0.018(R)|      FAST  |    3.678(R)|      SLOW  |gnum_interface_block.sys_clk|   1.250|
p_rd_d_rdy_i(1)|    0.024(R)|      FAST  |    3.672(R)|      SLOW  |gnum_interface_block.sys_clk|   1.250|
rst_n_a_i      |   14.907(R)|      SLOW  |    1.548(R)|      SLOW  |gnum_interface_block.sys_clk|   1.250|
---------------+------------+------------+------------+------------+----------------------------+--------+

Setup/Hold to clock p2l_clk_p_i
---------------+------------+------------+------------+------------+----------------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                            | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)           | Phase  |
---------------+------------+------------+------------+------------+----------------------------+--------+
l2p_rdy_i      |   -0.284(R)|      FAST  |    3.371(R)|      SLOW  |gnum_interface_block.sys_clk|   1.250|
l_wr_rdy_i(0)  |   -0.001(R)|      FAST  |    3.696(R)|      SLOW  |gnum_interface_block.sys_clk|   1.250|
l_wr_rdy_i(1)  |   -0.037(R)|      FAST  |    3.862(R)|      SLOW  |gnum_interface_block.sys_clk|   1.250|
p2l_data_i(0)  |   -0.652(R)|      FAST  |    4.776(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(1)  |   -0.683(R)|      FAST  |    4.937(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(2)  |   -0.652(R)|      FAST  |    4.776(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(3)  |   -0.683(R)|      FAST  |    4.937(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(4)  |   -0.652(R)|      FAST  |    4.776(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(5)  |   -0.673(R)|      FAST  |    4.927(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(6)  |   -0.642(R)|      FAST  |    4.766(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(7)  |   -0.673(R)|      FAST  |    4.927(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(8)  |   -0.642(R)|      FAST  |    4.766(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(9)  |   -0.673(R)|      FAST  |    4.927(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(10) |   -0.642(R)|      FAST  |    4.766(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(11) |   -0.673(R)|      FAST  |    4.927(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(12) |   -0.642(R)|      FAST  |    4.766(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(13) |   -0.662(R)|      FAST  |    4.916(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(14) |   -0.631(R)|      FAST  |    4.755(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(15) |   -0.662(R)|      FAST  |    4.916(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_dframe_i   |   -0.683(R)|      FAST  |    4.937(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_valid_i    |   -0.683(R)|      FAST  |    4.937(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p_rd_d_rdy_i(0)|    0.018(R)|      FAST  |    3.677(R)|      SLOW  |gnum_interface_block.sys_clk|   1.250|
p_rd_d_rdy_i(1)|    0.024(R)|      FAST  |    3.671(R)|      SLOW  |gnum_interface_block.sys_clk|   1.250|
rst_n_a_i      |   14.908(R)|      SLOW  |    1.547(R)|      SLOW  |gnum_interface_block.sys_clk|   1.250|
---------------+------------+------------+------------+------------+----------------------------+--------+

Setup/Hold to clock spec_clk_i
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst_n_a_i   |   11.488(R)|      SLOW  |   -1.947(R)|      FAST  |spec_clk          |   0.000|
spec_aux0_i |    0.094(R)|      FAST  |    1.773(R)|      SLOW  |spec_clk          |   0.000|
spec_aux1_i |   13.165(R)|      SLOW  |   -2.299(R)|      FAST  |spec_clk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock tdc_clk_n_i
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
spec_aux0_i |    1.640(R)|      SLOW  |    0.381(R)|      SLOW  |clk               |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock tdc_clk_p_i
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
acam_refclk_i  |    0.275(R)|      SLOW  |    1.252(R)|      SLOW  |clk               |   0.000|
data_bus_io(0) |    3.071(R)|      SLOW  |   -1.597(R)|      FAST  |clk               |   0.000|
data_bus_io(1) |    3.090(R)|      SLOW  |   -1.644(R)|      FAST  |clk               |   0.000|
data_bus_io(2) |    3.160(R)|      SLOW  |   -1.655(R)|      FAST  |clk               |   0.000|
data_bus_io(3) |    3.068(R)|      SLOW  |   -1.605(R)|      FAST  |clk               |   0.000|
data_bus_io(4) |    3.279(R)|      SLOW  |   -1.769(R)|      FAST  |clk               |   0.000|
data_bus_io(5) |    2.528(R)|      SLOW  |   -1.293(R)|      FAST  |clk               |   0.000|
data_bus_io(6) |    3.130(R)|      SLOW  |   -1.714(R)|      FAST  |clk               |   0.000|
data_bus_io(7) |    2.617(R)|      SLOW  |   -1.366(R)|      FAST  |clk               |   0.000|
data_bus_io(8) |    3.553(R)|      SLOW  |   -1.956(R)|      FAST  |clk               |   0.000|
data_bus_io(9) |    3.311(R)|      SLOW  |   -1.848(R)|      FAST  |clk               |   0.000|
data_bus_io(10)|    3.176(R)|      SLOW  |   -1.715(R)|      FAST  |clk               |   0.000|
data_bus_io(11)|    3.349(R)|      SLOW  |   -1.810(R)|      FAST  |clk               |   0.000|
data_bus_io(12)|    3.239(R)|      SLOW  |   -1.704(R)|      FAST  |clk               |   0.000|
data_bus_io(13)|    2.851(R)|      SLOW  |   -1.496(R)|      FAST  |clk               |   0.000|
data_bus_io(14)|    2.839(R)|      SLOW  |   -1.456(R)|      FAST  |clk               |   0.000|
data_bus_io(15)|    2.682(R)|      SLOW  |   -1.361(R)|      SLOW  |clk               |   0.000|
data_bus_io(16)|    3.091(R)|      SLOW  |   -1.689(R)|      FAST  |clk               |   0.000|
data_bus_io(17)|    3.154(R)|      SLOW  |   -1.739(R)|      FAST  |clk               |   0.000|
data_bus_io(18)|    2.940(R)|      SLOW  |   -1.568(R)|      FAST  |clk               |   0.000|
data_bus_io(19)|    3.119(R)|      SLOW  |   -1.645(R)|      FAST  |clk               |   0.000|
data_bus_io(20)|    3.100(R)|      SLOW  |   -1.595(R)|      FAST  |clk               |   0.000|
data_bus_io(21)|    2.803(R)|      SLOW  |   -1.482(R)|      SLOW  |clk               |   0.000|
data_bus_io(22)|    2.946(R)|      SLOW  |   -1.580(R)|      FAST  |clk               |   0.000|
data_bus_io(23)|    3.246(R)|      SLOW  |   -1.733(R)|      FAST  |clk               |   0.000|
data_bus_io(24)|    2.500(R)|      SLOW  |   -1.270(R)|      FAST  |clk               |   0.000|
data_bus_io(25)|    2.411(R)|      SLOW  |   -1.241(R)|      FAST  |clk               |   0.000|
data_bus_io(26)|    3.636(R)|      SLOW  |   -2.012(R)|      FAST  |clk               |   0.000|
data_bus_io(27)|    3.182(R)|      SLOW  |   -1.725(R)|      FAST  |clk               |   0.000|
ef1_i          |    2.813(R)|      SLOW  |   -1.487(R)|      FAST  |clk               |   0.000|
ef2_i          |    2.338(R)|      SLOW  |   -1.033(R)|      SLOW  |clk               |   0.000|
lf1_i          |    2.779(R)|      SLOW  |   -1.459(R)|      SLOW  |clk               |   0.000|
lf2_i          |    2.787(R)|      SLOW  |   -1.471(R)|      SLOW  |clk               |   0.000|
spec_aux0_i    |    1.641(R)|      SLOW  |    0.380(R)|      SLOW  |clk               |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Clock p2l_clk_n_i to Pad
--------------+-----------------+------------+-----------------+------------+----------------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                            | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)           | Phase  |
--------------+-----------------+------------+-----------------+------------+----------------------------+--------+
l2p_clk_n_o   |         9.954(R)|      SLOW  |         2.909(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_clk_p_o   |         9.893(R)|      SLOW  |         2.884(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(0) |         9.825(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(1) |         9.825(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(2) |         9.818(R)|      SLOW  |         2.812(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(3) |         9.825(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(4) |         9.827(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(5) |         9.825(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(6) |         9.827(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(7) |         9.825(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(8) |         9.825(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(9) |         9.825(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(10)|         9.825(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(11)|         9.825(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(12)|         9.827(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(13)|         9.825(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(14)|         9.827(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(15)|         9.825(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_dframe_o  |         9.827(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_edb_o     |         8.154(R)|      SLOW  |         1.583(R)|      FAST  |gnum_interface_block.sys_clk|   1.250|
l2p_valid_o   |         9.825(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
p2l_rdy_o     |        17.162(R)|      SLOW  |         5.860(R)|      FAST  |gnum_interface_block.sys_clk|   1.250|
p_wr_rdy_o(0) |        16.962(R)|      SLOW  |         6.850(R)|      FAST  |gnum_interface_block.sys_clk|   1.250|
p_wr_rdy_o(1) |        16.933(R)|      SLOW  |         6.836(R)|      FAST  |gnum_interface_block.sys_clk|   1.250|
rx_error_o    |         8.144(R)|      SLOW  |         1.573(R)|      FAST  |gnum_interface_block.sys_clk|   1.250|
--------------+-----------------+------------+-----------------+------------+----------------------------+--------+

Clock p2l_clk_p_i to Pad
--------------+-----------------+------------+-----------------+------------+----------------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                            | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)           | Phase  |
--------------+-----------------+------------+-----------------+------------+----------------------------+--------+
l2p_clk_n_o   |         9.953(R)|      SLOW  |         2.909(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_clk_p_o   |         9.892(R)|      SLOW  |         2.884(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(0) |         9.824(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(1) |         9.824(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(2) |         9.817(R)|      SLOW  |         2.812(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(3) |         9.824(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(4) |         9.826(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(5) |         9.824(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(6) |         9.826(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(7) |         9.824(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(8) |         9.824(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(9) |         9.824(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(10)|         9.824(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(11)|         9.824(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(12)|         9.826(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(13)|         9.824(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(14)|         9.826(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(15)|         9.824(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_dframe_o  |         9.826(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_edb_o     |         8.153(R)|      SLOW  |         1.583(R)|      FAST  |gnum_interface_block.sys_clk|   1.250|
l2p_valid_o   |         9.824(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
p2l_rdy_o     |        17.161(R)|      SLOW  |         5.860(R)|      FAST  |gnum_interface_block.sys_clk|   1.250|
p_wr_rdy_o(0) |        16.961(R)|      SLOW  |         6.850(R)|      FAST  |gnum_interface_block.sys_clk|   1.250|
p_wr_rdy_o(1) |        16.932(R)|      SLOW  |         6.836(R)|      FAST  |gnum_interface_block.sys_clk|   1.250|
rx_error_o    |         8.143(R)|      SLOW  |         1.573(R)|      FAST  |gnum_interface_block.sys_clk|   1.250|
--------------+-----------------+------------+-----------------+------------+----------------------------+--------+

Clock spec_clk_i to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
pll_cs_o      |        13.644(R)|      SLOW  |         6.025(R)|      FAST  |spec_clk          |   0.000|
pll_sclk_o    |         8.380(R)|      SLOW  |         3.127(R)|      FAST  |spec_clk          |   0.000|
pll_sdi_o     |        16.495(R)|      SLOW  |         5.581(R)|      FAST  |spec_clk          |   0.000|
spec_aux3_o   |        11.314(R)|      SLOW  |         4.388(R)|      FAST  |spec_clk          |   0.000|
spec_led_red_o|         8.412(R)|      SLOW  |         3.209(R)|      FAST  |spec_clk          |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock tdc_clk_n_i to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
cs_n_o           |        12.136(R)|      SLOW  |         5.115(R)|      FAST  |clk               |   0.000|
rd_n_o           |        11.255(R)|      SLOW  |         4.805(R)|      FAST  |clk               |   0.000|
spec_aux2_o      |         8.432(R)|      SLOW  |         3.193(R)|      FAST  |clk               |   0.000|
start_from_fpga_o|         8.562(R)|      SLOW  |         3.322(R)|      FAST  |clk               |   0.000|
tdc_led_status_o |         8.564(R)|      SLOW  |         3.324(R)|      FAST  |clk               |   0.000|
tdc_led_trig5_o  |         8.614(R)|      SLOW  |         3.374(R)|      FAST  |clk               |   0.000|
wr_n_o           |        11.198(R)|      SLOW  |         4.859(R)|      FAST  |clk               |   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock tdc_clk_p_i to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
address_o(0)     |         8.589(R)|      SLOW  |         3.300(R)|      FAST  |clk               |   0.000|
address_o(1)     |         8.589(R)|      SLOW  |         3.300(R)|      FAST  |clk               |   0.000|
address_o(2)     |         8.639(R)|      SLOW  |         3.350(R)|      FAST  |clk               |   0.000|
address_o(3)     |         8.639(R)|      SLOW  |         3.350(R)|      FAST  |clk               |   0.000|
cs_n_o           |        12.135(R)|      SLOW  |         5.115(R)|      FAST  |clk               |   0.000|
data_bus_io(0)   |         8.660(R)|      SLOW  |         3.263(R)|      FAST  |clk               |   0.000|
data_bus_io(1)   |         8.660(R)|      SLOW  |         3.263(R)|      FAST  |clk               |   0.000|
data_bus_io(2)   |         8.660(R)|      SLOW  |         3.263(R)|      FAST  |clk               |   0.000|
data_bus_io(3)   |         8.660(R)|      SLOW  |         3.263(R)|      FAST  |clk               |   0.000|
data_bus_io(4)   |         8.609(R)|      SLOW  |         3.212(R)|      FAST  |clk               |   0.000|
data_bus_io(5)   |         8.611(R)|      SLOW  |         3.214(R)|      FAST  |clk               |   0.000|
data_bus_io(6)   |         8.609(R)|      SLOW  |         3.212(R)|      FAST  |clk               |   0.000|
data_bus_io(7)   |         8.611(R)|      SLOW  |         3.214(R)|      FAST  |clk               |   0.000|
data_bus_io(8)   |         8.611(R)|      SLOW  |         3.214(R)|      FAST  |clk               |   0.000|
data_bus_io(9)   |         8.611(R)|      SLOW  |         3.214(R)|      FAST  |clk               |   0.000|
data_bus_io(10)  |         8.609(R)|      SLOW  |         3.212(R)|      FAST  |clk               |   0.000|
data_bus_io(11)  |         8.609(R)|      SLOW  |         3.212(R)|      FAST  |clk               |   0.000|
data_bus_io(12)  |         8.610(R)|      SLOW  |         3.213(R)|      FAST  |clk               |   0.000|
data_bus_io(13)  |         8.610(R)|      SLOW  |         3.213(R)|      FAST  |clk               |   0.000|
data_bus_io(14)  |         8.660(R)|      SLOW  |         3.263(R)|      FAST  |clk               |   0.000|
data_bus_io(15)  |         8.660(R)|      SLOW  |         3.263(R)|      FAST  |clk               |   0.000|
data_bus_io(16)  |         8.609(R)|      SLOW  |         3.212(R)|      FAST  |clk               |   0.000|
data_bus_io(17)  |         8.609(R)|      SLOW  |         3.212(R)|      FAST  |clk               |   0.000|
data_bus_io(18)  |         8.661(R)|      SLOW  |         3.264(R)|      FAST  |clk               |   0.000|
data_bus_io(19)  |         8.661(R)|      SLOW  |         3.264(R)|      FAST  |clk               |   0.000|
data_bus_io(20)  |         8.661(R)|      SLOW  |         3.264(R)|      FAST  |clk               |   0.000|
data_bus_io(21)  |         8.661(R)|      SLOW  |         3.264(R)|      FAST  |clk               |   0.000|
data_bus_io(22)  |         8.611(R)|      SLOW  |         3.214(R)|      FAST  |clk               |   0.000|
data_bus_io(23)  |         8.611(R)|      SLOW  |         3.214(R)|      FAST  |clk               |   0.000|
data_bus_io(24)  |         8.661(R)|      SLOW  |         3.264(R)|      FAST  |clk               |   0.000|
data_bus_io(25)  |         8.661(R)|      SLOW  |         3.264(R)|      FAST  |clk               |   0.000|
data_bus_io(26)  |         8.661(R)|      SLOW  |         3.264(R)|      FAST  |clk               |   0.000|
data_bus_io(27)  |         8.661(R)|      SLOW  |         3.264(R)|      FAST  |clk               |   0.000|
rd_n_o           |        11.254(R)|      SLOW  |         4.805(R)|      FAST  |clk               |   0.000|
spec_aux2_o      |         8.431(R)|      SLOW  |         3.193(R)|      FAST  |clk               |   0.000|
start_from_fpga_o|         8.561(R)|      SLOW  |         3.322(R)|      FAST  |clk               |   0.000|
tdc_led_status_o |         8.563(R)|      SLOW  |         3.324(R)|      FAST  |clk               |   0.000|
tdc_led_trig5_o  |         8.613(R)|      SLOW  |         3.374(R)|      FAST  |clk               |   0.000|
wr_n_o           |        11.197(R)|      SLOW  |         4.859(R)|      FAST  |clk               |   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock p2l_clk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |    5.727|    4.849|         |         |
p2l_clk_p_i    |    5.727|    4.848|         |         |
tdc_clk_n_i    |    5.576|         |         |         |
tdc_clk_p_i    |    5.576|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock p2l_clk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |    5.727|    4.850|         |         |
p2l_clk_p_i    |    5.727|    4.849|         |         |
tdc_clk_n_i    |    5.576|         |         |         |
tdc_clk_p_i    |    5.576|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock spec_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
spec_clk_i     |    8.671|         |         |         |
tdc_clk_n_i    |    3.287|         |         |         |
tdc_clk_p_i    |    3.287|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc_clk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |   12.693|         |         |         |
p2l_clk_p_i    |   12.693|         |         |         |
spec_clk_i     |   11.921|         |         |         |
tdc_clk_n_i    |    7.670|         |         |         |
tdc_clk_p_i    |    7.670|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc_clk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |   12.693|         |         |         |
p2l_clk_p_i    |   12.693|         |         |         |
spec_clk_i     |   11.921|         |         |         |
tdc_clk_n_i    |    7.670|         |         |         |
tdc_clk_p_i    |    7.670|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+----------------+---------+
Source Pad     |Destination Pad |  Delay  |
---------------+----------------+---------+
pll_ld_i       |spec_led_green_o|   12.366|
spec_aux0_i    |spec_aux5_o     |    7.556|
spec_aux1_i    |spec_aux4_o     |    9.374|
---------------+----------------+---------+

TIMEGRP "pll_cs_o" OFFSET = OUT 48 ns AFTER COMP "spec_clk_i";
Bus Skew: 8.115 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
pll_cs_o                                       |       13.644|      SLOW  |        6.025|      FAST  |         5.264|
pll_sclk_o                                     |        8.380|      SLOW  |        3.127|      FAST  |         0.000|
pll_sdi_o                                      |       16.495|      SLOW  |        5.581|      FAST  |         8.115|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "data_bus_io___" OFFSET = OUT 6 ns AFTER COMP "tdc_clk_p_i";
Bus Skew: 0.072 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
address_o(0)                                   |        8.589|      SLOW  |        3.300|      FAST  |         0.000|
address_o(1)                                   |        8.589|      SLOW  |        3.300|      FAST  |         0.000|
address_o(2)                                   |        8.639|      SLOW  |        3.350|      FAST  |         0.050|
address_o(3)                                   |        8.639|      SLOW  |        3.350|      FAST  |         0.050|
data_bus_io(0)                                 |        8.660|      SLOW  |        3.263|      FAST  |         0.071|
data_bus_io(1)                                 |        8.660|      SLOW  |        3.263|      FAST  |         0.071|
data_bus_io(2)                                 |        8.660|      SLOW  |        3.263|      FAST  |         0.071|
data_bus_io(3)                                 |        8.660|      SLOW  |        3.263|      FAST  |         0.071|
data_bus_io(4)                                 |        8.609|      SLOW  |        3.212|      FAST  |         0.020|
data_bus_io(5)                                 |        8.611|      SLOW  |        3.214|      FAST  |         0.022|
data_bus_io(6)                                 |        8.609|      SLOW  |        3.212|      FAST  |         0.020|
data_bus_io(7)                                 |        8.611|      SLOW  |        3.214|      FAST  |         0.022|
data_bus_io(8)                                 |        8.611|      SLOW  |        3.214|      FAST  |         0.022|
data_bus_io(9)                                 |        8.611|      SLOW  |        3.214|      FAST  |         0.022|
data_bus_io(10)                                |        8.609|      SLOW  |        3.212|      FAST  |         0.020|
data_bus_io(11)                                |        8.609|      SLOW  |        3.212|      FAST  |         0.020|
data_bus_io(12)                                |        8.610|      SLOW  |        3.213|      FAST  |         0.021|
data_bus_io(13)                                |        8.610|      SLOW  |        3.213|      FAST  |         0.021|
data_bus_io(14)                                |        8.660|      SLOW  |        3.263|      FAST  |         0.071|
data_bus_io(15)                                |        8.660|      SLOW  |        3.263|      FAST  |         0.071|
data_bus_io(16)                                |        8.609|      SLOW  |        3.212|      FAST  |         0.020|
data_bus_io(17)                                |        8.609|      SLOW  |        3.212|      FAST  |         0.020|
data_bus_io(18)                                |        8.661|      SLOW  |        3.264|      FAST  |         0.072|
data_bus_io(19)                                |        8.661|      SLOW  |        3.264|      FAST  |         0.072|
data_bus_io(20)                                |        8.661|      SLOW  |        3.264|      FAST  |         0.072|
data_bus_io(21)                                |        8.661|      SLOW  |        3.264|      FAST  |         0.072|
data_bus_io(22)                                |        8.611|      SLOW  |        3.214|      FAST  |         0.022|
data_bus_io(23)                                |        8.611|      SLOW  |        3.214|      FAST  |         0.022|
data_bus_io(24)                                |        8.661|      SLOW  |        3.264|      FAST  |         0.072|
data_bus_io(25)                                |        8.661|      SLOW  |        3.264|      FAST  |         0.072|
data_bus_io(26)                                |        8.661|      SLOW  |        3.264|      FAST  |         0.072|
data_bus_io(27)                                |        8.661|      SLOW  |        3.264|      FAST  |         0.072|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 269  Score: 201492  (Setup/Max: 85874, Hold: 115618)

Constraints cover 44772 paths, 0 nets, and 12217 connections

Design statistics:
   Minimum period:  12.693ns   (Maximum frequency:  78.784MHz)
   Maximum path delay from/to any node:  16.958ns
   Minimum input required time before clock:  14.908ns
   Maximum output delay after clock:  17.162ns
   Minimum output required time after clock:  16.495ns


Analysis completed Thu Jul 21 20:02:33 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 413 MB



