# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../TEST_PROJ.srcs/sources_1/bd/TEST_BD/ipshared/ec67/hdl" --include "../../../../TEST_PROJ.srcs/sources_1/bd/TEST_BD/ipshared/70cf/hdl" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../TEST_PROJ.ip_user_files/bd/TEST_BD/ip/TEST_BD_processing_system7_0_0/sim/TEST_BD_processing_system7_0_0.v" \
"../../../../TEST_PROJ.ip_user_files/bd/TEST_BD/sim/TEST_BD.v" \
"../../../../TEST_PROJ.srcs/sources_1/bd/TEST_BD/hdl/TEST_BD_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
