Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Tue Mar  3 00:39:01 2020
| Host         : caplab10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file nexys4fpga_v1_timing_summary_postroute_physopted.rpt -pb nexys4fpga_v1_timing_summary_postroute_physopted.pb -rpx nexys4fpga_v1_timing_summary_postroute_physopted.rpx
| Design       : nexys4fpga_v1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1243 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.741        0.000                      0                 2456        0.050        0.000                      0                 2456        2.682        0.000                       0                  1249  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_157_clk_wiz_0     {0.000 3.182}        6.364           157.143         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_157_clk_wiz_0_1   {0.000 3.182}        6.364           157.143         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_157_clk_wiz_0           0.741        0.000                      0                 2456        0.117        0.000                      0                 2456        2.682        0.000                       0                  1245  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_157_clk_wiz_0_1         0.741        0.000                      0                 2456        0.117        0.000                      0                 2456        2.682        0.000                       0                  1245  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_157_clk_wiz_0_1  clk_157_clk_wiz_0          0.741        0.000                      0                 2456        0.050        0.000                      0                 2456  
clk_157_clk_wiz_0    clk_157_clk_wiz_0_1        0.741        0.000                      0                 2456        0.050        0.000                      0                 2456  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_157_clk_wiz_0
  To Clock:  clk_157_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.682ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[9][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.061ns (20.129%)  route 4.210ns (79.871%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.864 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.996     0.629    CTL/sel[11]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.149     0.778 r  CTL/control_unit_LUT2_2/O
                         net (fo=1, routed)           0.549     1.327    CTL/control_unit_net_2
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.332     1.659 r  CTL/control_unit_LUT6_1/O
                         net (fo=81, routed)          1.726     3.385    CTL/control_unit_net_8
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.509 r  CTL/control_unit_LUT4_14/O
                         net (fo=16, routed)          0.939     4.447    inputs_reg[9]__0
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.521     4.864    JA_OBUF[4]
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][0]/C
                         clock pessimism              0.559     5.424    
                         clock uncertainty           -0.067     5.357    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169     5.188    inputs_reg[9][0]
  -------------------------------------------------------------------
                         required time                          5.188    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[9][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.061ns (20.129%)  route 4.210ns (79.871%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.864 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.996     0.629    CTL/sel[11]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.149     0.778 r  CTL/control_unit_LUT2_2/O
                         net (fo=1, routed)           0.549     1.327    CTL/control_unit_net_2
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.332     1.659 r  CTL/control_unit_LUT6_1/O
                         net (fo=81, routed)          1.726     3.385    CTL/control_unit_net_8
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.509 r  CTL/control_unit_LUT4_14/O
                         net (fo=16, routed)          0.939     4.447    inputs_reg[9]__0
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.521     4.864    JA_OBUF[4]
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][1]/C
                         clock pessimism              0.559     5.424    
                         clock uncertainty           -0.067     5.357    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169     5.188    inputs_reg[9][1]
  -------------------------------------------------------------------
                         required time                          5.188    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[9][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.061ns (20.129%)  route 4.210ns (79.871%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.864 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.996     0.629    CTL/sel[11]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.149     0.778 r  CTL/control_unit_LUT2_2/O
                         net (fo=1, routed)           0.549     1.327    CTL/control_unit_net_2
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.332     1.659 r  CTL/control_unit_LUT6_1/O
                         net (fo=81, routed)          1.726     3.385    CTL/control_unit_net_8
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.509 r  CTL/control_unit_LUT4_14/O
                         net (fo=16, routed)          0.939     4.447    inputs_reg[9]__0
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.521     4.864    JA_OBUF[4]
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][2]/C
                         clock pessimism              0.559     5.424    
                         clock uncertainty           -0.067     5.357    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169     5.188    inputs_reg[9][2]
  -------------------------------------------------------------------
                         required time                          5.188    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[9][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.061ns (20.129%)  route 4.210ns (79.871%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.864 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.996     0.629    CTL/sel[11]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.149     0.778 r  CTL/control_unit_LUT2_2/O
                         net (fo=1, routed)           0.549     1.327    CTL/control_unit_net_2
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.332     1.659 r  CTL/control_unit_LUT6_1/O
                         net (fo=81, routed)          1.726     3.385    CTL/control_unit_net_8
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.509 r  CTL/control_unit_LUT4_14/O
                         net (fo=16, routed)          0.939     4.447    inputs_reg[9]__0
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.521     4.864    JA_OBUF[4]
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][3]/C
                         clock pessimism              0.559     5.424    
                         clock uncertainty           -0.067     5.357    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169     5.188    inputs_reg[9][3]
  -------------------------------------------------------------------
                         required time                          5.188    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[9][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.061ns (20.129%)  route 4.210ns (79.871%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.864 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.996     0.629    CTL/sel[11]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.149     0.778 r  CTL/control_unit_LUT2_2/O
                         net (fo=1, routed)           0.549     1.327    CTL/control_unit_net_2
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.332     1.659 r  CTL/control_unit_LUT6_1/O
                         net (fo=81, routed)          1.726     3.385    CTL/control_unit_net_8
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.509 r  CTL/control_unit_LUT4_14/O
                         net (fo=16, routed)          0.939     4.447    inputs_reg[9]__0
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.521     4.864    JA_OBUF[4]
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][4]/C
                         clock pessimism              0.559     5.424    
                         clock uncertainty           -0.067     5.357    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169     5.188    inputs_reg[9][4]
  -------------------------------------------------------------------
                         required time                          5.188    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[9][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.061ns (20.129%)  route 4.210ns (79.871%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.864 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.996     0.629    CTL/sel[11]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.149     0.778 r  CTL/control_unit_LUT2_2/O
                         net (fo=1, routed)           0.549     1.327    CTL/control_unit_net_2
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.332     1.659 r  CTL/control_unit_LUT6_1/O
                         net (fo=81, routed)          1.726     3.385    CTL/control_unit_net_8
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.509 r  CTL/control_unit_LUT4_14/O
                         net (fo=16, routed)          0.939     4.447    inputs_reg[9]__0
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.521     4.864    JA_OBUF[4]
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][6]/C
                         clock pessimism              0.559     5.424    
                         clock uncertainty           -0.067     5.357    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169     5.188    inputs_reg[9][6]
  -------------------------------------------------------------------
                         required time                          5.188    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[9][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.061ns (20.129%)  route 4.210ns (79.871%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.864 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.996     0.629    CTL/sel[11]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.149     0.778 r  CTL/control_unit_LUT2_2/O
                         net (fo=1, routed)           0.549     1.327    CTL/control_unit_net_2
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.332     1.659 r  CTL/control_unit_LUT6_1/O
                         net (fo=81, routed)          1.726     3.385    CTL/control_unit_net_8
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.509 r  CTL/control_unit_LUT4_14/O
                         net (fo=16, routed)          0.939     4.447    inputs_reg[9]__0
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.521     4.864    JA_OBUF[4]
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][7]/C
                         clock pessimism              0.559     5.424    
                         clock uncertainty           -0.067     5.357    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169     5.188    inputs_reg[9][7]
  -------------------------------------------------------------------
                         required time                          5.188    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[9][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.061ns (20.129%)  route 4.210ns (79.871%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.864 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.996     0.629    CTL/sel[11]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.149     0.778 r  CTL/control_unit_LUT2_2/O
                         net (fo=1, routed)           0.549     1.327    CTL/control_unit_net_2
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.332     1.659 r  CTL/control_unit_LUT6_1/O
                         net (fo=81, routed)          1.726     3.385    CTL/control_unit_net_8
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.509 r  CTL/control_unit_LUT4_14/O
                         net (fo=16, routed)          0.939     4.447    inputs_reg[9]__0
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.521     4.864    JA_OBUF[4]
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][8]/C
                         clock pessimism              0.559     5.424    
                         clock uncertainty           -0.067     5.357    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169     5.188    inputs_reg[9][8]
  -------------------------------------------------------------------
                         required time                          5.188    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 inputs_reg[8][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/cnvt_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 1.850ns (33.591%)  route 3.657ns (66.409%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 4.946 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.642    -0.898    JA_OBUF[4]
    SLICE_X9Y87          FDRE                                         r  inputs_reg[8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  inputs_reg[8][3]/Q
                         net (fo=5, routed)           1.197     0.755    OUTMUX/inputs_reg[8][15][3]
    SLICE_X6Y89          LUT6 (Prop_lut6_I0_O)        0.124     0.879 r  OUTMUX/cnvt_ff8_carry_i_3/O
                         net (fo=1, routed)           0.000     0.879    OUTMUX/cnvt_ff8_carry_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.412 r  OUTMUX/cnvt_ff8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.412    OUTMUX/cnvt_ff8_carry_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.569 r  OUTMUX/cnvt_ff8_carry__0/CO[1]
                         net (fo=1, routed)           1.184     2.753    OUTMUX/cnvt_ff8
    SLICE_X13Y90         LUT4 (Prop_lut4_I2_O)        0.332     3.085 r  OUTMUX/cnvt_ff_i_6/O
                         net (fo=1, routed)           0.874     3.959    OUTMUX/cnvt_ff_i_6_n_0
    SLICE_X5Y94          LUT5 (Prop_lut5_I4_O)        0.124     4.083 r  OUTMUX/cnvt_ff_i_2/O
                         net (fo=1, routed)           0.403     4.486    OUTMUX/cnvt
    SLICE_X5Y94          LUT3 (Prop_lut3_I0_O)        0.124     4.610 r  OUTMUX/cnvt_ff_i_1/O
                         net (fo=1, routed)           0.000     4.610    OUTMUX/cnvt_ff_i_1_n_0
    SLICE_X5Y94          FDRE                                         r  OUTMUX/cnvt_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.603     4.946    OUTMUX/JA_OBUF[0]
    SLICE_X5Y94          FDRE                                         r  OUTMUX/cnvt_ff_reg/C
                         clock pessimism              0.559     5.506    
                         clock uncertainty           -0.067     5.439    
    SLICE_X5Y94          FDRE (Setup_fdre_C_D)        0.029     5.468    OUTMUX/cnvt_ff_reg
  -------------------------------------------------------------------
                         required time                          5.468    
                         arrival time                          -4.610    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[9][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.038ns  (logic 1.061ns (21.059%)  route 3.977ns (78.941%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 4.866 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.996     0.629    CTL/sel[11]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.149     0.778 r  CTL/control_unit_LUT2_2/O
                         net (fo=1, routed)           0.549     1.327    CTL/control_unit_net_2
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.332     1.659 r  CTL/control_unit_LUT6_1/O
                         net (fo=81, routed)          1.726     3.385    CTL/control_unit_net_8
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.509 r  CTL/control_unit_LUT4_14/O
                         net (fo=16, routed)          0.706     4.214    inputs_reg[9]__0
    SLICE_X15Y91         FDRE                                         r  inputs_reg[9][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.523     4.866    JA_OBUF[4]
    SLICE_X15Y91         FDRE                                         r  inputs_reg[9][10]/C
                         clock pessimism              0.559     5.426    
                         clock uncertainty           -0.067     5.359    
    SLICE_X15Y91         FDRE (Setup_fdre_C_CE)      -0.205     5.154    inputs_reg[9][10]
  -------------------------------------------------------------------
                         required time                          5.154    
                         arrival time                          -4.214    
  -------------------------------------------------------------------
                         slack                                  0.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 DB/db_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/db_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.652%)  route 0.134ns (27.348%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.605    -0.559    DB/clk_157
    SLICE_X0Y99          FDRE                                         r  DB/db_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  DB/db_count_reg[11]/Q
                         net (fo=2, routed)           0.133    -0.285    DB/db_count_reg_n_0_[11]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  DB/db_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.125    DB/db_count_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.071 r  DB/db_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.071    DB/data0[13]
    SLICE_X0Y100         FDRE                                         r  DB/db_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.872    -0.801    DB/clk_157
    SLICE_X0Y100         FDRE                                         r  DB/db_count_reg[13]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    DB/db_count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 DB/db_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/db_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.254%)  route 0.134ns (26.746%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.605    -0.559    DB/clk_157
    SLICE_X0Y99          FDRE                                         r  DB/db_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  DB/db_count_reg[11]/Q
                         net (fo=2, routed)           0.133    -0.285    DB/db_count_reg_n_0_[11]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  DB/db_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.125    DB/db_count_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.060 r  DB/db_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.060    DB/data0[15]
    SLICE_X0Y100         FDRE                                         r  DB/db_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.872    -0.801    DB/clk_157
    SLICE_X0Y100         FDRE                                         r  DB/db_count_reg[15]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    DB/db_count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 OUTMUX/dig3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            SSB/Digit3/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.597    -0.567    OUTMUX/JA_OBUF[0]
    SLICE_X3Y108         FDRE                                         r  OUTMUX/dig3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  OUTMUX/dig3_reg[1]/Q
                         net (fo=7, routed)           0.086    -0.340    SSB/Digit3/dig3_reg[3][1]
    SLICE_X2Y108         LUT4 (Prop_lut4_I3_O)        0.045    -0.295 r  SSB/Digit3/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    SSB/Digit3/seg[6]
    SLICE_X2Y108         FDRE                                         r  SSB/Digit3/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.870    -0.803    SSB/Digit3/JA_OBUF[0]
    SLICE_X2Y108         FDRE                                         r  SSB/Digit3/seg_reg[6]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.121    -0.433    SSB/Digit3/seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 OUTMUX/decpts_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            SSB/Digit0/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.594    -0.570    OUTMUX/JA_OBUF[0]
    SLICE_X3Y113         FDSE                                         r  OUTMUX/decpts_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDSE (Prop_fdse_C_Q)         0.141    -0.429 f  OUTMUX/decpts_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.342    OUTMUX/decpts[0]
    SLICE_X2Y113         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 r  OUTMUX/seg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    SSB/Digit0/seg0
    SLICE_X2Y113         FDRE                                         r  SSB/Digit0/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.866    -0.807    SSB/Digit0/JA_OBUF[0]
    SLICE_X2Y113         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
                         clock pessimism              0.250    -0.557    
    SLICE_X2Y113         FDRE (Hold_fdre_C_D)         0.120    -0.437    SSB/Digit0/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 DB/shift_swtch11_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/swtch_db_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.594    -0.570    DB/clk_157
    SLICE_X5Y79          FDRE                                         r  DB/shift_swtch11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  DB/shift_swtch11_reg[3]/Q
                         net (fo=1, routed)           0.058    -0.371    DB/shift_swtch11[3]
    SLICE_X4Y79          LUT5 (Prop_lut5_I0_O)        0.045    -0.326 r  DB/swtch_db[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    DB/swtch_db[11]_i_1_n_0
    SLICE_X4Y79          FDRE                                         r  DB/swtch_db_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.863    -0.810    DB/clk_157
    SLICE_X4Y79          FDRE                                         r  DB/swtch_db_reg[11]/C
                         clock pessimism              0.253    -0.557    
    SLICE_X4Y79          FDRE (Hold_fdre_C_D)         0.091    -0.466    DB/swtch_db_reg[11]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 DB/shift_swtch1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/swtch_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.444%)  route 0.064ns (25.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.596    -0.568    DB/clk_157
    SLICE_X0Y80          FDRE                                         r  DB/shift_swtch1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DB/shift_swtch1_reg[2]/Q
                         net (fo=2, routed)           0.064    -0.363    DB/shift_swtch1[2]
    SLICE_X1Y80          LUT5 (Prop_lut5_I1_O)        0.045    -0.318 r  DB/swtch_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    DB/swtch_db[1]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  DB/swtch_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.867    -0.806    DB/clk_157
    SLICE_X1Y80          FDRE                                         r  DB/swtch_db_reg[1]/C
                         clock pessimism              0.251    -0.555    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.092    -0.463    DB/swtch_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 DB/shift_pb2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/pbtn_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.463%)  route 0.071ns (27.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.595    -0.569    DB/clk_157
    SLICE_X1Y79          FDRE                                         r  DB/shift_pb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  DB/shift_pb2_reg[2]/Q
                         net (fo=2, routed)           0.071    -0.358    DB/shift_pb2[2]
    SLICE_X0Y79          LUT5 (Prop_lut5_I1_O)        0.045    -0.313 r  DB/pbtn_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    DB/pbtn_db[2]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  DB/pbtn_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.866    -0.807    DB/clk_157
    SLICE_X0Y79          FDRE                                         r  DB/pbtn_db_reg[2]/C
                         clock pessimism              0.251    -0.556    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.091    -0.465    DB/pbtn_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 DB/db_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/db_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.528%)  route 0.134ns (25.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.605    -0.559    DB/clk_157
    SLICE_X0Y99          FDRE                                         r  DB/db_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  DB/db_count_reg[11]/Q
                         net (fo=2, routed)           0.133    -0.285    DB/db_count_reg_n_0_[11]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  DB/db_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.125    DB/db_count_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.035 r  DB/db_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.035    DB/data0[14]
    SLICE_X0Y100         FDRE                                         r  DB/db_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.872    -0.801    DB/clk_157
    SLICE_X0Y100         FDRE                                         r  DB/db_count_reg[14]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    DB/db_count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 DB/db_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/db_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.528%)  route 0.134ns (25.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.605    -0.559    DB/clk_157
    SLICE_X0Y99          FDRE                                         r  DB/db_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  DB/db_count_reg[11]/Q
                         net (fo=2, routed)           0.133    -0.285    DB/db_count_reg_n_0_[11]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  DB/db_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.125    DB/db_count_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.035 r  DB/db_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.035    DB/data0[16]
    SLICE_X0Y100         FDRE                                         r  DB/db_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.872    -0.801    DB/clk_157
    SLICE_X0Y100         FDRE                                         r  DB/db_count_reg[16]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    DB/db_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            u_mean/result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.603    -0.561    u_mean/clk_157
    SLICE_X3Y91          FDRE                                         r  u_mean/sums_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  u_mean/sums_reg[0][7]/Q
                         net (fo=1, routed)           0.100    -0.320    u_mean/sums_reg[0]_14[7]
    SLICE_X1Y91          FDRE                                         r  u_mean/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.876    -0.797    u_mean/clk_157
    SLICE_X1Y91          FDRE                                         r  u_mean/result_reg[3]/C
                         clock pessimism              0.252    -0.545    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.070    -0.475    u_mean/result_reg[3]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_157_clk_wiz_0
Waveform(ns):       { 0.000 3.182 }
Period(ns):         6.364
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.364       4.208      BUFGCTRL_X0Y16   generated_clock/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         6.364       5.115      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X0Y101     DB/db_count_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X0Y101     DB/db_count_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X0Y101     DB/db_count_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X0Y97      DB/db_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X0Y101     DB/db_count_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X0Y102     DB/db_count_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X0Y102     DB/db_count_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X0Y102     DB/db_count_reg[23]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       6.364       206.996    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X0Y97      DB/db_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X12Y81     DB/shift_swtch8_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X12Y81     DB/shift_swtch9_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X12Y81     DB/shift_swtch9_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X12Y81     DB/shift_swtch9_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X12Y81     DB/shift_swtch9_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         3.182       2.682      SLICE_X5Y105     OUTMUX/dig0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X5Y105     OUTMUX/dig1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X4Y81      OUTMUX/operands_dly_reg[15][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X4Y81      OUTMUX/operands_dly_reg[15][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X0Y101     DB/db_count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X0Y101     DB/db_count_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X0Y101     DB/db_count_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X0Y97      DB/db_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X0Y101     DB/db_count_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X0Y102     DB/db_count_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X0Y102     DB/db_count_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X0Y102     DB/db_count_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X0Y102     DB/db_count_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X12Y80     DB/shift_swtch8_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_157_clk_wiz_0_1
  To Clock:  clk_157_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.682ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[9][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.061ns (20.129%)  route 4.210ns (79.871%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.864 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.996     0.629    CTL/sel[11]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.149     0.778 r  CTL/control_unit_LUT2_2/O
                         net (fo=1, routed)           0.549     1.327    CTL/control_unit_net_2
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.332     1.659 r  CTL/control_unit_LUT6_1/O
                         net (fo=81, routed)          1.726     3.385    CTL/control_unit_net_8
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.509 r  CTL/control_unit_LUT4_14/O
                         net (fo=16, routed)          0.939     4.447    inputs_reg[9]__0
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.521     4.864    JA_OBUF[4]
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][0]/C
                         clock pessimism              0.559     5.424    
                         clock uncertainty           -0.066     5.358    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169     5.189    inputs_reg[9][0]
  -------------------------------------------------------------------
                         required time                          5.189    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[9][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.061ns (20.129%)  route 4.210ns (79.871%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.864 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.996     0.629    CTL/sel[11]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.149     0.778 r  CTL/control_unit_LUT2_2/O
                         net (fo=1, routed)           0.549     1.327    CTL/control_unit_net_2
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.332     1.659 r  CTL/control_unit_LUT6_1/O
                         net (fo=81, routed)          1.726     3.385    CTL/control_unit_net_8
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.509 r  CTL/control_unit_LUT4_14/O
                         net (fo=16, routed)          0.939     4.447    inputs_reg[9]__0
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.521     4.864    JA_OBUF[4]
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][1]/C
                         clock pessimism              0.559     5.424    
                         clock uncertainty           -0.066     5.358    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169     5.189    inputs_reg[9][1]
  -------------------------------------------------------------------
                         required time                          5.189    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[9][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.061ns (20.129%)  route 4.210ns (79.871%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.864 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.996     0.629    CTL/sel[11]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.149     0.778 r  CTL/control_unit_LUT2_2/O
                         net (fo=1, routed)           0.549     1.327    CTL/control_unit_net_2
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.332     1.659 r  CTL/control_unit_LUT6_1/O
                         net (fo=81, routed)          1.726     3.385    CTL/control_unit_net_8
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.509 r  CTL/control_unit_LUT4_14/O
                         net (fo=16, routed)          0.939     4.447    inputs_reg[9]__0
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.521     4.864    JA_OBUF[4]
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][2]/C
                         clock pessimism              0.559     5.424    
                         clock uncertainty           -0.066     5.358    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169     5.189    inputs_reg[9][2]
  -------------------------------------------------------------------
                         required time                          5.189    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[9][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.061ns (20.129%)  route 4.210ns (79.871%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.864 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.996     0.629    CTL/sel[11]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.149     0.778 r  CTL/control_unit_LUT2_2/O
                         net (fo=1, routed)           0.549     1.327    CTL/control_unit_net_2
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.332     1.659 r  CTL/control_unit_LUT6_1/O
                         net (fo=81, routed)          1.726     3.385    CTL/control_unit_net_8
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.509 r  CTL/control_unit_LUT4_14/O
                         net (fo=16, routed)          0.939     4.447    inputs_reg[9]__0
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.521     4.864    JA_OBUF[4]
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][3]/C
                         clock pessimism              0.559     5.424    
                         clock uncertainty           -0.066     5.358    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169     5.189    inputs_reg[9][3]
  -------------------------------------------------------------------
                         required time                          5.189    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[9][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.061ns (20.129%)  route 4.210ns (79.871%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.864 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.996     0.629    CTL/sel[11]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.149     0.778 r  CTL/control_unit_LUT2_2/O
                         net (fo=1, routed)           0.549     1.327    CTL/control_unit_net_2
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.332     1.659 r  CTL/control_unit_LUT6_1/O
                         net (fo=81, routed)          1.726     3.385    CTL/control_unit_net_8
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.509 r  CTL/control_unit_LUT4_14/O
                         net (fo=16, routed)          0.939     4.447    inputs_reg[9]__0
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.521     4.864    JA_OBUF[4]
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][4]/C
                         clock pessimism              0.559     5.424    
                         clock uncertainty           -0.066     5.358    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169     5.189    inputs_reg[9][4]
  -------------------------------------------------------------------
                         required time                          5.189    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[9][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.061ns (20.129%)  route 4.210ns (79.871%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.864 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.996     0.629    CTL/sel[11]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.149     0.778 r  CTL/control_unit_LUT2_2/O
                         net (fo=1, routed)           0.549     1.327    CTL/control_unit_net_2
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.332     1.659 r  CTL/control_unit_LUT6_1/O
                         net (fo=81, routed)          1.726     3.385    CTL/control_unit_net_8
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.509 r  CTL/control_unit_LUT4_14/O
                         net (fo=16, routed)          0.939     4.447    inputs_reg[9]__0
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.521     4.864    JA_OBUF[4]
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][6]/C
                         clock pessimism              0.559     5.424    
                         clock uncertainty           -0.066     5.358    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169     5.189    inputs_reg[9][6]
  -------------------------------------------------------------------
                         required time                          5.189    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[9][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.061ns (20.129%)  route 4.210ns (79.871%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.864 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.996     0.629    CTL/sel[11]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.149     0.778 r  CTL/control_unit_LUT2_2/O
                         net (fo=1, routed)           0.549     1.327    CTL/control_unit_net_2
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.332     1.659 r  CTL/control_unit_LUT6_1/O
                         net (fo=81, routed)          1.726     3.385    CTL/control_unit_net_8
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.509 r  CTL/control_unit_LUT4_14/O
                         net (fo=16, routed)          0.939     4.447    inputs_reg[9]__0
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.521     4.864    JA_OBUF[4]
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][7]/C
                         clock pessimism              0.559     5.424    
                         clock uncertainty           -0.066     5.358    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169     5.189    inputs_reg[9][7]
  -------------------------------------------------------------------
                         required time                          5.189    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[9][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.061ns (20.129%)  route 4.210ns (79.871%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.864 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.996     0.629    CTL/sel[11]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.149     0.778 r  CTL/control_unit_LUT2_2/O
                         net (fo=1, routed)           0.549     1.327    CTL/control_unit_net_2
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.332     1.659 r  CTL/control_unit_LUT6_1/O
                         net (fo=81, routed)          1.726     3.385    CTL/control_unit_net_8
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.509 r  CTL/control_unit_LUT4_14/O
                         net (fo=16, routed)          0.939     4.447    inputs_reg[9]__0
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.521     4.864    JA_OBUF[4]
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][8]/C
                         clock pessimism              0.559     5.424    
                         clock uncertainty           -0.066     5.358    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169     5.189    inputs_reg[9][8]
  -------------------------------------------------------------------
                         required time                          5.189    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 inputs_reg[8][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/cnvt_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 1.850ns (33.591%)  route 3.657ns (66.409%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 4.946 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.642    -0.898    JA_OBUF[4]
    SLICE_X9Y87          FDRE                                         r  inputs_reg[8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  inputs_reg[8][3]/Q
                         net (fo=5, routed)           1.197     0.755    OUTMUX/inputs_reg[8][15][3]
    SLICE_X6Y89          LUT6 (Prop_lut6_I0_O)        0.124     0.879 r  OUTMUX/cnvt_ff8_carry_i_3/O
                         net (fo=1, routed)           0.000     0.879    OUTMUX/cnvt_ff8_carry_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.412 r  OUTMUX/cnvt_ff8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.412    OUTMUX/cnvt_ff8_carry_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.569 r  OUTMUX/cnvt_ff8_carry__0/CO[1]
                         net (fo=1, routed)           1.184     2.753    OUTMUX/cnvt_ff8
    SLICE_X13Y90         LUT4 (Prop_lut4_I2_O)        0.332     3.085 r  OUTMUX/cnvt_ff_i_6/O
                         net (fo=1, routed)           0.874     3.959    OUTMUX/cnvt_ff_i_6_n_0
    SLICE_X5Y94          LUT5 (Prop_lut5_I4_O)        0.124     4.083 r  OUTMUX/cnvt_ff_i_2/O
                         net (fo=1, routed)           0.403     4.486    OUTMUX/cnvt
    SLICE_X5Y94          LUT3 (Prop_lut3_I0_O)        0.124     4.610 r  OUTMUX/cnvt_ff_i_1/O
                         net (fo=1, routed)           0.000     4.610    OUTMUX/cnvt_ff_i_1_n_0
    SLICE_X5Y94          FDRE                                         r  OUTMUX/cnvt_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.603     4.946    OUTMUX/JA_OBUF[0]
    SLICE_X5Y94          FDRE                                         r  OUTMUX/cnvt_ff_reg/C
                         clock pessimism              0.559     5.506    
                         clock uncertainty           -0.066     5.440    
    SLICE_X5Y94          FDRE (Setup_fdre_C_D)        0.029     5.469    OUTMUX/cnvt_ff_reg
  -------------------------------------------------------------------
                         required time                          5.469    
                         arrival time                          -4.610    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[9][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.038ns  (logic 1.061ns (21.059%)  route 3.977ns (78.941%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 4.866 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.996     0.629    CTL/sel[11]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.149     0.778 r  CTL/control_unit_LUT2_2/O
                         net (fo=1, routed)           0.549     1.327    CTL/control_unit_net_2
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.332     1.659 r  CTL/control_unit_LUT6_1/O
                         net (fo=81, routed)          1.726     3.385    CTL/control_unit_net_8
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.509 r  CTL/control_unit_LUT4_14/O
                         net (fo=16, routed)          0.706     4.214    inputs_reg[9]__0
    SLICE_X15Y91         FDRE                                         r  inputs_reg[9][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.523     4.866    JA_OBUF[4]
    SLICE_X15Y91         FDRE                                         r  inputs_reg[9][10]/C
                         clock pessimism              0.559     5.426    
                         clock uncertainty           -0.066     5.360    
    SLICE_X15Y91         FDRE (Setup_fdre_C_CE)      -0.205     5.155    inputs_reg[9][10]
  -------------------------------------------------------------------
                         required time                          5.155    
                         arrival time                          -4.214    
  -------------------------------------------------------------------
                         slack                                  0.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 DB/db_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/db_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.652%)  route 0.134ns (27.348%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.605    -0.559    DB/clk_157
    SLICE_X0Y99          FDRE                                         r  DB/db_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  DB/db_count_reg[11]/Q
                         net (fo=2, routed)           0.133    -0.285    DB/db_count_reg_n_0_[11]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  DB/db_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.125    DB/db_count_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.071 r  DB/db_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.071    DB/data0[13]
    SLICE_X0Y100         FDRE                                         r  DB/db_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.872    -0.801    DB/clk_157
    SLICE_X0Y100         FDRE                                         r  DB/db_count_reg[13]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    DB/db_count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 DB/db_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/db_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.254%)  route 0.134ns (26.746%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.605    -0.559    DB/clk_157
    SLICE_X0Y99          FDRE                                         r  DB/db_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  DB/db_count_reg[11]/Q
                         net (fo=2, routed)           0.133    -0.285    DB/db_count_reg_n_0_[11]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  DB/db_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.125    DB/db_count_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.060 r  DB/db_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.060    DB/data0[15]
    SLICE_X0Y100         FDRE                                         r  DB/db_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.872    -0.801    DB/clk_157
    SLICE_X0Y100         FDRE                                         r  DB/db_count_reg[15]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    DB/db_count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 OUTMUX/dig3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            SSB/Digit3/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.597    -0.567    OUTMUX/JA_OBUF[0]
    SLICE_X3Y108         FDRE                                         r  OUTMUX/dig3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  OUTMUX/dig3_reg[1]/Q
                         net (fo=7, routed)           0.086    -0.340    SSB/Digit3/dig3_reg[3][1]
    SLICE_X2Y108         LUT4 (Prop_lut4_I3_O)        0.045    -0.295 r  SSB/Digit3/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    SSB/Digit3/seg[6]
    SLICE_X2Y108         FDRE                                         r  SSB/Digit3/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.870    -0.803    SSB/Digit3/JA_OBUF[0]
    SLICE_X2Y108         FDRE                                         r  SSB/Digit3/seg_reg[6]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.121    -0.433    SSB/Digit3/seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 OUTMUX/decpts_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            SSB/Digit0/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.594    -0.570    OUTMUX/JA_OBUF[0]
    SLICE_X3Y113         FDSE                                         r  OUTMUX/decpts_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDSE (Prop_fdse_C_Q)         0.141    -0.429 f  OUTMUX/decpts_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.342    OUTMUX/decpts[0]
    SLICE_X2Y113         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 r  OUTMUX/seg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    SSB/Digit0/seg0
    SLICE_X2Y113         FDRE                                         r  SSB/Digit0/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.866    -0.807    SSB/Digit0/JA_OBUF[0]
    SLICE_X2Y113         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
                         clock pessimism              0.250    -0.557    
    SLICE_X2Y113         FDRE (Hold_fdre_C_D)         0.120    -0.437    SSB/Digit0/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 DB/shift_swtch11_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/swtch_db_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.594    -0.570    DB/clk_157
    SLICE_X5Y79          FDRE                                         r  DB/shift_swtch11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  DB/shift_swtch11_reg[3]/Q
                         net (fo=1, routed)           0.058    -0.371    DB/shift_swtch11[3]
    SLICE_X4Y79          LUT5 (Prop_lut5_I0_O)        0.045    -0.326 r  DB/swtch_db[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    DB/swtch_db[11]_i_1_n_0
    SLICE_X4Y79          FDRE                                         r  DB/swtch_db_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.863    -0.810    DB/clk_157
    SLICE_X4Y79          FDRE                                         r  DB/swtch_db_reg[11]/C
                         clock pessimism              0.253    -0.557    
    SLICE_X4Y79          FDRE (Hold_fdre_C_D)         0.091    -0.466    DB/swtch_db_reg[11]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 DB/shift_swtch1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/swtch_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.444%)  route 0.064ns (25.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.596    -0.568    DB/clk_157
    SLICE_X0Y80          FDRE                                         r  DB/shift_swtch1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DB/shift_swtch1_reg[2]/Q
                         net (fo=2, routed)           0.064    -0.363    DB/shift_swtch1[2]
    SLICE_X1Y80          LUT5 (Prop_lut5_I1_O)        0.045    -0.318 r  DB/swtch_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    DB/swtch_db[1]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  DB/swtch_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.867    -0.806    DB/clk_157
    SLICE_X1Y80          FDRE                                         r  DB/swtch_db_reg[1]/C
                         clock pessimism              0.251    -0.555    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.092    -0.463    DB/swtch_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 DB/shift_pb2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/pbtn_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.463%)  route 0.071ns (27.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.595    -0.569    DB/clk_157
    SLICE_X1Y79          FDRE                                         r  DB/shift_pb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  DB/shift_pb2_reg[2]/Q
                         net (fo=2, routed)           0.071    -0.358    DB/shift_pb2[2]
    SLICE_X0Y79          LUT5 (Prop_lut5_I1_O)        0.045    -0.313 r  DB/pbtn_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    DB/pbtn_db[2]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  DB/pbtn_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.866    -0.807    DB/clk_157
    SLICE_X0Y79          FDRE                                         r  DB/pbtn_db_reg[2]/C
                         clock pessimism              0.251    -0.556    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.091    -0.465    DB/pbtn_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 DB/db_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/db_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.528%)  route 0.134ns (25.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.605    -0.559    DB/clk_157
    SLICE_X0Y99          FDRE                                         r  DB/db_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  DB/db_count_reg[11]/Q
                         net (fo=2, routed)           0.133    -0.285    DB/db_count_reg_n_0_[11]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  DB/db_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.125    DB/db_count_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.035 r  DB/db_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.035    DB/data0[14]
    SLICE_X0Y100         FDRE                                         r  DB/db_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.872    -0.801    DB/clk_157
    SLICE_X0Y100         FDRE                                         r  DB/db_count_reg[14]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    DB/db_count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 DB/db_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/db_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.528%)  route 0.134ns (25.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.605    -0.559    DB/clk_157
    SLICE_X0Y99          FDRE                                         r  DB/db_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  DB/db_count_reg[11]/Q
                         net (fo=2, routed)           0.133    -0.285    DB/db_count_reg_n_0_[11]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  DB/db_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.125    DB/db_count_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.035 r  DB/db_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.035    DB/data0[16]
    SLICE_X0Y100         FDRE                                         r  DB/db_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.872    -0.801    DB/clk_157
    SLICE_X0Y100         FDRE                                         r  DB/db_count_reg[16]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    DB/db_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            u_mean/result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.603    -0.561    u_mean/clk_157
    SLICE_X3Y91          FDRE                                         r  u_mean/sums_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  u_mean/sums_reg[0][7]/Q
                         net (fo=1, routed)           0.100    -0.320    u_mean/sums_reg[0]_14[7]
    SLICE_X1Y91          FDRE                                         r  u_mean/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.876    -0.797    u_mean/clk_157
    SLICE_X1Y91          FDRE                                         r  u_mean/result_reg[3]/C
                         clock pessimism              0.252    -0.545    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.070    -0.475    u_mean/result_reg[3]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_157_clk_wiz_0_1
Waveform(ns):       { 0.000 3.182 }
Period(ns):         6.364
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.364       4.208      BUFGCTRL_X0Y16   generated_clock/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         6.364       5.115      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X0Y101     DB/db_count_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X0Y101     DB/db_count_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X0Y101     DB/db_count_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X0Y97      DB/db_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X0Y101     DB/db_count_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X0Y102     DB/db_count_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X0Y102     DB/db_count_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X0Y102     DB/db_count_reg[23]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       6.364       206.996    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X0Y97      DB/db_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X12Y81     DB/shift_swtch8_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X12Y81     DB/shift_swtch9_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X12Y81     DB/shift_swtch9_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X12Y81     DB/shift_swtch9_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X12Y81     DB/shift_swtch9_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         3.182       2.682      SLICE_X5Y105     OUTMUX/dig0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X5Y105     OUTMUX/dig1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X4Y81      OUTMUX/operands_dly_reg[15][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X4Y81      OUTMUX/operands_dly_reg[15][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X0Y101     DB/db_count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X0Y101     DB/db_count_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X0Y101     DB/db_count_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X0Y97      DB/db_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X0Y101     DB/db_count_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X0Y102     DB/db_count_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X0Y102     DB/db_count_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X0Y102     DB/db_count_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X0Y102     DB/db_count_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X12Y80     DB/shift_swtch8_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_157_clk_wiz_0_1
  To Clock:  clk_157_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[9][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.061ns (20.129%)  route 4.210ns (79.871%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.864 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.996     0.629    CTL/sel[11]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.149     0.778 r  CTL/control_unit_LUT2_2/O
                         net (fo=1, routed)           0.549     1.327    CTL/control_unit_net_2
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.332     1.659 r  CTL/control_unit_LUT6_1/O
                         net (fo=81, routed)          1.726     3.385    CTL/control_unit_net_8
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.509 r  CTL/control_unit_LUT4_14/O
                         net (fo=16, routed)          0.939     4.447    inputs_reg[9]__0
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.521     4.864    JA_OBUF[4]
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][0]/C
                         clock pessimism              0.559     5.424    
                         clock uncertainty           -0.067     5.357    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169     5.188    inputs_reg[9][0]
  -------------------------------------------------------------------
                         required time                          5.188    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[9][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.061ns (20.129%)  route 4.210ns (79.871%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.864 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.996     0.629    CTL/sel[11]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.149     0.778 r  CTL/control_unit_LUT2_2/O
                         net (fo=1, routed)           0.549     1.327    CTL/control_unit_net_2
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.332     1.659 r  CTL/control_unit_LUT6_1/O
                         net (fo=81, routed)          1.726     3.385    CTL/control_unit_net_8
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.509 r  CTL/control_unit_LUT4_14/O
                         net (fo=16, routed)          0.939     4.447    inputs_reg[9]__0
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.521     4.864    JA_OBUF[4]
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][1]/C
                         clock pessimism              0.559     5.424    
                         clock uncertainty           -0.067     5.357    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169     5.188    inputs_reg[9][1]
  -------------------------------------------------------------------
                         required time                          5.188    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[9][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.061ns (20.129%)  route 4.210ns (79.871%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.864 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.996     0.629    CTL/sel[11]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.149     0.778 r  CTL/control_unit_LUT2_2/O
                         net (fo=1, routed)           0.549     1.327    CTL/control_unit_net_2
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.332     1.659 r  CTL/control_unit_LUT6_1/O
                         net (fo=81, routed)          1.726     3.385    CTL/control_unit_net_8
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.509 r  CTL/control_unit_LUT4_14/O
                         net (fo=16, routed)          0.939     4.447    inputs_reg[9]__0
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.521     4.864    JA_OBUF[4]
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][2]/C
                         clock pessimism              0.559     5.424    
                         clock uncertainty           -0.067     5.357    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169     5.188    inputs_reg[9][2]
  -------------------------------------------------------------------
                         required time                          5.188    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[9][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.061ns (20.129%)  route 4.210ns (79.871%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.864 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.996     0.629    CTL/sel[11]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.149     0.778 r  CTL/control_unit_LUT2_2/O
                         net (fo=1, routed)           0.549     1.327    CTL/control_unit_net_2
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.332     1.659 r  CTL/control_unit_LUT6_1/O
                         net (fo=81, routed)          1.726     3.385    CTL/control_unit_net_8
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.509 r  CTL/control_unit_LUT4_14/O
                         net (fo=16, routed)          0.939     4.447    inputs_reg[9]__0
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.521     4.864    JA_OBUF[4]
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][3]/C
                         clock pessimism              0.559     5.424    
                         clock uncertainty           -0.067     5.357    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169     5.188    inputs_reg[9][3]
  -------------------------------------------------------------------
                         required time                          5.188    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[9][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.061ns (20.129%)  route 4.210ns (79.871%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.864 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.996     0.629    CTL/sel[11]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.149     0.778 r  CTL/control_unit_LUT2_2/O
                         net (fo=1, routed)           0.549     1.327    CTL/control_unit_net_2
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.332     1.659 r  CTL/control_unit_LUT6_1/O
                         net (fo=81, routed)          1.726     3.385    CTL/control_unit_net_8
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.509 r  CTL/control_unit_LUT4_14/O
                         net (fo=16, routed)          0.939     4.447    inputs_reg[9]__0
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.521     4.864    JA_OBUF[4]
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][4]/C
                         clock pessimism              0.559     5.424    
                         clock uncertainty           -0.067     5.357    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169     5.188    inputs_reg[9][4]
  -------------------------------------------------------------------
                         required time                          5.188    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[9][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.061ns (20.129%)  route 4.210ns (79.871%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.864 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.996     0.629    CTL/sel[11]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.149     0.778 r  CTL/control_unit_LUT2_2/O
                         net (fo=1, routed)           0.549     1.327    CTL/control_unit_net_2
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.332     1.659 r  CTL/control_unit_LUT6_1/O
                         net (fo=81, routed)          1.726     3.385    CTL/control_unit_net_8
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.509 r  CTL/control_unit_LUT4_14/O
                         net (fo=16, routed)          0.939     4.447    inputs_reg[9]__0
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.521     4.864    JA_OBUF[4]
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][6]/C
                         clock pessimism              0.559     5.424    
                         clock uncertainty           -0.067     5.357    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169     5.188    inputs_reg[9][6]
  -------------------------------------------------------------------
                         required time                          5.188    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[9][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.061ns (20.129%)  route 4.210ns (79.871%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.864 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.996     0.629    CTL/sel[11]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.149     0.778 r  CTL/control_unit_LUT2_2/O
                         net (fo=1, routed)           0.549     1.327    CTL/control_unit_net_2
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.332     1.659 r  CTL/control_unit_LUT6_1/O
                         net (fo=81, routed)          1.726     3.385    CTL/control_unit_net_8
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.509 r  CTL/control_unit_LUT4_14/O
                         net (fo=16, routed)          0.939     4.447    inputs_reg[9]__0
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.521     4.864    JA_OBUF[4]
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][7]/C
                         clock pessimism              0.559     5.424    
                         clock uncertainty           -0.067     5.357    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169     5.188    inputs_reg[9][7]
  -------------------------------------------------------------------
                         required time                          5.188    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[9][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.061ns (20.129%)  route 4.210ns (79.871%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.864 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.996     0.629    CTL/sel[11]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.149     0.778 r  CTL/control_unit_LUT2_2/O
                         net (fo=1, routed)           0.549     1.327    CTL/control_unit_net_2
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.332     1.659 r  CTL/control_unit_LUT6_1/O
                         net (fo=81, routed)          1.726     3.385    CTL/control_unit_net_8
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.509 r  CTL/control_unit_LUT4_14/O
                         net (fo=16, routed)          0.939     4.447    inputs_reg[9]__0
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.521     4.864    JA_OBUF[4]
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][8]/C
                         clock pessimism              0.559     5.424    
                         clock uncertainty           -0.067     5.357    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169     5.188    inputs_reg[9][8]
  -------------------------------------------------------------------
                         required time                          5.188    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 inputs_reg[8][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/cnvt_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 1.850ns (33.591%)  route 3.657ns (66.409%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 4.946 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.642    -0.898    JA_OBUF[4]
    SLICE_X9Y87          FDRE                                         r  inputs_reg[8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  inputs_reg[8][3]/Q
                         net (fo=5, routed)           1.197     0.755    OUTMUX/inputs_reg[8][15][3]
    SLICE_X6Y89          LUT6 (Prop_lut6_I0_O)        0.124     0.879 r  OUTMUX/cnvt_ff8_carry_i_3/O
                         net (fo=1, routed)           0.000     0.879    OUTMUX/cnvt_ff8_carry_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.412 r  OUTMUX/cnvt_ff8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.412    OUTMUX/cnvt_ff8_carry_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.569 r  OUTMUX/cnvt_ff8_carry__0/CO[1]
                         net (fo=1, routed)           1.184     2.753    OUTMUX/cnvt_ff8
    SLICE_X13Y90         LUT4 (Prop_lut4_I2_O)        0.332     3.085 r  OUTMUX/cnvt_ff_i_6/O
                         net (fo=1, routed)           0.874     3.959    OUTMUX/cnvt_ff_i_6_n_0
    SLICE_X5Y94          LUT5 (Prop_lut5_I4_O)        0.124     4.083 r  OUTMUX/cnvt_ff_i_2/O
                         net (fo=1, routed)           0.403     4.486    OUTMUX/cnvt
    SLICE_X5Y94          LUT3 (Prop_lut3_I0_O)        0.124     4.610 r  OUTMUX/cnvt_ff_i_1/O
                         net (fo=1, routed)           0.000     4.610    OUTMUX/cnvt_ff_i_1_n_0
    SLICE_X5Y94          FDRE                                         r  OUTMUX/cnvt_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.603     4.946    OUTMUX/JA_OBUF[0]
    SLICE_X5Y94          FDRE                                         r  OUTMUX/cnvt_ff_reg/C
                         clock pessimism              0.559     5.506    
                         clock uncertainty           -0.067     5.439    
    SLICE_X5Y94          FDRE (Setup_fdre_C_D)        0.029     5.468    OUTMUX/cnvt_ff_reg
  -------------------------------------------------------------------
                         required time                          5.468    
                         arrival time                          -4.610    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[9][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.038ns  (logic 1.061ns (21.059%)  route 3.977ns (78.941%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 4.866 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.996     0.629    CTL/sel[11]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.149     0.778 r  CTL/control_unit_LUT2_2/O
                         net (fo=1, routed)           0.549     1.327    CTL/control_unit_net_2
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.332     1.659 r  CTL/control_unit_LUT6_1/O
                         net (fo=81, routed)          1.726     3.385    CTL/control_unit_net_8
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.509 r  CTL/control_unit_LUT4_14/O
                         net (fo=16, routed)          0.706     4.214    inputs_reg[9]__0
    SLICE_X15Y91         FDRE                                         r  inputs_reg[9][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.523     4.866    JA_OBUF[4]
    SLICE_X15Y91         FDRE                                         r  inputs_reg[9][10]/C
                         clock pessimism              0.559     5.426    
                         clock uncertainty           -0.067     5.359    
    SLICE_X15Y91         FDRE (Setup_fdre_C_CE)      -0.205     5.154    inputs_reg[9][10]
  -------------------------------------------------------------------
                         required time                          5.154    
                         arrival time                          -4.214    
  -------------------------------------------------------------------
                         slack                                  0.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 DB/db_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/db_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.652%)  route 0.134ns (27.348%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.605    -0.559    DB/clk_157
    SLICE_X0Y99          FDRE                                         r  DB/db_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  DB/db_count_reg[11]/Q
                         net (fo=2, routed)           0.133    -0.285    DB/db_count_reg_n_0_[11]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  DB/db_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.125    DB/db_count_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.071 r  DB/db_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.071    DB/data0[13]
    SLICE_X0Y100         FDRE                                         r  DB/db_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.872    -0.801    DB/clk_157
    SLICE_X0Y100         FDRE                                         r  DB/db_count_reg[13]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.067    -0.225    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.120    DB/db_count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 DB/db_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/db_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.254%)  route 0.134ns (26.746%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.605    -0.559    DB/clk_157
    SLICE_X0Y99          FDRE                                         r  DB/db_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  DB/db_count_reg[11]/Q
                         net (fo=2, routed)           0.133    -0.285    DB/db_count_reg_n_0_[11]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  DB/db_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.125    DB/db_count_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.060 r  DB/db_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.060    DB/data0[15]
    SLICE_X0Y100         FDRE                                         r  DB/db_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.872    -0.801    DB/clk_157
    SLICE_X0Y100         FDRE                                         r  DB/db_count_reg[15]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.067    -0.225    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.120    DB/db_count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 OUTMUX/dig3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            SSB/Digit3/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.597    -0.567    OUTMUX/JA_OBUF[0]
    SLICE_X3Y108         FDRE                                         r  OUTMUX/dig3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  OUTMUX/dig3_reg[1]/Q
                         net (fo=7, routed)           0.086    -0.340    SSB/Digit3/dig3_reg[3][1]
    SLICE_X2Y108         LUT4 (Prop_lut4_I3_O)        0.045    -0.295 r  SSB/Digit3/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    SSB/Digit3/seg[6]
    SLICE_X2Y108         FDRE                                         r  SSB/Digit3/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.870    -0.803    SSB/Digit3/JA_OBUF[0]
    SLICE_X2Y108         FDRE                                         r  SSB/Digit3/seg_reg[6]/C
                         clock pessimism              0.249    -0.554    
                         clock uncertainty            0.067    -0.487    
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.121    -0.366    SSB/Digit3/seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 OUTMUX/decpts_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            SSB/Digit0/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.594    -0.570    OUTMUX/JA_OBUF[0]
    SLICE_X3Y113         FDSE                                         r  OUTMUX/decpts_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDSE (Prop_fdse_C_Q)         0.141    -0.429 f  OUTMUX/decpts_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.342    OUTMUX/decpts[0]
    SLICE_X2Y113         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 r  OUTMUX/seg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    SSB/Digit0/seg0
    SLICE_X2Y113         FDRE                                         r  SSB/Digit0/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.866    -0.807    SSB/Digit0/JA_OBUF[0]
    SLICE_X2Y113         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
                         clock pessimism              0.250    -0.557    
                         clock uncertainty            0.067    -0.490    
    SLICE_X2Y113         FDRE (Hold_fdre_C_D)         0.120    -0.370    SSB/Digit0/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 DB/shift_swtch11_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/swtch_db_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.594    -0.570    DB/clk_157
    SLICE_X5Y79          FDRE                                         r  DB/shift_swtch11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  DB/shift_swtch11_reg[3]/Q
                         net (fo=1, routed)           0.058    -0.371    DB/shift_swtch11[3]
    SLICE_X4Y79          LUT5 (Prop_lut5_I0_O)        0.045    -0.326 r  DB/swtch_db[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    DB/swtch_db[11]_i_1_n_0
    SLICE_X4Y79          FDRE                                         r  DB/swtch_db_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.863    -0.810    DB/clk_157
    SLICE_X4Y79          FDRE                                         r  DB/swtch_db_reg[11]/C
                         clock pessimism              0.253    -0.557    
                         clock uncertainty            0.067    -0.490    
    SLICE_X4Y79          FDRE (Hold_fdre_C_D)         0.091    -0.399    DB/swtch_db_reg[11]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 DB/shift_swtch1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/swtch_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.444%)  route 0.064ns (25.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.596    -0.568    DB/clk_157
    SLICE_X0Y80          FDRE                                         r  DB/shift_swtch1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DB/shift_swtch1_reg[2]/Q
                         net (fo=2, routed)           0.064    -0.363    DB/shift_swtch1[2]
    SLICE_X1Y80          LUT5 (Prop_lut5_I1_O)        0.045    -0.318 r  DB/swtch_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    DB/swtch_db[1]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  DB/swtch_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.867    -0.806    DB/clk_157
    SLICE_X1Y80          FDRE                                         r  DB/swtch_db_reg[1]/C
                         clock pessimism              0.251    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.092    -0.396    DB/swtch_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 DB/shift_pb2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/pbtn_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.463%)  route 0.071ns (27.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.595    -0.569    DB/clk_157
    SLICE_X1Y79          FDRE                                         r  DB/shift_pb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  DB/shift_pb2_reg[2]/Q
                         net (fo=2, routed)           0.071    -0.358    DB/shift_pb2[2]
    SLICE_X0Y79          LUT5 (Prop_lut5_I1_O)        0.045    -0.313 r  DB/pbtn_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    DB/pbtn_db[2]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  DB/pbtn_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.866    -0.807    DB/clk_157
    SLICE_X0Y79          FDRE                                         r  DB/pbtn_db_reg[2]/C
                         clock pessimism              0.251    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.091    -0.398    DB/pbtn_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 DB/db_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/db_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.528%)  route 0.134ns (25.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.605    -0.559    DB/clk_157
    SLICE_X0Y99          FDRE                                         r  DB/db_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  DB/db_count_reg[11]/Q
                         net (fo=2, routed)           0.133    -0.285    DB/db_count_reg_n_0_[11]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  DB/db_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.125    DB/db_count_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.035 r  DB/db_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.035    DB/data0[14]
    SLICE_X0Y100         FDRE                                         r  DB/db_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.872    -0.801    DB/clk_157
    SLICE_X0Y100         FDRE                                         r  DB/db_count_reg[14]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.067    -0.225    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.120    DB/db_count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 DB/db_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/db_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.528%)  route 0.134ns (25.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.605    -0.559    DB/clk_157
    SLICE_X0Y99          FDRE                                         r  DB/db_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  DB/db_count_reg[11]/Q
                         net (fo=2, routed)           0.133    -0.285    DB/db_count_reg_n_0_[11]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  DB/db_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.125    DB/db_count_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.035 r  DB/db_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.035    DB/data0[16]
    SLICE_X0Y100         FDRE                                         r  DB/db_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.872    -0.801    DB/clk_157
    SLICE_X0Y100         FDRE                                         r  DB/db_count_reg[16]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.067    -0.225    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.120    DB/db_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            u_mean/result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.603    -0.561    u_mean/clk_157
    SLICE_X3Y91          FDRE                                         r  u_mean/sums_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  u_mean/sums_reg[0][7]/Q
                         net (fo=1, routed)           0.100    -0.320    u_mean/sums_reg[0]_14[7]
    SLICE_X1Y91          FDRE                                         r  u_mean/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.876    -0.797    u_mean/clk_157
    SLICE_X1Y91          FDRE                                         r  u_mean/result_reg[3]/C
                         clock pessimism              0.252    -0.545    
                         clock uncertainty            0.067    -0.478    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.070    -0.408    u_mean/result_reg[3]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.088    





---------------------------------------------------------------------------------------------------
From Clock:  clk_157_clk_wiz_0
  To Clock:  clk_157_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[9][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.061ns (20.129%)  route 4.210ns (79.871%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.864 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.996     0.629    CTL/sel[11]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.149     0.778 r  CTL/control_unit_LUT2_2/O
                         net (fo=1, routed)           0.549     1.327    CTL/control_unit_net_2
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.332     1.659 r  CTL/control_unit_LUT6_1/O
                         net (fo=81, routed)          1.726     3.385    CTL/control_unit_net_8
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.509 r  CTL/control_unit_LUT4_14/O
                         net (fo=16, routed)          0.939     4.447    inputs_reg[9]__0
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.521     4.864    JA_OBUF[4]
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][0]/C
                         clock pessimism              0.559     5.424    
                         clock uncertainty           -0.067     5.357    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169     5.188    inputs_reg[9][0]
  -------------------------------------------------------------------
                         required time                          5.188    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[9][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.061ns (20.129%)  route 4.210ns (79.871%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.864 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.996     0.629    CTL/sel[11]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.149     0.778 r  CTL/control_unit_LUT2_2/O
                         net (fo=1, routed)           0.549     1.327    CTL/control_unit_net_2
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.332     1.659 r  CTL/control_unit_LUT6_1/O
                         net (fo=81, routed)          1.726     3.385    CTL/control_unit_net_8
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.509 r  CTL/control_unit_LUT4_14/O
                         net (fo=16, routed)          0.939     4.447    inputs_reg[9]__0
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.521     4.864    JA_OBUF[4]
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][1]/C
                         clock pessimism              0.559     5.424    
                         clock uncertainty           -0.067     5.357    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169     5.188    inputs_reg[9][1]
  -------------------------------------------------------------------
                         required time                          5.188    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[9][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.061ns (20.129%)  route 4.210ns (79.871%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.864 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.996     0.629    CTL/sel[11]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.149     0.778 r  CTL/control_unit_LUT2_2/O
                         net (fo=1, routed)           0.549     1.327    CTL/control_unit_net_2
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.332     1.659 r  CTL/control_unit_LUT6_1/O
                         net (fo=81, routed)          1.726     3.385    CTL/control_unit_net_8
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.509 r  CTL/control_unit_LUT4_14/O
                         net (fo=16, routed)          0.939     4.447    inputs_reg[9]__0
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.521     4.864    JA_OBUF[4]
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][2]/C
                         clock pessimism              0.559     5.424    
                         clock uncertainty           -0.067     5.357    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169     5.188    inputs_reg[9][2]
  -------------------------------------------------------------------
                         required time                          5.188    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[9][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.061ns (20.129%)  route 4.210ns (79.871%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.864 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.996     0.629    CTL/sel[11]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.149     0.778 r  CTL/control_unit_LUT2_2/O
                         net (fo=1, routed)           0.549     1.327    CTL/control_unit_net_2
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.332     1.659 r  CTL/control_unit_LUT6_1/O
                         net (fo=81, routed)          1.726     3.385    CTL/control_unit_net_8
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.509 r  CTL/control_unit_LUT4_14/O
                         net (fo=16, routed)          0.939     4.447    inputs_reg[9]__0
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.521     4.864    JA_OBUF[4]
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][3]/C
                         clock pessimism              0.559     5.424    
                         clock uncertainty           -0.067     5.357    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169     5.188    inputs_reg[9][3]
  -------------------------------------------------------------------
                         required time                          5.188    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[9][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.061ns (20.129%)  route 4.210ns (79.871%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.864 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.996     0.629    CTL/sel[11]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.149     0.778 r  CTL/control_unit_LUT2_2/O
                         net (fo=1, routed)           0.549     1.327    CTL/control_unit_net_2
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.332     1.659 r  CTL/control_unit_LUT6_1/O
                         net (fo=81, routed)          1.726     3.385    CTL/control_unit_net_8
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.509 r  CTL/control_unit_LUT4_14/O
                         net (fo=16, routed)          0.939     4.447    inputs_reg[9]__0
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.521     4.864    JA_OBUF[4]
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][4]/C
                         clock pessimism              0.559     5.424    
                         clock uncertainty           -0.067     5.357    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169     5.188    inputs_reg[9][4]
  -------------------------------------------------------------------
                         required time                          5.188    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[9][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.061ns (20.129%)  route 4.210ns (79.871%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.864 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.996     0.629    CTL/sel[11]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.149     0.778 r  CTL/control_unit_LUT2_2/O
                         net (fo=1, routed)           0.549     1.327    CTL/control_unit_net_2
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.332     1.659 r  CTL/control_unit_LUT6_1/O
                         net (fo=81, routed)          1.726     3.385    CTL/control_unit_net_8
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.509 r  CTL/control_unit_LUT4_14/O
                         net (fo=16, routed)          0.939     4.447    inputs_reg[9]__0
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.521     4.864    JA_OBUF[4]
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][6]/C
                         clock pessimism              0.559     5.424    
                         clock uncertainty           -0.067     5.357    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169     5.188    inputs_reg[9][6]
  -------------------------------------------------------------------
                         required time                          5.188    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[9][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.061ns (20.129%)  route 4.210ns (79.871%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.864 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.996     0.629    CTL/sel[11]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.149     0.778 r  CTL/control_unit_LUT2_2/O
                         net (fo=1, routed)           0.549     1.327    CTL/control_unit_net_2
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.332     1.659 r  CTL/control_unit_LUT6_1/O
                         net (fo=81, routed)          1.726     3.385    CTL/control_unit_net_8
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.509 r  CTL/control_unit_LUT4_14/O
                         net (fo=16, routed)          0.939     4.447    inputs_reg[9]__0
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.521     4.864    JA_OBUF[4]
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][7]/C
                         clock pessimism              0.559     5.424    
                         clock uncertainty           -0.067     5.357    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169     5.188    inputs_reg[9][7]
  -------------------------------------------------------------------
                         required time                          5.188    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[9][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.061ns (20.129%)  route 4.210ns (79.871%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.864 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.996     0.629    CTL/sel[11]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.149     0.778 r  CTL/control_unit_LUT2_2/O
                         net (fo=1, routed)           0.549     1.327    CTL/control_unit_net_2
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.332     1.659 r  CTL/control_unit_LUT6_1/O
                         net (fo=81, routed)          1.726     3.385    CTL/control_unit_net_8
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.509 r  CTL/control_unit_LUT4_14/O
                         net (fo=16, routed)          0.939     4.447    inputs_reg[9]__0
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.521     4.864    JA_OBUF[4]
    SLICE_X12Y88         FDRE                                         r  inputs_reg[9][8]/C
                         clock pessimism              0.559     5.424    
                         clock uncertainty           -0.067     5.357    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169     5.188    inputs_reg[9][8]
  -------------------------------------------------------------------
                         required time                          5.188    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 inputs_reg[8][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/cnvt_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 1.850ns (33.591%)  route 3.657ns (66.409%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 4.946 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.642    -0.898    JA_OBUF[4]
    SLICE_X9Y87          FDRE                                         r  inputs_reg[8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  inputs_reg[8][3]/Q
                         net (fo=5, routed)           1.197     0.755    OUTMUX/inputs_reg[8][15][3]
    SLICE_X6Y89          LUT6 (Prop_lut6_I0_O)        0.124     0.879 r  OUTMUX/cnvt_ff8_carry_i_3/O
                         net (fo=1, routed)           0.000     0.879    OUTMUX/cnvt_ff8_carry_i_3_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.412 r  OUTMUX/cnvt_ff8_carry/CO[3]
                         net (fo=1, routed)           0.000     1.412    OUTMUX/cnvt_ff8_carry_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.569 r  OUTMUX/cnvt_ff8_carry__0/CO[1]
                         net (fo=1, routed)           1.184     2.753    OUTMUX/cnvt_ff8
    SLICE_X13Y90         LUT4 (Prop_lut4_I2_O)        0.332     3.085 r  OUTMUX/cnvt_ff_i_6/O
                         net (fo=1, routed)           0.874     3.959    OUTMUX/cnvt_ff_i_6_n_0
    SLICE_X5Y94          LUT5 (Prop_lut5_I4_O)        0.124     4.083 r  OUTMUX/cnvt_ff_i_2/O
                         net (fo=1, routed)           0.403     4.486    OUTMUX/cnvt
    SLICE_X5Y94          LUT3 (Prop_lut3_I0_O)        0.124     4.610 r  OUTMUX/cnvt_ff_i_1/O
                         net (fo=1, routed)           0.000     4.610    OUTMUX/cnvt_ff_i_1_n_0
    SLICE_X5Y94          FDRE                                         r  OUTMUX/cnvt_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.603     4.946    OUTMUX/JA_OBUF[0]
    SLICE_X5Y94          FDRE                                         r  OUTMUX/cnvt_ff_reg/C
                         clock pessimism              0.559     5.506    
                         clock uncertainty           -0.067     5.439    
    SLICE_X5Y94          FDRE (Setup_fdre_C_D)        0.029     5.468    OUTMUX/cnvt_ff_reg
  -------------------------------------------------------------------
                         required time                          5.468    
                         arrival time                          -4.610    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            inputs_reg[9][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.038ns  (logic 1.061ns (21.059%)  route 3.977ns (78.941%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 4.866 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X3Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.996     0.629    CTL/sel[11]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.149     0.778 r  CTL/control_unit_LUT2_2/O
                         net (fo=1, routed)           0.549     1.327    CTL/control_unit_net_2
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.332     1.659 r  CTL/control_unit_LUT6_1/O
                         net (fo=81, routed)          1.726     3.385    CTL/control_unit_net_8
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.124     3.509 r  CTL/control_unit_LUT4_14/O
                         net (fo=16, routed)          0.706     4.214    inputs_reg[9]__0
    SLICE_X15Y91         FDRE                                         r  inputs_reg[9][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        1.523     4.866    JA_OBUF[4]
    SLICE_X15Y91         FDRE                                         r  inputs_reg[9][10]/C
                         clock pessimism              0.559     5.426    
                         clock uncertainty           -0.067     5.359    
    SLICE_X15Y91         FDRE (Setup_fdre_C_CE)      -0.205     5.154    inputs_reg[9][10]
  -------------------------------------------------------------------
                         required time                          5.154    
                         arrival time                          -4.214    
  -------------------------------------------------------------------
                         slack                                  0.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 DB/db_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/db_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.652%)  route 0.134ns (27.348%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.605    -0.559    DB/clk_157
    SLICE_X0Y99          FDRE                                         r  DB/db_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  DB/db_count_reg[11]/Q
                         net (fo=2, routed)           0.133    -0.285    DB/db_count_reg_n_0_[11]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  DB/db_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.125    DB/db_count_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.071 r  DB/db_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.071    DB/data0[13]
    SLICE_X0Y100         FDRE                                         r  DB/db_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.872    -0.801    DB/clk_157
    SLICE_X0Y100         FDRE                                         r  DB/db_count_reg[13]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.067    -0.225    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.120    DB/db_count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 DB/db_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/db_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.254%)  route 0.134ns (26.746%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.605    -0.559    DB/clk_157
    SLICE_X0Y99          FDRE                                         r  DB/db_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  DB/db_count_reg[11]/Q
                         net (fo=2, routed)           0.133    -0.285    DB/db_count_reg_n_0_[11]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  DB/db_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.125    DB/db_count_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.060 r  DB/db_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.060    DB/data0[15]
    SLICE_X0Y100         FDRE                                         r  DB/db_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.872    -0.801    DB/clk_157
    SLICE_X0Y100         FDRE                                         r  DB/db_count_reg[15]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.067    -0.225    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.120    DB/db_count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 OUTMUX/dig3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            SSB/Digit3/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.597    -0.567    OUTMUX/JA_OBUF[0]
    SLICE_X3Y108         FDRE                                         r  OUTMUX/dig3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  OUTMUX/dig3_reg[1]/Q
                         net (fo=7, routed)           0.086    -0.340    SSB/Digit3/dig3_reg[3][1]
    SLICE_X2Y108         LUT4 (Prop_lut4_I3_O)        0.045    -0.295 r  SSB/Digit3/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    SSB/Digit3/seg[6]
    SLICE_X2Y108         FDRE                                         r  SSB/Digit3/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.870    -0.803    SSB/Digit3/JA_OBUF[0]
    SLICE_X2Y108         FDRE                                         r  SSB/Digit3/seg_reg[6]/C
                         clock pessimism              0.249    -0.554    
                         clock uncertainty            0.067    -0.487    
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.121    -0.366    SSB/Digit3/seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 OUTMUX/decpts_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            SSB/Digit0/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.594    -0.570    OUTMUX/JA_OBUF[0]
    SLICE_X3Y113         FDSE                                         r  OUTMUX/decpts_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDSE (Prop_fdse_C_Q)         0.141    -0.429 f  OUTMUX/decpts_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.342    OUTMUX/decpts[0]
    SLICE_X2Y113         LUT1 (Prop_lut1_I0_O)        0.045    -0.297 r  OUTMUX/seg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    SSB/Digit0/seg0
    SLICE_X2Y113         FDRE                                         r  SSB/Digit0/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.866    -0.807    SSB/Digit0/JA_OBUF[0]
    SLICE_X2Y113         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
                         clock pessimism              0.250    -0.557    
                         clock uncertainty            0.067    -0.490    
    SLICE_X2Y113         FDRE (Hold_fdre_C_D)         0.120    -0.370    SSB/Digit0/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 DB/shift_swtch11_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/swtch_db_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.594    -0.570    DB/clk_157
    SLICE_X5Y79          FDRE                                         r  DB/shift_swtch11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  DB/shift_swtch11_reg[3]/Q
                         net (fo=1, routed)           0.058    -0.371    DB/shift_swtch11[3]
    SLICE_X4Y79          LUT5 (Prop_lut5_I0_O)        0.045    -0.326 r  DB/swtch_db[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    DB/swtch_db[11]_i_1_n_0
    SLICE_X4Y79          FDRE                                         r  DB/swtch_db_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.863    -0.810    DB/clk_157
    SLICE_X4Y79          FDRE                                         r  DB/swtch_db_reg[11]/C
                         clock pessimism              0.253    -0.557    
                         clock uncertainty            0.067    -0.490    
    SLICE_X4Y79          FDRE (Hold_fdre_C_D)         0.091    -0.399    DB/swtch_db_reg[11]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 DB/shift_swtch1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/swtch_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.444%)  route 0.064ns (25.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.596    -0.568    DB/clk_157
    SLICE_X0Y80          FDRE                                         r  DB/shift_swtch1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DB/shift_swtch1_reg[2]/Q
                         net (fo=2, routed)           0.064    -0.363    DB/shift_swtch1[2]
    SLICE_X1Y80          LUT5 (Prop_lut5_I1_O)        0.045    -0.318 r  DB/swtch_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    DB/swtch_db[1]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  DB/swtch_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.867    -0.806    DB/clk_157
    SLICE_X1Y80          FDRE                                         r  DB/swtch_db_reg[1]/C
                         clock pessimism              0.251    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.092    -0.396    DB/swtch_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 DB/shift_pb2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/pbtn_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.463%)  route 0.071ns (27.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.595    -0.569    DB/clk_157
    SLICE_X1Y79          FDRE                                         r  DB/shift_pb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  DB/shift_pb2_reg[2]/Q
                         net (fo=2, routed)           0.071    -0.358    DB/shift_pb2[2]
    SLICE_X0Y79          LUT5 (Prop_lut5_I1_O)        0.045    -0.313 r  DB/pbtn_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    DB/pbtn_db[2]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  DB/pbtn_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.866    -0.807    DB/clk_157
    SLICE_X0Y79          FDRE                                         r  DB/pbtn_db_reg[2]/C
                         clock pessimism              0.251    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.091    -0.398    DB/pbtn_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 DB/db_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/db_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.528%)  route 0.134ns (25.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.605    -0.559    DB/clk_157
    SLICE_X0Y99          FDRE                                         r  DB/db_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  DB/db_count_reg[11]/Q
                         net (fo=2, routed)           0.133    -0.285    DB/db_count_reg_n_0_[11]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  DB/db_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.125    DB/db_count_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.035 r  DB/db_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.035    DB/data0[14]
    SLICE_X0Y100         FDRE                                         r  DB/db_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.872    -0.801    DB/clk_157
    SLICE_X0Y100         FDRE                                         r  DB/db_count_reg[14]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.067    -0.225    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.120    DB/db_count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 DB/db_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/db_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.528%)  route 0.134ns (25.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.605    -0.559    DB/clk_157
    SLICE_X0Y99          FDRE                                         r  DB/db_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  DB/db_count_reg[11]/Q
                         net (fo=2, routed)           0.133    -0.285    DB/db_count_reg_n_0_[11]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  DB/db_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.125    DB/db_count_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.035 r  DB/db_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.035    DB/data0[16]
    SLICE_X0Y100         FDRE                                         r  DB/db_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.872    -0.801    DB/clk_157
    SLICE_X0Y100         FDRE                                         r  DB/db_count_reg[16]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.067    -0.225    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.120    DB/db_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            u_mean/result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.603    -0.561    u_mean/clk_157
    SLICE_X3Y91          FDRE                                         r  u_mean/sums_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  u_mean/sums_reg[0][7]/Q
                         net (fo=1, routed)           0.100    -0.320    u_mean/sums_reg[0]_14[7]
    SLICE_X1Y91          FDRE                                         r  u_mean/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1244, routed)        0.876    -0.797    u_mean/clk_157
    SLICE_X1Y91          FDRE                                         r  u_mean/result_reg[3]/C
                         clock pessimism              0.252    -0.545    
                         clock uncertainty            0.067    -0.478    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.070    -0.408    u_mean/result_reg[3]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.088    





