Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (win64) Build 5266912 Sun Dec 15 09:03:24 MST 2024
| Date         : Wed Mar 12 23:29:35 2025
| Host         : PKLT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Upcounter_timing_summary_routed.rpt -pb Top_Upcounter_timing_summary_routed.pb -rpx Top_Upcounter_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Upcounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_fnd_cntl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.568        0.000                      0                   20        0.353        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.568        0.000                      0                   20        0.353        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.353ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.568ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 2.037ns (59.427%)  route 1.391ns (40.573%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.636     5.157    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X63Y39         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDCE (Prop_fdce_C_Q)         0.419     5.576 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.700     6.276    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[0]
    SLICE_X62Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.031 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.031    U_fnd_cntl/U_Clk_Divider/r_counter0_carry_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.145 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.145    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.259    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.373    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__2_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.595 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__3/O[0]
                         net (fo=1, routed)           0.691     8.286    U_fnd_cntl/U_Clk_Divider/data0[17]
    SLICE_X63Y39         LUT6 (Prop_lut6_I5_O)        0.299     8.585 r  U_fnd_cntl/U_Clk_Divider/r_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     8.585    U_fnd_cntl/U_Clk_Divider/r_counter[17]
    SLICE_X63Y39         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.517    14.858    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X63Y39         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[17]/C
                         clock pessimism              0.299    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X63Y39         FDCE (Setup_fdce_C_D)        0.031    15.153    U_fnd_cntl/U_Clk_Divider/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  6.568    

Slack (MET) :             6.602ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 2.021ns (60.019%)  route 1.346ns (39.981%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.636     5.157    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X63Y39         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDCE (Prop_fdce_C_Q)         0.419     5.576 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.700     6.276    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[0]
    SLICE_X62Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.031 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.031    U_fnd_cntl/U_Clk_Divider/r_counter0_carry_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.145 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.145    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.259    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.572 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__2/O[3]
                         net (fo=1, routed)           0.646     8.219    U_fnd_cntl/U_Clk_Divider/data0[16]
    SLICE_X63Y38         LUT6 (Prop_lut6_I5_O)        0.306     8.525 r  U_fnd_cntl/U_Clk_Divider/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.525    U_fnd_cntl/U_Clk_Divider/r_counter[16]
    SLICE_X63Y38         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.516    14.857    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X63Y38         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X63Y38         FDCE (Setup_fdce_C_D)        0.031    15.127    U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                  6.602    

Slack (MET) :             6.614ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 1.793ns (53.457%)  route 1.561ns (46.543%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.636     5.157    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X63Y39         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDCE (Prop_fdce_C_Q)         0.419     5.576 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.700     6.276    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[0]
    SLICE_X62Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.031 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.031    U_fnd_cntl/U_Clk_Divider/r_counter0_carry_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.344 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0/O[3]
                         net (fo=1, routed)           0.861     8.205    U_fnd_cntl/U_Clk_Divider/data0[8]
    SLICE_X63Y36         LUT6 (Prop_lut6_I5_O)        0.306     8.511 r  U_fnd_cntl/U_Clk_Divider/r_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     8.511    U_fnd_cntl/U_Clk_Divider/r_counter[8]
    SLICE_X63Y36         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.514    14.855    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X63Y36         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[8]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X63Y36         FDCE (Setup_fdce_C_D)        0.031    15.125    U_fnd_cntl/U_Clk_Divider/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -8.511    
  -------------------------------------------------------------------
                         slack                                  6.614    

Slack (MET) :             6.634ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.317ns  (logic 1.809ns (54.531%)  route 1.508ns (45.469%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.636     5.157    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X63Y39         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDCE (Prop_fdce_C_Q)         0.419     5.576 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.700     6.276    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[0]
    SLICE_X62Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.031 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.031    U_fnd_cntl/U_Clk_Divider/r_counter0_carry_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.145 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.145    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.367 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1/O[0]
                         net (fo=1, routed)           0.808     8.176    U_fnd_cntl/U_Clk_Divider/data0[9]
    SLICE_X61Y37         LUT6 (Prop_lut6_I5_O)        0.299     8.475 r  U_fnd_cntl/U_Clk_Divider/r_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.475    U_fnd_cntl/U_Clk_Divider/r_counter[9]
    SLICE_X61Y37         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.514    14.855    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X61Y37         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[9]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X61Y37         FDCE (Setup_fdce_C_D)        0.029    15.109    U_fnd_cntl/U_Clk_Divider/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                  6.634    

Slack (MET) :             6.634ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 2.153ns (64.054%)  route 1.208ns (35.946%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.636     5.157    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X63Y39         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDCE (Prop_fdce_C_Q)         0.419     5.576 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.700     6.276    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[0]
    SLICE_X62Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.031 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.031    U_fnd_cntl/U_Clk_Divider/r_counter0_carry_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.145 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.145    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.259    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.373    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__2_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.707 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__3/O[1]
                         net (fo=1, routed)           0.508     8.215    U_fnd_cntl/U_Clk_Divider/data0[18]
    SLICE_X63Y39         LUT6 (Prop_lut6_I5_O)        0.303     8.518 r  U_fnd_cntl/U_Clk_Divider/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     8.518    U_fnd_cntl/U_Clk_Divider/r_counter[18]
    SLICE_X63Y39         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.517    14.858    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X63Y39         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]/C
                         clock pessimism              0.299    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X63Y39         FDCE (Setup_fdce_C_D)        0.031    15.153    U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -8.518    
  -------------------------------------------------------------------
                         slack                                  6.634    

Slack (MET) :             6.649ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 2.039ns (61.405%)  route 1.282ns (38.595%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.636     5.157    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X63Y39         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDCE (Prop_fdce_C_Q)         0.419     5.576 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.700     6.276    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[0]
    SLICE_X62Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.031 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.031    U_fnd_cntl/U_Clk_Divider/r_counter0_carry_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.145 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.145    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.259    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.593 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__2/O[1]
                         net (fo=1, routed)           0.581     8.175    U_fnd_cntl/U_Clk_Divider/data0[14]
    SLICE_X63Y38         LUT6 (Prop_lut6_I5_O)        0.303     8.478 r  U_fnd_cntl/U_Clk_Divider/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.478    U_fnd_cntl/U_Clk_Divider/r_counter[14]
    SLICE_X63Y38         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.516    14.857    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X63Y38         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[14]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X63Y38         FDCE (Setup_fdce_C_D)        0.031    15.127    U_fnd_cntl/U_Clk_Divider/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  6.649    

Slack (MET) :             6.698ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 1.923ns (58.809%)  route 1.347ns (41.191%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.636     5.157    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X63Y39         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDCE (Prop_fdce_C_Q)         0.419     5.576 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.700     6.276    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[0]
    SLICE_X62Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.031 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.031    U_fnd_cntl/U_Clk_Divider/r_counter0_carry_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.145 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.145    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.259    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.481 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__2/O[0]
                         net (fo=1, routed)           0.647     8.128    U_fnd_cntl/U_Clk_Divider/data0[13]
    SLICE_X63Y38         LUT6 (Prop_lut6_I5_O)        0.299     8.427 r  U_fnd_cntl/U_Clk_Divider/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.427    U_fnd_cntl/U_Clk_Divider/r_counter[13]
    SLICE_X63Y38         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.516    14.857    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X63Y38         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X63Y38         FDCE (Setup_fdce_C_D)        0.029    15.125    U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -8.427    
  -------------------------------------------------------------------
                         slack                                  6.698    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 1.943ns (59.207%)  route 1.339ns (40.793%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.636     5.157    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X63Y39         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDCE (Prop_fdce_C_Q)         0.419     5.576 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.700     6.276    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[0]
    SLICE_X62Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.031 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.031    U_fnd_cntl/U_Clk_Divider/r_counter0_carry_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.145 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.145    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.259    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.498 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__2/O[2]
                         net (fo=1, routed)           0.639     8.137    U_fnd_cntl/U_Clk_Divider/data0[15]
    SLICE_X63Y39         LUT6 (Prop_lut6_I5_O)        0.302     8.439 r  U_fnd_cntl/U_Clk_Divider/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     8.439    U_fnd_cntl/U_Clk_Divider/r_counter[15]
    SLICE_X63Y39         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.517    14.858    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X63Y39         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[15]/C
                         clock pessimism              0.299    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X63Y39         FDCE (Setup_fdce_C_D)        0.029    15.151    U_fnd_cntl/U_Clk_Divider/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.835ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 1.925ns (61.439%)  route 1.208ns (38.561%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.636     5.157    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X63Y39         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDCE (Prop_fdce_C_Q)         0.419     5.576 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.700     6.276    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[0]
    SLICE_X62Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.031 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.031    U_fnd_cntl/U_Clk_Divider/r_counter0_carry_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.145 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.145    U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.479 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1/O[1]
                         net (fo=1, routed)           0.508     7.987    U_fnd_cntl/U_Clk_Divider/data0[10]
    SLICE_X63Y37         LUT6 (Prop_lut6_I5_O)        0.303     8.290 r  U_fnd_cntl/U_Clk_Divider/r_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.290    U_fnd_cntl/U_Clk_Divider/r_counter[10]
    SLICE_X63Y37         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.515    14.856    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X63Y37         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[10]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X63Y37         FDCE (Setup_fdce_C_D)        0.031    15.126    U_fnd_cntl/U_Clk_Divider/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  6.835    

Slack (MET) :             6.875ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 1.811ns (58.559%)  route 1.282ns (41.441%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.636     5.157    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X63Y39         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDCE (Prop_fdce_C_Q)         0.419     5.576 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.700     6.276    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[0]
    SLICE_X62Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.031 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.031    U_fnd_cntl/U_Clk_Divider/r_counter0_carry_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.365 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__0/O[1]
                         net (fo=1, routed)           0.581     7.947    U_fnd_cntl/U_Clk_Divider/data0[6]
    SLICE_X63Y36         LUT6 (Prop_lut6_I5_O)        0.303     8.250 r  U_fnd_cntl/U_Clk_Divider/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.250    U_fnd_cntl/U_Clk_Divider/r_counter[6]
    SLICE_X63Y36         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.514    14.855    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X63Y36         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X63Y36         FDCE (Setup_fdce_C_D)        0.031    15.125    U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -8.250    
  -------------------------------------------------------------------
                         slack                                  6.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.231ns (47.960%)  route 0.251ns (52.040%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.590     1.473    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X61Y36         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[7]/Q
                         net (fo=2, routed)           0.123     1.737    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[7]
    SLICE_X63Y36         LUT4 (Prop_lut4_I3_O)        0.045     1.782 r  U_fnd_cntl/U_Clk_Divider/r_counter[18]_i_6/O
                         net (fo=19, routed)          0.128     1.910    U_fnd_cntl/U_Clk_Divider/r_counter[18]_i_6_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I4_O)        0.045     1.955 r  U_fnd_cntl/U_Clk_Divider/r_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.955    U_fnd_cntl/U_Clk_Divider/r_counter[8]
    SLICE_X63Y36         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     1.988    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X63Y36         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[8]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X63Y36         FDCE (Hold_fdce_C_D)         0.092     1.602    U_fnd_cntl/U_Clk_Divider/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.231ns (45.685%)  route 0.275ns (54.315%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.474    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X61Y37         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.123     1.738    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[9]
    SLICE_X63Y37         LUT4 (Prop_lut4_I1_O)        0.045     1.783 r  U_fnd_cntl/U_Clk_Divider/r_counter[18]_i_5/O
                         net (fo=19, routed)          0.152     1.935    U_fnd_cntl/U_Clk_Divider/r_counter[18]_i_5_n_0
    SLICE_X63Y37         LUT6 (Prop_lut6_I3_O)        0.045     1.980 r  U_fnd_cntl/U_Clk_Divider/r_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     1.980    U_fnd_cntl/U_Clk_Divider/r_counter[10]
    SLICE_X63Y37         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     1.989    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X63Y37         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[10]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X63Y37         FDCE (Hold_fdce_C_D)         0.092     1.603    U_fnd_cntl/U_Clk_Divider/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.231ns (47.726%)  route 0.253ns (52.274%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.593     1.476    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X63Y38         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDCE (Prop_fdce_C_Q)         0.141     1.617 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.147     1.764    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[13]
    SLICE_X63Y38         LUT4 (Prop_lut4_I0_O)        0.045     1.809 r  U_fnd_cntl/U_Clk_Divider/r_counter[18]_i_3/O
                         net (fo=19, routed)          0.106     1.915    U_fnd_cntl/U_Clk_Divider/r_counter[18]_i_3_n_0
    SLICE_X63Y38         LUT6 (Prop_lut6_I1_O)        0.045     1.960 r  U_fnd_cntl/U_Clk_Divider/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     1.960    U_fnd_cntl/U_Clk_Divider/r_counter[16]
    SLICE_X63Y38         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.864     1.991    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X63Y38         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y38         FDCE (Hold_fdce_C_D)         0.092     1.568    U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.231ns (44.142%)  route 0.292ns (55.858%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.474    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X63Y35         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDCE (Prop_fdce_C_Q)         0.141     1.615 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.123     1.739    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[1]
    SLICE_X63Y35         LUT4 (Prop_lut4_I1_O)        0.045     1.784 r  U_fnd_cntl/U_Clk_Divider/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.169     1.952    U_fnd_cntl/U_Clk_Divider/r_counter[18]_i_2_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I0_O)        0.045     1.997 r  U_fnd_cntl/U_Clk_Divider/r_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.997    U_fnd_cntl/U_Clk_Divider/r_counter[7]
    SLICE_X61Y36         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.859     1.986    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X61Y36         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[7]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X61Y36         FDCE (Hold_fdce_C_D)         0.091     1.599    U_fnd_cntl/U_Clk_Divider/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.231ns (46.734%)  route 0.263ns (53.266%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.474    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X63Y35         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDCE (Prop_fdce_C_Q)         0.141     1.615 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.123     1.739    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[1]
    SLICE_X63Y35         LUT4 (Prop_lut4_I1_O)        0.045     1.784 r  U_fnd_cntl/U_Clk_Divider/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.140     1.923    U_fnd_cntl/U_Clk_Divider/r_counter[18]_i_2_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.045     1.968 r  U_fnd_cntl/U_Clk_Divider/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.968    U_fnd_cntl/U_Clk_Divider/r_counter[4]
    SLICE_X63Y35         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     1.988    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X63Y35         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[4]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X63Y35         FDCE (Hold_fdce_C_D)         0.092     1.566    U_fnd_cntl/U_Clk_Divider/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.360ns (67.065%)  route 0.177ns (32.935%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.474    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X63Y35         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.069     1.684    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[3]
    SLICE_X62Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.795 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry/O[2]
                         net (fo=1, routed)           0.108     1.903    U_fnd_cntl/U_Clk_Divider/data0[3]
    SLICE_X63Y35         LUT6 (Prop_lut6_I5_O)        0.108     2.011 r  U_fnd_cntl/U_Clk_Divider/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.011    U_fnd_cntl/U_Clk_Divider/r_counter[3]
    SLICE_X63Y35         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     1.988    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X63Y35         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X63Y35         FDCE (Hold_fdce_C_D)         0.092     1.566    U_fnd_cntl/U_Clk_Divider/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.231ns (41.849%)  route 0.321ns (58.151%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.590     1.473    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X61Y36         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[7]/Q
                         net (fo=2, routed)           0.123     1.737    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[7]
    SLICE_X63Y36         LUT4 (Prop_lut4_I3_O)        0.045     1.782 r  U_fnd_cntl/U_Clk_Divider/r_counter[18]_i_6/O
                         net (fo=19, routed)          0.198     1.980    U_fnd_cntl/U_Clk_Divider/r_counter[18]_i_6_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I4_O)        0.045     2.025 r  U_fnd_cntl/U_Clk_Divider/r_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     2.025    U_fnd_cntl/U_Clk_Divider/r_counter[9]
    SLICE_X61Y37         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.860     1.987    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X61Y37         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[9]/C
                         clock pessimism             -0.498     1.489    
    SLICE_X61Y37         FDCE (Hold_fdce_C_D)         0.091     1.580    U_fnd_cntl/U_Clk_Divider/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.272ns (50.652%)  route 0.265ns (49.348%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.593     1.476    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X63Y39         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDCE (Prop_fdce_C_Q)         0.128     1.604 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.159     1.763    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[0]
    SLICE_X63Y39         LUT3 (Prop_lut3_I2_O)        0.099     1.862 r  U_fnd_cntl/U_Clk_Divider/r_counter[18]_i_4/O
                         net (fo=19, routed)          0.106     1.968    U_fnd_cntl/U_Clk_Divider/r_counter[18]_i_4_n_0
    SLICE_X63Y39         LUT6 (Prop_lut6_I2_O)        0.045     2.013 r  U_fnd_cntl/U_Clk_Divider/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     2.013    U_fnd_cntl/U_Clk_Divider/r_counter[18]
    SLICE_X63Y39         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.864     1.991    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X63Y39         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y39         FDCE (Hold_fdce_C_D)         0.092     1.568    U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.359ns (65.826%)  route 0.186ns (34.174%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.592     1.475    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X63Y37         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.070     1.687    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[12]
    SLICE_X62Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.795 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.116     1.911    U_fnd_cntl/U_Clk_Divider/data0[12]
    SLICE_X63Y37         LUT6 (Prop_lut6_I5_O)        0.110     2.021 r  U_fnd_cntl/U_Clk_Divider/r_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     2.021    U_fnd_cntl/U_Clk_Divider/r_counter[12]
    SLICE_X63Y37         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     1.989    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X63Y37         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[12]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X63Y37         FDCE (Hold_fdce_C_D)         0.092     1.567    U_fnd_cntl/U_Clk_Divider/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.231ns (37.314%)  route 0.388ns (62.686%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.590     1.473    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X61Y36         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[7]/Q
                         net (fo=2, routed)           0.123     1.737    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[7]
    SLICE_X63Y36         LUT4 (Prop_lut4_I3_O)        0.045     1.782 r  U_fnd_cntl/U_Clk_Divider/r_counter[18]_i_6/O
                         net (fo=19, routed)          0.265     2.047    U_fnd_cntl/U_Clk_Divider/r_counter[18]_i_6_n_0
    SLICE_X63Y39         LUT6 (Prop_lut6_I4_O)        0.045     2.092 r  U_fnd_cntl/U_Clk_Divider/r_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     2.092    U_fnd_cntl/U_Clk_Divider/r_counter[17]
    SLICE_X63Y39         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.864     1.991    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X63Y39         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[17]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X63Y39         FDCE (Hold_fdce_C_D)         0.092     1.605    U_fnd_cntl/U_Clk_Divider/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.487    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y35   U_fnd_cntl/U_Clk_Divider/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y39   U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y37   U_fnd_cntl/U_Clk_Divider/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y37   U_fnd_cntl/U_Clk_Divider/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y37   U_fnd_cntl/U_Clk_Divider/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y38   U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y38   U_fnd_cntl/U_Clk_Divider/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y39   U_fnd_cntl/U_Clk_Divider/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y38   U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y35   U_fnd_cntl/U_Clk_Divider/r_clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y35   U_fnd_cntl/U_Clk_Divider/r_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y39   U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y39   U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y37   U_fnd_cntl/U_Clk_Divider/r_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y37   U_fnd_cntl/U_Clk_Divider/r_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y37   U_fnd_cntl/U_Clk_Divider/r_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y37   U_fnd_cntl/U_Clk_Divider/r_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y37   U_fnd_cntl/U_Clk_Divider/r_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y37   U_fnd_cntl/U_Clk_Divider/r_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y35   U_fnd_cntl/U_Clk_Divider/r_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y35   U_fnd_cntl/U_Clk_Divider/r_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y39   U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y39   U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y37   U_fnd_cntl/U_Clk_Divider/r_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y37   U_fnd_cntl/U_Clk_Divider/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y37   U_fnd_cntl/U_Clk_Divider/r_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y37   U_fnd_cntl/U_Clk_Divider/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y37   U_fnd_cntl/U_Clk_Divider/r_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y37   U_fnd_cntl/U_Clk_Divider/r_counter_reg[12]/C



